Information: Setting timing_save_pin_arrival_and_slack to TRUE and updating timing. (PTE-076)
Information: It is recommended that the variable timing_save_pin_arrival_and_slack be set before the initial timing update for optimal performance of this command. (PTE-077)
****************************************
Report : si_bottleneck
	-cost_type delta_delay
	-slack_lesser_than 10
	-all_nets
	-significant_digits 4
	-nosplit
	-minimum_active_aggressors 1
	-min
	-max
Design : caravan
Version: T-2022.03-SP3
Date   : Fri Nov 11 05:29:15 2022
****************************************

 Bottleneck Cost:  delta_delay
 net                                                         cost
 ---------------------------------------------------------------------
 soc/core.dff2_bus_dat_r[11]                                   0.6679
 soc/core.dff2_bus_dat_r[5]                                    0.6661
 soc/core.dff_bus_dat_r[5]                                     0.6277
 soc/core.dff_bus_dat_r[7]                                     0.5636
 soc/_11854_                                                   0.5330
 soc/core.dff_bus_dat_r[15]                                    0.4808
 soc/_11855_                                                   0.4566
 soc/core.dff_bus_dat_r[1]                                     0.4546
 soc/_03565_                                                   0.4511
 soc/_11798_                                                   0.4449
 soc/core.dff_bus_dat_r[22]                                    0.4343
 soc/core.dff2_bus_dat_r[14]                                   0.4279
 soc/core.dff2_bus_dat_r[18]                                   0.4195
 soc/core.dff_bus_dat_r[8]                                     0.4181
 soc/_10257_                                                   0.4117
 soc/core.dff_bus_dat_r[21]                                    0.4021
 soc/net4308                                                   0.3868
 soc/core.dff_bus_dat_r[9]                                     0.3867
 soc/_13052_                                                   0.3741
 soc/core.dff_bus_dat_r[29]                                    0.3741
 housekeeping/_2564_                                           0.3740
 soc/_07180_                                                   0.3726
 soc/core.dff2_bus_dat_r[22]                                   0.3534
 soc/core.dff_bus_dat_r[28]                                    0.3429
 soc/core.dff2_bus_dat_r[9]                                    0.3352
 soc/_13640_                                                   0.3214
 housekeeping/_0870_                                           0.3197
 housekeeping/_3130_                                           0.3193
 soc/core.dff2_bus_dat_r[10]                                   0.3166
 soc/_13713_                                                   0.3125
 soc/core.dff_bus_dat_r[25]                                    0.3122
 soc/_06034_                                                   0.3056
 housekeeping/_1281_                                           0.3010
 housekeeping/_2599_                                           0.2995
 housekeeping/_1321_                                           0.2988
 soc/core.dff_bus_dat_r[27]                                    0.2960
 soc/_08010_                                                   0.2886
 housekeeping/_2708_                                           0.2867
 soc/_07206_                                                   0.2864
 soc/core.dff2_bus_dat_r[28]                                   0.2851
 soc/_11417_                                                   0.2830
 soc/core.dff_bus_dat_r[6]                                     0.2824
 soc/core.dff2_bus_dat_r[16]                                   0.2816
 soc/_11377_                                                   0.2789
 soc/_13698_                                                   0.2758
 soc/_09275_                                                   0.2749
 soc/_07821_                                                   0.2735
 soc/_10560_                                                   0.2717
 soc/_09449_                                                   0.2712
 housekeeping/_1416_                                           0.2695
 soc/core.multiregimpl32_regs1                                 0.2692
 soc/core.multiregimpl115_regs1                                0.2665
 soc/_12202_                                                   0.2645
 soc/net4285                                                   0.2634
 soc/core.multiregimpl106_regs1                                0.2630
 housekeeping/_2927_                                           0.2626
 soc/_12912_                                                   0.2603
 soc/core.VexRiscv.execute_to_memory_PC[2]                     0.2588
 soc/_07168_                                                   0.2583
 soc/core.dff_bus_dat_r[3]                                     0.2576
 soc/_12179_                                                   0.2575
 housekeeping/_1244_                                           0.2563
 soc/_10252_                                                   0.2555
 soc/core.RAM256/BANK128[0].RAM128.A0BUF[3].X                  0.2542
 soc/core.multiregimpl6_regs0                                  0.2534
 soc/_08145_                                                   0.2525
 soc/_11279_                                                   0.2524
 soc/core.dff2_bus_dat_r[27]                                   0.2519
 soc/core.dff_bus_dat_r[24]                                    0.2474
 soc/core.multiregimpl100_regs1                                0.2468
 soc/_13632_                                                   0.2466
 soc/core.dff2_bus_dat_r[2]                                    0.2465
 soc/_07846_                                                   0.2459
 housekeeping/_2646_                                           0.2454
 soc/_10040_                                                   0.2433
 soc/net2983                                                   0.2432
 housekeeping/_1008_                                           0.2398
 soc/net4701                                                   0.2388
 soc/core.dff_bus_dat_r[19]                                    0.2383
 soc/net4281                                                   0.2373
 soc/_11277_                                                   0.2371
 soc/_04613_                                                   0.2358
 housekeeping/_2605_                                           0.2350
 soc/_07842_                                                   0.2346
 soc/net3044                                                   0.2338
 soc/_13681_                                                   0.2332
 soc/_10256_                                                   0.2329
 soc/_11046_                                                   0.2314
 soc/_03021_                                                   0.2296
 soc/_11071_                                                   0.2286
 soc/_13685_                                                   0.2285
 soc/_11273_                                                   0.2284
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][0]        0.2282
 soc/_09650_                                                   0.2272
 soc/_07174_                                                   0.2270
 soc/_02860_                                                   0.2267
 soc/_11713_                                                   0.2266
 soc/_07826_                                                   0.2253
 soc/core.dff2_bus_dat_r[8]                                    0.2249
 soc/_10031_                                                   0.2239
 soc/_12495_                                                   0.2238
 soc/core.RAM256/BANK128[0].RAM128.A0BUF[1].X                  0.2206
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.EN0          0.2201
 soc/_04648_                                                   0.2190
 soc/_11431_                                                   0.2188
 soc/_11895_                                                   0.2187
 soc/_11399_                                                   0.2160
 soc/net501                                                    0.2145
 soc/core.RAM256/BANK128[0].RAM128.Do0[10]                     0.2142
 soc/_09664_                                                   0.2137
 soc/_04403_                                                   0.2132
 soc/core.dff2_bus_dat_r[13]                                   0.2130
 soc/_06240_                                                   0.2126
 soc/_13642_                                                   0.2125
 soc/_11055_                                                   0.2119
 soc/_11716_                                                   0.2113
 soc/core.multiregimpl110_regs1                                0.2102
 soc/core.dff2_bus_dat_r[12]                                   0.2087
 soc/core.dff_bus_dat_r[10]                                    0.2086
 soc/_05943_                                                   0.2085
 soc/core.multiregimpl110_regs0                                0.2080
 housekeeping/_3000_                                           0.2072
 soc/core.dff2_bus_dat_r[6]                                    0.2068
 soc/_04835_                                                   0.2066
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][9]        0.2064
 soc/core.multiregimpl26_regs1                                 0.2056
 soc/_08076_                                                   0.2052
 soc/_13691_                                                   0.2047
 soc/_10249_                                                   0.2039
 soc/core.interface6_bank_bus_dat_r[20]                        0.2033
 soc/_12183_                                                   0.2028
 soc/_03101_                                                   0.2021
 soc/_10069_                                                   0.2001
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][15]      0.1992
 soc/net1979                                                   0.1989
 soc/_11890_                                                   0.1988
 soc/_00890_                                                   0.1986
 soc/_07402_                                                   0.1980
 soc/_11863_                                                   0.1978
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][2]        0.1978
 soc/core.RAM256/BANK128[0].RAM128.A0BUF[0].X                  0.1977
 soc/_11410_                                                   0.1975
 soc/_11168_                                                   0.1974
 soc/core.dff_bus_dat_r[30]                                    0.1969
 soc/net1950                                                   0.1956
 soc/_11368_                                                   0.1954
 soc/net4337                                                   0.1952
 soc/_10523_                                                   0.1948
 soc/net4260                                                   0.1944
 soc/net4348                                                   0.1944
 soc/core.interface9_bank_bus_dat_r[14]                        0.1944
 housekeeping/net648                                           0.1940
 soc/_07200_                                                   0.1913
 soc/_10499_                                                   0.1900
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][6]       0.1896
 soc/net4471                                                   0.1893
 soc/core.VexRiscv.CsrPlugin_interrupt_valid                   0.1890
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][6]        0.1887
 housekeeping/_1133_                                           0.1887
 soc/core.dff_bus_dat_r[13]                                    0.1883
 soc/core.dff_bus_dat_r[31]                                    0.1878
 soc/_02493_                                                   0.1875
 soc/_11392_                                                   0.1875
 soc/_11471_                                                   0.1868
 housekeeping/_2544_                                           0.1864
 soc/_03873_                                                   0.1861
 soc/_13689_                                                   0.1859
 soc/_10254_                                                   0.1858
 soc/core.multiregimpl123_regs1                                0.1854
 soc/_10193_                                                   0.1849
 soc/_02701_                                                   0.1841
 soc/_11304_                                                   0.1838
 soc/_11371_                                                   0.1837
 soc/_11239_                                                   0.1833
 soc/core.la_ien_storage[105]                                  0.1829
 soc/net807                                                    0.1823
 soc/_00061_                                                   0.1819
 soc/core.RAM256/BANK128[0].RAM128.Do0[9]                      0.1813
 soc/core.dff_bus_dat_r[16]                                    0.1808
 soc/core.dff2_bus_dat_r[26]                                   0.1808
 soc/net4232                                                   0.1808
 housekeeping/_1080_                                           0.1806
 soc/_08019_                                                   0.1804
 soc/core.RAM256/BANK128[0].RAM128.Do0[11]                     0.1802
 soc/_13208_                                                   0.1798
 housekeeping/_3106_                                           0.1789
 soc/_00041_                                                   0.1785
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]   0.1785
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[31]       0.1781
 soc/_11156_                                                   0.1774
 soc/_03287_                                                   0.1771
 soc/core.multiregimpl120_regs1                                0.1770
 soc/_03547_                                                   0.1767
 soc/net2963                                                   0.1764
 soc/_02714_                                                   0.1761
 soc/_04306_                                                   0.1761
 soc/_11439_                                                   0.1756
 soc/_05697_                                                   0.1752
 soc/_07275_                                                   0.1746
 soc/_08387_                                                   0.1744
 soc/net4277                                                   0.1743
 soc/_11320_                                                   0.1743
 soc/net4427                                                   0.1742
 soc/_11295_                                                   0.1740
 soc/_11380_                                                   0.1737
 soc/_11202_                                                   0.1734
 soc/_07164_                                                   0.1731
 soc/net4248                                                   0.1731
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][22]       0.1729
 soc/net4419                                                   0.1727
 soc/_11438_                                                   0.1718
 soc/_07863_                                                   0.1717
 soc/_09781_                                                   0.1715
 soc/_08824_                                                   0.1715
 soc/_11421_                                                   0.1713
 soc/core.RAM128/BLOCK[0].RAM32.EN0                            0.1713
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][6]       0.1713
 housekeeping/_1301_                                           0.1711
 soc/net2129                                                   0.1710
 soc/net4352                                                   0.1706
 soc/net4702                                                   0.1706
 soc/net4504                                                   0.1701
 soc/net4236                                                   0.1699
 soc/_09500_                                                   0.1698
 soc/net4253                                                   0.1695
 soc/net4410                                                   0.1695
 soc/net4338                                                   0.1694
 soc/_11205_                                                   0.1692
 soc/core.multiregimpl38_regs1                                 0.1684
 soc/core.dff2_bus_dat_r[23]                                   0.1683
 soc/_07185_                                                   0.1683
 soc/_10538_                                                   0.1682
 soc/net4686                                                   0.1680
 soc/net4679                                                   0.1670
 soc/core.interface6_bank_bus_dat_r[4]                         0.1657
 soc/core.int_rst                                              0.1655
 soc/_10077_                                                   0.1651
 soc/_10471_                                                   0.1651
 soc/_09448_                                                   0.1650
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][4]       0.1648
 soc/net4229                                                   0.1645
 soc/_11161_                                                   0.1641
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[22]                 0.1640
 soc/_13644_                                                   0.1628
 housekeeping/_1052_                                           0.1626
 housekeeping/_2913_                                           0.1625
 soc/_11383_                                                   0.1621
 soc/_11355_                                                   0.1619
 soc/_05947_                                                   0.1618
 soc/core.interface6_bank_bus_dat_r[3]                         0.1615
 soc/_02904_                                                   0.1614
 soc/_03029_                                                   0.1606
 soc/core.interface10_bank_bus_dat_r[23]                       0.1603
 soc/core.dff2_bus_dat_r[25]                                   0.1602
 soc/_00057_                                                   0.1602
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[27]                 0.1601
 soc/_12169_                                                   0.1596
 soc/core.VexRiscv.lastStagePc[21]                             0.1596
 housekeeping/_2295_                                           0.1594
 soc/_00712_                                                   0.1591
 soc/_03033_                                                   0.1591
 soc/_08761_                                                   0.1590
 housekeeping/_0983_                                           0.1588
 soc/_03525_                                                   0.1584
 soc/_11298_                                                   0.1584
 soc/_07817_                                                   0.1582
 soc/core.dff2_bus_dat_r[0]                                    0.1581
 soc/_07167_                                                   0.1580
 soc/core.interface9_bank_bus_dat_r[13]                        0.1579
 soc/_02877_                                                   0.1577
 soc/_11235_                                                   0.1570
 soc/_11160_                                                   0.1569
 soc/_07830_                                                   0.1566
 housekeeping/_2636_                                           0.1562
 soc/core.spi_master_mosi_storage[4]                           0.1562
 soc/_11278_                                                   0.1561
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][18]       0.1561
 soc/core.memdat_3[0]                                          0.1557
 soc/_09647_                                                   0.1553
 soc/_11414_                                                   0.1553
 housekeeping/_1044_                                           0.1547
 soc/_12497_                                                   0.1546
 soc/_08078_                                                   0.1545
 soc/net4182                                                   0.1544
 soc/_11440_                                                   0.1544
 soc/net1249                                                   0.1543
 soc/net4335                                                   0.1541
 soc/_08832_                                                   0.1538
 soc/net4685                                                   0.1537
 soc/_00547_                                                   0.1536
 soc/_11259_                                                   0.1534
 soc/core.dff2_bus_dat_r[1]                                    0.1534
 soc/_12901_                                                   0.1530
 soc/_10840_                                                   0.1528
 soc/net47                                                     0.1518
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][9]        0.1517
 mgmt_buffers/la_data_in_enable[112]                           0.1516
 soc/_12929_                                                   0.1512
 soc/_03763_                                                   0.1511
 soc/_11231_                                                   0.1508
 soc/_04324_                                                   0.1507
 soc/_05611_                                                   0.1507
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[11].Z   0.1505
 soc/core.VexRiscv.CsrPlugin_mtval[26]                         0.1505
 soc/_11020_                                                   0.1503
 soc/core.interface3_bank_bus_dat_r[8]                         0.1503
 soc/_11740_                                                   0.1501
 soc/_13717_                                                   0.1500
 soc/core.la_oe_storage[110]                                   0.1500
 soc/_06021_                                                   0.1499
 soc/_04322_                                                   0.1496
 soc/_11325_                                                   0.1495
 soc/core.interface0_bank_bus_dat_r[0]                         0.1495
 soc/core.VexRiscv.CsrPlugin_mtval[27]                         0.1495
 soc/_09726_                                                   0.1492
 housekeeping/_1056_                                           0.1491
 soc/net4250                                                   0.1491
 soc/net3077                                                   0.1487
 soc/_00045_                                                   0.1484
 soc/core.uart_phy_rx_phase[28]                                0.1483
 soc/_10000_                                                   0.1480
 soc/_11357_                                                   0.1477
 soc/core.la_oe_storage[105]                                   0.1477
 soc/_10416_                                                   0.1474
 soc/net1994                                                   0.1473
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][2]        0.1473
 soc/_07875_                                                   0.1472
 soc/core.dff2_bus_dat_r[30]                                   0.1467
 soc/net2127                                                   0.1465
 soc/_11226_                                                   0.1465
 soc/net48                                                     0.1464
 soc/core.VexRiscv.CsrPlugin_mtval[25]                         0.1462
 soc/net737                                                    0.1460
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[27]         0.1459
 soc/net4241                                                   0.1457
 soc/net4204                                                   0.1456
 soc/_13175_                                                   0.1455
 soc/_06248_                                                   0.1454
 soc/_04545_                                                   0.1452
 soc/_08767_                                                   0.1451
 soc/net258                                                    0.1450
 soc/core.RAM256/BANK128[0].RAM128.Do0[8]                      0.1448
 soc/net4245                                                   0.1445
 housekeeping/_2750_                                           0.1445
 soc/_13707_                                                   0.1444
 soc/_08764_                                                   0.1441
 soc/_11725_                                                   0.1438
 soc/core.VexRiscv.RegFilePlugin_regFile[3][6]                 0.1435
 soc/_03050_                                                   0.1435
 soc/net4287                                                   0.1435
 soc/_11314_                                                   0.1434
 soc/net4579                                                   0.1433
 soc/_07905_                                                   0.1431
 soc/core.dff2_bus_dat_r[19]                                   0.1428
 soc/_11390_                                                   0.1426
 soc/core.RAM256/BANK128[0].RAM128.Do0[28]                     0.1423
 soc/core.VexRiscv.lastStagePc[7]                              0.1421
 soc/net1253                                                   0.1420
 soc/_06725_                                                   0.1420
 soc/_07811_                                                   0.1418
 soc/net3089                                                   0.1418
 soc/_09213_                                                   0.1417
 soc/core.VexRiscv.lastStagePc[24]                             0.1416
 soc/net4720                                                   0.1412
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][6]        0.1411
 soc/_08468_                                                   0.1411
 soc/net2929                                                   0.1409
 soc/_04398_                                                   0.1409
 soc/_07187_                                                   0.1407
 soc/_11208_                                                   0.1405
 soc/_11238_                                                   0.1404
 soc/net4713                                                   0.1403
 soc/_11928_                                                   0.1403
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][4]        0.1398
 soc/_13709_                                                   0.1397
 soc/net64                                                     0.1396
 soc/core.VexRiscv.RegFilePlugin_regFile[28][4]                0.1394
 soc/net4272                                                   0.1394
 housekeeping/_2559_                                           0.1394
 soc/core.multiregimpl60_regs0                                 0.1390
 soc/_04730_                                                   0.1389
 soc/core.VexRiscv.CsrPlugin_mtval[9]                          0.1387
 soc/_13019_                                                   0.1387
 soc/_10337_                                                   0.1386
 soc/_07822_                                                   0.1385
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][31]       0.1384
 soc/_08433_                                                   0.1381
 housekeeping/_3010_                                           0.1380
 soc/_07294_                                                   0.1378
 soc/_08776_                                                   0.1377
 soc/core.dff2_bus_dat_r[29]                                   0.1377
 housekeeping/_2905_                                           0.1376
 soc/_13209_                                                   0.1376
 housekeeping/_2937_                                           0.1375
 soc/_11354_                                                   0.1370
 soc/core.multiregimpl121_regs0                                0.1369
 soc/_02872_                                                   0.1368
 soc/net2136                                                   0.1367
 soc/_09983_                                                   0.1363
 soc/_11222_                                                   0.1358
 mgmt_buffers/la_data_in_enable[113]                           0.1355
 soc/net4672                                                   0.1355
 soc/_11722_                                                   0.1355
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][9]        0.1353
 soc/_02857_                                                   0.1352
 soc/_08107_                                                   0.1352
 soc/net1815                                                   0.1351
 soc/net499                                                    0.1351
 soc/_11420_                                                   0.1351
 soc/_00869_                                                   0.1350
 soc/core.RAM256/BANK128[0].RAM128.Do0[27]                     0.1349
 soc/_08798_                                                   0.1349
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][1]       0.1349
 soc/_00060_                                                   0.1347
 soc/net1660                                                   0.1346
 soc/_07781_                                                   0.1345
 soc/_02600_                                                   0.1345
 soc/net4490                                                   0.1342
 soc/core.memdat_1[5]                                          0.1341
 housekeeping/net85                                            0.1340
 soc/core.RAM256/BANK128[0].RAM128.Do0[25]                     0.1339
 soc/_00011_                                                   0.1339
 soc/_08384_                                                   0.1339
 soc/_08561_                                                   0.1337
 soc/_03110_                                                   0.1334
 soc/_00050_                                                   0.1333
 soc/_09952_                                                   0.1331
 soc/_09294_                                                   0.1331
 soc/core.dff_bus_dat_r[17]                                    0.1329
 housekeeping/_2698_                                           0.1325
 soc/net4327                                                   0.1325
 soc/_10255_                                                   0.1324
 soc/_08613_                                                   0.1324
 soc/net4357                                                   0.1323
 soc/_00000_                                                   0.1322
 soc/core.VexRiscv.RegFilePlugin_regFile[30][9]                0.1320
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][16]       0.1320
 soc/_03340_                                                   0.1317
 soc/_05865_                                                   0.1316
 soc/_08064_                                                   0.1315
 soc/net2081                                                   0.1314
 soc/core.la_ien_storage[119]                                  0.1311
 soc/_11326_                                                   0.1309
 soc/net860                                                    0.1308
 soc/_03198_                                                   0.1308
 soc/_03868_                                                   0.1307
 soc/core.dff2_bus_dat_r[20]                                   0.1306
 soc/core.gpioin5_gpioin5_irq                                  0.1303
 soc/_11301_                                                   0.1302
 soc/net3584                                                   0.1301
 soc/net4342                                                   0.1300
 soc/_11070_                                                   0.1297
 soc/core.mgmtsoc_value[16]                                    0.1296
 soc/_11628_                                                   0.1296
 soc/_11054_                                                   0.1295
 soc/core.storage_1[14][4]                                     0.1293
 soc/net2076                                                   0.1293
 soc/_08018_                                                   0.1292
 soc/_02770_                                                   0.1292
 soc/core.dff_bus_dat_r[11]                                    0.1291
 soc/core.multiregimpl28_regs1                                 0.1291
 soc/net812                                                    0.1290
 soc/core.multiregimpl111_regs1                                0.1287
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][7]       0.1286
 soc/core.multiregimpl34_regs0                                 0.1286
 soc/_08342_                                                   0.1286
 soc/_07851_                                                   0.1285
 soc/net763                                                    0.1285
 soc/_10579_                                                   0.1284
 housekeeping/_2986_                                           0.1283
 soc/_04552_                                                   0.1282
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][19]       0.1281
 soc/net4268                                                   0.1280
 soc/_08611_                                                   0.1279
 soc/_11381_                                                   0.1277
 soc/_07313_                                                   0.1276
 soc/core.VexRiscv.CsrPlugin_mie_MEIE                          0.1276
 soc/_00004_                                                   0.1276
 soc/core.interface11_bank_bus_dat_r[1]                        0.1275
 soc/_10894_                                                   0.1275
 soc/net163                                                    0.1273
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][12]      0.1273
 soc/_08217_                                                   0.1273
 soc/net515                                                    0.1271
 soc/_08149_                                                   0.1270
 soc/net4183                                                   0.1270
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][15]       0.1269
 soc/core.multiregimpl119_regs1                                0.1265
 soc/_05720_                                                   0.1265
 soc/_11011_                                                   0.1264
 soc/_08624_                                                   0.1263
 soc/_02639_                                                   0.1263
 soc/net1797                                                   0.1263
 soc/_02712_                                                   0.1262
 soc/_03534_                                                   0.1262
 soc/_12074_                                                   0.1261
 soc/core.VexRiscv.lastStagePc[27]                             0.1260
 soc/_07090_                                                   0.1259
 soc/_10269_                                                   0.1257
 soc/_03747_                                                   0.1257
 soc/net4303                                                   0.1257
 soc/_12979_                                                   0.1256
 soc/core.la_ien_storage[56]                                   0.1255
 soc/core.RAM256/BANK128[0].RAM128.Do0[4]                      0.1255
 soc/core.dbg_uart_tx_tick                                     0.1255
 soc/net4346                                                   0.1255
 soc/_10024_                                                   0.1254
 soc/net4279                                                   0.1253
 soc/_08226_                                                   0.1250
 housekeeping/_2889_                                           0.1250
 soc/core.multiregimpl85_regs0                                 0.1250
 housekeeping/_1003_                                           0.1248
 soc/core.la_oe_storage[106]                                   0.1248
 soc/_10034_                                                   0.1246
 soc/core.multiregimpl125_regs1                                0.1245
 soc/_06271_                                                   0.1245
 soc/net4062                                                   0.1244
 soc/core.RAM256/BANK128[0].RAM128.Do0[12]                     0.1243
 soc/_05625_                                                   0.1243
 soc/_07491_                                                   0.1241
 soc/core.interface6_bank_bus_dat_r[22]                        0.1241
 soc/_09508_                                                   0.1240
 soc/_06814_                                                   0.1240
 soc/core.VexRiscv.lastStagePc[20]                             0.1235
 soc/net3630                                                   0.1234
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][26]      0.1234
 soc/_12790_                                                   0.1233
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][1]        0.1232
 soc/_00054_                                                   0.1231
 soc/core.dff_we[2]                                            0.1230
 soc/_08399_                                                   0.1229
 housekeeping/_1396_                                           0.1229
 soc/core.multiregimpl88_regs1                                 0.1228
 soc/_10812_                                                   0.1228
 soc/_11423_                                                   0.1226
 soc/_07930_                                                   0.1226
 soc/_03807_                                                   0.1225
 soc/_08334_                                                   0.1225
 soc/_11267_                                                   0.1224
 housekeeping/_1118_                                           0.1223
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[28]                 0.1223
 soc/_08641_                                                   0.1222
 soc/net4265                                                   0.1222
 soc/core.VexRiscv.RegFilePlugin_regFile[7][1]                 0.1221
 soc/_06850_                                                   0.1220
 housekeeping/_2938_                                           0.1218
 soc/_08551_                                                   0.1218
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[30]   0.1217
 housekeeping/_1137_                                           0.1217
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[15]              0.1217
 soc/_11327_                                                   0.1217
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][30]      0.1216
 soc/_10219_                                                   0.1215
 soc/_11916_                                                   0.1214
 soc/core.interface4_bank_bus_dat_r[2]                         0.1214
 soc/core.multiregimpl104_regs1                                0.1213
 soc/_11673_                                                   0.1213
 soc/_07036_                                                   0.1212
 soc/_08571_                                                   0.1210
 soc/net2156                                                   0.1209
 soc/_08051_                                                   0.1209
 soc/core.RAM256/BANK128[0].RAM128.Do0[3]                      0.1208
 soc/_13231_                                                   0.1207
 soc/core.dbg_uart_data[12]                                    0.1206
 soc/_07367_                                                   0.1206
 housekeeping/_1254_                                           0.1205
 soc/_02861_                                                   0.1203
 soc/_07899_                                                   0.1199
 soc/_02681_                                                   0.1199
 soc/core.VexRiscv.RegFilePlugin_regFile[17][1]                0.1199
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][3]        0.1198
 soc/_11037_                                                   0.1198
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][22]       0.1198
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][16]      0.1197
 soc/_11522_                                                   0.1197
 soc/_13437_                                                   0.1196
 soc/_10272_                                                   0.1195
 soc/core.VexRiscv.RegFilePlugin_regFile[7][0]                 0.1195
 soc/_11140_                                                   0.1195
 soc/_13168_                                                   0.1195
 soc/_07465_                                                   0.1194
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[31]                 0.1193
 soc/_11933_                                                   0.1192
 soc/_11669_                                                   0.1191
 soc/core.interface6_bank_bus_dat_r[1]                         0.1190
 soc/_12575_                                                   0.1190
 soc/net2468                                                   0.1189
 soc/_12634_                                                   0.1189
 housekeeping/_1233_                                           0.1189
 flash_csb_frame                                               0.1189
 soc/net3122                                                   0.1188
 soc/_05041_                                                   0.1187
 soc/_10999_                                                   0.1187
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[21]   0.1187
 soc/core.VexRiscv.RegFilePlugin_regFile[31][2]                0.1187
 soc/_11912_                                                   0.1186
 soc/net4136                                                   0.1186
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][30]       0.1186
 soc/net3501                                                   0.1185
 soc/_08442_                                                   0.1185
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[13]                 0.1184
 housekeeping/_1013_                                           0.1184
 soc/_10134_                                                   0.1184
 soc/_02511_                                                   0.1183
 soc/core.VexRiscv.RegFilePlugin_regFile[7][29]                0.1183
 soc/_08304_                                                   0.1181
 soc/_02685_                                                   0.1180
 soc/_12502_                                                   0.1179
 soc/net2083                                                   0.1179
 soc/_11068_                                                   0.1178
 soc/_11409_                                                   0.1177
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[9]                  0.1175
 soc/_08007_                                                   0.1174
 soc/net4313                                                   0.1174
 soc/_05621_                                                   0.1173
 soc/_05658_                                                   0.1173
 soc/_11593_                                                   0.1173
 soc/_08564_                                                   0.1172
 soc/_11429_                                                   0.1172
 soc/_03114_                                                   0.1171
 soc/net3378                                                   0.1171
 soc/_08134_                                                   0.1171
 soc/core.storage_1[3][2]                                      0.1171
 soc/_11039_                                                   0.1170
 soc/net2161                                                   0.1169
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN   0.1169
 housekeeping/_1017_                                           0.1169
 soc/_03546_                                                   0.1169
 soc/_10186_                                                   0.1169
 soc/_10103_                                                   0.1168
 soc/_03401_                                                   0.1167
 soc/net70                                                     0.1167
 soc/core.storage_1[11][7]                                     0.1167
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[28]         0.1167
 soc/_10816_                                                   0.1166
 soc/core.interface6_bank_bus_dat_r[15]                        0.1166
 soc/_07256_                                                   0.1165
 housekeeping/_2339_                                           0.1163
 soc/_08325_                                                   0.1162
 soc/_07896_                                                   0.1162
 soc/core.multiregimpl89_regs1                                 0.1162
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[5]          0.1159
 soc/_08344_                                                   0.1159
 soc/_00901_                                                   0.1158
 soc/_10169_                                                   0.1157
 soc/_04417_                                                   0.1157
 soc/core.mgmtsoc_enable_storage                               0.1157
 soc/net3909                                                   0.1155
 soc/_12813_                                                   0.1154
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][21]      0.1154
 soc/_00042_                                                   0.1152
 soc/_02867_                                                   0.1151
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[10].Z        0.1149
 soc/net3036                                                   0.1148
 soc/_02873_                                                   0.1148
 soc/net3035                                                   0.1148
 soc/core.multiregimpl69_regs0                                 0.1147
 soc/_04644_                                                   0.1146
 soc/core.storage_1[3][5]                                      0.1144
 soc/_11851_                                                   0.1143
 soc/_08453_                                                   0.1143
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[24]                 0.1142
 soc/core.VexRiscv.dBusWishbone_ADR[13]                        0.1142
 soc/_08074_                                                   0.1142
 soc/_12879_                                                   0.1142
 soc/core.interface3_bank_bus_dat_r[6]                         0.1142
 soc/core.mgmtsoc_bus_errors[13]                               0.1141
 soc/core.RAM256/BANK128[0].RAM128.Do0[5]                      0.1141
 soc/core.VexRiscv.RegFilePlugin_regFile[4][9]                 0.1139
 soc/_11774_                                                   0.1139
 soc/_08132_                                                   0.1138
 soc/core.RAM256/BANK128[0].RAM128.Do0[6]                      0.1138
 soc/_09181_                                                   0.1136
 soc/core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2      0.1136
 soc/net4221                                                   0.1136
 housekeeping/_1170_                                           0.1136
 soc/core.VexRiscv.CsrPlugin_mtval[22]                         0.1136
 soc/core.mgmtsoc_vexriscv_transfer_complete                   0.1133
 soc/_08831_                                                   0.1132
 soc/_10253_                                                   0.1131
 soc/_07803_                                                   0.1131
 soc/net1626                                                   0.1131
 soc/net4323                                                   0.1130
 soc/_11183_                                                   0.1129
 soc/core.la_ien_storage[121]                                  0.1129
 soc/_11282_                                                   0.1129
 soc/net1258                                                   0.1126
 soc/_13634_                                                   0.1123
 soc/net4365                                                   0.1123
 soc/_11309_                                                   0.1122
 soc/_11280_                                                   0.1121
 soc/core.multiregimpl114_regs1                                0.1120
 soc/core.multiregimpl20_regs1                                 0.1120
 soc/net4230                                                   0.1119
 soc/core.mgmtsoc_load_storage[10]                             0.1119
 soc/core.dff_we[0]                                            0.1118
 soc/_12815_                                                   0.1117
 soc/core.VexRiscv._zz_execute_ENV_CTRL[1]                     0.1117
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[1].Z   0.1116
 soc/net2183                                                   0.1116
 soc/net85                                                     0.1114
 soc/_09161_                                                   0.1112
 soc/net234                                                    0.1111
 soc/net4596                                                   0.1111
 soc/core.VexRiscv.RegFilePlugin_regFile[26][18]               0.1111
 soc/_04686_                                                   0.1111
 soc/core.interface9_bank_bus_dat_r[10]                        0.1111
 soc/_04457_                                                   0.1110
 soc/_08458_                                                   0.1110
 housekeeping/_0992_                                           0.1109
 soc/_09296_                                                   0.1109
 soc/_08249_                                                   0.1106
 soc/core.la_ien_storage[30]                                   0.1104
 soc/_08097_                                                   0.1102
 mgmt_buffers/net1076                                          0.1102
 soc/_05639_                                                   0.1101
 soc/core.VexRiscv.RegFilePlugin_regFile[13][12]               0.1101
 soc/core.VexRiscv.externalInterruptArray_regNext[7]           0.1100
 soc/_06525_                                                   0.1098
 soc/_04461_                                                   0.1098
 soc/_13693_                                                   0.1096
 soc/core.storage[13][7]                                       0.1096
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.EN0          0.1095
 soc/_02869_                                                   0.1094
 soc/_13704_                                                   0.1093
 soc/core.VexRiscv.CsrPlugin_mtvec_base[26]                    0.1092
 soc/core.dff2_bus_dat_r[21]                                   0.1091
 soc/core.la_oe_storage[95]                                    0.1091
 soc/core.VexRiscv.RegFilePlugin_regFile[2][6]                 0.1090
 soc/_03811_                                                   0.1090
 housekeeping/_3034_                                           0.1090
 soc/_11444_                                                   0.1089
 soc/core.dff_bus_dat_r[26]                                    0.1089
 soc/_13636_                                                   0.1088
 soc/core.interface10_bank_bus_dat_r[31]                       0.1088
 soc/core.VexRiscv.RegFilePlugin_regFile[25][18]               0.1086
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[7]   0.1086
 soc/net3099                                                   0.1086
 soc/_09717_                                                   0.1085
 soc/net4223                                                   0.1085
 soc/net2090                                                   0.1084
 soc/net4623                                                   0.1084
 soc/_07194_                                                   0.1081
 housekeeping/_1309_                                           0.1081
 soc/core.RAM256/BANK128[0].RAM128.Do0[17]                     0.1081
 soc/_10451_                                                   0.1078
 soc/_08286_                                                   0.1077
 soc/_13654_                                                   0.1076
 soc/net4583                                                   0.1076
 soc/net2186                                                   0.1076
 soc/_05725_                                                   0.1074
 soc/_05179_                                                   0.1073
 soc/_11908_                                                   0.1073
 soc/_08105_                                                   0.1073
 soc/net2118                                                   0.1072
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[18]                 0.1072
 soc/_13140_                                                   0.1072
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][7]       0.1071
 housekeeping/_2865_                                           0.1071
 soc/net4622                                                   0.1070
 soc/_08030_                                                   0.1070
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.1069
 soc/_07670_                                                   0.1069
 soc/net680                                                    0.1069
 soc/_09718_                                                   0.1069
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][7]        0.1068
 soc/core.multiregimpl11_regs1                                 0.1067
 soc/_06038_                                                   0.1066
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[21]   0.1066
 soc/core.VexRiscv.RegFilePlugin_regFile[22][15]               0.1065
 soc/core.VexRiscv.RegFilePlugin_regFile[3][23]                0.1065
 soc/_07459_                                                   0.1065
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[16]   0.1065
 soc/net2096                                                   0.1064
 soc/_07495_                                                   0.1064
 soc/core.VexRiscv.RegFilePlugin_regFile[19][10]               0.1064
 mgmt_buffers/la_data_in_enable[111]                           0.1064
 soc/_08079_                                                   0.1063
 soc/core.RAM256/BANK128[0].RAM128.Do0[26]                     0.1062
 soc/core.interface6_bank_bus_dat_r[23]                        0.1062
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][26]       0.1062
 soc/_11249_                                                   0.1062
 soc/_07211_                                                   0.1061
 soc/_11251_                                                   0.1061
 soc/_09269_                                                   0.1061
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.1060
 soc/_11465_                                                   0.1059
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][12]       0.1059
 soc/_00032_                                                   0.1059
 soc/core.VexRiscv.RegFilePlugin_regFile[22][18]               0.1057
 soc/_03214_                                                   0.1057
 soc/core.VexRiscv.RegFilePlugin_regFile[17][6]                0.1055
 housekeeping/_1297_                                           0.1055
 soc/core.RAM256/BANK128[0].RAM128.Do0[23]                     0.1055
 soc/net4664                                                   0.1054
 soc/_11082_                                                   0.1053
 soc/net4433                                                   0.1052
 soc/core.VexRiscv.CsrPlugin_mepc[7]                           0.1052
 soc/net4324                                                   0.1051
 housekeeping/_2891_                                           0.1051
 soc/_07383_                                                   0.1051
 soc/core.VexRiscv.RegFilePlugin_regFile[13][0]                0.1051
 soc/_13646_                                                   0.1049
 soc/core.interface11_bank_bus_dat_r[5]                        0.1049
 soc/_11904_                                                   0.1049
 soc/_11418_                                                   0.1048
 housekeeping/_1490_                                           0.1047
 soc/_08285_                                                   0.1045
 soc/_05344_                                                   0.1045
 soc/net4703                                                   0.1044
 soc/_11574_                                                   0.1044
 soc/_02836_                                                   0.1044
 soc/_09870_                                                   0.1044
 soc/net4473                                                   0.1044
 housekeeping/_1206_                                           0.1043
 soc/_08357_                                                   0.1042
 soc/_04817_                                                   0.1041
 housekeeping/gpio_configure[29][0]                            0.1041
 soc/core.VexRiscv.RegFilePlugin_regFile[6][10]                0.1041
 soc/_10796_                                                   0.1040
 soc/net4394                                                   0.1038
 soc/_09545_                                                   0.1037
 soc/core.spi_master_mosi_storage[0]                           0.1036
 soc/_10950_                                                   0.1035
 soc/net4390                                                   0.1035
 soc/core.storage_1[15][1]                                     0.1035
 housekeeping/_0978_                                           0.1035
 soc/_09789_                                                   0.1034
 soc/net4580                                                   0.1034
 housekeeping/_1298_                                           0.1034
 soc/core.multiregimpl136_regs1                                0.1034
 soc/core.VexRiscv.lastStagePc[26]                             0.1034
 soc/_13687_                                                   0.1033
 soc/net734                                                    0.1033
 mgmt_buffers/net653                                           0.1033
 soc/core.gpioin4_gpioin4_pending                              0.1033
 soc/net166                                                    0.1032
 soc/_12806_                                                   0.1032
 soc/net4301                                                   0.1032
 soc/net835                                                    0.1032
 soc/core.RAM256/BANK128[0].RAM128.Do0[21]                     0.1030
 soc/_07866_                                                   0.1030
 soc/core.mgmtsoc_zero_trigger_d                               0.1030
 soc/net1769                                                   0.1028
 soc/_07797_                                                   0.1028
 housekeeping/net551                                           0.1028
 soc/_10066_                                                   0.1028
 soc/_08437_                                                   0.1027
 soc/_07143_                                                   0.1027
 soc/_07902_                                                   0.1026
 soc/core.VexRiscv.RegFilePlugin_regFile[2][10]                0.1025
 soc/_11187_                                                   0.1024
 soc/core.VexRiscv.RegFilePlugin_regFile[18][6]                0.1024
 soc/_02915_                                                   0.1023
 soc/_10688_                                                   0.1023
 soc/_10117_                                                   0.1022
 housekeeping/_2914_                                           0.1021
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[12]   0.1021
 soc/_03540_                                                   0.1020
 soc/core.VexRiscv.RegFilePlugin_regFile[3][19]                0.1020
 soc/_08697_                                                   0.1020
 soc/_11400_                                                   0.1019
 soc/net4222                                                   0.1018
 soc/_08069_                                                   0.1018
 soc/_06364_                                                   0.1017
 soc/net4494                                                   0.1016
 soc/_02996_                                                   0.1016
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.1016
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][28]       0.1015
 soc/_08296_                                                   0.1015
 soc/net1801                                                   0.1015
 soc/net677                                                    0.1015
 mgmt_buffers/net179                                           0.1014
 soc/net217                                                    0.1014
 soc/_02757_                                                   0.1014
 soc/net2402                                                   0.1013
 soc/_03251_                                                   0.1012
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[10]                 0.1012
 housekeeping/_3082_                                           0.1011
 soc/net740                                                    0.1011
 soc/_11241_                                                   0.1009
 housekeeping/_0997_                                           0.1009
 soc/net4238                                                   0.1009
 housekeeping/_1086_                                           0.1009
 soc/_11240_                                                   0.1008
 soc/_11254_                                                   0.1008
 mgmt_buffers/la_data_in_enable[98]                            0.1008
 soc/_07647_                                                   0.1006
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][10]      0.1006
 soc/_12199_                                                   0.1006
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[8]          0.1006
 soc/_02510_                                                   0.1005
 soc/net3642                                                   0.1004
 soc/_08994_                                                   0.1004
 soc/_05010_                                                   0.1004
 housekeeping/_2765_                                           0.1003
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][22]       0.1003
 soc/net4330                                                   0.1003
 soc/core.VexRiscv.RegFilePlugin_regFile[0][1]                 0.1003
 housekeeping/_1063_                                           0.1003
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[19]         0.1002
 soc/_11886_                                                   0.1002
 soc/core.storage_1[10][7]                                     0.1002
 soc/core.VexRiscv.RegFilePlugin_regFile[29][24]               0.1001
 soc/core.VexRiscv.CsrPlugin_mcause_interrupt                  0.1001
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]   0.1000
 soc/_11185_                                                   0.0999
 soc/net733                                                    0.0999
 soc/_07125_                                                   0.0999
 soc/net4354                                                   0.0999
 soc/_07188_                                                   0.0998
 soc/_08028_                                                   0.0998
 housekeeping/_1407_                                           0.0998
 soc/_10045_                                                   0.0997
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][10]       0.0997
 soc/_10088_                                                   0.0997
 soc/_06527_                                                   0.0996
 soc/net2128                                                   0.0996
 soc/_07688_                                                   0.0995
 soc/_11511_                                                   0.0995
 soc/_10598_                                                   0.0994
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]   0.0994
 soc/core.la_ien_storage[43]                                   0.0994
 soc/_03587_                                                   0.0993
 soc/_12475_                                                   0.0992
 soc/core.la_ien_storage[58]                                   0.0991
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][5]        0.0991
 soc/net3003                                                   0.0991
 soc/_11300_                                                   0.0990
 housekeeping/_3111_                                           0.0990
 soc/net2115                                                   0.0990
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][9]       0.0990
 soc/_07057_                                                   0.0990
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][24]       0.0990
 soc/_07879_                                                   0.0989
 housekeeping/_1029_                                           0.0989
 soc/_09672_                                                   0.0988
 soc/_08161_                                                   0.0988
 soc/core.la_oe_storage[60]                                    0.0988
 soc/_02704_                                                   0.0988
 soc/core.VexRiscv.execute_to_memory_PC[11]                    0.0987
 soc/_10711_                                                   0.0986
 soc/_01443_                                                   0.0986
 soc/_02766_                                                   0.0985
 soc/_11899_                                                   0.0985
 mgmt_buffers/net1125                                          0.0985
 soc/_07698_                                                   0.0984
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[0]                  0.0984
 soc/_12507_                                                   0.0983
 soc/core.multiregimpl7_regs1                                  0.0983
 soc/_13680_                                                   0.0982
 mgmt_buffers/net716                                           0.0982
 soc/core.spi_master_miso[5]                                   0.0982
 soc/core.multiregimpl30_regs1                                 0.0982
 soc/_05430_                                                   0.0981
 soc/_11025_                                                   0.0981
 soc/_13702_                                                   0.0981
 soc/_11159_                                                   0.0981
 mgmt_buffers/net1061                                          0.0980
 soc/_13173_                                                   0.0980
 soc/_03022_                                                   0.0980
 soc/_11313_                                                   0.0979
 soc/_04743_                                                   0.0979
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[0]          0.0979
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[26]   0.0978
 soc/net139                                                    0.0978
 soc/net4315                                                   0.0978
 soc/core.VexRiscv.dBusWishbone_ADR[25]                        0.0977
 soc/net4139                                                   0.0977
 soc/net4361                                                   0.0976
 soc/_06929_                                                   0.0976
 soc/net4476                                                   0.0976
 soc/core.storage_1[13][4]                                     0.0976
 soc/core.VexRiscv.CsrPlugin_mtval[31]                         0.0975
 soc/net2164                                                   0.0975
 soc/_11281_                                                   0.0974
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][30]       0.0973
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][23]      0.0973
 soc/_07318_                                                   0.0972
 soc/_07444_                                                   0.0972
 soc/core.memdat_1[7]                                          0.0972
 soc/_08603_                                                   0.0972
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]   0.0972
 soc/_06280_                                                   0.0971
 soc/_07798_                                                   0.0970
 soc/net4413                                                   0.0970
 soc/_08068_                                                   0.0969
 soc/core.VexRiscv._zz_dBus_cmd_payload_data[3]                0.0968
 soc/core.VexRiscv.RegFilePlugin_regFile[27][4]                0.0968
 soc/_09261_                                                   0.0966
 soc/_04382_                                                   0.0966
 soc/_11784_                                                   0.0966
 soc/net3100                                                   0.0965
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]   0.0964
 soc/_09629_                                                   0.0964
 soc/net4305                                                   0.0963
 soc/core.storage_1[4][3]                                      0.0963
 housekeeping/_1059_                                           0.0962
 soc/core.VexRiscv.RegFilePlugin_regFile[27][19]               0.0962
 soc/net97                                                     0.0961
 soc/core.VexRiscv._zz_dBus_cmd_payload_data[2]                0.0961
 soc/_08439_                                                   0.0961
 soc/_10028_                                                   0.0960
 soc/net4152                                                   0.0960
 soc/net4081                                                   0.0960
 soc/core.VexRiscv._zz_execute_SRC2[3]                         0.0959
 soc/_07770_                                                   0.0959
 soc/net78                                                     0.0959
 soc/core.VexRiscv.RegFilePlugin_regFile[8][4]                 0.0959
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][17]       0.0959
 soc/_08508_                                                   0.0958
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][0]       0.0958
 soc/_08209_                                                   0.0958
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][16]       0.0958
 mgmt_buffers/net1122                                          0.0957
 soc/net2099                                                   0.0957
 housekeeping/_1035_                                           0.0957
 soc/net4262                                                   0.0956
 soc/_13184_                                                   0.0956
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[18].Z   0.0956
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][14]      0.0956
 soc/_10714_                                                   0.0956
 soc/net131                                                    0.0956
 soc/net247                                                    0.0955
 soc/_12153_                                                   0.0955
 soc/_04422_                                                   0.0954
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[28]   0.0954
 soc/net568                                                    0.0954
 soc/_02874_                                                   0.0953
 soc/net2188                                                   0.0953
 soc/core.VexRiscv.RegFilePlugin_regFile[18][3]                0.0952
 soc/core.VexRiscv.RegFilePlugin_regFile[14][10]               0.0951
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[25]   0.0951
 mgmt_buffers/net999                                           0.0950
 housekeeping/_1324_                                           0.0950
 soc/_07094_                                                   0.0949
 soc/_08092_                                                   0.0948
 soc/_07689_                                                   0.0948
 soc/net2648                                                   0.0948
 soc/_12803_                                                   0.0948
 soc/_08479_                                                   0.0948
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[24]   0.0948
 soc/_08140_                                                   0.0947
 soc/core.multiregimpl10_regs1                                 0.0947
 soc/core.VexRiscv.RegFilePlugin_regFile[19][3]                0.0947
 soc/_00009_                                                   0.0947
 soc/_10155_                                                   0.0947
 soc/core.interface6_bank_bus_dat_r[13]                        0.0946
 soc/core.gpioin0_gpioin0_irq                                  0.0945
 soc/_10152_                                                   0.0945
 soc/_10138_                                                   0.0944
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]   0.0944
 soc/_13170_                                                   0.0944
 soc/core.VexRiscv.RegFilePlugin_regFile[22][31]               0.0943
 soc/core.mgmtsoc_litespimmap_storage[3]                       0.0943
 soc/core.RAM256/BANK128[0].RAM128.Do0[18]                     0.0942
 soc/_07033_                                                   0.0941
 soc/_07460_                                                   0.0941
 soc/_07775_                                                   0.0941
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][3]        0.0941
 soc/_11365_                                                   0.0940
 soc/_02870_                                                   0.0940
 housekeeping/_2536_                                           0.0940
 housekeeping/_1285_                                           0.0940
 soc/_12639_                                                   0.0940
 soc/core.VexRiscv.RegFilePlugin_regFile[28][28]               0.0939
 soc/net4528                                                   0.0939
 soc/net4593                                                   0.0939
 soc/_03363_                                                   0.0939
 soc/_04605_                                                   0.0938
 soc/core.multiregimpl116_regs1                                0.0938
 soc/_10183_                                                   0.0938
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][10]       0.0937
 soc/net2238                                                   0.0936
 soc/net4547                                                   0.0936
 soc/_09673_                                                   0.0936
 soc/_08153_                                                   0.0935
 soc/core.multiregimpl118_regs1                                0.0935
 soc/_00093_                                                   0.0934
 soc/_07792_                                                   0.0934
 soc/_10373_                                                   0.0934
 soc/core.VexRiscv.RegFilePlugin_regFile[19][19]               0.0933
 soc/net573                                                    0.0933
 soc/net2170                                                   0.0933
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[7]               0.0933
 soc/_04421_                                                   0.0933
 soc/_03211_                                                   0.0933
 soc/net695                                                    0.0932
 soc/_07231_                                                   0.0932
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][20]       0.0931
 soc/_00056_                                                   0.0931
 soc/core.gpioin1_gpioin1_pending                              0.0931
 soc/_06256_                                                   0.0931
 soc/_04788_                                                   0.0930
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][18]       0.0930
 soc/_07319_                                                   0.0930
 soc/_12501_                                                   0.0929
 soc/core.dff2_en                                              0.0929
 soc/core.VexRiscv.RegFilePlugin_regFile[23][18]               0.0929
 soc/net4228                                                   0.0929
 soc/net1885                                                   0.0928
 soc/_09185_                                                   0.0928
 mgmt_buffers/net1051                                          0.0928
 mgmt_buffers/net1086                                          0.0927
 soc/_02894_                                                   0.0926
 soc/_12242_                                                   0.0926
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][17]       0.0925
 soc/_05055_                                                   0.0924
 soc/core.gpioin3_gpioin3_irq                                  0.0924
 soc/_10836_                                                   0.0924
 soc/net833                                                    0.0924
 housekeeping/_1287_                                           0.0924
 soc/net3648                                                   0.0923
 soc/_12196_                                                   0.0923
 soc/_03962_                                                   0.0923
 soc/_13638_                                                   0.0922
 soc/core.multiregimpl113_regs1                                0.0922
 soc/net732                                                    0.0922
 soc/core.VexRiscv.RegFilePlugin_regFile[9][6]                 0.0922
 soc/_07834_                                                   0.0922
 soc/_04945_                                                   0.0921
 soc/_11358_                                                   0.0921
 soc/core.spi_master_miso[1]                                   0.0920
 housekeeping/_1395_                                           0.0920
 soc/core.VexRiscv.RegFilePlugin_regFile[4][11]                0.0920
 soc/_00063_                                                   0.0920
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[9]               0.0919
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[1]          0.0919
 soc/core.uart_phy_tx_phase[28]                                0.0919
 housekeeping/net349                                           0.0919
 soc/_06244_                                                   0.0919
 soc/net4676                                                   0.0918
 soc/_11062_                                                   0.0918
 soc/core.multiregimpl27_regs1                                 0.0918
 soc/_09249_                                                   0.0917
 soc/_08301_                                                   0.0917
 soc/_09699_                                                   0.0917
 soc/_13656_                                                   0.0916
 soc/net3894                                                   0.0916
 soc/_05803_                                                   0.0915
 soc/_07304_                                                   0.0915
 soc/net3515                                                   0.0915
 soc/core.interface3_bank_bus_dat_r[1]                         0.0915
 mgmt_buffers/net167                                           0.0915
 soc/core.VexRiscv.RegFilePlugin_regFile[9][0]                 0.0914
 soc/net1519                                                   0.0914
 soc/_11250_                                                   0.0913
 soc/_02895_                                                   0.0913
 soc/core.VexRiscv.lastStagePc[23]                             0.0913
 soc/core.RAM256/BANK128[0].RAM128.Do0[20]                     0.0913
 soc/core.spi_master_miso_data[3]                              0.0913
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][10]      0.0913
 soc/_10912_                                                   0.0913
 housekeeping/gpio_configure[10][1]                            0.0912
 soc/net3905                                                   0.0912
 soc/net2110                                                   0.0912
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]   0.0912
 housekeeping/net1498                                          0.0912
 soc/_10140_                                                   0.0912
 soc/core.VexRiscv.RegFilePlugin_regFile[20][10]               0.0911
 soc/net81                                                     0.0911
 soc/_12248_                                                   0.0911
 soc/_02713_                                                   0.0911
 soc/_06019_                                                   0.0911
 soc/net4404                                                   0.0910
 soc/net4662                                                   0.0910
 soc/_03234_                                                   0.0910
 soc/_02858_                                                   0.0910
 soc/_11027_                                                   0.0909
 soc/_11302_                                                   0.0909
 soc/core.VexRiscv.RegFilePlugin_regFile[11][0]                0.0909
 soc/net2154                                                   0.0909
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]   0.0909
 soc/core.uart_phy_rx_phase[26]                                0.0909
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][27]       0.0908
 soc/core.storage[10][2]                                       0.0908
 soc/_12221_                                                   0.0908
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][14]       0.0908
 soc/core.VexRiscv.lastStagePc[8]                              0.0908
 soc/_06982_                                                   0.0907
 soc/_08036_                                                   0.0907
 soc/_00034_                                                   0.0907
 soc/_11718_                                                   0.0907
 soc/_07330_                                                   0.0907
 soc/core.dbg_uart_tx_phase[24]                                0.0905
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][18]      0.0905
 soc/core.la_ien_storage[101]                                  0.0904
 soc/core.multiregimpl3_regs1                                  0.0904
 soc/_12771_                                                   0.0904
 soc/net4273                                                   0.0904
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][16]       0.0903
 soc/core.VexRiscv.dBusWishbone_ADR[4]                         0.0902
 soc/net797                                                    0.0902
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[15]       0.0902
 soc/_11343_                                                   0.0901
 soc/net3217                                                   0.0901
 soc/_10201_                                                   0.0901
 soc/net4259                                                   0.0900
 soc/_03278_                                                   0.0899
 soc/core.VexRiscv.RegFilePlugin_regFile[6][4]                 0.0899
 soc/core.la_oe_storage[127]                                   0.0898
 housekeeping/_1147_                                           0.0898
 soc/_08833_                                                   0.0898
 soc/_12190_                                                   0.0898
 soc/_02691_                                                   0.0898
 soc/_06940_                                                   0.0897
 soc/_07244_                                                   0.0896
 soc/_07454_                                                   0.0896
 soc/core.VexRiscv.RegFilePlugin_regFile[25][31]               0.0896
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[2].Z   0.0895
 soc/_07213_                                                   0.0895
 housekeeping/_2837_                                           0.0894
 soc/_13703_                                                   0.0894
 soc/_04649_                                                   0.0894
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[17]   0.0894
 soc/net3015                                                   0.0893
 soc/core.VexRiscv.RegFilePlugin_regFile[9][3]                 0.0892
 soc/_07627_                                                   0.0890
 soc/_07142_                                                   0.0890
 soc/core.interface6_bank_bus_dat_r[2]                         0.0890
 soc/net63                                                     0.0890
 soc/_08741_                                                   0.0889
 housekeeping/_1351_                                           0.0888
 soc/core.multiregimpl117_regs1                                0.0888
 soc/net4444                                                   0.0888
 soc/_07662_                                                   0.0888
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]   0.0888
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][16]       0.0888
 soc/core.interface6_bank_bus_dat_r[21]                        0.0887
 soc/net3729                                                   0.0887
 soc/net4343                                                   0.0886
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0886
 soc/net2411                                                   0.0886
 soc/_08087_                                                   0.0885
 soc/_10569_                                                   0.0885
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[11].Z   0.0885
 soc/net4034                                                   0.0885
 soc/_03535_                                                   0.0885
 soc/core.dbg_uart_data[7]                                     0.0885
 soc/_05236_                                                   0.0884
 soc/net2322                                                   0.0884
 mgmt_buffers/net711                                           0.0883
 soc/net742                                                    0.0883
 soc/_00718_                                                   0.0882
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][22]       0.0882
 soc/net4018                                                   0.0882
 soc/core.storage[9][2]                                        0.0882
 soc/core.VexRiscv.CsrPlugin_mtval[7]                          0.0881
 soc/core.VexRiscv.RegFilePlugin_regFile[14][0]                0.0881
 soc/net1256                                                   0.0881
 soc/core.RAM256/BANK128[0].RAM128.Do0[16]                     0.0880
 soc/_07217_                                                   0.0880
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[10]   0.0880
 soc/_07654_                                                   0.0879
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[6]   0.0879
 soc/core.interface6_bank_bus_dat_r[14]                        0.0878
 soc/_08172_                                                   0.0877
 soc/core.uart_phy_rx_data[7]                                  0.0876
 soc/net3063                                                   0.0876
 soc/core.mgmtsoc_reload_storage[1]                            0.0876
 soc/net803                                                    0.0875
 soc/core.mgmtsoc_bus_errors[8]                                0.0875
 soc/_07427_                                                   0.0875
 soc/net492                                                    0.0875
 housekeeping/_2842_                                           0.0874
 soc/_09267_                                                   0.0874
 soc/core.interface3_bank_bus_dat_r[5]                         0.0873
 soc/_11260_                                                   0.0872
 soc/core.interface9_bank_bus_dat_r[16]                        0.0872
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][15]      0.0871
 soc/_00022_                                                   0.0871
 soc/core.RAM256/BANK128[0].RAM128.Do0[22]                     0.0871
 soc/core.dff2_bus_dat_r[17]                                   0.0870
 housekeeping/_1113_                                           0.0870
 soc/_11464_                                                   0.0870
 soc/_09312_                                                   0.0870
 soc/core.multiregimpl50_regs1                                 0.0869
 housekeeping/_1373_                                           0.0869
 soc/_08244_                                                   0.0869
 soc/_02992_                                                   0.0868
 mgmt_buffers/net1091                                          0.0868
 soc/core.interface6_bank_bus_dat_r[7]                         0.0867
 soc/core.interface17_bank_bus_dat_r[0]                        0.0867
 soc/_07214_                                                   0.0867
 soc/core.VexRiscv.RegFilePlugin_regFile[16][6]                0.0866
 soc/_02922_                                                   0.0866
 soc/net4068                                                   0.0865
 soc/net2532                                                   0.0865
 soc/_02758_                                                   0.0865
 mgmt_buffers/net1471                                          0.0865
 soc/_05115_                                                   0.0864
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0864
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[12].Z   0.0864
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[9].Z         0.0863
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][15]      0.0863
 soc/_11189_                                                   0.0863
 soc/core.memdat_3[5]                                          0.0863
 soc/_11090_                                                   0.0863
 soc/net806                                                    0.0862
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][2]        0.0862
 soc/core.multiregimpl107_regs1                                0.0862
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[23]   0.0862
 soc/_13087_                                                   0.0862
 soc/_10010_                                                   0.0862
 soc/_08615_                                                   0.0860
 soc/core.interface3_bank_bus_dat_r[11]                        0.0860
 soc/_00043_                                                   0.0860
 soc/_12592_                                                   0.0860
 soc/core.multiregimpl98_regs1                                 0.0859
 soc/_08315_                                                   0.0859
 soc/net2412                                                   0.0859
 soc/_07243_                                                   0.0859
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][20]      0.0858
 soc/core.VexRiscv.RegFilePlugin_regFile[8][2]                 0.0857
 soc/_07226_                                                   0.0857
 soc/_07544_                                                   0.0857
 soc/core.VexRiscv.dBusWishbone_ADR[29]                        0.0857
 soc/core.multiregimpl5_regs1                                  0.0857
 soc/net4168                                                   0.0856
 soc/core.VexRiscv.CsrPlugin_exceptionPendings_3               0.0856
 soc/core.memdat_3[1]                                          0.0855
 soc/_02764_                                                   0.0855
 soc/_07212_                                                   0.0853
 soc/_02445_                                                   0.0853
 soc/_03447_                                                   0.0853
 soc/_08229_                                                   0.0853
 soc/net4162                                                   0.0852
 soc/_07806_                                                   0.0852
 soc/core.uart_pending_re                                      0.0851
 soc/_03228_                                                   0.0851
 soc/_07054_                                                   0.0851
 soc/net72                                                     0.0851
 soc/_03058_                                                   0.0851
 soc/core.la_oe_storage[10]                                    0.0851
 soc/_11708_                                                   0.0851
 soc/net4264                                                   0.0850
 soc/core.multiregimpl2_regs0                                  0.0850
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[28]              0.0850
 soc/_05693_                                                   0.0849
 soc/_06652_                                                   0.0849
 soc/_03318_                                                   0.0848
 soc/net4275                                                   0.0848
 soc/core.VexRiscv.RegFilePlugin_regFile[6][24]                0.0848
 soc/core.VexRiscv.RegFilePlugin_regFile[6][22]                0.0848
 soc/core.interface6_bank_bus_dat_r[19]                        0.0848
 soc/_04213_                                                   0.0848
 mgmt_buffers/net1013                                          0.0848
 soc/_11196_                                                   0.0847
 soc/_04440_                                                   0.0847
 soc/_10563_                                                   0.0847
 soc/_13273_                                                   0.0847
 housekeeping/_3129_                                           0.0847
 soc/core.dff2_bus_dat_r[31]                                   0.0847
 soc/_08875_                                                   0.0847
 soc/_05307_                                                   0.0846
 soc/net4699                                                   0.0845
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[23].Z   0.0845
 soc/_10094_                                                   0.0844
 soc/_04321_                                                   0.0844
 soc/_06489_                                                   0.0843
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0843
 soc/core.VexRiscv.RegFilePlugin_regFile[10][0]                0.0843
 soc/_13010_                                                   0.0843
 soc/_08536_                                                   0.0842
 soc/core.dff2_we[3]                                           0.0842
 soc/core.la_ien_storage[125]                                  0.0842
 soc/_08041_                                                   0.0842
 soc/_02656_                                                   0.0841
 soc/_08658_                                                   0.0841
 soc/net4408                                                   0.0841
 soc/_05931_                                                   0.0841
 soc/_08389_                                                   0.0841
 soc/core.dbg_uart_tx_data[0]                                  0.0840
 housekeeping/_3083_                                           0.0840
 soc/_09503_                                                   0.0840
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][23]       0.0840
 soc/_08438_                                                   0.0840
 soc/_04415_                                                   0.0840
 soc/core.storage[1][3]                                        0.0840
 soc/net1278                                                   0.0839
 soc/_02837_                                                   0.0839
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[6]                  0.0839
 soc/net4429                                                   0.0839
 soc/_03171_                                                   0.0839
 soc/_11408_                                                   0.0839
 housekeeping/_3015_                                           0.0837
 soc/net779                                                    0.0837
 soc/core.VexRiscv.RegFilePlugin_regFile[24][4]                0.0837
 soc/net2299                                                   0.0837
 soc/_07599_                                                   0.0837
 soc/_04407_                                                   0.0836
 soc/net2142                                                   0.0836
 housekeeping/mgmt_gpio_data[9]                                0.0835
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[29]   0.0835
 soc/core.VexRiscv.RegFilePlugin_regFile[4][5]                 0.0835
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.WEBUF[1].A   0.0835
 soc/core.multiregimpl108_regs1                                0.0835
 soc/_11353_                                                   0.0834
 soc/net3626                                                   0.0834
 soc/core.dff_bus_dat_r[2]                                     0.0834
 soc/core.la_ien_storage[97]                                   0.0833
 soc/_07669_                                                   0.0833
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][28]      0.0833
 soc/_09708_                                                   0.0833
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0833
 soc/_06623_                                                   0.0833
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][3]       0.0832
 soc/net4364                                                   0.0831
 soc/_11901_                                                   0.0831
 soc/net4225                                                   0.0831
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][31]       0.0831
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[4]          0.0831
 soc/_07816_                                                   0.0831
 soc/_11550_                                                   0.0830
 soc/_04634_                                                   0.0830
 soc/_07076_                                                   0.0830
 soc/_10224_                                                   0.0829
 soc/_08773_                                                   0.0829
 soc/core.multiregimpl13_regs1                                 0.0829
 mgmt_buffers/la_data_in_enable[11]                            0.0828
 soc/_05749_                                                   0.0828
 soc/core.dbg_uart_address[8]                                  0.0827
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[6]   0.0827
 soc/core.VexRiscv.CsrPlugin_mtval[20]                         0.0827
 mgmt_buffers/la_data_in_enable[103]                           0.0827
 soc/core.mgmtsoc_reload_storage[28]                           0.0827
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[16].Z        0.0827
 soc/core.VexRiscv.decode_to_execute_MEMORY_ENABLE             0.0827
 soc/net3494                                                   0.0827
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][14]       0.0826
 housekeeping/_1100_                                           0.0826
 soc/core.VexRiscv.RegFilePlugin_regFile[7][22]                0.0825
 soc/_12916_                                                   0.0825
 soc/_13668_                                                   0.0825
 soc/_11294_                                                   0.0824
 mgmt_buffers/la_data_in_enable[81]                            0.0824
 soc/_07893_                                                   0.0824
 soc/_00714_                                                   0.0824
 soc/core.uart_phy_tx_phase[17]                                0.0823
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[18].Z        0.0823
 soc/core.VexRiscv.lastStagePc[25]                             0.0823
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][10]      0.0823
 soc/_10780_                                                   0.0822
 soc/core.multiregimpl12_regs1                                 0.0822
 soc/net4078                                                   0.0821
 soc/net2199                                                   0.0821
 soc/_06254_                                                   0.0821
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][27]       0.0821
 soc/_08477_                                                   0.0820
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][28]      0.0820
 soc/_13683_                                                   0.0820
 soc/net2039                                                   0.0820
 soc/_10339_                                                   0.0819
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0819
 mgmt_buffers/net1096                                          0.0819
 soc/_09658_                                                   0.0819
 soc/_10760_                                                   0.0819
 soc/net4312                                                   0.0819
 soc/net4350                                                   0.0819
 soc/_09648_                                                   0.0817
 soc/net3010                                                   0.0817
 soc/_07475_                                                   0.0817
 soc/net3580                                                   0.0817
 soc/_02886_                                                   0.0816
 soc/core.dff_bus_dat_r[12]                                    0.0816
 soc/_10107_                                                   0.0816
 soc/net4322                                                   0.0816
 soc/core.VexRiscv.RegFilePlugin_regFile[28][3]                0.0815
 housekeeping/gpio_configure[12][1]                            0.0815
 mgmt_buffers/net1066                                          0.0815
 mgmt_buffers/net979                                           0.0815
 soc/_11329_                                                   0.0815
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][31]       0.0815
 soc/net4464                                                   0.0815
 soc/_11224_                                                   0.0815
 soc/core.VexRiscv.CsrPlugin_mepc[27]                          0.0814
 soc/_08779_                                                   0.0813
 mgmt_buffers/net714                                           0.0813
 soc/net4606                                                   0.0813
 soc/_07069_                                                   0.0813
 soc/net1812                                                   0.0813
 soc/_08339_                                                   0.0813
 soc/core.VexRiscv.RegFilePlugin_regFile[20][4]                0.0812
 soc/net2157                                                   0.0812
 soc/net4292                                                   0.0811
 soc/_11175_                                                   0.0811
 soc/net4708                                                   0.0811
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[18]                   0.0811
 soc/net4402                                                   0.0810
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0810
 soc/_11337_                                                   0.0810
 soc/core.VexRiscv.execute_CsrPlugin_csr_836                   0.0810
 soc/_10705_                                                   0.0810
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][24]      0.0809
 soc/core.la_ien_storage[49]                                   0.0809
 soc/core.VexRiscv.RegFilePlugin_regFile[16][10]               0.0809
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[17].Z        0.0809
 soc/_03544_                                                   0.0809
 soc/_06932_                                                   0.0808
 soc/core.uart_phy_tx_phase[20]                                0.0808
 soc/_00721_                                                   0.0808
 soc/_08650_                                                   0.0808
 soc/_03854_                                                   0.0808
 soc/net2147                                                   0.0807
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0807
 soc/core.VexRiscv.RegFilePlugin_regFile[0][6]                 0.0807
 soc/_03263_                                                   0.0807
 housekeeping/_1092_                                           0.0807
 soc/_08026_                                                   0.0806
 soc/core.VexRiscv.RegFilePlugin_regFile[9][11]                0.0806
 soc/_06418_                                                   0.0805
 soc/net4651                                                   0.0805
 mgmt_buffers/net1121                                          0.0805
 soc/_10800_                                                   0.0804
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][9]       0.0804
 soc/_07267_                                                   0.0803
 soc/_10787_                                                   0.0803
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[2].Z         0.0803
 soc/_10273_                                                   0.0803
 soc/net3825                                                   0.0803
 soc/net4430                                                   0.0803
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[9]   0.0803
 soc/_09311_                                                   0.0802
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][16]      0.0802
 housekeeping/_1310_                                           0.0802
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[6]          0.0802
 housekeeping/_1263_                                           0.0802
 soc/net612                                                    0.0801
 soc/_00028_                                                   0.0801
 soc/net2071                                                   0.0801
 soc/_04828_                                                   0.0800
 soc/_04505_                                                   0.0800
 housekeeping/_1106_                                           0.0800
 soc/core.VexRiscv.RegFilePlugin_regFile[23][9]                0.0800
 soc/core.VexRiscv.RegFilePlugin_regFile[28][0]                0.0800
 soc/net3901                                                   0.0800
 soc/core.RAM256/BANK128[0].RAM128.A0BUF[4].X                  0.0800
 soc/core.la_ien_storage[106]                                  0.0800
 soc/_06485_                                                   0.0800
 soc/_04573_                                                   0.0800
 housekeeping/gpio_configure[17][10]                           0.0799
 soc/_08395_                                                   0.0799
 soc/core.spi_master_clk_divider1[9]                           0.0799
 soc/net3829                                                   0.0799
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][1]       0.0799
 soc/core.mgmtsoc_litespisdrphycore_sr_out[1]                  0.0798
 housekeeping/_2988_                                           0.0798
 soc/_03911_                                                   0.0798
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[24]   0.0798
 soc/core.VexRiscv.RegFilePlugin_regFile[4][3]                 0.0798
 soc/core.VexRiscv.RegFilePlugin_regFile[11][21]               0.0798
 soc/_08359_                                                   0.0798
 soc/_07761_                                                   0.0797
 soc/_08785_                                                   0.0797
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][1]        0.0797
 soc/_09153_                                                   0.0797
 soc/_07080_                                                   0.0796
 soc/core.multiregimpl16_regs1                                 0.0796
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[24]       0.0796
 housekeeping/gpio_configure[29][1]                            0.0795
 soc/core.interface11_bank_bus_dat_r[0]                        0.0795
 soc/_04722_                                                   0.0794
 soc/core.VexRiscv.RegFilePlugin_regFile[29][30]               0.0794
 soc/_09156_                                                   0.0794
 soc/_07258_                                                   0.0794
 soc/_02772_                                                   0.0794
 soc/core.la_oe_storage[35]                                    0.0794
 soc/_11352_                                                   0.0794
 mgmt_buffers/net1137                                          0.0793
 soc/net760                                                    0.0793
 soc/_13399_                                                   0.0793
 soc/_07005_                                                   0.0792
 soc/core.mgmtsoc_scratch_storage[26]                          0.0792
 soc/_13601_                                                   0.0791
 soc/_02640_                                                   0.0791
 soc/core.la_oe_storage[61]                                    0.0791
 soc/core.la_ien_storage[10]                                   0.0790
 soc/_11589_                                                   0.0790
 soc/core.storage_1[0][4]                                      0.0790
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[17]         0.0789
 soc/core.uart_phy_tx_phase[16]                                0.0789
 soc/_11230_                                                   0.0789
 soc/_05695_                                                   0.0788
 soc/net4660                                                   0.0788
 soc/net55                                                     0.0788
 soc/_08098_                                                   0.0788
 soc/core.VexRiscv.RegFilePlugin_regFile[18][21]               0.0788
 soc/_08642_                                                   0.0788
 soc/_11771_                                                   0.0787
 soc/net2126                                                   0.0787
 soc/_11033_                                                   0.0787
 soc/net4298                                                   0.0787
 soc/net191                                                    0.0786
 soc/net4640                                                   0.0786
 soc/_11761_                                                   0.0786
 soc/core.VexRiscv.RegFilePlugin_regFile[17][10]               0.0786
 soc/net3929                                                   0.0786
 soc/_10340_                                                   0.0785
 soc/_11698_                                                   0.0785
 soc/net2160                                                   0.0785
 soc/net194                                                    0.0785
 soc/net4328                                                   0.0784
 soc/_01546_                                                   0.0783
 soc/_11594_                                                   0.0783
 soc/_07085_                                                   0.0783
 mgmt_buffers/net1007                                          0.0782
 soc/_08135_                                                   0.0782
 housekeeping/net357                                           0.0782
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0782
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[10]   0.0782
 soc/core.la_oe_storage[5]                                     0.0782
 soc/_07224_                                                   0.0781
 soc/net83                                                     0.0781
 soc/_07656_                                                   0.0781
 soc/_07202_                                                   0.0781
 soc/_03410_                                                   0.0781
 soc/_10144_                                                   0.0780
 soc/core.storage_1[15][6]                                     0.0780
 mgmt_buffers/la_data_in_enable[87]                            0.0780
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[13]       0.0779
 soc/_11194_                                                   0.0779
 soc/_08031_                                                   0.0779
 soc/core.slave_sel_r[0]                                       0.0779
 soc/_08530_                                                   0.0779
 soc/_11586_                                                   0.0779
 soc/_10126_                                                   0.0778
 soc/net8                                                      0.0778
 soc/_10862_                                                   0.0778
 soc/net4294                                                   0.0778
 housekeeping/net530                                           0.0778
 soc/_07233_                                                   0.0778
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0777
 soc/_13670_                                                   0.0777
 soc/_08117_                                                   0.0776
 soc/_07605_                                                   0.0776
 soc/net4226                                                   0.0775
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0775
 soc/net3881                                                   0.0775
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[9]                    0.0775
 soc/net1914                                                   0.0775
 soc/_02909_                                                   0.0775
 soc/_08095_                                                   0.0775
 flash_io0_oeb                                                 0.0775
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]   0.0775
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][2]        0.0774
 soc/_08058_                                                   0.0774
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]   0.0774
 soc/_00018_                                                   0.0773
 soc/core.interface9_bank_bus_dat_r[2]                         0.0773
 soc/_02905_                                                   0.0773
 soc/net2997                                                   0.0773
 soc/_04318_                                                   0.0773
 soc/core.multiregimpl100_regs0                                0.0773
 soc/net2104                                                   0.0772
 soc/core.VexRiscv.RegFilePlugin_regFile[25][6]                0.0772
 soc/core.VexRiscv.RegFilePlugin_regFile[6][2]                 0.0771
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[20].Z   0.0771
 soc/_06715_                                                   0.0770
 soc/_09143_                                                   0.0770
 soc/_01979_                                                   0.0770
 soc/_01445_                                                   0.0770
 soc/_07531_                                                   0.0770
 soc/core.VexRiscv.execute_to_memory_PC[17]                    0.0770
 housekeeping/_1218_                                           0.0770
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[7]                  0.0770
 soc/net3641                                                   0.0770
 soc/_11155_                                                   0.0770
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[6]   0.0769
 soc/net3511                                                   0.0769
 soc/_08920_                                                   0.0769
 soc/net3871                                                   0.0769
 soc/_06124_                                                   0.0768
 soc/_13411_                                                   0.0768
 soc/core.multiregimpl117_regs0                                0.0768
 housekeeping/_2817_                                           0.0767
 soc/core.VexRiscv.RegFilePlugin_regFile[20][0]                0.0767
 housekeeping/_1024_                                           0.0767
 soc/core.VexRiscv.RegFilePlugin_regFile[12][21]               0.0767
 soc/_08280_                                                   0.0767
 soc/core.memdat_3[6]                                          0.0767
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[28]   0.0766
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]   0.0766
 soc/_09180_                                                   0.0766
 soc/_06288_                                                   0.0766
 soc/_13607_                                                   0.0765
 soc/core.mgmtsoc_litespisdrphycore_sr_in[23]                  0.0765
 soc/core.interface9_bank_bus_dat_r[11]                        0.0765
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[20]   0.0765
 soc/_06947_                                                   0.0765
 soc/_07679_                                                   0.0765
 soc/core.VexRiscv.RegFilePlugin_regFile[29][10]               0.0765
 mgmt_buffers/net1046                                          0.0764
 soc/core.multiregimpl14_regs1                                 0.0764
 housekeeping/_1268_                                           0.0764
 soc/_11924_                                                   0.0764
 soc/_10725_                                                   0.0764
 soc/net3625                                                   0.0764
 soc/_04569_                                                   0.0764
 soc/net4121                                                   0.0764
 soc/core.VexRiscv.RegFilePlugin_regFile[1][10]                0.0764
 soc/_05180_                                                   0.0764
 soc/_09687_                                                   0.0764
 soc/_10721_                                                   0.0763
 housekeeping/_1251_                                           0.0763
 soc/_02935_                                                   0.0763
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][28]       0.0762
 soc/core.mgmtsoc_bus_errors[4]                                0.0762
 soc/_12652_                                                   0.0762
 soc/_11330_                                                   0.0762
 soc/core.VexRiscv.RegFilePlugin_regFile[3][4]                 0.0762
 soc/_13174_                                                   0.0762
 soc/_12417_                                                   0.0762
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[25]   0.0761
 soc/_03855_                                                   0.0761
 soc/_11213_                                                   0.0761
 soc/_10832_                                                   0.0761
 soc/net56                                                     0.0760
 soc/_00952_                                                   0.0760
 soc/_11166_                                                   0.0760
 soc/core.interface10_bank_bus_dat_r[4]                        0.0760
 soc/_05763_                                                   0.0760
 housekeeping/_2720_                                           0.0760
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[19]   0.0760
 soc/_03281_                                                   0.0760
 soc/_07913_                                                   0.0760
 soc/_08192_                                                   0.0760
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_when_InstructionCache_l342   0.0760
 soc/_10799_                                                   0.0759
 soc/core.VexRiscv._zz_execute_SRC2[14]                        0.0759
 soc/net3962                                                   0.0759
 soc/_08157_                                                   0.0759
 soc/_07222_                                                   0.0759
 soc/core.VexRiscv.CsrPlugin_mepc[5]                           0.0758
 soc/net3707                                                   0.0758
 soc/_13079_                                                   0.0758
 soc/core.VexRiscv.RegFilePlugin_regFile[22][9]                0.0758
 mgmt_buffers/net1059                                          0.0758
 soc/_05835_                                                   0.0758
 soc/net2384                                                   0.0757
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_valid     0.0757
 soc/_11014_                                                   0.0757
 soc/core.interface4_bank_bus_dat_r[7]                         0.0757
 soc/_05000_                                                   0.0757
 soc/_13650_                                                   0.0757
 soc/_06922_                                                   0.0757
 soc/core.interface0_bank_bus_dat_r[2]                         0.0757
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[11]                 0.0757
 soc/_06990_                                                   0.0756
 soc/net4069                                                   0.0755
 soc/net702                                                    0.0755
 soc/_08526_                                                   0.0755
 soc/_11622_                                                   0.0754
 soc/_11031_                                                   0.0754
 housekeeping/_1166_                                           0.0754
 soc/core.VexRiscv.RegFilePlugin_regFile[6][25]                0.0754
 housekeeping/_1194_                                           0.0754
 soc/net4609                                                   0.0754
 housekeeping/_3027_                                           0.0754
 soc/net3432                                                   0.0754
 soc/core.VexRiscv.lastStagePc[4]                              0.0753
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[29]              0.0753
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][1]        0.0753
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][1]        0.0752
 soc/_00059_                                                   0.0752
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][19]       0.0752
 soc/core.VexRiscv.RegFilePlugin_regFile[10][9]                0.0752
 soc/core.state                                                0.0751
 mprj_sel_o_core[1]                                            0.0751
 housekeeping/gpio_configure[2][0]                             0.0751
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[1]                  0.0751
 soc/net4091                                                   0.0751
 soc/_07419_                                                   0.0750
 soc/core.dff2_bus_dat_r[24]                                   0.0750
 soc/_12200_                                                   0.0749
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[31]   0.0749
 soc/_13554_                                                   0.0749
 soc/_05759_                                                   0.0748
 soc/_08813_                                                   0.0748
 soc/_02864_                                                   0.0748
 housekeeping/_2987_                                           0.0748
 mgmt_buffers/net1134                                          0.0748
 soc/_10537_                                                   0.0748
 soc/core.gpioin3_gpioin3_pending                              0.0748
 soc/core.interface6_bank_bus_dat_r[28]                        0.0748
 soc/net3890                                                   0.0748
 soc/_11200_                                                   0.0747
 housekeeping/_1142_                                           0.0747
 soc/_07659_                                                   0.0747
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[24]   0.0747
 soc/_02646_                                                   0.0747
 soc/core.la_ien_storage[83]                                   0.0747
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][25]      0.0747
 soc/_02809_                                                   0.0746
 soc/core.gpioin3_pending_r                                    0.0746
 soc/_12907_                                                   0.0746
 soc/net4428                                                   0.0746
 soc/_05510_                                                   0.0745
 soc/core.VexRiscv.RegFilePlugin_regFile[20][3]                0.0745
 soc/_10163_                                                   0.0745
 soc/_10683_                                                   0.0745
 soc/_10788_                                                   0.0744
 soc/_04871_                                                   0.0744
 housekeeping/gpio_configure[14][0]                            0.0744
 soc/core.RAM256/BANK128[0].RAM128.Do0[13]                     0.0744
 soc/_05109_                                                   0.0744
 soc/core.VexRiscv.RegFilePlugin_regFile[27][3]                0.0743
 housekeeping/_1348_                                           0.0743
 soc/core.VexRiscv.RegFilePlugin_regFile[22][5]                0.0743
 soc/_11059_                                                   0.0743
 soc/_09988_                                                   0.0743
 soc/net1842                                                   0.0742
 soc/net52                                                     0.0742
 soc/_13674_                                                   0.0742
 soc/_10740_                                                   0.0741
 soc/net3228                                                   0.0741
 soc/_11398_                                                   0.0741
 mgmt_buffers/net174                                           0.0741
 soc/net2185                                                   0.0741
 soc/net4094                                                   0.0740
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][29]      0.0740
 soc/_12579_                                                   0.0740
 soc/_11694_                                                   0.0740
 soc/_02920_                                                   0.0740
 soc/net2469                                                   0.0739
 soc/_11163_                                                   0.0739
 soc/_00031_                                                   0.0739
 soc/_03529_                                                   0.0739
 soc/_02989_                                                   0.0739
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]   0.0738
 mgmt_buffers/net1043                                          0.0738
 soc/core.VexRiscv.dBusWishbone_ADR[11]                        0.0738
 soc/_13177_                                                   0.0738
 soc/_12816_                                                   0.0738
 soc/_07252_                                                   0.0738
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[8]   0.0737
 soc/_11833_                                                   0.0737
 soc/_05583_                                                   0.0737
 soc/core.VexRiscv.RegFilePlugin_regFile[10][3]                0.0737
 housekeeping/_2496_                                           0.0737
 soc/core.la_ien_storage[23]                                   0.0737
 soc/core.VexRiscv.RegFilePlugin_regFile[27][18]               0.0737
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[17]                   0.0736
 soc/core.interface2_bank_bus_dat_r[0]                         0.0736
 soc/_07245_                                                   0.0736
 soc/net735                                                    0.0736
 soc/_01440_                                                   0.0735
 housekeeping/_1094_                                           0.0735
 soc/_08045_                                                   0.0735
 soc/net4129                                                   0.0735
 soc/net490                                                    0.0735
 soc/core.dbg_uart_address[21]                                 0.0735
 soc/_11546_                                                   0.0734
 soc/_04385_                                                   0.0734
 soc/core.VexRiscv.RegFilePlugin_regFile[16][0]                0.0734
 soc/net2383                                                   0.0734
 housekeeping/_1284_                                           0.0734
 soc/_04431_                                                   0.0734
 soc/_09671_                                                   0.0733
 soc/net2895                                                   0.0733
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]   0.0733
 soc/core.RAM128/A0BUF[2].X                                    0.0733
 soc/_05045_                                                   0.0732
 soc/net4641                                                   0.0732
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[16]   0.0732
 soc/_08435_                                                   0.0732
 soc/core.VexRiscv.RegFilePlugin_regFile[16][2]                0.0732
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.EN0          0.0731
 soc/_08770_                                                   0.0731
 soc/_08783_                                                   0.0731
 soc/core.la_ien_storage[41]                                   0.0731
 soc/net100                                                    0.0730
 soc/core.VexRiscv.RegFilePlugin_regFile[12][13]               0.0730
 soc/_11936_                                                   0.0730
 soc/_07685_                                                   0.0730
 soc/_08035_                                                   0.0730
 soc/net1592                                                   0.0730
 soc/net1293                                                   0.0730
 soc/_07780_                                                   0.0729
 soc/net1257                                                   0.0729
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][1]       0.0729
 soc/_08314_                                                   0.0729
 soc/_03770_                                                   0.0729
 housekeeping/_3090_                                           0.0729
 soc/core.dbg_uart_tx_phase[7]                                 0.0728
 soc/net3696                                                   0.0728
 soc/_08972_                                                   0.0728
 soc/_10828_                                                   0.0728
 soc/net3897                                                   0.0728
 soc/core.multiregimpl68_regs0                                 0.0728
 soc/core.VexRiscv.RegFilePlugin_regFile[8][3]                 0.0728
 soc/_10347_                                                   0.0728
 soc/_11374_                                                   0.0727
 soc/_09805_                                                   0.0727
 housekeeping/gpio_configure[1][0]                             0.0727
 soc/net3095                                                   0.0726
 soc/core.VexRiscv.RegFilePlugin_regFile[9][9]                 0.0726
 soc/core.multiregimpl123_regs0                                0.0726
 housekeeping/_1025_                                           0.0726
 soc/core.multiregimpl19_regs1                                 0.0726
 soc/_00717_                                                   0.0726
 soc/_07787_                                                   0.0726
 soc/_07308_                                                   0.0726
 soc/net4159                                                   0.0725
 soc/_10143_                                                   0.0725
 soc/_12362_                                                   0.0725
 housekeeping/_1508_                                           0.0724
 mgmt_buffers/net691                                           0.0724
 soc/core.memdat_3[7]                                          0.0724
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[7]   0.0724
 housekeeping/_1333_                                           0.0723
 soc/net2361                                                   0.0723
 soc/core.storage_1[2][4]                                      0.0723
 housekeeping/_1234_                                           0.0723
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][26]       0.0722
 housekeeping/gpio_configure[8][11]                            0.0722
 soc/_02879_                                                   0.0722
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]   0.0722
 soc/_02145_                                                   0.0722
 soc/_06417_                                                   0.0722
 soc/_09955_                                                   0.0722
 soc/_10074_                                                   0.0722
 soc/core.la_ien_storage[8]                                    0.0722
 soc/_04566_                                                   0.0722
 soc/_10145_                                                   0.0722
 soc/net2646                                                   0.0722
 housekeeping/net84                                            0.0722
 soc/_08553_                                                   0.0721
 soc/_13648_                                                   0.0721
 soc/_13312_                                                   0.0721
 soc/_03104_                                                   0.0720
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][1]        0.0720
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]   0.0720
 soc/_07403_                                                   0.0720
 soc/_03227_                                                   0.0720
 soc/_10559_                                                   0.0720
 soc/net4373                                                   0.0720
 soc/_06627_                                                   0.0719
 soc/core.interface11_bank_bus_dat_r[6]                        0.0719
 soc/_07218_                                                   0.0719
 soc/_11292_                                                   0.0719
 soc/_12785_                                                   0.0719
 soc/core.VexRiscv.RegFilePlugin_regFile[16][23]               0.0718
 soc/_00851_                                                   0.0718
 soc/core.VexRiscv.RegFilePlugin_regFile[3][2]                 0.0718
 soc/core.count[5]                                             0.0717
 soc/_07315_                                                   0.0717
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0716
 mgmt_buffers/la_data_in_enable[107]                           0.0716
 soc/core.multiregimpl52_regs0                                 0.0716
 housekeeping/_1179_                                           0.0716
 soc/_05934_                                                   0.0716
 soc/core.VexRiscv.RegFilePlugin_regFile[21][21]               0.0715
 soc/core.gpioin0_gpioin0_edge_storage                         0.0715
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[7]   0.0715
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]   0.0715
 soc/net3794                                                   0.0715
 soc/_05760_                                                   0.0715
 soc/_05444_                                                   0.0714
 soc/_07686_                                                   0.0714
 soc/core.dbg_uart_data[8]                                     0.0714
 soc/_05640_                                                   0.0714
 soc/core.VexRiscv.RegFilePlugin_regFile[7][11]                0.0714
 soc/_08392_                                                   0.0714
 soc/net3645                                                   0.0714
 soc/_07355_                                                   0.0714
 soc/core.VexRiscv.externalInterruptArray_regNext[1]           0.0713
 soc/core.mgmtsoc_reload_storage[30]                           0.0713
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][2]       0.0713
 soc/core.interface3_bank_bus_dat_r[28]                        0.0713
 soc/net3468                                                   0.0713
 soc/_06670_                                                   0.0713
 soc/_11233_                                                   0.0713
 soc/core.VexRiscv._zz_execute_ENV_CTRL[0]                     0.0713
 soc/core.VexRiscv.RegFilePlugin_regFile[26][24]               0.0713
 soc/core.VexRiscv.RegFilePlugin_regFile[2][2]                 0.0713
 housekeeping/_3035_                                           0.0712
 soc/_08204_                                                   0.0712
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][29]       0.0711
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][21]       0.0711
 soc/net79                                                     0.0711
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[2]   0.0711
 soc/core.mgmtsoc_master_phyconfig_storage[5]                  0.0711
 soc/net2112                                                   0.0711
 soc/core.VexRiscv.RegFilePlugin_regFile[30][8]                0.0711
 housekeeping/_1134_                                           0.0711
 soc/_03183_                                                   0.0710
 soc/_07933_                                                   0.0710
 soc/_10754_                                                   0.0710
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][24]       0.0710
 mprj_dat_o_core[3]                                            0.0710
 soc/_10994_                                                   0.0709
 soc/_06787_                                                   0.0709
 soc/net50                                                     0.0709
 soc/_09293_                                                   0.0709
 soc/core.VexRiscv.dBusWishbone_ADR[14]                        0.0709
 soc/core.dff_bus_dat_r[18]                                    0.0708
 soc/_03749_                                                   0.0708
 soc/_12577_                                                   0.0708
 soc/_02716_                                                   0.0708
 soc/_07270_                                                   0.0708
 soc/net837                                                    0.0708
 soc/_07314_                                                   0.0707
 soc/net3708                                                   0.0707
 soc/core.VexRiscv.RegFilePlugin_regFile[26][9]                0.0707
 soc/core.interface11_bank_bus_dat_r[4]                        0.0707
 soc/core.la_oe_storage[23]                                    0.0707
 soc/core.multiregimpl92_regs1                                 0.0707
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[2]          0.0706
 soc/net1268                                                   0.0706
 mgmt_buffers/net1003                                          0.0706
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[17]   0.0706
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0706
 soc/core.VexRiscv.RegFilePlugin_regFile[4][4]                 0.0706
 soc/_11164_                                                   0.0705
 soc/_07769_                                                   0.0705
 soc/_11348_                                                   0.0705
 soc/net3062                                                   0.0704
 housekeeping/_1180_                                           0.0704
 soc/core.VexRiscv.decode_to_execute_RS1[15]                   0.0704
 soc/core.uart_phy_tx_phase[14]                                0.0704
 soc/net4235                                                   0.0704
 soc/_08745_                                                   0.0704
 soc/_07203_                                                   0.0704
 soc/net4138                                                   0.0704
 soc/_08116_                                                   0.0704
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][27]       0.0703
 soc/net3098                                                   0.0703
 soc/net2047                                                   0.0703
 soc/_04402_                                                   0.0703
 soc/net200                                                    0.0703
 soc/net255                                                    0.0702
 soc/_07325_                                                   0.0702
 soc/net745                                                    0.0702
 soc/_08494_                                                   0.0702
 soc/net4663                                                   0.0702
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][27]       0.0702
 soc/_09909_                                                   0.0702
 soc/_07229_                                                   0.0702
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[2]               0.0701
 soc/net4630                                                   0.0701
 soc/core.interface3_bank_bus_dat_r[3]                         0.0701
 soc/_12480_                                                   0.0701
 soc/_09713_                                                   0.0701
 soc/_11384_                                                   0.0701
 soc/_10348_                                                   0.0701
 soc/net4116                                                   0.0701
 soc/net2792                                                   0.0701
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[23]         0.0700
 soc/core.dbg_uart_count[14]                                   0.0700
 soc/_07015_                                                   0.0700
 housekeeping/_1055_                                           0.0699
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[28]   0.0699
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][0]       0.0699
 soc/_07607_                                                   0.0699
 flash_io0_do                                                  0.0698
 soc/_11930_                                                   0.0698
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[23]                 0.0698
 soc/_09683_                                                   0.0698
 soc/core.dbg_uart_tx_data[1]                                  0.0698
 soc/_02775_                                                   0.0698
 soc/_08195_                                                   0.0698
 mprj_adr_o_core[4]                                            0.0697
 housekeeping/net618                                           0.0697
 soc/_08330_                                                   0.0697
 soc/net2050                                                   0.0696
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]   0.0696
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0696
 soc/net1813                                                   0.0696
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[31]   0.0696
 soc/_13334_                                                   0.0696
 mgmt_buffers/la_data_in_enable[117]                           0.0696
 soc/core.dbg_uart_count[6]                                    0.0696
 soc/_12820_                                                   0.0696
 soc/_10113_                                                   0.0695
 soc/core.storage_1[13][7]                                     0.0695
 soc/_07250_                                                   0.0695
 soc/_08621_                                                   0.0695
 soc/_09309_                                                   0.0695
 soc/net510                                                    0.0695
 soc/core.storage_1[9][4]                                      0.0695
 soc/_08298_                                                   0.0695
 soc/net4688                                                   0.0694
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[10]         0.0694
 soc/_08655_                                                   0.0694
 soc/net4603                                                   0.0694
 soc/_11317_                                                   0.0694
 soc/net4014                                                   0.0694
 soc/_13412_                                                   0.0694
 soc/net2430                                                   0.0693
 soc/core.VexRiscv.lastStagePc[17]                             0.0693
 soc/_08155_                                                   0.0693
 soc/net4113                                                   0.0693
 soc/_05449_                                                   0.0693
 soc/_09993_                                                   0.0693
 soc/_06796_                                                   0.0693
 soc/_07883_                                                   0.0692
 mgmt_buffers/net1128                                          0.0692
 soc/_08639_                                                   0.0692
 soc/_11412_                                                   0.0692
 soc/core.storage_1[14][6]                                     0.0692
 soc/_00734_                                                   0.0692
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[11]              0.0692
 mgmt_buffers/la_data_in_enable[25]                            0.0692
 soc/core.interface4_bank_bus_dat_r[3]                         0.0692
 mgmt_buffers/net1011                                          0.0692
 soc/core.dbg_uart_words_count[5]                              0.0692
 soc/core.VexRiscv.RegFilePlugin_regFile[4][21]                0.0691
 soc/net4613                                                   0.0691
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[1]   0.0691
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][10]       0.0690
 soc/_07372_                                                   0.0690
 soc/_10049_                                                   0.0690
 soc/_11349_                                                   0.0690
 mprj_dat_o_core[1]                                            0.0690
 soc/net678                                                    0.0690
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][20]       0.0690
 soc/core.mgmtsoc_litespisdrphycore_sr_out[9]                  0.0690
 soc/net4140                                                   0.0690
 soc/net2780                                                   0.0690
 soc/_10054_                                                   0.0689
 soc/net4423                                                   0.0689
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][16]      0.0688
 soc/core.VexRiscv.RegFilePlugin_regFile[10][4]                0.0688
 soc/core.interface6_bank_bus_dat_r[25]                        0.0688
 soc/core.VexRiscv.decode_to_execute_RS2[29]                   0.0688
 soc/net4409                                                   0.0688
 soc/core.VexRiscv.DebugPlugin_haltedByBreak                   0.0688
 soc/_00017_                                                   0.0687
 soc/_09879_                                                   0.0687
 soc/_02670_                                                   0.0687
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[5]               0.0687
 soc/net4066                                                   0.0687
 soc/core.multiregimpl127_regs0                                0.0686
 soc/_02677_                                                   0.0686
 soc/core.interface6_bank_bus_dat_r[12]                        0.0686
 soc/net4158                                                   0.0686
 soc/_05866_                                                   0.0686
 soc/_07965_                                                   0.0686
 soc/net2326                                                   0.0685
 soc/_10274_                                                   0.0685
 soc/net4135                                                   0.0685
 mgmt_buffers/net1475                                          0.0685
 soc/_03056_                                                   0.0685
 soc/_08743_                                                   0.0685
 soc/net103                                                    0.0685
 soc/core.mgmtsoc_litespisdrphycore_sr_out[11]                 0.0685
 soc/net2594                                                   0.0684
 soc/_11806_                                                   0.0684
 soc/_07720_                                                   0.0684
 soc/core.multiregimpl21_regs1                                 0.0684
 soc/_00237_                                                   0.0684
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][19]      0.0683
 soc/net2178                                                   0.0683
 soc/core.VexRiscv.when_DebugPlugin_l260_1                     0.0683
 soc/_04344_                                                   0.0683
 soc/_11481_                                                   0.0683
 soc/_09659_                                                   0.0683
 soc/_08644_                                                   0.0683
 housekeeping/_2973_                                           0.0683
 mgmt_buffers/net1135                                          0.0682
 soc/_10407_                                                   0.0682
 soc/_00909_                                                   0.0682
 mgmt_buffers/net1124                                          0.0682
 soc/_07239_                                                   0.0682
 soc/core.VexRiscv.decode_to_execute_RS1[0]                    0.0682
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][12]      0.0682
 soc/core.multiregimpl54_regs1                                 0.0682
 soc/core.VexRiscv.RegFilePlugin_regFile[18][8]                0.0681
 soc/_04749_                                                   0.0681
 soc/core.interface3_bank_bus_dat_r[12]                        0.0681
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][4]       0.0681
 soc/_07392_                                                   0.0681
 soc/net2207                                                   0.0681
 housekeeping/gpio_configure[32][3]                            0.0680
 soc/core.multiregimpl122_regs0                                0.0680
 la_data_in_mprj[5]                                            0.0680
 soc/_00652_                                                   0.0680
 soc/net181                                                    0.0680
 soc/_02848_                                                   0.0680
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][28]      0.0680
 soc/net4658                                                   0.0680
 soc/_11324_                                                   0.0680
 soc/core.spi_master_cs_mode                                   0.0679
 housekeeping/_3131_                                           0.0679
 housekeeping/gpio_configure[11][10]                           0.0679
 soc/_13577_                                                   0.0679
 soc/_04557_                                                   0.0679
 soc/net3936                                                   0.0679
 soc/net1346                                                   0.0679
 soc/_00946_                                                   0.0679
 mgmt_buffers/net967                                           0.0678
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][21]      0.0678
 soc/_03533_                                                   0.0678
 soc/core.mgmtsoc_master_phyconfig_storage[0]                  0.0678
 mgmt_buffers/net1006                                          0.0678
 housekeeping/_0971_                                           0.0677
 soc/_05128_                                                   0.0677
 soc/_13690_                                                   0.0677
 soc/core.multiregimpl25_regs1                                 0.0677
 soc/core.VexRiscv.RegFilePlugin_regFile[22][28]               0.0677
 soc/_10590_                                                   0.0677
 soc/_02918_                                                   0.0677
 soc/_08622_                                                   0.0676
 soc/_12844_                                                   0.0676
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[20]   0.0676
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]   0.0676
 soc/net743                                                    0.0676
 soc/_09689_                                                   0.0675
 soc/net4340                                                   0.0675
 soc/_05360_                                                   0.0675
 soc/_01880_                                                   0.0675
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]   0.0675
 soc/_12903_                                                   0.0675
 soc/_11308_                                                   0.0675
 soc/_09631_                                                   0.0675
 soc/_09166_                                                   0.0675
 soc/_00015_                                                   0.0674
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][19]       0.0674
 soc/core.VexRiscv.RegFilePlugin_regFile[29][4]                0.0674
 soc/net2101                                                   0.0674
 housekeeping/_2753_                                           0.0674
 soc/core.dff_we[1]                                            0.0674
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]   0.0674
 soc/_10366_                                                   0.0674
 soc/net109                                                    0.0674
 soc/_10748_                                                   0.0674
 soc/_08178_                                                   0.0674
 soc/net509                                                    0.0673
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][9]       0.0673
 soc/net3566                                                   0.0673
 soc/_13154_                                                   0.0673
 soc/core.VexRiscv.RegFilePlugin_regFile[0][7]                 0.0673
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[21].Z   0.0672
 soc/_05616_                                                   0.0672
 soc/_03772_                                                   0.0672
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.WEBUF[1].A   0.0672
 soc/_10606_                                                   0.0672
 soc/_00343_                                                   0.0672
 soc/net1210                                                   0.0672
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[12]   0.0672
 soc/core.VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED         0.0671
 mgmt_buffers/net1474                                          0.0671
 soc/_10923_                                                   0.0671
 soc/core.VexRiscv.RegFilePlugin_regFile[29][18]               0.0671
 soc/_07234_                                                   0.0671
 soc/core.dff_we[3]                                            0.0671
 soc/core.VexRiscv.RegFilePlugin_regFile[18][4]                0.0671
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[8]        0.0671
 soc/net3910                                                   0.0671
 soc/core.VexRiscv.RegFilePlugin_regFile[15][21]               0.0670
 soc/_10263_                                                   0.0670
 soc/_08529_                                                   0.0670
 soc/core.VexRiscv.RegFilePlugin_regFile[30][25]               0.0670
 soc/_09248_                                                   0.0670
 soc/_05798_                                                   0.0670
 soc/net3569                                                   0.0670
 mgmt_buffers/net983                                           0.0670
 soc/net736                                                    0.0670
 housekeeping/gpio_configure[27][0]                            0.0669
 mprj_dat_o_core[11]                                           0.0669
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[27]       0.0669
 soc/_08527_                                                   0.0669
 soc/core.mgmtsoc_load_storage[26]                             0.0669
 soc/_09168_                                                   0.0668
 soc/_08786_                                                   0.0668
 soc/_08393_                                                   0.0668
 soc/_02910_                                                   0.0668
 mprj_dat_o_core[5]                                            0.0668
 housekeeping/_1205_                                           0.0668
 soc/net2182                                                   0.0668
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][11]      0.0668
 soc/core.VexRiscv.RegFilePlugin_regFile[16][31]               0.0667
 soc/net3401                                                   0.0667
 soc/net2689                                                   0.0667
 soc/core.storage_1[6][7]                                      0.0667
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][28]       0.0667
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[17]   0.0667
 soc/net1805                                                   0.0667
 soc/net3402                                                   0.0666
 housekeeping/_2963_                                           0.0666
 soc/_08447_                                                   0.0666
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[2]    0.0666
 housekeeping/gpio_configure[5][1]                             0.0666
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0666
 soc/_09238_                                                   0.0666
 soc/_02919_                                                   0.0666
 soc/core.la_oe_storage[102]                                   0.0666
 soc/_12210_                                                   0.0665
 soc/_08580_                                                   0.0665
 soc/_13176_                                                   0.0665
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[9]          0.0665
 soc/_10089_                                                   0.0665
 soc/_11258_                                                   0.0665
 soc/_07014_                                                   0.0665
 soc/_12885_                                                   0.0664
 housekeeping/gpio_configure[36][0]                            0.0664
 soc/_10102_                                                   0.0664
 soc/_03024_                                                   0.0664
 soc/net744                                                    0.0663
 soc/_04346_                                                   0.0663
 soc/_03272_                                                   0.0662
 soc/_11066_                                                   0.0662
 soc/core.RAM128/BLOCK[3].RAM32.EN0                            0.0662
 soc/core.VexRiscv.RegFilePlugin_regFile[23][31]               0.0662
 soc/_03168_                                                   0.0662
 soc/_11008_                                                   0.0662
 housekeeping/net131                                           0.0662
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][15]      0.0662
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[11].Z        0.0662
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][1]        0.0662
 soc/_11264_                                                   0.0662
 soc/net2854                                                   0.0661
 soc/core.VexRiscv.RegFilePlugin_regFile[13][4]                0.0661
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][22]       0.0661
 soc/net187                                                    0.0661
 soc/core.interface6_bank_bus_dat_r[9]                         0.0661
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][30]      0.0661
 soc/core.VexRiscv.CsrPlugin_mepc[31]                          0.0661
 soc/core.VexRiscv.CsrPlugin_mepc[30]                          0.0661
 soc/_09651_                                                   0.0661
 soc/_06985_                                                   0.0661
 soc/_09174_                                                   0.0661
 soc/core.mgmtsoc_reload_storage[10]                           0.0660
 mgmt_buffers/la_data_in_enable[115]                           0.0660
 soc/core.multiregimpl111_regs0                                0.0660
 soc/core.VexRiscv._zz_execute_SRC2[19]                        0.0660
 housekeeping/_2729_                                           0.0659
 soc/_07728_                                                   0.0659
 housekeeping/net1871                                          0.0659
 mgmt_buffers/net1036                                          0.0659
 soc/_10146_                                                   0.0659
 soc/core.VexRiscv.RegFilePlugin_regFile[12][4]                0.0659
 mgmt_buffers/net1467                                          0.0659
 soc/_11266_                                                   0.0659
 housekeeping/net158                                           0.0659
 soc/_11174_                                                   0.0658
 soc/_03957_                                                   0.0658
 soc/net1343                                                   0.0658
 soc/core.multiregimpl106_regs0                                0.0658
 soc/net1800                                                   0.0658
 soc/_11151_                                                   0.0658
 soc/core.VexRiscv.RegFilePlugin_regFile[11][2]                0.0658
 soc/core.spimaster_storage[12]                                0.0657
 soc/net2678                                                   0.0657
 soc/_11845_                                                   0.0657
 soc/core.VexRiscv.RegFilePlugin_regFile[4][18]                0.0657
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[2]   0.0657
 housekeeping/_2251_                                           0.0657
 housekeeping/_1088_                                           0.0657
 soc/net1771                                                   0.0657
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0657
 housekeeping/_2602_                                           0.0656
 soc/_02849_                                                   0.0656
 soc/net3056                                                   0.0656
 soc/_04104_                                                   0.0656
 soc/_02979_                                                   0.0656
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0656
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0656
 soc/_07220_                                                   0.0655
 soc/_07710_                                                   0.0655
 soc/_12462_                                                   0.0655
 soc/net4117                                                   0.0655
 soc/_00338_                                                   0.0655
 soc/_10975_                                                   0.0655
 soc/net74                                                     0.0655
 soc/_10159_                                                   0.0655
 soc/_12065_                                                   0.0654
 soc/_09815_                                                   0.0654
 soc/_10415_                                                   0.0654
 soc/_07731_                                                   0.0654
 soc/_13658_                                                   0.0654
 mgmt_buffers/net1136                                          0.0654
 mprj_dat_o_core[12]                                           0.0654
 soc/_10401_                                                   0.0653
 housekeeping/net366                                           0.0653
 soc/net4254                                                   0.0653
 soc/_07768_                                                   0.0653
 soc/net4151                                                   0.0653
 soc/_02653_                                                   0.0653
 soc/_08282_                                                   0.0653
 soc/_08605_                                                   0.0652
 soc/_10275_                                                   0.0652
 soc/_00747_                                                   0.0652
 soc/core.VexRiscv.RegFilePlugin_regFile[8][6]                 0.0652
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][6]       0.0652
 soc/net1340                                                   0.0652
 soc/net4374                                                   0.0652
 soc/_09918_                                                   0.0651
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[27]   0.0651
 soc/core.la_ien_storage[12]                                   0.0651
 mgmt_buffers/net133                                           0.0651
 soc/_12656_                                                   0.0651
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0650
 soc/net2094                                                   0.0650
 soc/net572                                                    0.0650
 soc/_07616_                                                   0.0650
 soc/net113                                                    0.0650
 soc/net3506                                                   0.0650
 soc/_04018_                                                   0.0650
 soc/_04353_                                                   0.0649
 soc/_00052_                                                   0.0649
 soc/net3470                                                   0.0649
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[23]   0.0649
 soc/core.VexRiscv.decode_to_execute_RS2[26]                   0.0649
 soc/net2414                                                   0.0649
 soc/_05205_                                                   0.0649
 soc/core.mgmtsoc_reload_storage[9]                            0.0649
 soc/_12842_                                                   0.0649
 soc/net58                                                     0.0648
 soc/core.dbg_uart_data[0]                                     0.0648
 soc/_00058_                                                   0.0648
 soc/net164                                                    0.0648
 soc/_09067_                                                   0.0648
 soc/core.VexRiscv.RegFilePlugin_regFile[25][1]                0.0648
 soc/_03299_                                                   0.0648
 soc/core.multiregimpl8_regs1                                  0.0648
 soc/net3639                                                   0.0647
 soc/_08739_                                                   0.0647
 soc/_03769_                                                   0.0647
 housekeeping/net360                                           0.0647
 soc/_12952_                                                   0.0646
 soc/net1443                                                   0.0646
 soc/_07867_                                                   0.0646
 soc/net3851                                                   0.0646
 soc/core.VexRiscv.when_DebugPlugin_l260                       0.0646
 soc/core.storage_1[15][2]                                     0.0646
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[4]                    0.0646
 soc/net2362                                                   0.0646
 soc/core.VexRiscv.RegFilePlugin_regFile[19][0]                0.0646
 soc/_08187_                                                   0.0646
 mgmt_buffers/net1004                                          0.0645
 soc/net102                                                    0.0645
 soc/core.gpioin0_enable_storage                               0.0645
 housekeeping/gpio_configure[2][10]                            0.0645
 soc/core.VexRiscv.RegFilePlugin_regFile[28][21]               0.0645
 housekeeping/_2023_                                           0.0645
 soc/_10762_                                                   0.0645
 soc/net80                                                     0.0645
 soc/net3595                                                   0.0644
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][7]       0.0644
 soc/_10354_                                                   0.0644
 soc/net2838                                                   0.0644
 soc/core.VexRiscv.RegFilePlugin_regFile[22][25]               0.0644
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[5]        0.0644
 soc/_05812_                                                   0.0644
 mprj_dat_o_core[4]                                            0.0644
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][19]       0.0644
 housekeeping/_2669_                                           0.0644
 soc/_07461_                                                   0.0643
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0643
 soc/_11188_                                                   0.0643
 soc/net4114                                                   0.0643
 soc/net3186                                                   0.0643
 soc/core.la_ien_storage[122]                                  0.0643
 soc/net4257                                                   0.0643
 soc/_08262_                                                   0.0643
 soc/net808                                                    0.0642
 soc/net4244                                                   0.0642
 soc/_11394_                                                   0.0642
 soc/core.mgmtsoc_value[0]                                     0.0642
 soc/core.la_ien_storage[114]                                  0.0641
 soc/core.VexRiscv.RegFilePlugin_regFile[3][10]                0.0641
 soc/core.la_ien_storage[4]                                    0.0641
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][29]       0.0641
 soc/net2650                                                   0.0641
 soc/core.spi_master_mosi_storage[2]                           0.0641
 soc/_04621_                                                   0.0641
 soc/net2697                                                   0.0641
 mgmt_buffers/la_data_in_mprj_bar[111]                         0.0641
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0641
 soc/_06651_                                                   0.0641
 soc/_08089_                                                   0.0641
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][0]        0.0640
 soc/core.VexRiscv.RegFilePlugin_regFile[23][24]               0.0640
 housekeeping/_1157_                                           0.0640
 soc/core.VexRiscv.RegFilePlugin_regFile[13][24]               0.0640
 soc/_00020_                                                   0.0640
 soc/core.mgmtsoc_reload_storage[8]                            0.0640
 soc/net4118                                                   0.0640
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN          0.0640
 soc/core.multiregimpl73_regs1                                 0.0639
 soc/net2513                                                   0.0639
 soc/_08033_                                                   0.0639
 soc/core.RAM256/BANK128[0].RAM128.Do0[2]                      0.0639
 soc/net1932                                                   0.0639
 soc/core.multiregimpl57_regs1                                 0.0639
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0639
 soc/_11121_                                                   0.0638
 soc/_04347_                                                   0.0638
 soc/_02697_                                                   0.0638
 soc/net1816                                                   0.0638
 soc/_04455_                                                   0.0638
 soc/_05266_                                                   0.0638
 soc/_08583_                                                   0.0638
 soc/net104                                                    0.0638
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][20]      0.0638
 housekeeping/_1217_                                           0.0638
 soc/_07204_                                                   0.0637
 mgmt_buffers/net1095                                          0.0637
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[0]   0.0637
 soc/net3694                                                   0.0637
 soc/_00922_                                                   0.0637
 soc/core.VexRiscv.RegFilePlugin_regFile[17][23]               0.0637
 soc/_07929_                                                   0.0637
 soc/core.dbg_uart_words_count[2]                              0.0637
 soc/net12                                                     0.0637
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]   0.0636
 soc/net4205                                                   0.0636
 soc/core.spi_master_control_storage[14]                       0.0636
 soc/net3008                                                   0.0636
 soc/_09214_                                                   0.0636
 soc/net2121                                                   0.0636
 soc/_11149_                                                   0.0636
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][30]      0.0635
 soc/_09941_                                                   0.0635
 housekeeping/_1370_                                           0.0635
 soc/core.mgmtsoc_litespisdrphycore_sr_in[12]                  0.0635
 soc/_11876_                                                   0.0635
 soc/core.gpioin5_enable_storage                               0.0635
 soc/_02897_                                                   0.0635
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0635
 soc/core.VexRiscv.RegFilePlugin_regFile[24][6]                0.0634
 soc/_11013_                                                   0.0634
 soc/core.VexRiscv.RegFilePlugin_regFile[7][2]                 0.0634
 soc/core.VexRiscv.RegFilePlugin_regFile[25][4]                0.0634
 soc/core.mgmtsoc_litespisdrphycore_sr_in[10]                  0.0634
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0634
 soc/core.VexRiscv._zz_execute_SRC1_CTRL[0]                    0.0634
 soc/net3643                                                   0.0633
 soc/net571                                                    0.0633
 soc/core.mgmtsoc_scratch_storage[6]                           0.0633
 soc/net3984                                                   0.0633
 la_data_in_mprj[9]                                            0.0633
 soc/core.VexRiscv.RegFilePlugin_regFile[24][18]               0.0633
 soc/core.VexRiscv.RegFilePlugin_regFile[1][11]                0.0633
 soc/_07184_                                                   0.0633
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0632
 soc/core.storage[13][1]                                       0.0632
 soc/core.uart_phy_tx_data[0]                                  0.0632
 soc/_11696_                                                   0.0632
 soc/core.VexRiscv.dBusWishbone_ADR[17]                        0.0632
 soc/core.multiregimpl122_regs1                                0.0632
 soc/net2721                                                   0.0632
 soc/_04429_                                                   0.0632
 soc/net2421                                                   0.0631
 soc/_10115_                                                   0.0631
 housekeeping/_1296_                                           0.0631
 soc/_12269_                                                   0.0631
 soc/net3491                                                   0.0631
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][30]      0.0631
 mgmt_buffers/la_data_in_enable[82]                            0.0631
 soc/_07050_                                                   0.0631
 soc/_06127_                                                   0.0631
 soc/_07428_                                                   0.0630
 housekeeping/_1172_                                           0.0630
 mprj_dat_o_core[14]                                           0.0630
 mgmt_buffers/net992                                           0.0630
 soc/core.VexRiscv.RegFilePlugin_regFile[24][3]                0.0630
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0630
 mgmt_buffers/net713                                           0.0630
 soc/_09194_                                                   0.0630
 soc/_08586_                                                   0.0630
 soc/_10463_                                                   0.0630
 soc/core.VexRiscv.when_DebugPlugin_l264_1                     0.0630
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[19].Z   0.0629
 soc/net2570                                                   0.0629
 soc/_07969_                                                   0.0629
 soc/core.interface9_bank_bus_dat_r[8]                         0.0629
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[6].Z         0.0629
 soc/core.multiregimpl102_regs1                                0.0629
 soc/net3590                                                   0.0629
 housekeeping/_3058_                                           0.0629
 soc/net2144                                                   0.0628
 soc/_09501_                                                   0.0628
 soc/net2024                                                   0.0628
 soc/core.VexRiscv.RegFilePlugin_regFile[28][14]               0.0628
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[31]              0.0628
 soc/_12759_                                                   0.0628
 soc/net1314                                                   0.0628
 soc/net2830                                                   0.0628
 soc/_05795_                                                   0.0628
 soc/core.gpioin2_gpioin2_irq                                  0.0628
 soc/core.VexRiscv.decode_to_execute_REGFILE_WRITE_VALID       0.0628
 soc/_07155_                                                   0.0627
 soc/net86                                                     0.0627
 soc/core.dbg_uart_dbg_uart_tx                                 0.0627
 soc/_02805_                                                   0.0626
 soc/core.VexRiscv.CsrPlugin_mtval[0]                          0.0626
 soc/_00013_                                                   0.0626
 soc/core.mgmtsoc_bus_errors[22]                               0.0626
 mgmt_buffers/net968                                           0.0626
 housekeeping/_2517_                                           0.0626
 soc/net202                                                    0.0625
 soc/_06572_                                                   0.0625
 housekeeping/_1212_                                           0.0625
 soc/net2887                                                   0.0625
 housekeeping/gpio_configure[27][10]                           0.0625
 housekeeping/_1545_                                           0.0624
 soc/_11287_                                                   0.0624
 soc/net3278                                                   0.0624
 soc/_11214_                                                   0.0624
 soc/core.interface16_bank_bus_dat_r[0]                        0.0624
 soc/_12236_                                                   0.0624
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]   0.0624
 housekeeping/_1266_                                           0.0624
 soc/_08817_                                                   0.0623
 soc/_12789_                                                   0.0623
 soc/_08694_                                                   0.0623
 soc/core.la_oe_storage[116]                                   0.0623
 soc/core.uart_phy_tx_phase[29]                                0.0623
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][22]       0.0622
 soc/_12249_                                                   0.0622
 soc/_11749_                                                   0.0622
 soc/net91                                                     0.0622
 mgmt_buffers/la_data_in_enable[116]                           0.0622
 soc/core.VexRiscv.CsrPlugin_mtval[18]                         0.0622
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[11]   0.0622
 soc/_04554_                                                   0.0621
 soc/net1796                                                   0.0621
 soc/net62                                                     0.0621
 soc/_02700_                                                   0.0621
 soc/_07564_                                                   0.0621
 soc/_07108_                                                   0.0621
 soc/_07298_                                                   0.0620
 soc/core.RAM256/BANK128[0].RAM128.Do0[14]                     0.0620
 soc/core.multiregimpl18_regs1                                 0.0620
 mgmt_buffers/la_data_in_mprj_bar[110]                         0.0620
 soc/core.mgmtsoc_litespisdrphycore_sr_cnt[1]                  0.0620
 soc/_05215_                                                   0.0619
 mgmt_buffers/net1130                                          0.0619
 soc/_03199_                                                   0.0618
 soc/_09000_                                                   0.0618
 soc/_12629_                                                   0.0618
 soc/net3617                                                   0.0618
 soc/core.VexRiscv.RegFilePlugin_regFile[14][1]                0.0617
 soc/net4017                                                   0.0617
 soc/_08515_                                                   0.0617
 soc/_04650_                                                   0.0617
 soc/_10681_                                                   0.0617
 soc/net2869                                                   0.0617
 soc/core.la_oe_storage[9]                                     0.0617
 soc/_07871_                                                   0.0617
 soc/net2471                                                   0.0616
 soc/net66                                                     0.0616
 soc/core.VexRiscv.RegFilePlugin_regFile[17][18]               0.0616
 mgmt_buffers/la_data_in_mprj_bar[33]                          0.0616
 soc/_00516_                                                   0.0616
 soc/core.VexRiscv.RegFilePlugin_regFile[17][9]                0.0616
 soc/_11413_                                                   0.0616
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][26]       0.0616
 soc/net944                                                    0.0615
 soc/net4144                                                   0.0615
 soc/net4368                                                   0.0615
 soc/net3695                                                   0.0615
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[4].Z         0.0615
 soc/_05886_                                                   0.0615
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[23].Z   0.0615
 soc/_03053_                                                   0.0615
 soc/_07023_                                                   0.0614
 soc/core.gpioin1_gpioin1_edge_storage                         0.0614
 soc/net118                                                    0.0614
 soc/core.VexRiscv.RegFilePlugin_regFile[24][21]               0.0614
 soc/_11138_                                                   0.0614
 soc/core.VexRiscv.dBusWishbone_ADR[8]                         0.0614
 soc/_03161_                                                   0.0613
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][24]       0.0613
 soc/net3594                                                   0.0613
 soc/_08106_                                                   0.0613
 soc/_01381_                                                   0.0613
 soc/_05099_                                                   0.0613
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0613
 soc/_11130_                                                   0.0613
 soc/core.VexRiscv.RegFilePlugin_regFile[27][21]               0.0612
 soc/net3992                                                   0.0612
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][19]       0.0612
 soc/net4161                                                   0.0612
 soc/core.storage_1[12][4]                                     0.0612
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[16]                   0.0612
 soc/_09845_                                                   0.0612
 soc/net107                                                    0.0612
 soc/core.multiregimpl22_regs1                                 0.0612
 soc/_11395_                                                   0.0611
 soc/_09243_                                                   0.0611
 soc/_08025_                                                   0.0611
 soc/net2686                                                   0.0611
 soc/_09583_                                                   0.0611
 soc/_10689_                                                   0.0611
 soc/_02698_                                                   0.0611
 la_data_in_mprj[7]                                            0.0611
 soc/core.la_oe_storage[98]                                    0.0611
 soc/core.VexRiscv.RegFilePlugin_regFile[25][7]                0.0611
 soc/core.VexRiscv.decode_to_execute_RS1[14]                   0.0611
 soc/_13159_                                                   0.0610
 soc/_13237_                                                   0.0610
 soc/_09723_                                                   0.0610
 soc/core.spi_master_miso_data[6]                              0.0610
 soc/_08360_                                                   0.0610
 soc/_07825_                                                   0.0610
 soc/core.mgmtsoc_master_phyconfig_storage[19]                 0.0609
 soc/net2120                                                   0.0609
 soc/core.mgmtsoc_litespisdrphycore_sr_out[4]                  0.0609
 soc/_04518_                                                   0.0609
 soc/_13317_                                                   0.0609
 housekeeping/_1173_                                           0.0609
 soc/core.storage_1[6][6]                                      0.0609
 soc/_06950_                                                   0.0609
 soc/core.la_ien_storage[63]                                   0.0609
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[1]   0.0609
 soc/_11128_                                                   0.0609
 soc/_08617_                                                   0.0608
 housekeeping/_1404_                                           0.0608
 soc/_05913_                                                   0.0608
 la_data_in_mprj[21]                                           0.0608
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[22].Z   0.0608
 soc/core.la_oe_storage[112]                                   0.0608
 soc/net4120                                                   0.0608
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][10]       0.0608
 soc/_11556_                                                   0.0608
 soc/_02501_                                                   0.0608
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][18]      0.0608
 soc/core.interface6_bank_bus_dat_r[16]                        0.0608
 soc/core.dbg_uart_data[2]                                     0.0607
 soc/core.VexRiscv.CsrPlugin_mepc[20]                          0.0607
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][7]       0.0607
 soc/core.storage_1[5][6]                                      0.0607
 soc/_08575_                                                   0.0607
 soc/core.spi_master_control_storage[11]                       0.0607
 soc/_05799_                                                   0.0607
 mgmt_buffers/net965                                           0.0607
 soc/_13030_                                                   0.0606
 soc/_02694_                                                   0.0606
 soc/core.gpioin3_pending_re                                   0.0606
 soc/net3119                                                   0.0606
 soc/core.mgmtsoc_master_phyconfig_storage[4]                  0.0606
 soc/_10090_                                                   0.0606
 mgmt_buffers/net974                                           0.0606
 soc/_07992_                                                   0.0606
 soc/core.mgmtsoc_pending_r                                    0.0606
 soc/net2909                                                   0.0606
 soc/_10470_                                                   0.0606
 soc/_00051_                                                   0.0606
 soc/_08714_                                                   0.0605
 soc/core.VexRiscv.CsrPlugin_mtval[3]                          0.0605
 soc/core.VexRiscv.RegFilePlugin_regFile[15][4]                0.0605
 soc/_11744_                                                   0.0605
 soc/_10564_                                                   0.0605
 soc/net3915                                                   0.0605
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[10]         0.0605
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0605
 soc/_04345_                                                   0.0604
 soc/_13700_                                                   0.0604
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[19].Z        0.0604
 soc/_11190_                                                   0.0604
 mgmt_buffers/net964                                           0.0604
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][16]       0.0604
 soc/core.VexRiscv.RegFilePlugin_regFile[5][2]                 0.0604
 soc/_07045_                                                   0.0603
 housekeeping/_0906_                                           0.0603
 soc/net3665                                                   0.0603
 mgmt_buffers/net1133                                          0.0603
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][10]      0.0603
 soc/_10406_                                                   0.0603
 soc/net3024                                                   0.0603
 soc/net2174                                                   0.0603
 soc/_08449_                                                   0.0603
 soc/core.mgmtsoc_litespisdrphycore_sr_out[22]                 0.0603
 soc/_07615_                                                   0.0603
 soc/core.VexRiscv.CsrPlugin_mtval[28]                         0.0603
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]   0.0602
 soc/core.storage_1[12][7]                                     0.0602
 soc/_01554_                                                   0.0602
 soc/_13490_                                                   0.0602
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0602
 soc/_05564_                                                   0.0602
 soc/net39                                                     0.0602
 soc/_11367_                                                   0.0602
 soc/core.VexRiscv.decode_to_execute_RS2[16]                   0.0602
 mgmt_buffers/net1116                                          0.0602
 soc/core.VexRiscv._zz_execute_SRC2[24]                        0.0602
 soc/_10261_                                                   0.0602
 soc/_06724_                                                   0.0602
 soc/core.la_oe_storage[82]                                    0.0602
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][11]      0.0602
 soc/net2029                                                   0.0601
 soc/_10350_                                                   0.0601
 soc/_08062_                                                   0.0601
 soc/_02964_                                                   0.0601
 soc/core.mgmtsoc_litespimmap_burst_adr[24]                    0.0601
 soc/_11885_                                                   0.0601
 soc/_12773_                                                   0.0601
 soc/_07182_                                                   0.0601
 soc/_03563_                                                   0.0601
 soc/net598                                                    0.0601
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][31]       0.0600
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][4]        0.0600
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[20]                 0.0600
 soc/net3991                                                   0.0600
 soc/net2775                                                   0.0600
 soc/_07716_                                                   0.0600
 soc/core.dff_bus_dat_r[20]                                    0.0599
 la_data_in_mprj[16]                                           0.0599
 soc/net61                                                     0.0599
 soc/_10808_                                                   0.0599
 soc/net1850                                                   0.0599
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[14]                   0.0599
 soc/_10345_                                                   0.0599
 mgmt_buffers/net1085                                          0.0599
 soc/net3247                                                   0.0599
 soc/net3980                                                   0.0598
 soc/_09707_                                                   0.0598
 soc/net4101                                                   0.0598
 soc/_09072_                                                   0.0598
 soc/_07981_                                                   0.0598
 soc/net534                                                    0.0598
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[7]   0.0598
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0598
 soc/_09580_                                                   0.0598
 soc/net3577                                                   0.0598
 soc/_02710_                                                   0.0598
 mprj_dat_o_core[2]                                            0.0598
 mgmt_buffers/net994                                           0.0597
 housekeeping/_0952_                                           0.0597
 mprj_sel_o_core[0]                                            0.0597
 housekeeping/_1457_                                           0.0597
 soc/net2065                                                   0.0597
 soc/_11303_                                                   0.0597
 soc/_13189_                                                   0.0597
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][22]      0.0597
 soc/_08573_                                                   0.0597
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0597
 soc/_12567_                                                   0.0597
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0596
 soc/core.VexRiscv.RegFilePlugin_regFile[7][21]                0.0596
 soc/net2187                                                   0.0596
 soc/net2481                                                   0.0596
 mgmt_buffers/net1075                                          0.0596
 soc/_07281_                                                   0.0596
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[15]   0.0596
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[12]                 0.0596
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]   0.0596
 soc/core.uart_phy_rx_phase[11]                                0.0596
 soc/_02487_                                                   0.0596
 soc/net2245                                                   0.0595
 soc/_04381_                                                   0.0595
 soc/net2374                                                   0.0595
 housekeeping/net522                                           0.0595
 soc/net507                                                    0.0595
 soc/core.la_oe_storage[40]                                    0.0595
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[11]   0.0595
 soc/core.interface10_bank_bus_dat_r[27]                       0.0594
 soc/net4171                                                   0.0594
 soc/core.la_ien_storage[55]                                   0.0594
 soc/net2478                                                   0.0594
 mgmt_buffers/net715                                           0.0594
 housekeeping/_1414_                                           0.0594
 soc/_02678_                                                   0.0594
 la_data_in_mprj[12]                                           0.0594
 soc/_10236_                                                   0.0593
 soc/core.VexRiscv.CsrPlugin_mepc[26]                          0.0593
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][29]      0.0593
 soc/_02787_                                                   0.0593
 soc/net1915                                                   0.0593
 soc/net180                                                    0.0593
 housekeeping/_2315_                                           0.0593
 housekeeping/_1149_                                           0.0593
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0593
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][18]       0.0592
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[18].Z        0.0592
 soc/_06374_                                                   0.0592
 soc/net3289                                                   0.0592
 soc/_08419_                                                   0.0591
 soc/core.uart_phy_rx_count[0]                                 0.0591
 soc/net2685                                                   0.0591
 soc/_13626_                                                   0.0591
 soc/_07526_                                                   0.0591
 soc/core.VexRiscv.decode_to_execute_RS2[13]                   0.0591
 soc/net838                                                    0.0591
 soc/core.VexRiscv.debug_bus_rsp_data[4]                       0.0591
 soc/core.VexRiscv.RegFilePlugin_regFile[1][21]                0.0591
 soc/core.mgmtsoc_bus_errors[21]                               0.0591
 mgmt_buffers/net661                                           0.0591
 soc/_05397_                                                   0.0591
 soc/net2013                                                   0.0591
 soc/core.VexRiscv.RegFilePlugin_regFile[6][14]                0.0591
 soc/net3705                                                   0.0590
 soc/core.la_ien_storage[40]                                   0.0590
 soc/_11869_                                                   0.0590
 soc/core.mgmtsoc_litespisdrphycore_sr_cnt[0]                  0.0590
 soc/core.storage[15][2]                                       0.0590
 soc/core.RAM256/BANK128[0].RAM128.Do0[15]                     0.0589
 soc/net1931                                                   0.0589
 soc/_02803_                                                   0.0589
 la_data_in_mprj[10]                                           0.0589
 soc/_04973_                                                   0.0589
 soc/core.mgmtsoc_litespimmap_burst_adr[7]                     0.0589
 soc/net2327                                                   0.0589
 la_data_in_mprj[11]                                           0.0589
 soc/net629                                                    0.0589
 soc/_08744_                                                   0.0589
 housekeeping/_2633_                                           0.0589
 soc/net3488                                                   0.0589
 mgmt_buffers/net978                                           0.0588
 soc/net2107                                                   0.0588
 soc/core.VexRiscv.RegFilePlugin_regFile[14][4]                0.0588
 soc/net3582                                                   0.0588
 soc/net2725                                                   0.0587
 soc/_04857_                                                   0.0587
 soc/net3653                                                   0.0587
 soc/_04423_                                                   0.0587
 soc/_10580_                                                   0.0587
 soc/_08324_                                                   0.0587
 soc/net2325                                                   0.0587
 soc/_10679_                                                   0.0587
 housekeeping/net86                                            0.0587
 soc/_07095_                                                   0.0587
 soc/net4032                                                   0.0587
 mgmt_buffers/net202                                           0.0587
 mgmt_buffers/net717                                           0.0586
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[4]        0.0586
 soc/_10776_                                                   0.0586
 soc/_03859_                                                   0.0586
 soc/_04460_                                                   0.0586
 housekeeping/_2336_                                           0.0586
 soc/core.VexRiscv.RegFilePlugin_regFile[13][14]               0.0586
 housekeeping/_2818_                                           0.0585
 mgmt_buffers/net256                                           0.0585
 soc/_07378_                                                   0.0585
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[25]       0.0585
 soc/net802                                                    0.0585
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]   0.0585
 soc/core.uart_rx_fifo_consume[1]                              0.0585
 mgmt_buffers/net169                                           0.0585
 soc/core.count[12]                                            0.0585
 soc/net1980                                                   0.0585
 soc/net53                                                     0.0585
 soc/_03102_                                                   0.0584
 soc/core.dbg_uart_data[14]                                    0.0584
 soc/_11134_                                                   0.0584
 soc/core.spi_master_mosi_data[4]                              0.0584
 soc/core.VexRiscv.RegFilePlugin_regFile[8][10]                0.0584
 soc/core.uart_phy_tx_count[2]                                 0.0584
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][1]       0.0584
 soc/net157                                                    0.0584
 mprj_dat_o_core[24]                                           0.0583
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0583
 soc/core.VexRiscv.RegFilePlugin_regFile[12][19]               0.0583
 soc/_00173_                                                   0.0583
 mgmt_buffers/net203                                           0.0583
 soc/core.VexRiscv.externalInterruptArray_regNext[0]           0.0583
 soc/_09284_                                                   0.0583
 soc/_06236_                                                   0.0583
 soc/_04676_                                                   0.0583
 soc/core.multiregimpl109_regs0                                0.0583
 soc/net1477                                                   0.0582
 soc/core.VexRiscv.RegFilePlugin_regFile[2][13]                0.0582
 soc/_06761_                                                   0.0582
 soc/_10622_                                                   0.0582
 soc/_00452_                                                   0.0581
 soc/core.VexRiscv._zz_execute_SRC2[27]                        0.0581
 soc/core.uart_phy_tx_data[4]                                  0.0581
 soc/core.VexRiscv.RegFilePlugin_regFile[23][1]                0.0581
 soc/core.mgmtsoc_value[14]                                    0.0581
 mgmt_buffers/net1105                                          0.0581
 soc/_08047_                                                   0.0581
 soc/core.VexRiscv.RegFilePlugin_regFile[22][11]               0.0581
 soc/_06871_                                                   0.0581
 soc/_08562_                                                   0.0581
 soc/_05767_                                                   0.0580
 soc/core.mgmtsoc_bus_errors[29]                               0.0580
 soc/_06308_                                                   0.0580
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[11]   0.0580
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[11]   0.0580
 soc/net3082                                                   0.0580
 soc/net1524                                                   0.0580
 soc/_03025_                                                   0.0580
 mgmt_buffers/net1131                                          0.0580
 soc/_00037_                                                   0.0580
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][20]      0.0580
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][21]      0.0580
 soc/_13151_                                                   0.0580
 soc/_06653_                                                   0.0580
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[9]   0.0580
 soc/_00674_                                                   0.0579
 soc/_12814_                                                   0.0579
 soc/net2642                                                   0.0579
 soc/_07804_                                                   0.0579
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0579
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][30]       0.0579
 soc/_08643_                                                   0.0578
 soc/_08067_                                                   0.0578
 soc/core.RAM256/BANK128[0].RAM128.Do0[1]                      0.0578
 soc/_11755_                                                   0.0578
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][2]       0.0578
 soc/net2103                                                   0.0578
 soc/net2194                                                   0.0578
 soc/_05762_                                                   0.0578
 housekeeping/_1070_                                           0.0578
 la_data_in_mprj[14]                                           0.0578
 soc/_08774_                                                   0.0578
 soc/core.multiregimpl109_regs1                                0.0577
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[7].Z   0.0577
 soc/_09252_                                                   0.0577
 soc/core.la_oe_storage[4]                                     0.0577
 soc/core.VexRiscv.decode_to_execute_RS2[18]                   0.0577
 soc/_11158_                                                   0.0577
 soc/_09184_                                                   0.0577
 soc/_04418_                                                   0.0577
 soc/net3954                                                   0.0577
 soc/_02602_                                                   0.0577
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]   0.0577
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]   0.0577
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]   0.0577
 la_data_in_mprj[3]                                            0.0577
 soc/core.la_ien_storage[19]                                   0.0576
 soc/_00678_                                                   0.0576
 soc/net1867                                                   0.0576
 soc/_03205_                                                   0.0576
 soc/core.VexRiscv.decode_to_execute_RS2[15]                   0.0575
 soc/core.VexRiscv.CsrPlugin_mepc[15]                          0.0575
 mgmt_buffers/la_data_in_enable[88]                            0.0575
 soc/core.multiregimpl63_regs1                                 0.0575
 soc/_02394_                                                   0.0575
 soc/_00670_                                                   0.0575
 soc/net57                                                     0.0575
 soc/_09124_                                                   0.0574
 soc/core.VexRiscv.RegFilePlugin_regFile[17][2]                0.0574
 soc/net2778                                                   0.0574
 soc/net2713                                                   0.0574
 soc/_02718_                                                   0.0574
 housekeeping/_2990_                                           0.0574
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[19]                   0.0574
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0574
 la_data_in_mprj[6]                                            0.0574
 soc/_04362_                                                   0.0573
 mgmt_buffers/net181                                           0.0573
 soc/net1362                                                   0.0573
 soc/core.multiregimpl124_regs0                                0.0573
 soc/_11432_                                                   0.0573
 soc/net2270                                                   0.0572
 soc/core.VexRiscv.RegFilePlugin_regFile[19][31]               0.0572
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][29]      0.0572
 soc/core.mgmtsoc_master_phyconfig_storage[2]                  0.0572
 soc/core.interface9_bank_bus_dat_r[15]                        0.0572
 soc/_07208_                                                   0.0572
 soc/core.VexRiscv.RegFilePlugin_regFile[20][11]               0.0572
 soc/core.interface15_bank_bus_dat_r[0]                        0.0572
 soc/net801                                                    0.0572
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[20].Z        0.0572
 soc/net2176                                                   0.0572
 soc/core.VexRiscv.RegFilePlugin_regFile[20][14]               0.0572
 housekeeping/gpio_configure[25][1]                            0.0571
 soc/_08336_                                                   0.0571
 soc/_11210_                                                   0.0571
 soc/_11461_                                                   0.0571
 soc/_09591_                                                   0.0571
 soc/net539                                                    0.0571
 soc/core.mgmtsoc_master_phyconfig_storage[11]                 0.0571
 soc/_11626_                                                   0.0571
 mprj_dat_o_core[8]                                            0.0570
 soc/_12823_                                                   0.0570
 soc/core.VexRiscv.RegFilePlugin_regFile[18][19]               0.0570
 soc/net136                                                    0.0570
 soc/_08541_                                                   0.0570
 soc/core.la_ien_storage[99]                                   0.0570
 soc/_07541_                                                   0.0570
 soc/net3496                                                   0.0569
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][23]       0.0569
 soc/core.storage[12][0]                                       0.0569
 soc/_01046_                                                   0.0569
 soc/_02650_                                                   0.0569
 soc/core.storage[13][0]                                       0.0569
 soc/core.VexRiscv.RegFilePlugin_regFile[10][29]               0.0569
 mprj_adr_o_core[12]                                           0.0569
 soc/_11206_                                                   0.0569
 mprj_dat_o_core[15]                                           0.0569
 soc/_09236_                                                   0.0568
 soc/_02684_                                                   0.0568
 soc/_06914_                                                   0.0568
 soc/_11618_                                                   0.0568
 soc/_07810_                                                   0.0568
 soc/core.VexRiscv.RegFilePlugin_regFile[13][13]               0.0568
 soc/_02914_                                                   0.0568
 housekeeping/_1409_                                           0.0568
 soc/net2629                                                   0.0568
 soc/net1565                                                   0.0568
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[26]                   0.0568
 soc/_04397_                                                   0.0567
 soc/_03276_                                                   0.0567
 soc/core.VexRiscv._zz_dBus_cmd_payload_data[0]                0.0567
 soc/_00029_                                                   0.0566
 soc/net4156                                                   0.0566
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[14]                 0.0566
 soc/core.VexRiscv.RegFilePlugin_regFile[11][9]                0.0566
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][6]       0.0566
 soc/_12696_                                                   0.0566
 soc/net3096                                                   0.0566
 soc/_09804_                                                   0.0566
 soc/_10779_                                                   0.0565
 soc/core.mgmtsoc_litespisdrphycore_sr_cnt[3]                  0.0565
 soc/core.interface19_bank_bus_dat_r[1]                        0.0565
 soc/net741                                                    0.0565
 soc/core.VexRiscv.RegFilePlugin_regFile[28][11]               0.0565
 soc/_09271_                                                   0.0565
 mgmt_buffers/net1031                                          0.0565
 soc/_12810_                                                   0.0565
 soc/net2539                                                   0.0565
 housekeeping/_1357_                                           0.0565
 soc/net2021                                                   0.0565
 soc/core.VexRiscv.lastStagePc[11]                             0.0565
 mgmt_buffers/net1023                                          0.0564
 soc/core.multiregimpl101_regs1                                0.0564
 housekeeping/_2880_                                           0.0564
 soc/core.la_oe_storage[97]                                    0.0564
 soc/_08183_                                                   0.0564
 la_data_in_mprj[22]                                           0.0564
 soc/core.VexRiscv.RegFilePlugin_regFile[31][14]               0.0564
 soc/_00081_                                                   0.0564
 soc/core.dbg_uart_data[25]                                    0.0564
 soc/core.VexRiscv.dBusWishbone_ADR[6]                         0.0564
 housekeeping/_1215_                                           0.0564
 soc/core.multiregimpl35_regs0                                 0.0563
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][17]       0.0563
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]   0.0563
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid   0.0563
 soc/core.mgmtsoc_load_storage[23]                             0.0563
 mgmt_buffers/la_data_in_enable[95]                            0.0563
 soc/_11217_                                                   0.0563
 soc/_11263_                                                   0.0563
 soc/net3564                                                   0.0563
 soc/core.VexRiscv.execute_CsrPlugin_csr_773                   0.0562
 soc/net762                                                    0.0562
 soc/core.mgmtsoc_reload_storage[26]                           0.0562
 soc/_12056_                                                   0.0562
 soc/_11856_                                                   0.0562
 soc/core.mgmtsoc_master_phyconfig_storage[23]                 0.0562
 soc/core.mgmtsoc_litespisdrphycore_sr_in[2]                   0.0562
 soc/_04437_                                                   0.0562
 housekeeping/net167                                           0.0561
 soc/net1798                                                   0.0561
 soc/net522                                                    0.0561
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][3]        0.0561
 soc/_06619_                                                   0.0561
 soc/_05965_                                                   0.0561
 soc/net4128                                                   0.0561
 soc/_11042_                                                   0.0561
 soc/net2078                                                   0.0560
 soc/_07101_                                                   0.0560
 soc/net4584                                                   0.0560
 soc/net3916                                                   0.0560
 soc/core.multiregimpl86_regs1                                 0.0559
 soc/core.VexRiscv.decode_to_execute_RS2[17]                   0.0559
 soc/core.la_oe_storage[22]                                    0.0559
 soc/_11289_                                                   0.0559
 soc/net2134                                                   0.0559
 soc/net68                                                     0.0559
 soc/_11342_                                                   0.0558
 housekeeping/_3076_                                           0.0558
 soc/core.VexRiscv.decode_to_execute_RS1[17]                   0.0558
 soc/_03218_                                                   0.0558
 soc/_07290_                                                   0.0558
 soc/_09956_                                                   0.0558
 mprj_adr_o_core[13]                                           0.0558
 soc/core.VexRiscv.RegFilePlugin_regFile[18][10]               0.0557
 soc/net4157                                                   0.0557
 soc/core.la_ien_storage[44]                                   0.0557
 soc/net2342                                                   0.0557
 soc/_10547_                                                   0.0557
 housekeeping/_2410_                                           0.0557
 soc/_05127_                                                   0.0557
 soc/core.interface19_bank_bus_dat_r[2]                        0.0557
 la_iena_mprj[3]                                               0.0557
 soc/core.VexRiscv.RegFilePlugin_regFile[31][4]                0.0557
 soc/_07310_                                                   0.0557
 housekeeping/net367                                           0.0556
 soc/core.dff2_bus_dat_r[15]                                   0.0556
 soc/_08459_                                                   0.0556
 soc/net4009                                                   0.0556
 soc/core.uart_phy_tx_phase[27]                                0.0556
 soc/net3050                                                   0.0556
 mgmt_buffers/net1101                                          0.0556
 soc/_02674_                                                   0.0556
 soc/_13226_                                                   0.0555
 mgmt_buffers/net162                                           0.0555
 soc/net203                                                    0.0555
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[17]   0.0555
 soc/net2088                                                   0.0555
 soc/core.VexRiscv.RegFilePlugin_regFile[15][27]               0.0555
 soc/_02882_                                                   0.0555
 housekeeping/gpio_configure[20][3]                            0.0555
 mgmt_buffers/la_data_in_enable[92]                            0.0555
 soc/net171                                                    0.0555
 soc/net2143                                                   0.0555
 soc/core.slave_sel_r[4]                                       0.0555
 soc/_09290_                                                   0.0555
 soc/_10189_                                                   0.0555
 soc/core.mgmtsoc_value[29]                                    0.0554
 soc/net4109                                                   0.0554
 soc/_08555_                                                   0.0554
 soc/net4110                                                   0.0554
 soc/_06981_                                                   0.0554
 soc/_10528_                                                   0.0554
 soc/_07678_                                                   0.0553
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[14]   0.0553
 soc/_13222_                                                   0.0553
 soc/_08534_                                                   0.0553
 soc/core.VexRiscv.RegFilePlugin_regFile[0][21]                0.0553
 soc/core.storage_1[3][4]                                      0.0553
 soc/net628                                                    0.0553
 soc/core.VexRiscv.CsrPlugin_mtvec_base[12]                    0.0553
 mgmt_buffers/net1042                                          0.0552
 soc/net724                                                    0.0552
 soc/net2676                                                   0.0552
 soc/core.dbg_uart_data[22]                                    0.0552
 soc/_00409_                                                   0.0552
 soc/_11270_                                                   0.0552
 soc/_11221_                                                   0.0552
 soc/core.VexRiscv.RegFilePlugin_regFile[21][22]               0.0552
 soc/_07433_                                                   0.0552
 soc/core.VexRiscv.decode_to_execute_RS2[22]                   0.0552
 soc/net87                                                     0.0551
 soc/core.VexRiscv.RegFilePlugin_regFile[20][15]               0.0551
 soc/_05334_                                                   0.0551
 soc/net205                                                    0.0551
 la_data_in_mprj[20]                                           0.0551
 soc/_02899_                                                   0.0551
 soc/_12657_                                                   0.0551
 mprj_dat_o_core[17]                                           0.0550
 soc/net2827                                                   0.0550
 soc/net1327                                                   0.0550
 soc/core.VexRiscv.lastStagePc[3]                              0.0550
 soc/_07257_                                                   0.0550
 soc/_09317_                                                   0.0550
 soc/_10823_                                                   0.0550
 soc/_10204_                                                   0.0550
 soc/net1573                                                   0.0550
 soc/core.VexRiscv.RegFilePlugin_regFile[8][11]                0.0549
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][31]      0.0549
 soc/_09151_                                                   0.0549
 soc/_09044_                                                   0.0549
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][7]       0.0549
 mprj_dat_o_core[21]                                           0.0549
 soc/_07011_                                                   0.0549
 soc/core.storage_1[14][5]                                     0.0549
 soc/net718                                                    0.0549
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[0]   0.0548
 soc/_07774_                                                   0.0548
 soc/_12488_                                                   0.0548
 soc/_08465_                                                   0.0548
 soc/_12808_                                                   0.0548
 mgmt_buffers/net1018                                          0.0548
 soc/net2363                                                   0.0548
 soc/core.VexRiscv.RegFilePlugin_regFile[30][11]               0.0548
 soc/_07147_                                                   0.0548
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][17]       0.0547
 housekeeping/_1119_                                           0.0547
 soc/_06384_                                                   0.0547
 soc/_08348_                                                   0.0547
 soc/net3493                                                   0.0547
 soc/core.mgmtsoc_litespisdrphycore_storage[4]                 0.0547
 la_data_in_mprj[19]                                           0.0547
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][2]       0.0547
 soc/net3973                                                   0.0546
 soc/net3693                                                   0.0546
 soc/_01033_                                                   0.0546
 soc/net3572                                                   0.0546
 soc/core.VexRiscv.RegFilePlugin_regFile[24][11]               0.0546
 soc/_00064_                                                   0.0546
 la_data_in_mprj[23]                                           0.0546
 soc/_08388_                                                   0.0545
 soc/_07189_                                                   0.0545
 la_iena_mprj[6]                                               0.0545
 soc/core.storage[8][4]                                        0.0545
 housekeeping/gpio_configure[17][0]                            0.0545
 soc/core.VexRiscv.RegFilePlugin_regFile[1][31]                0.0545
 soc/core.mgmtsoc_litespisdrphycore_sr_in[31]                  0.0545
 soc/_01982_                                                   0.0545
 soc/core.memdat_1[4]                                          0.0545
 soc/net1935                                                   0.0545
 soc/_04520_                                                   0.0545
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0545
 housekeeping/_2674_                                           0.0545
 soc/_08900_                                                   0.0545
 soc/_09506_                                                   0.0545
 soc/_03768_                                                   0.0544
 la_data_in_mprj[13]                                           0.0544
 housekeeping/_1267_                                           0.0544
 soc/net4437                                                   0.0544
 soc/_10732_                                                   0.0544
 soc/net3683                                                   0.0544
 soc/_06358_                                                   0.0544
 soc/_03524_                                                   0.0544
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][13]      0.0544
 soc/_09622_                                                   0.0544
 housekeeping/gpio_configure[21][0]                            0.0544
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[10]                   0.0543
 mgmt_buffers/net160                                           0.0543
 soc/core.uart_phy_rx_count[3]                                 0.0543
 soc/core.interface3_bank_bus_dat_r[18]                        0.0543
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][15]       0.0543
 housekeeping/_1279_                                           0.0543
 soc/core.VexRiscv.RegFilePlugin_regFile[7][18]                0.0543
 housekeeping/_1138_                                           0.0543
 soc/_10801_                                                   0.0543
 mgmt_buffers/net1048                                          0.0542
 housekeeping/_2924_                                           0.0542
 soc/_02695_                                                   0.0542
 soc/core.multiregimpl6_regs1                                  0.0542
 mgmt_buffers/net1140                                          0.0542
 housekeeping/_1141_                                           0.0542
 soc/net1387                                                   0.0542
 soc/_13188_                                                   0.0542
 soc/_12049_                                                   0.0542
 soc/core.mgmtsoc_update_value_storage                         0.0541
 soc/_11074_                                                   0.0541
 soc/_08451_                                                   0.0541
 soc/_08096_                                                   0.0541
 soc/_04073_                                                   0.0541
 soc/_03370_                                                   0.0541
 housekeeping/_0961_                                           0.0541
 soc/_00002_                                                   0.0541
 la_data_in_mprj[17]                                           0.0541
 mgmt_buffers/net225                                           0.0541
 soc/_13338_                                                   0.0541
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][0]        0.0541
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[6]   0.0541
 soc/net1342                                                   0.0540
 soc/net3592                                                   0.0540
 soc/_04821_                                                   0.0540
 soc/_02839_                                                   0.0540
 soc/net60                                                     0.0540
 soc/_08768_                                                   0.0540
 soc/net4124                                                   0.0540
 soc/_12973_                                                   0.0540
 soc/_07745_                                                   0.0540
 housekeeping/_1185_                                           0.0539
 housekeeping/_1364_                                           0.0539
 soc/_04323_                                                   0.0539
 soc/core.VexRiscv.execute_CsrPlugin_csr_833                   0.0539
 soc/net1354                                                   0.0538
 soc/_11469_                                                   0.0538
 soc/_07004_                                                   0.0538
 soc/_04414_                                                   0.0538
 soc/net2993                                                   0.0538
 housekeeping/_2730_                                           0.0538
 soc/net54                                                     0.0538
 soc/_04697_                                                   0.0538
 soc/_10567_                                                   0.0538
 soc/_13732_                                                   0.0537
 soc/core.VexRiscv.RegFilePlugin_regFile[29][3]                0.0537
 soc/_05925_                                                   0.0537
 housekeeping/_2870_                                           0.0537
 soc/core.mgmtsoc_litespisdrphycore_sr_out[6]                  0.0537
 soc/_00025_                                                   0.0537
 soc/_04830_                                                   0.0537
 soc/net1301                                                   0.0537
 soc/_03874_                                                   0.0537
 soc/core.VexRiscv.RegFilePlugin_regFile[27][10]               0.0537
 soc/_11058_                                                   0.0537
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[23]         0.0537
 soc/core.memdat_3[2]                                          0.0537
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[29]                   0.0536
 soc/_01998_                                                   0.0536
 soc/_10712_                                                   0.0536
 soc/net660                                                    0.0536
 soc/net852                                                    0.0536
 soc/_10686_                                                   0.0536
 soc/net2380                                                   0.0536
 soc/net4432                                                   0.0536
 soc/net1247                                                   0.0536
 soc/_06924_                                                   0.0536
 mprj_sel_o_core[2]                                            0.0536
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[3]               0.0536
 soc/core.storage_1[10][4]                                     0.0535
 soc/net3363                                                   0.0535
 soc/core.mgmtsoc_litespimmap_storage[7]                       0.0535
 soc/_09893_                                                   0.0535
 mgmt_buffers/la_data_in_mprj_bar[124]                         0.0535
 soc/_11243_                                                   0.0535
 soc/net683                                                    0.0535
 soc/_11340_                                                   0.0535
 soc/_11167_                                                   0.0535
 soc/_11617_                                                   0.0535
 soc/net1799                                                   0.0534
 soc/core.VexRiscv.RegFilePlugin_regFile[5][6]                 0.0534
 mgmt_buffers/net712                                           0.0534
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[6].Z   0.0534
 soc/_07307_                                                   0.0534
 soc/_11968_                                                   0.0534
 soc/_07306_                                                   0.0534
 housekeeping/gpio_configure[9][1]                             0.0533
 soc/_13240_                                                   0.0533
 soc/_12398_                                                   0.0533
 soc/_05721_                                                   0.0533
 mprj_adr_o_core[11]                                           0.0533
 soc/core.dbg_uart_address[22]                                 0.0533
 soc/net2577                                                   0.0533
 soc/_08886_                                                   0.0533
 soc/_13038_                                                   0.0533
 soc/core.VexRiscv.RegFilePlugin_regFile[8][21]                0.0533
 soc/_02669_                                                   0.0532
 soc/core.dbg_uart_address[0]                                  0.0532
 soc/net248                                                    0.0532
 soc/_10402_                                                   0.0532
 soc/_02663_                                                   0.0532
 soc/_00307_                                                   0.0532
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[19]                 0.0532
 soc/core.VexRiscv.CsrPlugin_mepc[29]                          0.0532
 soc/_09967_                                                   0.0532
 housekeeping/gpio_configure[22][4]                            0.0532
 soc/net2386                                                   0.0532
 soc/_02711_                                                   0.0532
 soc/_05757_                                                   0.0532
 soc/_11029_                                                   0.0531
 soc/_03144_                                                   0.0531
 soc/core.VexRiscv.RegFilePlugin_regFile[28][25]               0.0531
 soc/core.VexRiscv.RegFilePlugin_regFile[31][15]               0.0531
 soc/_04681_                                                   0.0531
 soc/_12549_                                                   0.0531
 soc/_00719_                                                   0.0531
 soc/_06290_                                                   0.0531
 soc/_08675_                                                   0.0531
 housekeeping/gpio_configure[20][0]                            0.0531
 soc/core.VexRiscv.execute_to_memory_PC[30]                    0.0531
 soc/core.gpioin1_pending_r                                    0.0531
 soc/net2338                                                   0.0530
 soc/net168                                                    0.0530
 soc/_08610_                                                   0.0530
 soc/net1096                                                   0.0530
 soc/net1451                                                   0.0530
 soc/core.multiregimpl97_regs1                                 0.0530
 soc/_08375_                                                   0.0530
 soc/_07498_                                                   0.0530
 soc/core.la_oe_storage[11]                                    0.0530
 soc/_05727_                                                   0.0530
 soc/_03427_                                                   0.0530
 soc/_07401_                                                   0.0530
 soc/_05984_                                                   0.0529
 soc/core.la_ien_storage[112]                                  0.0529
 soc/_13450_                                                   0.0529
 soc/_02502_                                                   0.0529
 soc/core.VexRiscv.RegFilePlugin_regFile[18][0]                0.0529
 soc/core.interface1_bank_bus_dat_r[0]                         0.0529
 mgmt_buffers/net1129                                          0.0529
 soc/_04383_                                                   0.0529
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[30]                 0.0529
 soc/_08403_                                                   0.0529
 housekeeping/_1526_                                           0.0528
 housekeeping/_2281_                                           0.0528
 soc/_01591_                                                   0.0528
 soc/core.VexRiscv.decode_to_execute_RS2[10]                   0.0528
 soc/core.VexRiscv.CsrPlugin_exceptionPendings_2               0.0528
 soc/core.VexRiscv.RegFilePlugin_regFile[30][10]               0.0528
 soc/_09270_                                                   0.0528
 soc/core.VexRiscv.RegFilePlugin_regFile[6][0]                 0.0528
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][13]       0.0527
 soc/net3094                                                   0.0527
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[13].Z   0.0527
 soc/_08546_                                                   0.0527
 soc/_04558_                                                   0.0527
 soc/net3495                                                   0.0527
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[9].Z   0.0527
 soc/core.uart_rx_fifo_consume[0]                              0.0527
 soc/net2634                                                   0.0527
 soc/core.VexRiscv.RegFilePlugin_regFile[20][7]                0.0527
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[11]              0.0526
 soc/_04055_                                                   0.0526
 mgmt_buffers/net1017                                          0.0526
 housekeeping/_1280_                                           0.0526
 soc/core.VexRiscv.RegFilePlugin_regFile[8][9]                 0.0526
 soc/core.VexRiscv.RegFilePlugin_regFile[30][2]                0.0526
 soc/core.multiregimpl127_regs1                                0.0526
 soc/_04596_                                                   0.0526
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][31]       0.0526
 soc/net3828                                                   0.0526
 soc/_08582_                                                   0.0526
 soc/net761                                                    0.0526
 soc/_09710_                                                   0.0526
 soc/net3864                                                   0.0526
 soc/net3182                                                   0.0526
 soc/_07106_                                                   0.0526
 la_data_in_mprj[18]                                           0.0526
 soc/core.mgmtsoc_master_phyconfig_storage[14]                 0.0525
 soc/_09695_                                                   0.0525
 soc/net1869                                                   0.0525
 soc/core.VexRiscv.RegFilePlugin_regFile[28][31]               0.0525
 soc/_06596_                                                   0.0525
 mgmt_buffers/net1002                                          0.0525
 soc/core.gpioin1_gpioin1_in_pads_n_d                          0.0525
 soc/_04786_                                                   0.0525
 housekeeping/_1300_                                           0.0525
 soc/_10702_                                                   0.0525
 soc/net3812                                                   0.0525
 soc/core.storage_1[5][0]                                      0.0525
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][16]      0.0525
 soc/_09048_                                                   0.0525
 housekeeping/net524                                           0.0525
 mgmt_buffers/net1464                                          0.0525
 soc/net3066                                                   0.0525
 soc/_04940_                                                   0.0524
 soc/core.la_oe_storage[87]                                    0.0524
 soc/_05424_                                                   0.0524
 soc/net2212                                                   0.0524
 soc/_07225_                                                   0.0524
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0524
 soc/core.VexRiscv.RegFilePlugin_regFile[18][1]                0.0524
 soc/_07092_                                                   0.0524
 soc/core.VexRiscv.RegFilePlugin_regFile[18][5]                0.0524
 soc/_07197_                                                   0.0524
 soc/core.VexRiscv.RegFilePlugin_regFile[29][6]                0.0524
 soc/_11369_                                                   0.0524
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[29]   0.0524
 soc/_12520_                                                   0.0524
 soc/_13666_                                                   0.0524
 soc/_11052_                                                   0.0524
 soc/_00055_                                                   0.0524
 soc/net2680                                                   0.0524
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][22]       0.0523
 mprj_adr_o_core[21]                                           0.0523
 soc/_04899_                                                   0.0523
 mgmt_buffers/net619                                           0.0523
 la_data_in_mprj[24]                                           0.0523
 housekeeping/_2864_                                           0.0523
 soc/_07785_                                                   0.0523
 soc/_00765_                                                   0.0523
 soc/core.multiregimpl0_regs0                                  0.0523
 soc/_08463_                                                   0.0523
 soc/_11182_                                                   0.0522
 mgmt_buffers/net1123                                          0.0522
 soc/core.dbg_uart_tx_data[7]                                  0.0522
 soc/net1403                                                   0.0522
 soc/net2352                                                   0.0522
 la_iena_mprj[5]                                               0.0522
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[23]   0.0522
 soc/net2781                                                   0.0522
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][4]        0.0521
 housekeeping/net346                                           0.0521
 soc/net2988                                                   0.0521
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[26].Z   0.0521
 soc/_02793_                                                   0.0521
 soc/_05345_                                                   0.0521
 soc/_10558_                                                   0.0521
 soc/_06209_                                                   0.0521
 soc/_13611_                                                   0.0521
 soc/net1605                                                   0.0521
 soc/_11697_                                                   0.0521
 soc/_10262_                                                   0.0521
 soc/core.mgmtsoc_reload_storage[21]                           0.0521
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][1]       0.0521
 soc/core.VexRiscv.RegFilePlugin_regFile[6][6]                 0.0520
 soc/_11271_                                                   0.0520
 soc/core.la_oe_storage[57]                                    0.0520
 soc/_06867_                                                   0.0520
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][27]      0.0520
 soc/core.VexRiscv.RegFilePlugin_regFile[17][24]               0.0520
 soc/core.memdat_3[3]                                          0.0520
 soc/net1252                                                   0.0520
 soc/core.interface3_bank_bus_dat_r[25]                        0.0520
 soc/net1267                                                   0.0520
 soc/net2376                                                   0.0520
 soc/net3464                                                   0.0520
 soc/net2223                                                   0.0519
 soc/_07236_                                                   0.0519
 soc/_11427_                                                   0.0519
 soc/net2061                                                   0.0519
 la_iena_mprj[8]                                               0.0519
 soc/_12170_                                                   0.0519
 soc/core.la_oe_storage[16]                                    0.0519
 soc/_09714_                                                   0.0519
 soc/_07138_                                                   0.0519
 soc/_07172_                                                   0.0518
 soc/_13672_                                                   0.0518
 soc/_04636_                                                   0.0518
 soc/net178                                                    0.0518
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][11]       0.0518
 soc/_05825_                                                   0.0518
 soc/_09306_                                                   0.0518
 soc/_08202_                                                   0.0518
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[6].Z   0.0518
 soc/_13408_                                                   0.0518
 soc/_04583_                                                   0.0518
 soc/core.VexRiscv.RegFilePlugin_regFile[15][30]               0.0518
 soc/_06227_                                                   0.0518
 soc/net3932                                                   0.0518
 soc/_11333_                                                   0.0518
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0518
 soc/_03252_                                                   0.0518
 soc/_13391_                                                   0.0518
 soc/core.VexRiscv.RegFilePlugin_regFile[30][4]                0.0517
 mgmt_buffers/net1070                                          0.0517
 soc/core.VexRiscv.RegFilePlugin_regFile[21][27]               0.0517
 soc/_11932_                                                   0.0517
 soc/core.VexRiscv.RegFilePlugin_regFile[3][18]                0.0517
 soc/net4378                                                   0.0517
 soc/net122                                                    0.0517
 soc/_10659_                                                   0.0517
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[27]   0.0517
 soc/core.VexRiscv.execute_to_memory_PC[31]                    0.0517
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[29]   0.0517
 mgmt_buffers/net659                                           0.0517
 soc/_02532_                                                   0.0516
 housekeeping/_2843_                                           0.0516
 soc/_09222_                                                   0.0516
 mgmt_buffers/net1028                                          0.0516
 soc/_09855_                                                   0.0516
 housekeeping/gpio_configure[21][12]                           0.0516
 soc/core.VexRiscv._zz_dBus_cmd_payload_data[5]                0.0516
 soc/_02719_                                                   0.0516
 soc/net2036                                                   0.0516
 soc/core.VexRiscv.dBusWishbone_ADR[27]                        0.0516
 soc/_02696_                                                   0.0516
 soc/core.VexRiscv.RegFilePlugin_regFile[23][8]                0.0515
 soc/_05501_                                                   0.0515
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]   0.0515
 soc/_05920_                                                   0.0515
 soc/core.VexRiscv._zz_execute_SRC2[17]                        0.0515
 soc/net561                                                    0.0515
 soc/_11746_                                                   0.0515
 soc/net706                                                    0.0515
 soc/core.mgmtsoc_litespimmap_count[6]                         0.0515
 soc/_04680_                                                   0.0515
 soc/core.slave_sel_r[1]                                       0.0515
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[30]                   0.0514
 mgmt_buffers/net705                                           0.0514
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][2]       0.0514
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][3]        0.0514
 soc/_02597_                                                   0.0514
 soc/core.la_ien_storage[11]                                   0.0514
 soc/core.VexRiscv.RegFilePlugin_regFile[12][2]                0.0514
 soc/_02947_                                                   0.0514
 soc/net3842                                                   0.0514
 soc/core.multiregimpl12_regs0                                 0.0514
 soc/net4130                                                   0.0514
 soc/net834                                                    0.0514
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][4]       0.0514
 soc/net4479                                                   0.0514
 soc/_09473_                                                   0.0513
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[5]                  0.0513
 soc/_11069_                                                   0.0513
 la_data_in_mprj[26]                                           0.0513
 mgmt_buffers/la_data_in_enable[91]                            0.0513
 soc/core.multiregimpl112_regs0                                0.0513
 soc/_09035_                                                   0.0513
 soc/_11583_                                                   0.0513
 soc/net3178                                                   0.0513
 soc/_11644_                                                   0.0513
 housekeeping/_1384_                                           0.0513
 la_iena_mprj[9]                                               0.0513
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid   0.0513
 soc/_10174_                                                   0.0512
 soc/_12025_                                                   0.0512
 soc/_10368_                                                   0.0512
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[20]              0.0512
 mgmt_buffers/la_data_in_enable[17]                            0.0512
 soc/net3583                                                   0.0512
 la_iena_mprj[10]                                              0.0511
 soc/_13555_                                                   0.0511
 soc/net2829                                                   0.0511
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][10]       0.0511
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0511
 soc/_07078_                                                   0.0511
 soc/net174                                                    0.0511
 soc/net3998                                                   0.0511
 soc/_11361_                                                   0.0511
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0511
 soc/_09688_                                                   0.0510
 soc/_12227_                                                   0.0510
 soc/net3448                                                   0.0510
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][24]       0.0510
 soc/net3805                                                   0.0510
 soc/_00001_                                                   0.0510
 soc/net2497                                                   0.0510
 soc/_08054_                                                   0.0510
 soc/_02655_                                                   0.0510
 soc/net3926                                                   0.0510
 soc/net224                                                    0.0509
 soc/core.mgmtsoc_litespisdrphycore_sr_in[21]                  0.0509
 soc/_03176_                                                   0.0509
 la_iena_mprj[15]                                              0.0509
 soc/core.la_ien_storage[62]                                   0.0509
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][21]       0.0509
 soc/net2085                                                   0.0509
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0509
 soc/core.multiregimpl17_regs1                                 0.0509
 soc/net3261                                                   0.0509
 soc/_05978_                                                   0.0509
 soc/net1062                                                   0.0509
 la_data_in_mprj[15]                                           0.0509
 soc/_12483_                                                   0.0509
 soc/net2155                                                   0.0508
 soc/_08121_                                                   0.0508
 soc/_13449_                                                   0.0508
 soc/_07725_                                                   0.0508
 soc/_10737_                                                   0.0508
 soc/core.RAM128/DEC0.EN                                       0.0508
 soc/_00553_                                                   0.0508
 soc/_13676_                                                   0.0508
 soc/net4617                                                   0.0508
 soc/_13171_                                                   0.0508
 soc/net4126                                                   0.0508
 soc/_12422_                                                   0.0508
 soc/_02703_                                                   0.0507
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[19]   0.0507
 mgmt_buffers/net1104                                          0.0507
 soc/_07181_                                                   0.0507
 soc/net3443                                                   0.0507
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[14]   0.0507
 soc/_11738_                                                   0.0507
 soc/core.VexRiscv.RegFilePlugin_regFile[25][3]                0.0507
 soc/_02648_                                                   0.0507
 soc/_08808_                                                   0.0507
 la_iena_mprj[7]                                               0.0507
 soc/net4132                                                   0.0507
 soc/net2333                                                   0.0507
 soc/_06934_                                                   0.0506
 soc/net3047                                                   0.0506
 soc/net4297                                                   0.0506
 soc/net3264                                                   0.0506
 housekeeping/_1466_                                           0.0506
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[18]   0.0506
 soc/_11228_                                                   0.0506
 soc/_09667_                                                   0.0506
 soc/_04589_                                                   0.0505
 soc/core.VexRiscv.RegFilePlugin_regFile[15][24]               0.0505
 soc/_05406_                                                   0.0505
 soc/_02706_                                                   0.0505
 soc/core.VexRiscv.RegFilePlugin_regFile[20][2]                0.0505
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[16].Z   0.0505
 soc/_04458_                                                   0.0505
 soc/core.VexRiscv.RegFilePlugin_regFile[2][27]                0.0505
 soc/core.VexRiscv.decode_to_execute_RS2[19]                   0.0505
 soc/core.VexRiscv.RegFilePlugin_regFile[23][6]                0.0504
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0504
 soc/_08063_                                                   0.0504
 soc/_03591_                                                   0.0504
 soc/core.gpioin4_pending_r                                    0.0504
 housekeeping/_1365_                                           0.0504
 soc/_10865_                                                   0.0504
 soc/_06631_                                                   0.0504
 soc/net2400                                                   0.0504
 soc/_11386_                                                   0.0504
 soc/core.multiregimpl56_regs1                                 0.0504
 mgmt_buffers/net205                                           0.0504
 soc/_13716_                                                   0.0504
 soc/net4080                                                   0.0503
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[8]        0.0503
 soc/_06371_                                                   0.0503
 soc/_08020_                                                   0.0503
 mprj_dat_o_core[0]                                            0.0503
 soc/net2060                                                   0.0503
 soc/net3637                                                   0.0503
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0503
 soc/net721                                                    0.0503
 soc/core.la_oe_storage[28]                                    0.0503
 soc/_06833_                                                   0.0503
 soc/net3497                                                   0.0503
 soc/net2737                                                   0.0503
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]   0.0502
 soc/_08440_                                                   0.0502
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][23]      0.0502
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[30].Z   0.0502
 soc/net4290                                                   0.0502
 soc/_10150_                                                   0.0502
 soc/_08168_                                                   0.0502
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0502
 soc/_08292_                                                   0.0502
 soc/_03375_                                                   0.0502
 soc/net1177                                                   0.0501
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0501
 soc/core.storage[14][4]                                       0.0501
 soc/_11195_                                                   0.0501
 soc/_09310_                                                   0.0501
 mgmt_buffers/la_data_in_enable[86]                            0.0501
 soc/net505                                                    0.0501
 soc/core.VexRiscv.RegFilePlugin_regFile[9][5]                 0.0501
 soc/net1674                                                   0.0501
 soc/net2340                                                   0.0501
 mgmt_buffers/net258                                           0.0500
 soc/_08077_                                                   0.0500
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0500
 soc/_02598_                                                   0.0500
 housekeeping/gpio_configure[19][1]                            0.0500
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0500
 soc/_10716_                                                   0.0500
 soc/core.multiregimpl45_regs0                                 0.0500
 soc/core.la_oe_storage[52]                                    0.0500
 soc/net1818                                                   0.0500
 soc/core.VexRiscv.RegFilePlugin_regFile[16][9]                0.0499
 soc/core.mgmtsoc_reload_storage[5]                            0.0499
 soc/_03001_                                                   0.0499
 soc/_08059_                                                   0.0499
 soc/_06399_                                                   0.0499
 soc/_12774_                                                   0.0499
 soc/_11073_                                                   0.0499
 soc/net4184                                                   0.0499
 soc/net3999                                                   0.0499
 soc/net3906                                                   0.0499
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][25]       0.0499
 soc/_08456_                                                   0.0499
 soc/core.VexRiscv.RegFilePlugin_regFile[13][2]                0.0499
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][27]       0.0499
 housekeeping/_0101_                                           0.0499
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][22]      0.0499
 soc/net3700                                                   0.0499
 soc/_06071_                                                   0.0498
 soc/_00047_                                                   0.0498
 soc/core.dbg_uart_length[6]                                   0.0498
 soc/_08740_                                                   0.0498
 soc/_10697_                                                   0.0498
 housekeeping/_2866_                                           0.0498
 soc/_08109_                                                   0.0498
 soc/core.VexRiscv.RegFilePlugin_regFile[0][19]                0.0498
 soc/net918                                                    0.0498
 soc/core.VexRiscv.RegFilePlugin_regFile[2][4]                 0.0498
 la_data_in_mprj[0]                                            0.0498
 soc/net1644                                                   0.0498
 soc/_03509_                                                   0.0498
 housekeeping/gpio_configure[14][6]                            0.0498
 soc/net4169                                                   0.0497
 soc/net2924                                                   0.0497
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]   0.0497
 housekeeping/net348                                           0.0497
 soc/net897                                                    0.0497
 soc/net756                                                    0.0497
 soc/core.dbg_uart_cmd[6]                                      0.0497
 soc/_03245_                                                   0.0496
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][24]       0.0496
 soc/_04502_                                                   0.0496
 housekeeping/_2877_                                           0.0496
 soc/_13445_                                                   0.0496
 soc/_10674_                                                   0.0496
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[11]         0.0496
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0496
 soc/net2601                                                   0.0496
 soc/core.VexRiscv.RegFilePlugin_regFile[11][17]               0.0496
 soc/core.la_oe_storage[51]                                    0.0496
 soc/_02715_                                                   0.0495
 soc/net3621                                                   0.0495
 mgmt_buffers/net1065                                          0.0495
 soc/_11770_                                                   0.0495
 soc/_05867_                                                   0.0495
 soc/core.VexRiscv.decode_to_execute_RS2[11]                   0.0495
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[21].Z   0.0495
 soc/net3684                                                   0.0495
 soc/_06669_                                                   0.0495
 soc/core.VexRiscv.RegFilePlugin_regFile[10][23]               0.0494
 soc/core.VexRiscv.execute_arbitration_isValid                 0.0494
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][20]       0.0494
 housekeeping/gpio_configure[19][11]                           0.0494
 soc/net3578                                                   0.0494
 soc/core.VexRiscv._zz_execute_SRC2[31]                        0.0494
 soc/net2739                                                   0.0494
 soc/_11430_                                                   0.0494
 soc/net35                                                     0.0494
 soc/net3283                                                   0.0494
 soc/_08133_                                                   0.0494
 soc/net3847                                                   0.0494
 soc/core.VexRiscv.dBusWishbone_ADR[28]                        0.0494
 soc/_09281_                                                   0.0493
 housekeeping/_1148_                                           0.0493
 soc/core.interface0_bank_bus_dat_r[30]                        0.0493
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][16]       0.0493
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[12]                   0.0493
 soc/net3185                                                   0.0493
 soc/net125                                                    0.0493
 soc/net2321                                                   0.0493
 la_iena_mprj[16]                                              0.0493
 soc/core.VexRiscv.RegFilePlugin_regFile[27][9]                0.0492
 soc/_07041_                                                   0.0492
 soc/_07462_                                                   0.0492
 soc/net153                                                    0.0492
 soc/core.VexRiscv.CsrPlugin_mepc[3]                           0.0492
 mgmt_buffers/net998                                           0.0492
 mgmt_buffers/net996                                           0.0492
 soc/net2263                                                   0.0492
 soc/_12683_                                                   0.0492
 soc/core.RAM256/BANK128[0].RAM128.Do0[29]                     0.0492
 soc/_08473_                                                   0.0492
 soc/_09732_                                                   0.0491
 soc/net3928                                                   0.0491
 soc/core.mgmtsoc_litespisdrphycore_sr_cnt[6]                  0.0491
 soc/net2351                                                   0.0491
 soc/_11232_                                                   0.0491
 soc/_10381_                                                   0.0491
 soc/net2797                                                   0.0491
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[20]       0.0491
 soc/core.VexRiscv.RegFilePlugin_regFile[11][1]                0.0491
 soc/_12189_                                                   0.0491
 soc/core.dbg_uart_tx_data[3]                                  0.0491
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][30]       0.0491
 soc/_10421_                                                   0.0491
 housekeeping/_1393_                                           0.0491
 housekeeping/_1131_                                           0.0490
 soc/net2028                                                   0.0490
 soc/_05426_                                                   0.0490
 housekeeping/net1934                                          0.0490
 soc/net511                                                    0.0490
 soc/_10027_                                                   0.0490
 soc/net1400                                                   0.0490
 soc/_07709_                                                   0.0490
 soc/net3985                                                   0.0490
 soc/_07974_                                                   0.0490
 mgmt_buffers/net971                                           0.0490
 soc/net3953                                                   0.0490
 soc/net2968                                                   0.0490
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[22].Z        0.0490
 housekeeping/irq_1_inputsrc                                   0.0490
 soc/_02846_                                                   0.0490
 soc/core.spimaster_storage[10]                                0.0489
 la_data_in_mprj[4]                                            0.0489
 soc/core.gpioin3_gpioin3_in_pads_n_d                          0.0489
 soc/_03274_                                                   0.0489
 soc/_09403_                                                   0.0489
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][8]        0.0489
 mgmt_buffers/net1001                                          0.0489
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[5]   0.0489
 soc/_02705_                                                   0.0489
 soc/_13462_                                                   0.0489
 soc/_09975_                                                   0.0489
 soc/net493                                                    0.0488
 soc/_12300_                                                   0.0488
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[22].Z   0.0488
 soc/core.VexRiscv.decode_to_execute_RS1[21]                   0.0488
 mgmt_buffers/net609                                           0.0488
 soc/_07752_                                                   0.0488
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[5].Z         0.0488
 soc/core.VexRiscv.CsrPlugin_mepc[2]                           0.0488
 soc/_06425_                                                   0.0488
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[15]                 0.0488
 soc/net2405                                                   0.0488
 soc/net2324                                                   0.0488
 soc/_09402_                                                   0.0488
 soc/net3834                                                   0.0488
 soc/_00911_                                                   0.0488
 soc/core.VexRiscv.CsrPlugin_mepc[8]                           0.0488
 soc/_12841_                                                   0.0488
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[26]   0.0487
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[4]   0.0487
 soc/_12500_                                                   0.0487
 soc/_08198_                                                   0.0487
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[16]       0.0487
 soc/net2671                                                   0.0487
 soc/_03213_                                                   0.0487
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[21].Z   0.0487
 soc/net4499                                                   0.0487
 soc/_05761_                                                   0.0487
 soc/_08248_                                                   0.0487
 soc/core.interface6_bank_bus_dat_r[11]                        0.0487
 soc/core.storage_1[5][3]                                      0.0487
 soc/_02276_                                                   0.0486
 mgmt_buffers/net985                                           0.0486
 soc/core.VexRiscv.RegFilePlugin_regFile[12][1]                0.0486
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN   0.0486
 soc/net3734                                                   0.0486
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[22]   0.0486
 soc/_07802_                                                   0.0486
 soc/_06182_                                                   0.0486
 soc/_10993_                                                   0.0486
 soc/core.VexRiscv.RegFilePlugin_regFile[11][6]                0.0486
 la_data_in_mprj[27]                                           0.0486
 soc/core.multiregimpl24_regs1                                 0.0485
 soc/_07942_                                                   0.0485
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][4]    0.0485
 soc/core.multiregimpl31_regs1                                 0.0485
 soc/core.la_oe_storage[104]                                   0.0485
 soc/net262                                                    0.0485
 mgmt_buffers/net1050                                          0.0485
 soc/_10071_                                                   0.0485
 soc/_07415_                                                   0.0485
 soc/net2177                                                   0.0485
 soc/_11245_                                                   0.0485
 soc/core.mgmtsoc_vexriscv_debug_reset                         0.0485
 soc/_08409_                                                   0.0485
 soc/net2967                                                   0.0484
 housekeeping/_0390_                                           0.0484
 soc/_06128_                                                   0.0484
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0484
 soc/core.la_ien_storage[71]                                   0.0484
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[21]                 0.0484
 mgmt_buffers/la_data_in_enable[97]                            0.0484
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[21]   0.0484
 soc/_07748_                                                   0.0484
 soc/core.VexRiscv.dBusWishbone_ADR[20]                        0.0484
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0484
 soc/net2074                                                   0.0484
 soc/_02562_                                                   0.0484
 soc/_10804_                                                   0.0484
 soc/core.dbg_uart_address[1]                                  0.0484
 soc/core.VexRiscv.RegFilePlugin_regFile[21][11]               0.0484
 soc/net1330                                                   0.0484
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[20].Z   0.0484
 soc/_09600_                                                   0.0483
 soc/_09186_                                                   0.0483
 soc/_10837_                                                   0.0483
 soc/net4270                                                   0.0483
 soc/_09389_                                                   0.0483
 soc/_03230_                                                   0.0483
 soc/core.dbg_uart_words_count[1]                              0.0483
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[18]   0.0483
 soc/_08318_                                                   0.0483
 soc/net2062                                                   0.0483
 soc/_07303_                                                   0.0483
 housekeeping/_1091_                                           0.0483
 soc/_07048_                                                   0.0483
 soc/_03852_                                                   0.0483
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[16]   0.0483
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0483
 soc/_12191_                                                   0.0482
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[6]                    0.0482
 soc/net3733                                                   0.0482
 housekeeping/_2440_                                           0.0482
 mgmt_buffers/net1087                                          0.0482
 soc/_06135_                                                   0.0482
 soc/net3862                                                   0.0482
 soc/_06205_                                                   0.0482
 housekeeping/gpio_configure[4][11]                            0.0482
 soc/core.mgmtsoc_value[21]                                    0.0482
 mprj_dat_o_core[16]                                           0.0482
 soc/net516                                                    0.0482
 housekeeping/gpio_configure[33][6]                            0.0482
 soc/net105                                                    0.0481
 soc/core.storage[7][1]                                        0.0481
 soc/_11136_                                                   0.0481
 soc/core.mgmtsoc_value_status[1]                              0.0481
 soc/_02689_                                                   0.0481
 soc/net4123                                                   0.0481
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][13]       0.0480
 soc/_09254_                                                   0.0480
 soc/core.dbg_uart_data[11]                                    0.0480
 soc/_08698_                                                   0.0480
 soc/core.interface6_bank_bus_dat_r[18]                        0.0480
 soc/core.dbg_uart_rx_data[6]                                  0.0480
 soc/net2690                                                   0.0480
 soc/net768                                                    0.0480
 soc/_03098_                                                   0.0480
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[7]   0.0480
 soc/core.VexRiscv.CsrPlugin_mepc[22]                          0.0480
 housekeeping/_1998_                                           0.0479
 soc/_03812_                                                   0.0479
 soc/core.mgmtsoc_value[28]                                    0.0479
 housekeeping/net282                                           0.0479
 soc/core.la_ien_storage[102]                                  0.0479
 soc/_11288_                                                   0.0479
 mgmt_buffers/net1080                                          0.0479
 soc/net2814                                                   0.0479
 soc/_06310_                                                   0.0479
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0479
 housekeeping/_2952_                                           0.0479
 soc/net814                                                    0.0479
 soc/core.VexRiscv.RegFilePlugin_regFile[20][6]                0.0479
 soc/_08398_                                                   0.0479
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[31].Z   0.0479
 soc/net2365                                                   0.0479
 soc/_10524_                                                   0.0479
 mprj_adr_o_core[15]                                           0.0479
 soc/_02923_                                                   0.0478
 soc/net3514                                                   0.0478
 soc/net3934                                                   0.0478
 soc/_01563_                                                   0.0478
 soc/_04112_                                                   0.0478
 soc/net2251                                                   0.0478
 soc/net1069                                                   0.0478
 soc/_10956_                                                   0.0478
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[17]                   0.0478
 housekeeping/_2659_                                           0.0478
 soc/_11102_                                                   0.0478
 soc/core.VexRiscv._zz_execute_SRC2[9]                         0.0478
 soc/core.gpioin2_gpioin2_pending                              0.0478
 soc/_12951_                                                   0.0478
 soc/core.VexRiscv.RegFilePlugin_regFile[13][1]                0.0478
 soc/core.uart_tx_fifo_level0[1]                               0.0478
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0478
 soc/_03556_                                                   0.0478
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[12].Z   0.0477
 soc/net69                                                     0.0477
 soc/core.multiregimpl47_regs1                                 0.0477
 soc/core.dbg_uart_address[10]                                 0.0477
 soc/_09329_                                                   0.0477
 soc/net3445                                                   0.0477
 housekeeping/gpio_configure[17][3]                            0.0477
 soc/core.multiregimpl7_regs0                                  0.0477
 soc/_11261_                                                   0.0477
 soc/_07145_                                                   0.0477
 soc/_05138_                                                   0.0477
 soc/net3751                                                   0.0477
 soc/net3917                                                   0.0476
 housekeeping/_1392_                                           0.0476
 soc/_10820_                                                   0.0476
 soc/_02794_                                                   0.0476
 soc/_07309_                                                   0.0476
 soc/net112                                                    0.0476
 soc/core.spi_master_mosi_storage[1]                           0.0476
 soc/_08103_                                                   0.0476
 soc/core.la_ien_storage[28]                                   0.0476
 soc/_06943_                                                   0.0476
 soc/core.storage_1[0][7]                                      0.0476
 soc/core.VexRiscv.RegFilePlugin_regFile[3][28]                0.0476
 soc/core.mgmtsoc_value[15]                                    0.0476
 soc/_12052_                                                   0.0476
 soc/core.VexRiscv.RegFilePlugin_regFile[15][11]               0.0476
 soc/_00236_                                                   0.0475
 soc/_09685_                                                   0.0475
 soc/net2831                                                   0.0475
 soc/_13660_                                                   0.0475
 soc/core.VexRiscv.RegFilePlugin_regFile[8][18]                0.0475
 soc/net2092                                                   0.0475
 soc/core.mgmtsoc_bus_errors[18]                               0.0475
 mgmt_buffers/la_data_in_enable[35]                            0.0475
 soc/_09068_                                                   0.0475
 soc/_05361_                                                   0.0475
 soc/core.storage[8][6]                                        0.0475
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0475
 soc/net3791                                                   0.0474
 soc/_13343_                                                   0.0474
 soc/_04925_                                                   0.0474
 soc/net3860                                                   0.0474
 soc/_02769_                                                   0.0474
 soc/core.VexRiscv.RegFilePlugin_regFile[7][14]                0.0474
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][18]       0.0474
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][26]       0.0474
 soc/core.VexRiscv.RegFilePlugin_regFile[5][29]                0.0473
 mgmt_buffers/net1012                                          0.0473
 housekeeping/_1126_                                           0.0473
 mgmt_buffers/net991                                           0.0473
 soc/net3120                                                   0.0473
 mgmt_buffers/net593                                           0.0473
 soc/net1560                                                   0.0473
 soc/net2130                                                   0.0473
 soc/core.uart_phy_tx_data[1]                                  0.0473
 housekeeping/_1531_                                           0.0473
 soc/net3806                                                   0.0473
 soc/_10086_                                                   0.0473
 soc/_08185_                                                   0.0473
 soc/_02777_                                                   0.0473
 soc/_08676_                                                   0.0473
 soc/_00035_                                                   0.0473
 soc/_06051_                                                   0.0472
 soc/_10670_                                                   0.0472
 la_iena_mprj[21]                                              0.0472
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[30]       0.0472
 soc/net226                                                    0.0472
 mgmt_buffers/la_data_in_enable[110]                           0.0472
 soc/_10502_                                                   0.0472
 soc/core.VexRiscv.RegFilePlugin_regFile[30][1]                0.0472
 soc/_07646_                                                   0.0472
 soc/core.la_ien_storage[100]                                  0.0472
 soc/net4665                                                   0.0472
 housekeeping/_3065_                                           0.0472
 soc/_03514_                                                   0.0472
 soc/_11715_                                                   0.0472
 soc/_07259_                                                   0.0472
 mgmt_buffers/la_data_in_mprj_bar[108]                         0.0472
 soc/core.VexRiscv.RegFilePlugin_regFile[21][4]                0.0471
 mprj_adr_o_core[19]                                           0.0471
 mgmt_buffers/la_data_in_mprj_bar[11]                          0.0471
 soc/_05196_                                                   0.0471
 soc/_10260_                                                   0.0471
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[8]                    0.0471
 soc/_08589_                                                   0.0471
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0471
 soc/_11568_                                                   0.0471
 mgmt_buffers/net1093                                          0.0471
 soc/_11177_                                                   0.0471
 housekeeping/gpio_configure[30][1]                            0.0471
 soc/_08807_                                                   0.0471
 soc/_09395_                                                   0.0471
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0471
 soc/core.storage[11][3]                                       0.0471
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[17].Z        0.0470
 soc/core.la_ien_storage[78]                                   0.0470
 soc/core.multiregimpl99_regs1                                 0.0470
 mgmt_buffers/net1052                                          0.0470
 la_iena_mprj[14]                                              0.0470
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[1].Z         0.0470
 soc/_09121_                                                   0.0470
 soc/core.storage_1[1][0]                                      0.0470
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[7]   0.0470
 soc/net2452                                                   0.0470
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][5]        0.0469
 soc/net3685                                                   0.0469
 soc/net3706                                                   0.0469
 la_data_in_mprj[29]                                           0.0469
 soc/net3709                                                   0.0469
 soc/net565                                                    0.0469
 soc/_00421_                                                   0.0469
 soc/core.interface0_bank_bus_dat_r[1]                         0.0469
 soc/core.mgmtsoc_bus_errors[14]                               0.0469
 soc/_11828_                                                   0.0469
 soc/core.VexRiscv.RegFilePlugin_regFile[24][10]               0.0469
 soc/_09851_                                                   0.0469
 housekeeping/_2751_                                           0.0468
 soc/_07111_                                                   0.0468
 soc/net2657                                                   0.0468
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[16].Z        0.0468
 soc/core.VexRiscv.execute_to_memory_PC[12]                    0.0468
 soc/_01777_                                                   0.0468
 soc/_04116_                                                   0.0468
 soc/_00072_                                                   0.0468
 soc/net2418                                                   0.0468
 soc/_05875_                                                   0.0468
 mgmt_buffers/net134                                           0.0468
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[30]   0.0468
 housekeeping/_1058_                                           0.0468
 soc/net130                                                    0.0468
 soc/_02654_                                                   0.0468
 soc/_03236_                                                   0.0468
 soc/core.VexRiscv.CsrPlugin_mtval[21]                         0.0468
 soc/net2023                                                   0.0468
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0468
 soc/_12134_                                                   0.0468
 soc/_07714_                                                   0.0467
 soc/_06192_                                                   0.0467
 soc/core.VexRiscv.RegFilePlugin_regFile[28][1]                0.0467
 soc/net2069                                                   0.0467
 soc/_08167_                                                   0.0467
 soc/_12926_                                                   0.0467
 soc/_12899_                                                   0.0467
 mgmt_buffers/la_data_in_mprj_bar[16]                          0.0467
 soc/core.VexRiscv.CsrPlugin_mtval[1]                          0.0467
 soc/_08485_                                                   0.0467
 soc/_02818_                                                   0.0467
 soc/_01329_                                                   0.0467
 housekeeping/_2361_                                           0.0467
 housekeeping/gpio_configure[19][10]                           0.0467
 soc/_09042_                                                   0.0466
 soc/net3070                                                   0.0466
 housekeeping/gpio_configure[29][3]                            0.0466
 soc/core.interface6_bank_bus_dat_r[5]                         0.0466
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[20]   0.0466
 soc/_10661_                                                   0.0466
 soc/_12645_                                                   0.0466
 soc/_04904_                                                   0.0466
 soc/net4351                                                   0.0466
 soc/_00293_                                                   0.0466
 soc/_09917_                                                   0.0466
 soc/_11654_                                                   0.0466
 soc/_04839_                                                   0.0466
 mprj_adr_o_core[9]                                            0.0466
 soc/_09795_                                                   0.0465
 mgmt_buffers/net1045                                          0.0465
 soc/net3654                                                   0.0465
 soc/_03247_                                                   0.0465
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[25]   0.0465
 soc/net2372                                                   0.0465
 soc/core.mgmtsoc_master_rx_fifo_source_valid                  0.0465
 soc/net2934                                                   0.0465
 soc/_12050_                                                   0.0465
 soc/_08223_                                                   0.0465
 soc/core.VexRiscv.RegFilePlugin_regFile[2][9]                 0.0465
 mgmt_buffers/net1030                                          0.0465
 soc/net728                                                    0.0465
 soc/net626                                                    0.0465
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[4]   0.0464
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[14]   0.0464
 soc/_05673_                                                   0.0464
 soc/net4122                                                   0.0464
 soc/_11084_                                                   0.0464
 soc/net3593                                                   0.0464
 soc/core.VexRiscv._zz_2                                       0.0464
 soc/core.mgmtsoc_value[27]                                    0.0464
 soc/net2722                                                   0.0464
 soc/_04939_                                                   0.0463
 housekeeping/_3094_                                           0.0463
 housekeeping/_1331_                                           0.0463
 soc/core.storage_1[12][3]                                     0.0463
 housekeeping/_2185_                                           0.0463
 housekeeping/_1337_                                           0.0463
 housekeeping/_1402_                                           0.0463
 soc/net3690                                                   0.0463
 soc/core.VexRiscv._zz_memory_ENV_CTRL[0]                      0.0463
 soc/_08638_                                                   0.0463
 soc/core.VexRiscv.RegFilePlugin_regFile[19][1]                0.0463
 soc/net4628                                                   0.0463
 soc/_07266_                                                   0.0463
 soc/core.mgmtsoc_litespimmap_burst_adr[3]                     0.0463
 mprj_adr_o_core[23]                                           0.0463
 soc/core.mgmtsoc_litespisdrphycore_sr_out[16]                 0.0462
 soc/net4010                                                   0.0462
 soc/core.storage_1[4][6]                                      0.0462
 la_iena_mprj[22]                                              0.0462
 mgmt_buffers/net1094                                          0.0462
 soc/net193                                                    0.0462
 soc/_07195_                                                   0.0462
 soc/_08142_                                                   0.0462
 soc/net1199                                                   0.0462
 soc/core.litespiphy_state[1]                                  0.0462
 soc/_11268_                                                   0.0462
 soc/core.VexRiscv.lastStagePc[5]                              0.0462
 soc/core.VexRiscv.RegFilePlugin_regFile[8][22]                0.0462
 la_iena_mprj[12]                                              0.0462
 soc/_08801_                                                   0.0462
 soc/_04358_                                                   0.0462
 soc/core.mgmtsoc_litespisdrphycore_sr_out[17]                 0.0461
 housekeeping/_2580_                                           0.0461
 housekeeping/net1980                                          0.0461
 soc/core.storage_1[6][1]                                      0.0461
 soc/_04379_                                                   0.0461
 housekeeping/_1411_                                           0.0461
 housekeeping/wbbd_addr[0]                                     0.0461
 soc/_00100_                                                   0.0461
 soc/_12345_                                                   0.0461
 soc/_12089_                                                   0.0461
 soc/_12470_                                                   0.0461
 mprj_sel_o_core[3]                                            0.0461
 soc/core.multiregimpl2_regs1                                  0.0461
 soc/core.VexRiscv.RegFilePlugin_regFile[28][5]                0.0461
 mprj_adr_o_core[20]                                           0.0461
 mgmt_buffers/net620                                           0.0461
 soc/_13239_                                                   0.0460
 soc/_03937_                                                   0.0460
 soc/_02866_                                                   0.0460
 soc/core.VexRiscv.dBusWishbone_ADR[16]                        0.0460
 soc/core.multiregimpl131_regs0                                0.0460
 soc/core.storage_1[3][3]                                      0.0460
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[13]                   0.0460
 soc/_06453_                                                   0.0460
 soc/_13001_                                                   0.0459
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[17]              0.0459
 housekeeping/_3105_                                           0.0459
 soc/_04317_                                                   0.0459
 soc/net1254                                                   0.0459
 housekeeping/_1328_                                           0.0459
 soc/_00945_                                                   0.0459
 soc/core.storage_1[1][1]                                      0.0459
 soc/_07255_                                                   0.0459
 soc/net2702                                                   0.0459
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[9]   0.0459
 soc/net3571                                                   0.0459
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[15]   0.0458
 soc/core.storage_1[15][5]                                     0.0458
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[10]   0.0458
 mgmt_buffers/la_data_in_enable[100]                           0.0458
 soc/core.la_oe_storage[67]                                    0.0458
 soc/core.VexRiscv.RegFilePlugin_regFile[14][21]               0.0458
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[22]              0.0458
 soc/_12775_                                                   0.0458
 soc/_13165_                                                   0.0458
 soc/net2521                                                   0.0458
 soc/_08656_                                                   0.0458
 soc/_09803_                                                   0.0458
 soc/core.VexRiscv.RegFilePlugin_regFile[29][22]               0.0458
 soc/_09260_                                                   0.0458
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][10]      0.0457
 soc/net2211                                                   0.0457
 soc/core.VexRiscv._zz_execute_SHIFT_CTRL[1]                   0.0457
 soc/_10752_                                                   0.0457
 housekeeping/net101                                           0.0457
 soc/_08343_                                                   0.0457
 soc/net2693                                                   0.0457
 soc/core.storage_1[2][5]                                      0.0457
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[3]   0.0457
 soc/net1578                                                   0.0457
 soc/core.dbg_uart_rx_phase[0]                                 0.0456
 soc/_07641_                                                   0.0456
 soc/_01189_                                                   0.0456
 soc/net4149                                                   0.0456
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][21]       0.0456
 soc/core.storage_1[6][5]                                      0.0456
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0456
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[17]         0.0456
 soc/net2507                                                   0.0456
 soc/_08091_                                                   0.0456
 mprj_adr_o_core[14]                                           0.0455
 soc/_00730_                                                   0.0455
 soc/_10486_                                                   0.0455
 soc/_01992_                                                   0.0455
 soc/net148                                                    0.0455
 soc/_03869_                                                   0.0455
 soc/core.multiregimpl130_regs0                                0.0455
 soc/_09162_                                                   0.0454
 housekeeping/gpio_configure[19][7]                            0.0454
 soc/core.dbg_uart_bytes_count[1]                              0.0454
 soc/net1262                                                   0.0454
 soc/net1246                                                   0.0454
 soc/_08190_                                                   0.0454
 soc/_11225_                                                   0.0454
 soc/_03523_                                                   0.0454
 housekeeping/_2961_                                           0.0454
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[0].Z         0.0454
 soc/_05935_                                                   0.0454
 housekeeping/_1847_                                           0.0453
 soc/net3107                                                   0.0453
 mgmt_buffers/net633                                           0.0453
 soc/core.multiregimpl42_regs1                                 0.0453
 soc/_12258_                                                   0.0453
 soc/core.VexRiscv.RegFilePlugin_regFile[21][0]                0.0453
 soc/_02682_                                                   0.0453
 soc/_11821_                                                   0.0453
 housekeeping/_1255_                                           0.0453
 housekeeping/_1076_                                           0.0453
 soc/core.VexRiscv.RegFilePlugin_regFile[28][2]                0.0453
 soc/net4403                                                   0.0452
 la_data_in_mprj[33]                                           0.0452
 soc/_12781_                                                   0.0452
 soc/_06977_                                                   0.0452
 soc/core.mgmtsoc_reload_storage[3]                            0.0452
 soc/_09808_                                                   0.0452
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][4]        0.0452
 mgmt_buffers/net1058                                          0.0452
 soc/net3069                                                   0.0452
 housekeeping/gpio_configure[26][12]                           0.0451
 soc/_10709_                                                   0.0451
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0451
 soc/_12819_                                                   0.0451
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[12]              0.0451
 soc/_06389_                                                   0.0451
 soc/_01444_                                                   0.0451
 housekeeping/net280                                           0.0451
 soc/core.uart_phy_rx_phase[25]                                0.0451
 soc/_11814_                                                   0.0451
 soc/core.mgmtsoc_litespisdrphycore_sr_cnt[2]                  0.0451
 soc/_09562_                                                   0.0451
 soc/_07073_                                                   0.0451
 soc/net160                                                    0.0451
 soc/net4092                                                   0.0451
 housekeeping/net1891                                          0.0451
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][25]      0.0450
 housekeeping/_1018_                                           0.0450
 soc/net3097                                                   0.0450
 soc/_07567_                                                   0.0450
 soc/_10504_                                                   0.0450
 soc/_09655_                                                   0.0450
 soc/_02395_                                                   0.0450
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0450
 soc/net4424                                                   0.0450
 mgmt_buffers/net221                                           0.0450
 housekeeping/_3011_                                           0.0450
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[22]       0.0450
 soc/net183                                                    0.0450
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[14].Z        0.0450
 soc/core.la_ien_storage[74]                                   0.0450
 soc/_07660_                                                   0.0450
 soc/_00609_                                                   0.0450
 soc/_08370_                                                   0.0450
 soc/net2609                                                   0.0449
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][24]       0.0449
 la_iena_mprj[4]                                               0.0449
 soc/net126                                                    0.0449
 soc/net4470                                                   0.0449
 soc/_06931_                                                   0.0449
 mprj_adr_o_core[7]                                            0.0449
 soc/_04164_                                                   0.0449
 soc/_12028_                                                   0.0448
 la_data_in_mprj[35]                                           0.0448
 housekeeping/_1546_                                           0.0448
 soc/net1221                                                   0.0448
 soc/net1691                                                   0.0448
 soc/net3647                                                   0.0448
 soc/net2891                                                   0.0448
 soc/_10021_                                                   0.0448
 soc/_00310_                                                   0.0448
 soc/_10043_                                                   0.0448
 soc/net2494                                                   0.0448
 soc/_09013_                                                   0.0448
 soc/core.VexRiscv._zz_dBus_cmd_payload_data[4]                0.0447
 soc/_08493_                                                   0.0447
 soc/core.mgmtsoc_litespisdrphycore_cnt[6]                     0.0447
 soc/_08450_                                                   0.0447
 la_iena_mprj[24]                                              0.0447
 soc/_04594_                                                   0.0447
 soc/_10571_                                                   0.0447
 housekeeping/_1421_                                           0.0447
 soc/_01447_                                                   0.0447
 soc/_07773_                                                   0.0446
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]   0.0446
 soc/core.VexRiscv.decode_to_execute_RS2[20]                   0.0446
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[16].Z   0.0446
 soc/_09179_                                                   0.0446
 soc/_10824_                                                   0.0446
 soc/_13270_                                                   0.0446
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][8]        0.0446
 soc/_02810_                                                   0.0446
 la_iena_mprj[23]                                              0.0446
 soc/net3766                                                   0.0446
 soc/_02771_                                                   0.0446
 soc/core.interface6_bank_bus_dat_r[10]                        0.0446
 soc/core.dbg_uart_address[18]                                 0.0446
 soc/net2148                                                   0.0446
 housekeeping/_1073_                                           0.0446
 soc/_09947_                                                   0.0446
 soc/net3085                                                   0.0445
 soc/_05049_                                                   0.0445
 soc/_09443_                                                   0.0445
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[5].Z   0.0445
 soc/_08297_                                                   0.0445
 soc/net3850                                                   0.0445
 soc/net3908                                                   0.0445
 soc/core.multiregimpl9_regs1                                  0.0445
 soc/net1881                                                   0.0445
 soc/net491                                                    0.0445
 soc/net2022                                                   0.0445
 soc/net3627                                                   0.0445
 soc/_08397_                                                   0.0445
 mgmt_buffers/la_data_in_mprj_bar[106]                         0.0445
 mgmt_buffers/net1008                                          0.0445
 soc/_03173_                                                   0.0445
 soc/net1029                                                   0.0445
 housekeeping/_1103_                                           0.0445
 housekeeping/_2579_                                           0.0444
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[15]       0.0444
 soc/_08123_                                                   0.0444
 soc/_12965_                                                   0.0444
 soc/net3021                                                   0.0444
 soc/_09028_                                                   0.0444
 soc/_12845_                                                   0.0444
 soc/_08490_                                                   0.0444
 soc/_10704_                                                   0.0444
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[3].Z   0.0444
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]   0.0444
 soc/_03023_                                                   0.0443
 mgmt_buffers/net1126                                          0.0443
 soc/net2731                                                   0.0443
 soc/core.VexRiscv.RegFilePlugin_regFile[5][19]                0.0443
 soc/core.mgmtsoc_master_phyconfig_storage[18]                 0.0443
 soc/net3990                                                   0.0443
 soc/_07216_                                                   0.0443
 soc/net4102                                                   0.0443
 housekeeping/_1352_                                           0.0443
 soc/_08283_                                                   0.0442
 soc/_06997_                                                   0.0442
 soc/core.dbg_uart_address[23]                                 0.0442
 mprj_adr_o_core[16]                                           0.0442
 soc/_06998_                                                   0.0442
 soc/_09484_                                                   0.0442
 housekeeping/_2297_                                           0.0442
 soc/_07397_                                                   0.0442
 la_data_in_mprj[8]                                            0.0442
 soc/_07518_                                                   0.0442
 soc/net2038                                                   0.0442
 la_iena_mprj[13]                                              0.0442
 soc/net4455                                                   0.0442
 housekeeping/_2606_                                           0.0442
 soc/_08877_                                                   0.0442
 soc/net1918                                                   0.0442
 soc/_12012_                                                   0.0442
 housekeeping/_2658_                                           0.0441
 soc/_10637_                                                   0.0441
 soc/_02994_                                                   0.0441
 soc/net2316                                                   0.0441
 soc/_10986_                                                   0.0441
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[8].Z   0.0441
 soc/core.la_oe_storage[92]                                    0.0441
 soc/_09438_                                                   0.0441
 soc/_03079_                                                   0.0441
 mgmt_buffers/net977                                           0.0441
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[26]                 0.0441
 housekeeping/_2632_                                           0.0440
 soc/_12429_                                                   0.0440
 soc/_12380_                                                   0.0440
 soc/core.la_ien_storage[115]                                  0.0440
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0440
 soc/net76                                                     0.0440
 soc/_10480_                                                   0.0440
 soc/_12872_                                                   0.0440
 housekeeping/gpio_configure[32][7]                            0.0440
 soc/net2659                                                   0.0440
 soc/_09203_                                                   0.0440
 soc/_07814_                                                   0.0440
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[3]          0.0440
 mgmt_buffers/net1020                                          0.0440
 soc/_06713_                                                   0.0440
 soc/net583                                                    0.0440
 soc/_05893_                                                   0.0440
 soc/net2655                                                   0.0440
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[26]   0.0439
 la_iena_mprj[18]                                              0.0439
 housekeeping/gpio_configure[15][0]                            0.0439
 soc/_07862_                                                   0.0439
 soc/_08115_                                                   0.0439
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[3]        0.0439
 soc/_04501_                                                   0.0439
 housekeeping/gpio_configure[13][0]                            0.0439
 soc/_13575_                                                   0.0439
 soc/core.VexRiscv.decode_to_execute_RS2[24]                   0.0439
 soc/_09609_                                                   0.0439
 soc/_06970_                                                   0.0439
 mgmt_buffers/net1082                                          0.0439
 soc/_00122_                                                   0.0439
 soc/_07497_                                                   0.0438
 soc/_07131_                                                   0.0438
 soc/_10642_                                                   0.0438
 mprj_adr_o_core[3]                                            0.0438
 soc/net2358                                                   0.0438
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[14]       0.0438
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[15].Z        0.0438
 soc/net4448                                                   0.0438
 soc/_11996_                                                   0.0438
 soc/_09262_                                                   0.0438
 soc/net804                                                    0.0438
 soc/core.VexRiscv.RegFilePlugin_regFile[24][31]               0.0438
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[15].Z   0.0438
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][28]       0.0438
 soc/core.mgmtsoc_load_storage[12]                             0.0438
 soc/_07779_                                                   0.0438
 soc/core.storage[15][3]                                       0.0438
 soc/_02601_                                                   0.0438
 soc/_04544_                                                   0.0438
 soc/_12469_                                                   0.0438
 soc/net2437                                                   0.0438
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[21].Z        0.0438
 soc/_10846_                                                   0.0438
 soc/core.multiregimpl71_regs1                                 0.0438
 soc/_08431_                                                   0.0437
 soc/_07055_                                                   0.0437
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[8]   0.0437
 soc/net3078                                                   0.0437
 soc/net759                                                    0.0437
 housekeeping/_2585_                                           0.0437
 soc/net535                                                    0.0437
 soc/net92                                                     0.0437
 soc/_11558_                                                   0.0437
 soc/core.dbg_uart_tx_phase[0]                                 0.0436
 soc/_08206_                                                   0.0436
 soc/core.interface6_bank_bus_dat_r[6]                         0.0436
 soc/_11765_                                                   0.0436
 soc/_09216_                                                   0.0436
 soc/net3191                                                   0.0436
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[15].Z   0.0436
 soc/_02831_                                                   0.0436
 housekeeping/net504                                           0.0436
 soc/net4382                                                   0.0436
 soc/_11942_                                                   0.0436
 soc/net94                                                     0.0436
 soc/net3306                                                   0.0436
 soc/_08102_                                                   0.0436
 soc/_06450_                                                   0.0436
 housekeeping/_2890_                                           0.0435
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][21]       0.0435
 mprj_dat_o_core[9]                                            0.0435
 soc/net1817                                                   0.0435
 housekeeping/gpio_configure[4][6]                             0.0435
 mgmt_buffers/net1115                                          0.0435
 soc/_03867_                                                   0.0435
 soc/_04484_                                                   0.0435
 soc/_08281_                                                   0.0435
 housekeeping/gpio_configure[11][6]                            0.0435
 soc/core.RAM256/BANK128[1].RAM128.A0BUF[5].X                  0.0435
 soc/core.VexRiscv.RegFilePlugin_regFile[2][11]                0.0435
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[25].Z        0.0434
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[27]              0.0434
 soc/_11107_                                                   0.0434
 soc/net2547                                                   0.0434
 housekeeping/_1350_                                           0.0434
 soc/core.VexRiscv.CsrPlugin_mepc[13]                          0.0434
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0434
 soc/net2488                                                   0.0434
 soc/_13331_                                                   0.0434
 soc/_09657_                                                   0.0434
 soc/_13458_                                                   0.0434
 soc/_07163_                                                   0.0434
 la_data_in_mprj[1]                                            0.0434
 soc/net2131                                                   0.0434
 soc/net2769                                                   0.0433
 soc/net2197                                                   0.0433
 soc/_09607_                                                   0.0433
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[16].Z        0.0433
 soc/_08799_                                                   0.0433
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][13]       0.0433
 soc/_00429_                                                   0.0433
 soc/_08120_                                                   0.0433
 soc/_08822_                                                   0.0433
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[7].Z   0.0433
 soc/_08410_                                                   0.0433
 soc/_13637_                                                   0.0433
 soc/_11257_                                                   0.0433
 soc/net151                                                    0.0433
 soc/net2667                                                   0.0433
 soc/core.VexRiscv.RegFilePlugin_regFile[31][31]               0.0433
 soc/_05067_                                                   0.0432
 mgmt_buffers/la_data_in_mprj_bar[100]                         0.0432
 soc/core.VexRiscv.RegFilePlugin_regFile[12][31]               0.0432
 housekeeping/_2465_                                           0.0432
 soc/_12792_                                                   0.0432
 soc/_09155_                                                   0.0432
 soc/_11023_                                                   0.0432
 mgmt_buffers/net1466                                          0.0432
 soc/net720                                                    0.0432
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[9].Z   0.0432
 soc/_12206_                                                   0.0432
 soc/_08645_                                                   0.0432
 soc/_06141_                                                   0.0432
 soc/core.VexRiscv.RegFilePlugin_regFile[10][1]                0.0432
 soc/net2733                                                   0.0432
 soc/net4021                                                   0.0432
 soc/_10611_                                                   0.0432
 mgmt_buffers/net599                                           0.0431
 soc/net1706                                                   0.0431
 soc/_07176_                                                   0.0431
 soc/_09980_                                                   0.0431
 soc/_09523_                                                   0.0431
 soc/_06586_                                                   0.0431
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[10].Z   0.0431
 mgmt_buffers/la_data_in_mprj_bar[98]                          0.0431
 soc/net1406                                                   0.0431
 soc/_12521_                                                   0.0431
 soc/_00534_                                                   0.0431
 soc/_05271_                                                   0.0431
 soc/_06003_                                                   0.0431
 soc/core.VexRiscv.RegFilePlugin_regFile[27][1]                0.0431
 soc/net3979                                                   0.0431
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[2]                    0.0431
 soc/_10289_                                                   0.0431
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[14].Z        0.0431
 soc/_07205_                                                   0.0431
 soc/core.interface4_bank_bus_dat_r[5]                         0.0431
 soc/net2032                                                   0.0430
 mprj_adr_o_core[24]                                           0.0430
 soc/_12243_                                                   0.0430
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[14].Z   0.0430
 soc/core.storage_1[13][3]                                     0.0430
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0430
 la_data_in_mprj[25]                                           0.0430
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][13]       0.0430
 housekeeping/gpio_configure[2][11]                            0.0430
 soc/_02651_                                                   0.0430
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[15].Z   0.0430
 soc/_02652_                                                   0.0430
 soc/_10911_                                                   0.0430
 soc/net1469                                                   0.0430
 mgmt_buffers/la_data_in_enable[114]                           0.0430
 soc/_13647_                                                   0.0430
 soc/_00320_                                                   0.0429
 soc/core.multiregimpl105_regs1                                0.0429
 soc/net3292                                                   0.0429
 soc/_03257_                                                   0.0429
 soc/core.mgmtsoc_litespimmap_burst_adr[27]                    0.0429
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0429
 soc/_13392_                                                   0.0429
 soc/core.storage[3][6]                                        0.0429
 soc/_09644_                                                   0.0429
 soc/net3661                                                   0.0429
 soc/core.multiregimpl96_regs1                                 0.0429
 soc/_04560_                                                   0.0429
 soc/_10811_                                                   0.0429
 housekeeping/gpio_configure[36][4]                            0.0429
 soc/_08861_                                                   0.0429
 soc/core.VexRiscv.externalInterruptArray_regNext[5]           0.0428
 soc/net1748                                                   0.0428
 soc/net3783                                                   0.0428
 housekeeping/_2408_                                           0.0428
 soc/core.multiregimpl103_regs1                                0.0428
 soc/_02692_                                                   0.0428
 soc/core.gpioin1_gpioin1_irq                                  0.0428
 soc/_11209_                                                   0.0428
 soc/_08789_                                                   0.0428
 soc/net3188                                                   0.0427
 soc/_02702_                                                   0.0427
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[3]          0.0427
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0427
 soc/_06414_                                                   0.0427
 soc/net1263                                                   0.0427
 soc/_09054_                                                   0.0427
 soc/_09032_                                                   0.0427
 soc/_04425_                                                   0.0427
 soc/_04748_                                                   0.0427
 mgmt_buffers/net1111                                          0.0427
 soc/net3456                                                   0.0427
 soc/_07984_                                                   0.0427
 housekeeping/gpio_configure[34][12]                           0.0427
 soc/net767                                                    0.0427
 soc/net3545                                                   0.0427
 soc/_09939_                                                   0.0427
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[14].Z   0.0427
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[16].Z   0.0426
 housekeeping/_1161_                                           0.0426
 soc/net1084                                                   0.0426
 soc/core.interface3_bank_bus_dat_r[2]                         0.0426
 soc/_10991_                                                   0.0426
 soc/_03616_                                                   0.0426
 soc/_04635_                                                   0.0426
 soc/core.storage[9][5]                                        0.0426
 soc/core.dbg_uart_address[16]                                 0.0426
 soc/net1750                                                   0.0426
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][7]        0.0426
 housekeeping/_2763_                                           0.0426
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[13].Z   0.0426
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[13].Z   0.0426
 soc/core.VexRiscv.RegFilePlugin_regFile[24][9]                0.0426
 soc/_05081_                                                   0.0425
 soc/_11375_                                                   0.0425
 mgmt_buffers/net709                                           0.0425
 soc/_00336_                                                   0.0425
 soc/_13277_                                                   0.0425
 soc/_04177_                                                   0.0425
 housekeeping/gpio_configure[30][10]                           0.0425
 soc/core.mgmtsoc_litespisdrphycore_sr_out[14]                 0.0425
 mgmt_buffers/net662                                           0.0425
 soc/_07221_                                                   0.0425
 soc/_07854_                                                   0.0425
 soc/_04704_                                                   0.0425
 soc/_08560_                                                   0.0424
 soc/_07031_                                                   0.0424
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[23]                   0.0424
 soc/net2740                                                   0.0424
 soc/net2068                                                   0.0424
 soc/net4439                                                   0.0424
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[29].Z   0.0424
 soc/_08695_                                                   0.0424
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[31]   0.0424
 soc/core.mgmtsoc_litespisdrphycore_cnt[3]                     0.0424
 soc/net2464                                                   0.0424
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0424
 housekeeping/serial_busy                                      0.0424
 soc/net3212                                                   0.0424
 soc/_07904_                                                   0.0423
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[20]   0.0423
 housekeeping/_1171_                                           0.0423
 soc/_08759_                                                   0.0423
 soc/_09272_                                                   0.0423
 soc/_04312_                                                   0.0423
 soc/_10744_                                                   0.0423
 soc/_05252_                                                   0.0423
 soc/_03334_                                                   0.0423
 soc/_08893_                                                   0.0423
 soc/_02107_                                                   0.0423
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[13]   0.0423
 soc/core.VexRiscv.RegFilePlugin_regFile[21][18]               0.0423
 soc/_13418_                                                   0.0423
 mgmt_buffers/la_data_in_enable[85]                            0.0423
 soc/net4112                                                   0.0423
 soc/core.uart_phy_tx_data[5]                                  0.0423
 soc/net199                                                    0.0422
 soc/_01943_                                                   0.0422
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][6]        0.0422
 soc/core.VexRiscv._zz_execute_SRC2[15]                        0.0422
 soc/_00661_                                                   0.0422
 soc/net2057                                                   0.0422
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[10].Z        0.0422
 housekeeping/gpio_configure[34][10]                           0.0422
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[5]               0.0422
 soc/core.la_oe_storage[93]                                    0.0422
 soc/_06299_                                                   0.0422
 soc/_03764_                                                   0.0422
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[10].Z   0.0422
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0421
 soc/net2100                                                   0.0421
 soc/_02776_                                                   0.0421
 soc/net135                                                    0.0421
 soc/net1307                                                   0.0421
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][14]      0.0421
 soc/_10699_                                                   0.0421
 soc/_04006_                                                   0.0421
 soc/_07251_                                                   0.0421
 soc/_04159_                                                   0.0421
 soc/net738                                                    0.0421
 soc/_08114_                                                   0.0421
 housekeeping/_1312_                                           0.0421
 soc/_12700_                                                   0.0421
 soc/_12386_                                                   0.0420
 soc/_07991_                                                   0.0420
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[8].Z         0.0420
 soc/_10773_                                                   0.0420
 soc/_11701_                                                   0.0420
 soc/net4389                                                   0.0420
 soc/core.spi_master_mosi_data[1]                              0.0420
 soc/_04672_                                                   0.0420
 soc/net2422                                                   0.0420
 mgmt_buffers/net1074                                          0.0420
 soc/net703                                                    0.0420
 soc/_02774_                                                   0.0420
 soc/net528                                                    0.0420
 soc/core.VexRiscv.RegFilePlugin_regFile[23][21]               0.0420
 soc/_02841_                                                   0.0420
 soc/net2637                                                   0.0420
 housekeeping/gpio_configure[1][1]                             0.0420
 housekeeping/net156                                           0.0419
 soc/core.VexRiscv.RegFilePlugin_regFile[12][5]                0.0419
 soc/_08637_                                                   0.0419
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0419
 housekeeping/_2631_                                           0.0419
 soc/_12445_                                                   0.0419
 soc/_01441_                                                   0.0419
 mgmt_buffers/net990                                           0.0419
 soc/core.multiregimpl108_regs0                                0.0419
 soc/net3789                                                   0.0419
 soc/_07563_                                                   0.0419
 housekeeping/net1938                                          0.0419
 soc/_09191_                                                   0.0419
 soc/net4300                                                   0.0419
 soc/net179                                                    0.0419
 soc/_07973_                                                   0.0419
 la_data_in_mprj[32]                                           0.0418
 soc/_13429_                                                   0.0418
 soc/core.VexRiscv.RegFilePlugin_regFile[16][1]                0.0418
 soc/net2711                                                   0.0418
 soc/_01442_                                                   0.0418
 housekeeping/gpio_configure[36][9]                            0.0418
 soc/core.VexRiscv.dBusWishbone_ADR[9]                         0.0418
 soc/_11772_                                                   0.0418
 soc/_00183_                                                   0.0418
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[8].Z   0.0418
 soc/_08119_                                                   0.0418
 soc/_08705_                                                   0.0418
 soc/_07035_                                                   0.0418
 la_data_in_mprj[28]                                           0.0418
 soc/core.VexRiscv.RegFilePlugin_regFile[9][17]                0.0418
 soc/_06800_                                                   0.0418
 soc/_01051_                                                   0.0418
 la_iena_mprj[26]                                              0.0418
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[4].Z   0.0417
 soc/core.dbg_uart_rx_phase[29]                                0.0417
 housekeeping/gpio_configure[36][11]                           0.0417
 soc/net599                                                    0.0417
 soc/core.VexRiscv.RegFilePlugin_regFile[21][15]               0.0417
 soc/net4447                                                   0.0417
 soc/core.storage[11][1]                                       0.0417
 soc/_10341_                                                   0.0417
 soc/core.VexRiscv.RegFilePlugin_regFile[27][0]                0.0417
 housekeeping/net298                                           0.0417
 soc/core.VexRiscv._zz_execute_SRC2[10]                        0.0417
 soc/_08238_                                                   0.0417
 soc/_08256_                                                   0.0416
 soc/_04548_                                                   0.0416
 soc/_07539_                                                   0.0416
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0416
 soc/core.uart_phy_rx_phase[15]                                0.0416
 mprj_dat_o_core[7]                                            0.0416
 soc/_04074_                                                   0.0416
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[26].Z        0.0416
 soc/core.mgmtsoc_reload_storage[29]                           0.0416
 soc/_13309_                                                   0.0416
 soc/_00194_                                                   0.0416
 housekeeping/_1468_                                           0.0416
 soc/net3826                                                   0.0416
 housekeeping/_3081_                                           0.0416
 soc/net121                                                    0.0416
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0416
 soc/core.interface9_bank_bus_dat_r[7]                         0.0416
 soc/_12614_                                                   0.0416
 soc/_13724_                                                   0.0416
 soc/_06965_                                                   0.0416
 soc/net71                                                     0.0415
 mgmt_buffers/net615                                           0.0415
 soc/_07624_                                                   0.0415
 soc/_04778_                                                   0.0415
 housekeeping/_2167_                                           0.0415
 mgmt_buffers/net975                                           0.0415
 soc/core.VexRiscv.RegFilePlugin_regFile[12][22]               0.0415
 soc/_13526_                                                   0.0415
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][15]       0.0415
 soc/core.VexRiscv.CsrPlugin_mtval[16]                         0.0415
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[19].Z        0.0415
 soc/_07859_                                                   0.0415
 soc/net3845                                                   0.0415
 soc/_08165_                                                   0.0415
 soc/_05884_                                                   0.0415
 soc/net2985                                                   0.0415
 soc/net4077                                                   0.0415
 housekeeping/_1566_                                           0.0415
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][16]       0.0415
 soc/_08055_                                                   0.0414
 soc/_07755_                                                   0.0414
 la_iena_mprj[25]                                              0.0414
 soc/_10349_                                                   0.0414
 soc/core.mgmtsoc_load_storage[7]                              0.0414
 soc/net4316                                                   0.0414
 soc/_10746_                                                   0.0414
 soc/net3222                                                   0.0414
 soc/_09349_                                                   0.0414
 soc/core.VexRiscv.RegFilePlugin_regFile[14][17]               0.0414
 mprj_dat_o_core[27]                                           0.0414
 soc/_06597_                                                   0.0414
 housekeeping/_2709_                                           0.0414
 soc/_01800_                                                   0.0413
 soc/core.VexRiscv.debug_bus_rsp_data[1]                       0.0413
 soc/_07520_                                                   0.0413
 soc/_01446_                                                   0.0413
 soc/_08173_                                                   0.0413
 housekeeping/_1150_                                           0.0413
 soc/_08846_                                                   0.0413
 soc/_10895_                                                   0.0413
 soc/_02584_                                                   0.0413
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]   0.0413
 soc/_13546_                                                   0.0413
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[12].Z        0.0413
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][1]        0.0413
 soc/_02847_                                                   0.0413
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0413
 soc/core.multiregimpl128_regs0                                0.0413
 soc/core.VexRiscv.RegFilePlugin_regFile[6][1]                 0.0413
 soc/net2602                                                   0.0413
 soc/_11181_                                                   0.0413
 soc/net895                                                    0.0413
 soc/_07001_                                                   0.0413
 soc/_08227_                                                   0.0413
 soc/_13696_                                                   0.0413
 soc/_10336_                                                   0.0412
 soc/net161                                                    0.0412
 soc/_06542_                                                   0.0412
 mprj_dat_o_core[23]                                           0.0412
 soc/_08651_                                                   0.0412
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[17].Z   0.0412
 housekeeping/gpio_configure[10][2]                            0.0412
 mgmt_buffers/la_data_in_enable[118]                           0.0412
 soc/_07199_                                                   0.0412
 soc/net1498                                                   0.0412
 housekeeping/_3055_                                           0.0412
 housekeeping/_0989_                                           0.0412
 housekeeping/_0976_                                           0.0412
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[12].Z   0.0412
 soc/_10488_                                                   0.0412
 mgmt_buffers/net651                                           0.0411
 soc/_07649_                                                   0.0411
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0411
 soc/_05135_                                                   0.0411
 soc/_06836_                                                   0.0411
 soc/net633                                                    0.0411
 soc/core.uart_phy_rx_data[2]                                  0.0411
 soc/net2447                                                   0.0411
 soc/_12505_                                                   0.0411
 soc/_10073_                                                   0.0411
 soc/_11573_                                                   0.0411
 soc/_03974_                                                   0.0411
 soc/net3672                                                   0.0411
 housekeeping/_2625_                                           0.0411
 soc/core.VexRiscv.execute_to_memory_REGFILE_WRITE_VALID       0.0411
 soc/net1235                                                   0.0410
 soc/_10067_                                                   0.0410
 mprj_adr_o_core[18]                                           0.0410
 soc/net4397                                                   0.0410
 soc/net4020                                                   0.0410
 soc/net2399                                                   0.0410
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][19]      0.0410
 soc/_02664_                                                   0.0410
 soc/_04063_                                                   0.0410
 housekeeping/_3099_                                           0.0410
 soc/net3091                                                   0.0409
 soc/net3060                                                   0.0409
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[2].Z   0.0409
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[17].Z        0.0409
 mprj_dat_o_core[10]                                           0.0409
 soc/_07932_                                                   0.0409
 la_data_in_mprj[34]                                           0.0409
 soc/_12101_                                                   0.0409
 soc/core.mgmtsoc_master_phyconfig_storage[12]                 0.0409
 soc/core.interface9_bank_bus_dat_r[12]                        0.0409
 soc/_08858_                                                   0.0409
 soc/core.multiregimpl87_regs1                                 0.0409
 soc/net520                                                    0.0409
 housekeeping/_3059_                                           0.0409
 soc/core.VexRiscv.RegFilePlugin_regFile[27][2]                0.0409
 soc/net3963                                                   0.0408
 housekeeping/_1064_                                           0.0408
 soc/_04943_                                                   0.0408
 la_data_in_mprj[48]                                           0.0408
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[12]   0.0408
 soc/net506                                                    0.0408
 soc/_13460_                                                   0.0408
 soc/core.la_ien_storage[6]                                    0.0408
 soc/_11056_                                                   0.0408
 mgmt_buffers/net704                                           0.0408
 soc/_00713_                                                   0.0408
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0408
 housekeeping/gpio_configure[32][1]                            0.0408
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[16]         0.0408
 soc/_07396_                                                   0.0408
 soc/net3995                                                   0.0408
 soc/core.multiregimpl107_regs0                                0.0407
 soc/_01580_                                                   0.0407
 soc/_11681_                                                   0.0407
 soc/net705                                                    0.0407
 mgmt_buffers/la_data_in_mprj_bar[34]                          0.0407
 soc/net4127                                                   0.0407
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[11].Z        0.0407
 soc/_11063_                                                   0.0407
 soc/_00027_                                                   0.0407
 soc/_02829_                                                   0.0407
 soc/core.dbg_uart_address[14]                                 0.0407
 soc/_04555_                                                   0.0407
 soc/_07886_                                                   0.0407
 soc/net3892                                                   0.0407
 soc/_00101_                                                   0.0407
 soc/net3017                                                   0.0407
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[22].Z   0.0407
 soc/net3624                                                   0.0407
 soc/core.interface10_bank_bus_dat_r[0]                        0.0407
 soc/core.mgmtsoc_litespimmap_storage[6]                       0.0407
 soc/_12230_                                                   0.0407
 soc/net1814                                                   0.0407
 soc/net4084                                                   0.0407
 soc/_07740_                                                   0.0406
 soc/_09447_                                                   0.0406
 housekeeping/_1135_                                           0.0406
 soc/_12902_                                                   0.0406
 soc/_13378_                                                   0.0406
 soc/net2388                                                   0.0406
 soc/_12131_                                                   0.0406
 mgmt_buffers/net178                                           0.0406
 mgmt_buffers/net1026                                          0.0406
 soc/_12524_                                                   0.0406
 soc/core.storage_1[3][7]                                      0.0406
 soc/net4453                                                   0.0406
 soc/_06462_                                                   0.0406
 soc/_11411_                                                   0.0406
 soc/net2175                                                   0.0406
 soc/_05272_                                                   0.0406
 soc/_03915_                                                   0.0406
 soc/_08880_                                                   0.0405
 soc/net3815                                                   0.0405
 housekeeping/gpio_configure[4][1]                             0.0405
 soc/core.uart_phy_tx_data[7]                                  0.0405
 soc/_05051_                                                   0.0405
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[19]   0.0405
 soc/core.mgmtsoc_litespisdrphycore_sr_out[8]                  0.0405
 la_iena_mprj[32]                                              0.0405
 housekeeping/_1190_                                           0.0405
 la_iena_mprj[19]                                              0.0405
 soc/net641                                                    0.0405
 soc/net2735                                                   0.0405
 soc/net562                                                    0.0405
 soc/_09258_                                                   0.0405
 soc/core.mgmtsoc_litespisdrphycore_sr_in[11]                  0.0405
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[7].Z         0.0405
 soc/_04366_                                                   0.0405
 soc/net159                                                    0.0405
 soc/_01481_                                                   0.0404
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[29].Z   0.0404
 soc/core.storage_1[14][3]                                     0.0404
 soc/net2166                                                   0.0404
 soc/_11763_                                                   0.0404
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[10].Z        0.0404
 soc/_02814_                                                   0.0404
 soc/_09285_                                                   0.0404
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[9].Z   0.0404
 housekeeping/_0098_                                           0.0404
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[8]   0.0404
 mprj_adr_o_core[2]                                            0.0404
 soc/_08660_                                                   0.0404
 soc/_09234_                                                   0.0404
 mgmt_buffers/net1054                                          0.0404
 mgmt_buffers/net1068                                          0.0404
 soc/_07169_                                                   0.0404
 housekeeping/gpio_configure[14][2]                            0.0404
 soc/net1134                                                   0.0404
 soc/net3568                                                   0.0404
 la_data_in_mprj[37]                                           0.0404
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[3].Z         0.0404
 housekeeping/_1231_                                           0.0403
 soc/_13730_                                                   0.0403
 soc/_07642_                                                   0.0403
 soc/_11476_                                                   0.0403
 soc/core.spi_master_miso_data[0]                              0.0403
 soc/net1672                                                   0.0403
 soc/_07104_                                                   0.0403
 soc/_07471_                                                   0.0403
 soc/_07228_                                                   0.0403
 housekeeping/_3044_                                           0.0403
 soc/net1273                                                   0.0403
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[5].Z   0.0403
 soc/_09239_                                                   0.0403
 soc/core.gpioin0_gpioin0_mode_storage                         0.0403
 soc/_07017_                                                   0.0403
 housekeeping/_1030_                                           0.0403
 soc/_07665_                                                   0.0403
 soc/net707                                                    0.0403
 soc/_13573_                                                   0.0403
 soc/_10343_                                                   0.0402
 soc/core.VexRiscv.lastStagePc[16]                             0.0402
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0402
 soc/_07980_                                                   0.0402
 soc/_08037_                                                   0.0402
 soc/_05471_                                                   0.0402
 soc/_11929_                                                   0.0402
 soc/_12435_                                                   0.0402
 housekeeping/_1390_                                           0.0402
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0402
 housekeeping/_1334_                                           0.0402
 soc/net3597                                                   0.0402
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[3].Z   0.0402
 soc/net2684                                                   0.0402
 la_data_in_mprj[40]                                           0.0402
 soc/_08683_                                                   0.0402
 housekeeping/irq_2_inputsrc                                   0.0402
 soc/core.mgmtsoc_litespisdrphycore_cnt[5]                     0.0402
 soc/core.VexRiscv.debug_bus_rsp_data[2]                       0.0402
 soc/_02893_                                                   0.0402
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[23].Z   0.0401
 soc/_06973_                                                   0.0401
 soc/_12871_                                                   0.0401
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[16].Z        0.0401
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[26].Z   0.0401
 soc/_05894_                                                   0.0401
 soc/core.VexRiscv.CsrPlugin_mepc[0]                           0.0401
 soc/net2688                                                   0.0401
 soc/_08128_                                                   0.0401
 soc/_00345_                                                   0.0401
 soc/net3579                                                   0.0401
 mgmt_buffers/net1037                                          0.0401
 soc/core.mgmtsoc_vexriscv_debug_bus_ack                       0.0401
 soc/core.VexRiscv._zz_execute_SRC2[11]                        0.0401
 soc/_07276_                                                   0.0401
 soc/core.gpioin2_gpioin2_edge_storage                         0.0401
 soc/_07570_                                                   0.0401
 soc/net2672                                                   0.0401
 soc/net3732                                                   0.0401
 mgmt_buffers/net966                                           0.0400
 soc/_09224_                                                   0.0400
 soc/_10766_                                                   0.0400
 soc/_04602_                                                   0.0400
 soc/core.VexRiscv.RegFilePlugin_regFile[14][3]                0.0400
 soc/_08016_                                                   0.0400
 soc/core.la_oe_storage[29]                                    0.0400
 soc/core.interface4_bank_bus_dat_r[6]                         0.0400
 soc/_05877_                                                   0.0400
 housekeeping/_1105_                                           0.0400
 mgmt_buffers/net1473                                          0.0400
 soc/_09684_                                                   0.0400
 soc/_08412_                                                   0.0400
 housekeeping/_1214_                                           0.0400
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[15].Z        0.0400
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[29]                 0.0400
 soc/_05938_                                                   0.0400
 soc/net831                                                    0.0399
 soc/_02830_                                                   0.0399
 mgmt_buffers/la_data_in_enable[104]                           0.0399
 mgmt_buffers/net1064                                          0.0399
 soc/_09944_                                                   0.0399
 soc/_11435_                                                   0.0399
 soc/_03721_                                                   0.0399
 soc/net2945                                                   0.0399
 soc/_13274_                                                   0.0399
 soc/core.dbg_uart_address[4]                                  0.0398
 soc/_03254_                                                   0.0398
 soc/_08215_                                                   0.0398
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[10].Z   0.0398
 soc/net241                                                    0.0398
 soc/core.VexRiscv.RegFilePlugin_regFile[5][22]                0.0398
 soc/net1245                                                   0.0398
 mgmt_buffers/net1033                                          0.0398
 mgmt_buffers/net1106                                          0.0397
 soc/net2424                                                   0.0397
 soc/_07833_                                                   0.0397
 soc/_10555_                                                   0.0397
 soc/_07010_                                                   0.0397
 soc/_11017_                                                   0.0397
 soc/core.gpioin1_gpioin1_trigger_d                            0.0397
 soc/core.VexRiscv.RegFilePlugin_regFile[4][31]                0.0397
 soc/core.VexRiscv.RegFilePlugin_regFile[12][17]               0.0397
 soc/_11385_                                                   0.0397
 soc/net2114                                                   0.0397
 soc/_05789_                                                   0.0397
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[4].Z   0.0397
 soc/_07152_                                                   0.0397
 soc/_11581_                                                   0.0397
 soc/_03585_                                                   0.0396
 soc/net1055                                                   0.0396
 soc/net3814                                                   0.0396
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[3].Z         0.0396
 soc/core.RAM128/A0BUF[1].X                                    0.0396
 soc/_10389_                                                   0.0396
 housekeeping/_0931_                                           0.0396
 housekeeping/_1189_                                           0.0396
 soc/_07920_                                                   0.0396
 soc/_02724_                                                   0.0396
 soc/_09142_                                                   0.0396
 soc/core.multiregimpl70_regs1                                 0.0396
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[21].Z   0.0395
 soc/net201                                                    0.0395
 soc/_12783_                                                   0.0395
 soc/core.multiregimpl124_regs1                                0.0395
 soc/_08731_                                                   0.0395
 soc/_07064_                                                   0.0395
 soc/net2861                                                   0.0395
 soc/net597                                                    0.0395
 soc/core.mgmtsoc_master_phyconfig_storage[16]                 0.0395
 soc/_13643_                                                   0.0395
 soc/_06215_                                                   0.0395
 soc/_09889_                                                   0.0395
 soc/_08376_                                                   0.0395
 soc/net2773                                                   0.0395
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][0]        0.0395
 soc/net2548                                                   0.0395
 mgmt_buffers/la_data_in_mprj_bar[9]                           0.0394
 mgmt_buffers/net1067                                          0.0394
 soc/_05415_                                                   0.0394
 housekeeping/_1078_                                           0.0394
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0394
 soc/net766                                                    0.0394
 soc/net4506                                                   0.0394
 housekeeping/gpio_configure[35][11]                           0.0394
 housekeeping/_2268_                                           0.0394
 soc/net1897                                                   0.0394
 soc/_11286_                                                   0.0394
 soc/net4106                                                   0.0394
 la_data_in_mprj[53]                                           0.0394
 soc/net195                                                    0.0394
 soc/_02717_                                                   0.0394
 soc/net2080                                                   0.0394
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[15]                   0.0394
 soc/_07150_                                                   0.0394
 soc/_06955_                                                   0.0393
 la_data_in_mprj[39]                                           0.0393
 la_iena_mprj[33]                                              0.0393
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[11]                   0.0393
 soc/_04564_                                                   0.0393
 soc/_09457_                                                   0.0393
 soc/_11544_                                                   0.0393
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[12]         0.0393
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[23]   0.0393
 la_data_in_mprj[49]                                           0.0393
 housekeeping/_1376_                                           0.0393
 soc/_08830_                                                   0.0393
 soc/_10118_                                                   0.0392
 la_data_in_mprj[47]                                           0.0392
 soc/core.multiregimpl118_regs0                                0.0392
 soc/net67                                                     0.0392
 soc/_11285_                                                   0.0392
 soc/net2167                                                   0.0392
 soc/_06968_                                                   0.0392
 la_data_in_mprj[42]                                           0.0392
 soc/core.VexRiscv.RegFilePlugin_regFile[0][15]                0.0392
 soc/net149                                                    0.0392
 soc/net2205                                                   0.0392
 soc/net2427                                                   0.0391
 soc/_09437_                                                   0.0391
 soc/_04284_                                                   0.0391
 soc/_04543_                                                   0.0391
 soc/core.mgmtsoc_litespisdrphycore_sr_in[26]                  0.0391
 soc/core.VexRiscv.RegFilePlugin_regFile[18][9]                0.0391
 soc/_13583_                                                   0.0391
 soc/net901                                                    0.0391
 la_data_in_mprj[31]                                           0.0391
 soc/_06258_                                                   0.0390
 soc/_04790_                                                   0.0390
 soc/net3697                                                   0.0390
 soc/_04657_                                                   0.0390
 soc/net1855                                                   0.0390
 soc/core.mgmtsoc_litespisdrphycore_sr_in[16]                  0.0390
 mprj_dat_o_core[20]                                           0.0390
 soc/_10626_                                                   0.0390
 mgmt_buffers/net592                                           0.0390
 mgmt_buffers/net681                                           0.0390
 soc/_05929_                                                   0.0390
 soc/_07829_                                                   0.0390
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0390
 soc/core.VexRiscv.RegFilePlugin_regFile[25][9]                0.0390
 soc/_04606_                                                   0.0390
 soc/_09711_                                                   0.0389
 soc/_08600_                                                   0.0389
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0389
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[27].Z   0.0389
 housekeeping/net165                                           0.0389
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[10]       0.0389
 soc/core.VexRiscv.RegFilePlugin_regFile[10][21]               0.0389
 mprj_adr_o_core[17]                                           0.0389
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid   0.0389
 soc/_07381_                                                   0.0389
 soc/_08753_                                                   0.0389
 soc/_00709_                                                   0.0389
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0388
 soc/_12039_                                                   0.0388
 soc/net699                                                    0.0388
 soc/_02950_                                                   0.0388
 housekeeping/gpio_configure[22][6]                            0.0387
 soc/_05200_                                                   0.0387
 soc/_04165_                                                   0.0387
 soc/_04128_                                                   0.0387
 soc/_05286_                                                   0.0387
 mgmt_buffers/la_data_in_mprj_bar[107]                         0.0387
 soc/net1770                                                   0.0387
 soc/net2369                                                   0.0387
 soc/_07944_                                                   0.0387
 soc/_02489_                                                   0.0387
 la_data_in_mprj[38]                                           0.0387
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[10]   0.0387
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0387
 soc/core.VexRiscv.RegFilePlugin_regFile[25][27]               0.0387
 soc/_04481_                                                   0.0387
 soc/net4164                                                   0.0387
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0386
 soc/net1757                                                   0.0386
 soc/_08951_                                                   0.0386
 soc/net3073                                                   0.0386
 soc/_03695_                                                   0.0386
 soc/core.la_oe_storage[18]                                    0.0386
 housekeeping/_0928_                                           0.0386
 soc/_03175_                                                   0.0386
 soc/_01555_                                                   0.0386
 soc/net3632                                                   0.0386
 soc/net124                                                    0.0386
 soc/core.VexRiscv.RegFilePlugin_regFile[5][9]                 0.0386
 soc/core.VexRiscv.RegFilePlugin_regFile[13][31]               0.0386
 soc/core.multiregimpl68_regs1                                 0.0386
 soc/net2691                                                   0.0386
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0386
 soc/net2656                                                   0.0386
 soc/core.mgmtsoc_load_storage[18]                             0.0385
 soc/core.mgmtsoc_load_storage[30]                             0.0385
 soc/_07223_                                                   0.0385
 soc/_05857_                                                   0.0385
 soc/core.interface10_bank_bus_dat_r[30]                       0.0385
 soc/net2692                                                   0.0385
 soc/_11493_                                                   0.0385
 soc/core.dbg_uart_count[13]                                   0.0385
 soc/core.VexRiscv.RegFilePlugin_regFile[26][21]               0.0385
 housekeeping/_1107_                                           0.0385
 soc/net236                                                    0.0385
 soc/_06296_                                                   0.0385
 soc/net2261                                                   0.0385
 soc/_09690_                                                   0.0385
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[19]   0.0385
 soc/_00606_                                                   0.0385
 soc/_07317_                                                   0.0384
 soc/core.dff_bus_dat_r[14]                                    0.0384
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[3]                  0.0384
 soc/_06613_                                                   0.0384
 soc/_07249_                                                   0.0384
 soc/_13548_                                                   0.0384
 soc/_07890_                                                   0.0384
 soc/net2417                                                   0.0384
 soc/net3875                                                   0.0384
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[2]        0.0384
 soc/_10859_                                                   0.0384
 soc/_02603_                                                   0.0383
 soc/_06428_                                                   0.0383
 la_iena_mprj[30]                                              0.0383
 soc/core.mgmtsoc_litespisdrphycore_sr_in[25]                  0.0383
 soc/net3631                                                   0.0383
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_1                0.0383
 soc/_13085_                                                   0.0383
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.EN0          0.0383
 soc/net2809                                                   0.0383
 soc/net116                                                    0.0383
 soc/core.sys_uart_tx                                          0.0383
 soc/_08717_                                                   0.0383
 soc/core.VexRiscv.RegFilePlugin_regFile[30][21]               0.0383
 soc/net3160                                                   0.0383
 soc/_02393_                                                   0.0383
 mgmt_buffers/net993                                           0.0383
 mgmt_buffers/la_data_in_mprj_bar[104]                         0.0383
 soc/_10076_                                                   0.0383
 soc/core.VexRiscv.RegFilePlugin_regFile[24][26]               0.0382
 soc/net609                                                    0.0382
 soc/core.uart_phy_rx_phase[21]                                0.0382
 soc/_08127_                                                   0.0382
 soc/core.VexRiscv.RegFilePlugin_regFile[1][7]                 0.0382
 soc/net2195                                                   0.0382
 soc/net21                                                     0.0382
 mgmt_buffers/net1092                                          0.0382
 soc/net3669                                                   0.0382
 housekeeping/_2779_                                           0.0382
 soc/core.VexRiscv.CsrPlugin_mepc[10]                          0.0382
 soc/_13478_                                                   0.0382
 soc/_11346_                                                   0.0382
 soc/core.spimaster_storage[7]                                 0.0382
 soc/_12627_                                                   0.0382
 soc/net2319                                                   0.0382
 housekeeping/_1905_                                           0.0382
 soc/_04880_                                                   0.0382
 soc/_01938_                                                   0.0382
 soc/core.spimaster_storage[4]                                 0.0381
 soc/_13223_                                                   0.0381
 soc/_07972_                                                   0.0381
 mgmt_buffers/net970                                           0.0381
 soc/_07191_                                                   0.0381
 soc/_06326_                                                   0.0381
 soc/_06966_                                                   0.0381
 mgmt_buffers/net219                                           0.0381
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][26]       0.0381
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0381
 soc/core.VexRiscv._zz_execute_SRC2[6]                         0.0381
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[17]   0.0381
 housekeeping/net83                                            0.0381
 housekeeping/net2095                                          0.0381
 soc/core.VexRiscv.RegFilePlugin_regFile[2][18]                0.0381
 soc/net2330                                                   0.0381
 soc/net1774                                                   0.0381
 housekeeping/_1247_                                           0.0381
 la_data_in_mprj[43]                                           0.0381
 housekeeping/_1140_                                           0.0381
 soc/_09227_                                                   0.0381
 soc/core.VexRiscv.decode_to_execute_RS1[30]                   0.0381
 soc/_12341_                                                   0.0380
 mgmt_buffers/net1102                                          0.0380
 soc/_04540_                                                   0.0380
 housekeeping/gpio_configure[18][7]                            0.0380
 housekeeping/_2373_                                           0.0380
 soc/_11078_                                                   0.0380
 soc/_08678_                                                   0.0380
 soc/_01449_                                                   0.0380
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[10].Z   0.0380
 soc/net120                                                    0.0380
 soc/_03872_                                                   0.0380
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[29]   0.0380
 soc/_07533_                                                   0.0380
 soc/net3902                                                   0.0380
 soc/_00711_                                                   0.0380
 soc/_08236_                                                   0.0380
 soc/core.VexRiscv.debug_bus_rsp_data[3]                       0.0380
 soc/_02708_                                                   0.0380
 housekeeping/_1544_                                           0.0380
 soc/net623                                                    0.0380
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[1].Z         0.0380
 housekeeping/gpio_configure[0][6]                             0.0379
 housekeeping/_1868_                                           0.0379
 la_iena_mprj[39]                                              0.0379
 soc/net3575                                                   0.0379
 soc/_13402_                                                   0.0379
 mgmt_buffers/net710                                           0.0379
 soc/net2169                                                   0.0379
 soc/net1068                                                   0.0379
 soc/_08587_                                                   0.0379
 soc/_11472_                                                   0.0379
 housekeeping/_3051_                                           0.0379
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[3].FLOATBUF0[28].Z        0.0379
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[19].Z        0.0379
 soc/_09230_                                                   0.0379
 soc/_12447_                                                   0.0379
 soc/net610                                                    0.0379
 soc/core.VexRiscv.RegFilePlugin_regFile[4][10]                0.0379
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0379
 soc/net2117                                                   0.0379
 soc/_09485_                                                   0.0379
 housekeeping/_1049_                                           0.0378
 mgmt_buffers/net1109                                          0.0378
 mprj_adr_o_core[26]                                           0.0378
 soc/net154                                                    0.0378
 soc/_07333_                                                   0.0378
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[8]   0.0378
 soc/net2700                                                   0.0378
 soc/_07024_                                                   0.0378
 soc/net3256                                                   0.0378
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[22]       0.0378
 soc/_03313_                                                   0.0378
 soc/_08552_                                                   0.0378
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[28]   0.0378
 soc/_12898_                                                   0.0378
 soc/net3918                                                   0.0378
 soc/_13375_                                                   0.0378
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0378
 soc/core.la_oe_storage[20]                                    0.0378
 la_iena_mprj[34]                                              0.0378
 soc/_00513_                                                   0.0378
 soc/net607                                                    0.0378
 soc/net3567                                                   0.0378
 soc/_06769_                                                   0.0378
 soc/_12063_                                                   0.0377
 soc/core.la_oe_storage[90]                                    0.0377
 housekeeping/gpio_configure[37][10]                           0.0377
 soc/_09715_                                                   0.0377
 soc/net133                                                    0.0377
 soc/_10157_                                                   0.0377
 soc/_09702_                                                   0.0377
 housekeeping/_1305_                                           0.0377
 soc/_11676_                                                   0.0377
 soc/net4083                                                   0.0377
 soc/net3565                                                   0.0377
 soc/_11336_                                                   0.0377
 soc/_06778_                                                   0.0377
 soc/net2281                                                   0.0377
 soc/_05998_                                                   0.0377
 soc/core.dff_bus_dat_r[23]                                    0.0377
 soc/_02443_                                                   0.0377
 soc/core.spi_master_control_storage[10]                       0.0377
 soc/core.gpioin4_gpioin4_mode_storage                         0.0377
 soc/net3398                                                   0.0377
 soc/_00682_                                                   0.0377
 soc/core.VexRiscv.RegFilePlugin_regFile[0][11]                0.0377
 soc/_03282_                                                   0.0377
 soc/net1255                                                   0.0377
 housekeeping/_3104_                                           0.0376
 soc/_09323_                                                   0.0376
 soc/_13066_                                                   0.0376
 soc/core.storage_1[1][7]                                      0.0376
 soc/core.VexRiscv.RegFilePlugin_regFile[10][26]               0.0376
 soc/_13383_                                                   0.0376
 soc/net4154                                                   0.0376
 soc/_10122_                                                   0.0376
 soc/core.VexRiscv.RegFilePlugin_regFile[8][0]                 0.0376
 soc/_11939_                                                   0.0376
 soc/core.mgmtsoc_litespimmap_burst_adr[12]                    0.0376
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0376
 soc/_07584_                                                   0.0376
 soc/core.la_oe_storage[109]                                   0.0376
 soc/_00809_                                                   0.0376
 soc/net2042                                                   0.0376
 soc/core.mgmtsoc_litespisdrphycore_sr_in[5]                   0.0376
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[24]   0.0376
 soc/core.VexRiscv.execute_to_memory_PC[28]                    0.0376
 soc/net1555                                                   0.0375
 soc/_08271_                                                   0.0375
 soc/_09038_                                                   0.0375
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0375
 soc/net3517                                                   0.0375
 soc/net611                                                    0.0375
 housekeeping/_1238_                                           0.0375
 soc/_08559_                                                   0.0375
 soc/net3933                                                   0.0375
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[19]   0.0375
 mgmt_buffers/net1025                                          0.0375
 soc/_09308_                                                   0.0375
 mgmt_buffers/net988                                           0.0375
 soc/_09518_                                                   0.0375
 mgmt_buffers/net1481                                          0.0375
 soc/_05465_                                                   0.0374
 housekeeping/_1874_                                           0.0374
 soc/core.spi_master_count[0]                                  0.0374
 soc/net3975                                                   0.0374
 soc/_11466_                                                   0.0374
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0374
 soc/net3589                                                   0.0374
 soc/_03364_                                                   0.0374
 soc/_03012_                                                   0.0374
 soc/_08235_                                                   0.0374
 soc/_07018_                                                   0.0374
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[7]                    0.0374
 soc/net4088                                                   0.0374
 housekeeping/_1343_                                           0.0374
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[12]   0.0374
 soc/net3982                                                   0.0374
 soc/_06759_                                                   0.0374
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[9].Z   0.0374
 soc/_08009_                                                   0.0374
 soc/_08970_                                                   0.0374
 soc/net175                                                    0.0374
 soc/net1579                                                   0.0373
 soc/core.storage_1[4][1]                                      0.0373
 soc/core.mgmtsoc_master_tx_fifo_source_payload_mask[0]        0.0373
 housekeeping/_1272_                                           0.0373
 mgmt_buffers/net962                                           0.0373
 soc/_12791_                                                   0.0373
 mgmt_buffers/net1108                                          0.0373
 soc/_07102_                                                   0.0373
 soc/_02680_                                                   0.0373
 soc/_07408_                                                   0.0373
 soc/core.VexRiscv.dBusWishbone_ADR[19]                        0.0373
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][20]       0.0373
 soc/net3490                                                   0.0373
 soc/core.mgmtsoc_litespisdrphycore_sr_out[25]                 0.0373
 soc/_05769_                                                   0.0373
 soc/_12360_                                                   0.0372
 soc/_08099_                                                   0.0372
 soc/net4321                                                   0.0372
 soc/net2483                                                   0.0372
 la_iena_mprj[35]                                              0.0372
 soc/_05678_                                                   0.0372
 soc/core.mgmtsoc_litespisdrphycore_sr_out[13]                 0.0372
 soc/_12182_                                                   0.0372
 soc/net3466                                                   0.0372
 soc/_03569_                                                   0.0372
 soc/_04642_                                                   0.0372
 soc/net1335                                                   0.0372
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[6].Z   0.0372
 soc/_09628_                                                   0.0372
 soc/core.dbg_uart_data[16]                                    0.0372
 soc/_11822_                                                   0.0372
 soc/_12654_                                                   0.0372
 soc/_13035_                                                   0.0372
 soc/_12839_                                                   0.0372
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[21].Z        0.0372
 soc/core.multiregimpl101_regs0                                0.0372
 housekeeping/_0102_                                           0.0371
 housekeeping/_1290_                                           0.0371
 soc/_07484_                                                   0.0371
 la_iena_mprj[29]                                              0.0371
 soc/net1614                                                   0.0371
 soc/net198                                                    0.0371
 soc/net2350                                                   0.0371
 soc/_04963_                                                   0.0371
 soc/_04424_                                                   0.0371
 soc/_10297_                                                   0.0371
 soc/net169                                                    0.0371
 soc/_05623_                                                   0.0371
 mgmt_buffers/net207                                           0.0370
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0370
 mgmt_buffers/net708                                           0.0370
 la_iena_mprj[36]                                              0.0370
 soc/net1251                                                   0.0370
 soc/core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[1]   0.0370
 soc/_05299_                                                   0.0370
 soc/_08432_                                                   0.0370
 soc/net1675                                                   0.0370
 soc/core.multiregimpl34_regs1                                 0.0370
 soc/_00716_                                                   0.0370
 soc/_11299_                                                   0.0370
 soc/_07262_                                                   0.0370
 soc/_07432_                                                   0.0370
 soc/_10362_                                                   0.0370
 soc/_10455_                                                   0.0370
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[8]   0.0370
 soc/_12517_                                                   0.0370
 mgmt_buffers/la_data_in_enable[119]                           0.0370
 soc/_02816_                                                   0.0370
 soc/net3857                                                   0.0370
 soc/net3974                                                   0.0370
 mgmt_buffers/net594                                           0.0369
 housekeeping/_1821_                                           0.0369
 soc/_05870_                                                   0.0369
 housekeeping/_1259_                                           0.0369
 soc/_04373_                                                   0.0369
 housekeeping/_2740_                                           0.0369
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0369
 soc/net3267                                                   0.0369
 soc/net543                                                    0.0368
 housekeeping/net1046                                          0.0368
 soc/net155                                                    0.0368
 soc/core.uart_phy_rx_phase[14]                                0.0368
 soc/_10706_                                                   0.0368
 soc/_06324_                                                   0.0368
 soc/_09588_                                                   0.0368
 soc/_09442_                                                   0.0368
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0368
 housekeeping/_2561_                                           0.0368
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]   0.0368
 soc/_02880_                                                   0.0367
 soc/_12875_                                                   0.0367
 soc/_07099_                                                   0.0367
 housekeeping/gpio_configure[31][4]                            0.0367
 soc/_04956_                                                   0.0367
 soc/net2072                                                   0.0367
 soc/_05261_                                                   0.0367
 soc/net2026                                                   0.0367
 soc/net3467                                                   0.0367
 soc/net2145                                                   0.0367
 soc/net2994                                                   0.0367
 soc/net563                                                    0.0367
 soc/_12827_                                                   0.0367
 soc/core.VexRiscv.RegFilePlugin_regFile[11][18]               0.0367
 soc/_09197_                                                   0.0367
 soc/_10105_                                                   0.0367
 soc/_09534_                                                   0.0367
 mgmt_buffers/net621                                           0.0367
 soc/_10081_                                                   0.0367
 mprj_adr_o_core[22]                                           0.0367
 soc/_02599_                                                   0.0366
 soc/net1968                                                   0.0366
 soc/net1575                                                   0.0366
 soc/net1044                                                   0.0366
 housekeeping/gpio_configure[8][6]                             0.0366
 soc/net2348                                                   0.0366
 soc/_11338_                                                   0.0366
 soc/net532                                                    0.0366
 soc/net3691                                                   0.0366
 soc/_08353_                                                   0.0366
 la_data_in_mprj[58]                                           0.0366
 soc/_11878_                                                   0.0366
 soc/core.VexRiscv.RegFilePlugin_regFile[24][2]                0.0366
 mgmt_buffers/net616                                           0.0366
 mgmt_buffers/la_data_in_enable[77]                            0.0366
 soc/_00005_                                                   0.0366
 mgmt_buffers/net969                                           0.0366
 soc/_09892_                                                   0.0365
 soc/_02921_                                                   0.0365
 soc/core.la_oe_storage[75]                                    0.0365
 soc/_07344_                                                   0.0365
 soc/_08836_                                                   0.0365
 soc/_06047_                                                   0.0365
 housekeeping/_1225_                                           0.0365
 soc/net2742                                                   0.0365
 la_data_in_mprj[46]                                           0.0365
 soc/_00589_                                                   0.0365
 soc/core.mgmtsoc_value[25]                                    0.0365
 soc/net3555                                                   0.0365
 soc/net3570                                                   0.0365
 soc/net3996                                                   0.0365
 soc/net2098                                                   0.0364
 housekeeping/_1196_                                           0.0364
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[27]         0.0364
 soc/_12463_                                                   0.0364
 mgmt_buffers/net1142                                          0.0364
 soc/_03286_                                                   0.0364
 soc/core.dbg_uart_address[26]                                 0.0364
 soc/core.VexRiscv.RegFilePlugin_regFile[30][6]                0.0364
 soc/_05971_                                                   0.0364
 soc/_05755_                                                   0.0364
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0364
 soc/_03428_                                                   0.0363
 mgmt_buffers/la_data_in_mprj_bar[87]                          0.0363
 mgmt_buffers/net686                                           0.0363
 soc/core.mgmtsoc_master_tx_fifo_source_payload_width[2]       0.0363
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0363
 soc/core.VexRiscv.RegFilePlugin_regFile[4][0]                 0.0363
 soc/_10605_                                                   0.0363
 soc/_00471_                                                   0.0363
 soc/net3856                                                   0.0363
 soc/_08554_                                                   0.0363
 soc/_09266_                                                   0.0363
 soc/_04449_                                                   0.0363
 soc/core.uart_phy_tx_phase[9]                                 0.0363
 soc/_06090_                                                   0.0363
 soc/net2745                                                   0.0363
 soc/_07915_                                                   0.0363
 soc/net1066                                                   0.0363
 soc/_07186_                                                   0.0363
 mgmt_buffers/net1041                                          0.0363
 soc/_07990_                                                   0.0363
 soc/_06846_                                                   0.0363
 soc/net3039                                                   0.0363
 housekeeping/_1445_                                           0.0362
 soc/_13393_                                                   0.0362
 la_iena_mprj[20]                                              0.0362
 soc/_08668_                                                   0.0362
 soc/_03899_                                                   0.0362
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0362
 soc/_02819_                                                   0.0362
 mgmt_buffers/net1016                                          0.0362
 soc/net2696                                                   0.0362
 soc/net4108                                                   0.0362
 soc/core.la_oe_storage[6]                                     0.0362
 mgmt_buffers/net1015                                          0.0362
 mgmt_buffers/net973                                           0.0362
 soc/core.mgmtsoc_scratch_storage[18]                          0.0362
 soc/core.storage_1[7][1]                                      0.0362
 soc/core.storage_1[3][0]                                      0.0362
 soc/net3032                                                   0.0362
 mgmt_buffers/net1090                                          0.0362
 soc/net3807                                                   0.0362
 soc/_05807_                                                   0.0362
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[1]                    0.0362
 soc/_08628_                                                   0.0362
 soc/net1489                                                   0.0362
 soc/_10083_                                                   0.0361
 soc/core.VexRiscv.RegFilePlugin_regFile[7][30]                0.0361
 soc/net3887                                                   0.0361
 soc/net2714                                                   0.0361
 soc/_02790_                                                   0.0361
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][26]       0.0361
 soc/_06593_                                                   0.0361
 soc/_06989_                                                   0.0361
 soc/_10728_                                                   0.0361
 soc/_03921_                                                   0.0361
 soc/_11442_                                                   0.0361
 soc/_07477_                                                   0.0361
 soc/core.VexRiscv.RegFilePlugin_regFile[5][24]                0.0361
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][1]       0.0361
 soc/_02512_                                                   0.0361
 soc/core.la_ien_storage[37]                                   0.0361
 soc/_12073_                                                   0.0361
 soc/core.spi_master_mosi_data[7]                              0.0361
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0361
 housekeeping/_0950_                                           0.0361
 soc/_00082_                                                   0.0361
 soc/net714                                                    0.0361
 soc/_03283_                                                   0.0361
 soc/_07327_                                                   0.0361
 soc/net924                                                    0.0360
 housekeeping/_1315_                                           0.0360
 soc/core.VexRiscv._zz_execute_SRC2[8]                         0.0360
 soc/_10726_                                                   0.0360
 soc/_08383_                                                   0.0360
 soc/_08751_                                                   0.0360
 housekeeping/gpio_configure[2][2]                             0.0360
 mprj_adr_o_core[5]                                            0.0360
 mprj_adr_o_core[10]                                           0.0360
 soc/_03862_                                                   0.0360
 soc/net4089                                                   0.0360
 soc/_02164_                                                   0.0360
 soc/_03433_                                                   0.0360
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][14]       0.0359
 soc/net722                                                    0.0359
 soc/_12037_                                                   0.0359
 soc/core.VexRiscv.RegFilePlugin_regFile[31][18]               0.0359
 soc/_06366_                                                   0.0359
 housekeeping/_1383_                                           0.0359
 soc/net3737                                                   0.0359
 soc/net2460                                                   0.0359
 soc/_08429_                                                   0.0359
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0359
 soc/_06239_                                                   0.0359
 soc/_06902_                                                   0.0359
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[31]                   0.0358
 soc/_05390_                                                   0.0358
 housekeeping/_1405_                                           0.0358
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0358
 soc/_07292_                                                   0.0358
 soc/_10380_                                                   0.0358
 soc/_04037_                                                   0.0358
 mgmt_buffers/net632                                           0.0358
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[28]   0.0358
 soc/net3782                                                   0.0358
 soc/net123                                                    0.0358
 soc/_04768_                                                   0.0358
 soc/core.interface0_bank_bus_dat_r[22]                        0.0358
 soc/_09701_                                                   0.0358
 soc/_03052_                                                   0.0358
 soc/core.VexRiscv.decode_to_execute_RS1[19]                   0.0357
 soc/_11709_                                                   0.0357
 soc/_04810_                                                   0.0357
 housekeeping/_2902_                                           0.0357
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[27]   0.0357
 housekeeping/_2220_                                           0.0357
 soc/_00562_                                                   0.0357
 soc/net2592                                                   0.0357
 soc/core.uart_phy_rx_phase[27]                                0.0357
 soc/_08230_                                                   0.0357
 mgmt_buffers/net1079                                          0.0357
 soc/_11172_                                                   0.0357
 soc/net2901                                                   0.0357
 soc/net1909                                                   0.0357
 la_iena_mprj[42]                                              0.0357
 soc/net3444                                                   0.0357
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[28]                   0.0357
 soc/net4412                                                   0.0357
 soc/_12222_                                                   0.0356
 soc/net3163                                                   0.0356
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[4].Z         0.0356
 soc/net2108                                                   0.0356
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[5]   0.0356
 soc/_11100_                                                   0.0356
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][18]      0.0356
 soc/_06455_                                                   0.0356
 mprj_dat_o_core[6]                                            0.0356
 soc/core.VexRiscv.RegFilePlugin_regFile[8][7]                 0.0356
 soc/_12651_                                                   0.0356
 soc/net3787                                                   0.0356
 la_iena_mprj[40]                                              0.0356
 soc/core.dbg_uart_address[2]                                  0.0356
 soc/_09762_                                                   0.0356
 soc/core.VexRiscv.RegFilePlugin_regFile[1][3]                 0.0355
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0355
 soc/_10720_                                                   0.0355
 soc/_08640_                                                   0.0355
 soc/_12115_                                                   0.0355
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0355
 soc/core.VexRiscv.RegFilePlugin_regFile[3][11]                0.0355
 soc/net2413                                                   0.0355
 soc/_10660_                                                   0.0355
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][13]       0.0355
 soc/_10561_                                                   0.0355
 soc/_12410_                                                   0.0355
 soc/net1947                                                   0.0355
 soc/_06958_                                                   0.0355
 soc/_11871_                                                   0.0355
 soc/_12911_                                                   0.0355
 mgmt_buffers/net161                                           0.0355
 soc/_04703_                                                   0.0355
 soc/_05766_                                                   0.0354
 soc/_07575_                                                   0.0354
 soc/net666                                                    0.0354
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][8]       0.0354
 soc/_02968_                                                   0.0354
 soc/_09693_                                                   0.0354
 soc/_12220_                                                   0.0354
 housekeeping/_2155_                                           0.0354
 soc/net2328                                                   0.0354
 housekeeping/_1958_                                           0.0354
 la_data_in_mprj[52]                                           0.0354
 mgmt_buffers/net629                                           0.0354
 housekeeping/net149                                           0.0354
 soc/_08355_                                                   0.0354
 soc/net9                                                      0.0353
 soc/_13414_                                                   0.0353
 soc/core.uart_phy_tx_count[1]                                 0.0353
 housekeeping/_2723_                                           0.0353
 soc/core.VexRiscv.RegFilePlugin_regFile[1][6]                 0.0353
 housekeeping/_2828_                                           0.0353
 soc/_11018_                                                   0.0353
 mgmt_buffers/net1098                                          0.0353
 soc/_12688_                                                   0.0353
 soc/_08085_                                                   0.0353
 soc/net3675                                                   0.0353
 soc/_06747_                                                   0.0353
 soc/net19                                                     0.0352
 mprj_adr_o_core[30]                                           0.0352
 soc/_07909_                                                   0.0352
 housekeeping/_2597_                                           0.0352
 soc/net1951                                                   0.0352
 soc/net4134                                                   0.0352
 mgmt_buffers/la_data_in_enable[94]                            0.0352
 soc/net24                                                     0.0352
 soc/_08162_                                                   0.0352
 housekeeping/gpio_configure[8][4]                             0.0352
 soc/_02908_                                                   0.0352
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[24].Z        0.0352
 housekeeping/gpio_configure[23][2]                            0.0352
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0352
 soc/_09011_                                                   0.0352
 soc/_06471_                                                   0.0352
 soc/core.VexRiscv.RegFilePlugin_regFile[15][5]                0.0352
 soc/core.interface10_bank_bus_dat_r[24]                       0.0352
 soc/net1227                                                   0.0351
 soc/_02659_                                                   0.0351
 soc/core.VexRiscv.decode_to_execute_RS1[4]                    0.0351
 soc/core.mgmtsoc_reset_storage[0]                             0.0351
 soc/net2613                                                   0.0351
 soc/_09535_                                                   0.0351
 soc/_11862_                                                   0.0351
 soc/_10331_                                                   0.0351
 soc/_11590_                                                   0.0351
 soc/_02767_                                                   0.0351
 housekeeping/_1276_                                           0.0351
 soc/net2987                                                   0.0351
 soc/net570                                                    0.0351
 soc/_03912_                                                   0.0351
 soc/_10352_                                                   0.0351
 soc/core.VexRiscv.decode_to_execute_RS1[27]                   0.0351
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[16]              0.0351
 soc/_06145_                                                   0.0351
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[5]   0.0351
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][22]      0.0351
 soc/core.mgmtsoc_load_storage[22]                             0.0351
 soc/core.mgmtsoc_value[3]                                     0.0350
 soc/core.dbg_uart_address[13]                                 0.0350
 la_data_in_mprj[30]                                           0.0350
 soc/net3620                                                   0.0350
 soc/core.spi_master_mosi_data[0]                              0.0350
 soc/_10544_                                                   0.0350
 housekeeping/_2813_                                           0.0350
 soc/net4634                                                   0.0350
 soc/net2660                                                   0.0350
 soc/_10819_                                                   0.0350
 soc/core.la_ien_storage[20]                                   0.0350
 soc/_11897_                                                   0.0350
 soc/_07719_                                                   0.0350
 soc/_11785_                                                   0.0349
 soc/net259                                                    0.0349
 soc/net3698                                                   0.0349
 soc/_09144_                                                   0.0349
 soc/_07376_                                                   0.0349
 mgmt_buffers/la_data_in_mprj_bar[119]                         0.0349
 soc/core.storage[14][3]                                       0.0349
 housekeeping/net1941                                          0.0349
 soc/_10004_                                                   0.0349
 soc/_06122_                                                   0.0349
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0349
 soc/net634                                                    0.0349
 soc/_08112_                                                   0.0349
 soc/_09949_                                                   0.0349
 soc/_03580_                                                   0.0349
 soc/_10240_                                                   0.0349
 soc/core.VexRiscv.RegFilePlugin_regFile[29][29]               0.0349
 soc/core.dbg_uart_tx_phase[18]                                0.0349
 soc/_07449_                                                   0.0349
 soc/net3634                                                   0.0348
 mgmt_buffers/net657                                           0.0348
 soc/_07130_                                                   0.0348
 soc/_09316_                                                   0.0348
 soc/_03172_                                                   0.0348
 soc/core.count[1]                                             0.0348
 mgmt_buffers/net617                                           0.0348
 soc/net3976                                                   0.0348
 soc/_10104_                                                   0.0348
 soc/net20                                                     0.0348
 housekeeping/gpio_configure[26][4]                            0.0348
 soc/_07179_                                                   0.0348
 soc/_10177_                                                   0.0348
 soc/core.multiregimpl43_regs1                                 0.0348
 soc/_09925_                                                   0.0348
 soc/_02638_                                                   0.0348
 soc/_12120_                                                   0.0348
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[22].Z        0.0348
 housekeeping/_2534_                                           0.0348
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[15].A   0.0348
 housekeeping/gpio_configure[37][0]                            0.0348
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[25].Z        0.0347
 soc/net228                                                    0.0347
 housekeeping/_2148_                                           0.0347
 soc/_00407_                                                   0.0347
 soc/_08572_                                                   0.0347
 housekeeping/gpio_configure[34][6]                            0.0347
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][22]      0.0347
 soc/_05413_                                                   0.0347
 soc/_03756_                                                   0.0347
 housekeeping/_2611_                                           0.0347
 soc/_04503_                                                   0.0347
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[27]                   0.0347
 soc/core.multiregimpl30_regs0                                 0.0347
 housekeeping/gpio_configure[34][11]                           0.0347
 soc/core.VexRiscv.RegFilePlugin_regFile[18][11]               0.0347
 soc/net3810                                                   0.0346
 soc/_07791_                                                   0.0346
 soc/_10577_                                                   0.0346
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[10]   0.0346
 housekeeping/_2852_                                           0.0346
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0346
 mprj_dat_o_core[19]                                           0.0346
 soc/_09464_                                                   0.0346
 soc/net3865                                                   0.0346
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]   0.0346
 housekeeping/gpio_configure[25][6]                            0.0346
 soc/_00852_                                                   0.0346
 soc/net2064                                                   0.0346
 soc/net1529                                                   0.0346
 soc/net4667                                                   0.0346
 soc/_07538_                                                   0.0346
 soc/_04019_                                                   0.0345
 soc/net2318                                                   0.0345
 soc/net3455                                                   0.0345
 soc/_06862_                                                   0.0345
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][19]       0.0345
 mgmt_buffers/net206                                           0.0345
 soc/net4177                                                   0.0345
 soc/net3489                                                   0.0345
 mprj_adr_o_core[25]                                           0.0345
 soc/_07983_                                                   0.0345
 housekeeping/net353                                           0.0345
 housekeeping/net698                                           0.0345
 soc/core.VexRiscv.RegFilePlugin_regFile[0][2]                 0.0345
 soc/_08673_                                                   0.0345
 soc/net4515                                                   0.0345
 soc/_10668_                                                   0.0345
 soc/_07963_                                                   0.0345
 soc/net3914                                                   0.0345
 housekeeping/_2524_                                           0.0345
 soc/_10139_                                                   0.0344
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0344
 soc/_10420_                                                   0.0344
 housekeeping/_0097_                                           0.0344
 soc/_01181_                                                   0.0344
 soc/_01161_                                                   0.0344
 soc/net2783                                                   0.0344
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[26]   0.0344
 soc/net2271                                                   0.0344
 soc/_10853_                                                   0.0344
 soc/core.mgmtsoc_load_storage[1]                              0.0344
 housekeeping/_1264_                                           0.0344
 soc/core.uart_rx_pending                                      0.0344
 soc/core.VexRiscv.RegFilePlugin_regFile[23][14]               0.0344
 soc/_02826_                                                   0.0344
 housekeeping/_2626_                                           0.0344
 soc/net829                                                    0.0344
 soc/_09504_                                                   0.0344
 soc/net1135                                                   0.0344
 soc/_00012_                                                   0.0344
 housekeeping/gpio_configure[11][1]                            0.0344
 soc/_08927_                                                   0.0344
 soc/_13498_                                                   0.0344
 soc/core.VexRiscv.RegFilePlugin_regFile[30][5]                0.0343
 soc/_09766_                                                   0.0343
 mgmt_buffers/net1472                                          0.0343
 soc/core.VexRiscv.RegFilePlugin_regFile[4][7]                 0.0343
 soc/_08726_                                                   0.0343
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[0].Z         0.0343
 soc/core.multiregimpl23_regs1                                 0.0343
 soc/net2370                                                   0.0343
 soc/core.uart_phy_rx_phase[16]                                0.0342
 soc/core.VexRiscv.RegFilePlugin_regFile[5][28]                0.0342
 soc/net1439                                                   0.0342
 soc/_07386_                                                   0.0342
 soc/_09410_                                                   0.0342
 la_data_in_mprj[36]                                           0.0342
 soc/_10772_                                                   0.0342
 soc/_03801_                                                   0.0342
 soc/net663                                                    0.0342
 soc/_02987_                                                   0.0342
 housekeeping/_2660_                                           0.0342
 soc/_10008_                                                   0.0342
 soc/net1287                                                   0.0342
 soc/_08710_                                                   0.0342
 soc/net2652                                                   0.0342
 soc/net3531                                                   0.0341
 soc/core.VexRiscv.RegFilePlugin_regFile[13][3]                0.0341
 soc/_10392_                                                   0.0341
 la_data_in_mprj[59]                                           0.0341
 soc/net1772                                                   0.0341
 soc/_01993_                                                   0.0341
 soc/_06037_                                                   0.0341
 housekeeping/_1329_                                           0.0341
 soc/_09856_                                                   0.0341
 soc/_13163_                                                   0.0341
 la_data_in_mprj[50]                                           0.0341
 soc/_06016_                                                   0.0341
 housekeeping/_2199_                                           0.0341
 soc/core.VexRiscv.RegFilePlugin_regFile[30][0]                0.0341
 soc/core.uart_tx_fifo_level0[2]                               0.0341
 soc/_11116_                                                   0.0341
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]   0.0341
 soc/net4417                                                   0.0341
 soc/_06798_                                                   0.0341
 housekeeping/_2976_                                           0.0340
 soc/net2707                                                   0.0340
 soc/_08013_                                                   0.0340
 soc/_04898_                                                   0.0340
 mgmt_buffers/net1024                                          0.0340
 soc/core.uart_tx_pending                                      0.0340
 soc/net593                                                    0.0340
 soc/core.VexRiscv.RegFilePlugin_regFile[28][8]                0.0340
 mgmt_buffers/net611                                           0.0340
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][17]       0.0340
 soc/net2771                                                   0.0340
 soc/_12097_                                                   0.0339
 mgmt_buffers/net904                                           0.0339
 soc/_05472_                                                   0.0339
 soc/net3411                                                   0.0339
 soc/core.RAM256/BANK128[0].RAM128.Do0[7]                      0.0339
 soc/net547                                                    0.0339
 soc/net3254                                                   0.0339
 soc/_00026_                                                   0.0339
 soc/_02687_                                                   0.0339
 soc/_07398_                                                   0.0339
 mgmt_buffers/la_data_in_mprj_bar[26]                          0.0339
 soc/_06330_                                                   0.0339
 soc/_07895_                                                   0.0339
 soc/net3064                                                   0.0339
 soc/net2694                                                   0.0339
 soc/_07119_                                                   0.0339
 soc/_08635_                                                   0.0338
 soc/_07028_                                                   0.0338
 soc/_02409_                                                   0.0338
 mgmt_buffers/net1060                                          0.0338
 housekeeping/gpio_configure[37][7]                            0.0338
 soc/_04281_                                                   0.0338
 soc/core.la_oe_storage[36]                                    0.0338
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0338
 soc/net3657                                                   0.0338
 soc/_10175_                                                   0.0338
 soc/_02644_                                                   0.0338
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][11]       0.0338
 soc/core.VexRiscv.RegFilePlugin_regFile[11][27]               0.0338
 soc/_11131_                                                   0.0337
 soc/_00388_                                                   0.0337
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[0].X   0.0337
 soc/_03380_                                                   0.0337
 la_data_in_mprj[2]                                            0.0337
 soc/net4090                                                   0.0337
 soc/_08788_                                                   0.0337
 housekeeping/gpio_configure[7][6]                             0.0337
 soc/_05575_                                                   0.0337
 soc/core.VexRiscv._zz_dBus_cmd_payload_data[1]                0.0337
 soc/_08243_                                                   0.0337
 soc/net3638                                                   0.0337
 soc/_12693_                                                   0.0336
 housekeeping/_1385_                                           0.0336
 housekeeping/_3087_                                           0.0336
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[6]               0.0336
 soc/net2367                                                   0.0336
 soc/_03963_                                                   0.0336
 soc/_09352_                                                   0.0336
 mgmt_buffers/net687                                           0.0336
 soc/net2181                                                   0.0336
 soc/_07423_                                                   0.0336
 soc/core.mgmtsoc_reload_storage[22]                           0.0336
 soc/net2379                                                   0.0336
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][29]      0.0336
 soc/net2638                                                   0.0336
 soc/core.VexRiscv.decode_to_execute_RS2[25]                   0.0336
 soc/net4656                                                   0.0336
 soc/_02693_                                                   0.0336
 soc/_07749_                                                   0.0336
 soc/_11335_                                                   0.0336
 soc/_06465_                                                   0.0336
 housekeeping/_3084_                                           0.0336
 soc/_08415_                                                   0.0336
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]   0.0336
 soc/_09335_                                                   0.0336
 soc/net3762                                                   0.0335
 housekeeping/gpio_configure[18][9]                            0.0335
 soc/_01983_                                                   0.0335
 soc/net3877                                                   0.0335
 soc/_13127_                                                   0.0335
 soc/core.mgmtsoc_reload_storage[16]                           0.0335
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0335
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0335
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[3].Z         0.0335
 soc/net2473                                                   0.0335
 mgmt_buffers/net598                                           0.0335
 soc/_03248_                                                   0.0335
 soc/_00437_                                                   0.0335
 soc/_04370_                                                   0.0334
 soc/_09663_                                                   0.0334
 mgmt_buffers/net1056                                          0.0334
 soc/core.VexRiscv.externalInterruptArray_regNext[4]           0.0334
 mgmt_buffers/net198                                           0.0334
 soc/net1768                                                   0.0334
 housekeeping/_2715_                                           0.0334
 soc/_08864_                                                   0.0334
 soc/_06685_                                                   0.0334
 soc/net2853                                                   0.0334
 soc/_13152_                                                   0.0334
 soc/net2360                                                   0.0334
 housekeeping/_2650_                                           0.0334
 soc/_01876_                                                   0.0334
 soc/_10541_                                                   0.0334
 soc/_04716_                                                   0.0333
 soc/core.mgmtsoc_litespisdrphycore_sr_out[15]                 0.0333
 housekeeping/_0920_                                           0.0333
 soc/_08942_                                                   0.0333
 soc/core.storage_1[11][4]                                     0.0333
 soc/_11643_                                                   0.0333
 soc/net921                                                    0.0333
 soc/_09747_                                                   0.0333
 soc/_07246_                                                   0.0333
 soc/_03292_                                                   0.0333
 housekeeping/_1112_                                           0.0333
 housekeeping/gpio_configure[5][12]                            0.0333
 soc/_08146_                                                   0.0333
 soc/_09792_                                                   0.0333
 soc/core.la_oe_storage[43]                                    0.0333
 soc/core.mgmtsoc_reload_storage[12]                           0.0333
 soc/_09130_                                                   0.0333
 soc/core.VexRiscv.RegFilePlugin_regFile[24][15]               0.0333
 soc/core.VexRiscv._zz_memory_ENV_CTRL[1]                      0.0333
 soc/_02079_                                                   0.0333
 soc/net3867                                                   0.0333
 soc/core.VexRiscv.RegFilePlugin_regFile[31][9]                0.0333
 soc/_07406_                                                   0.0333
 soc/_07522_                                                   0.0332
 soc/net1984                                                   0.0332
 soc/core.VexRiscv.CsrPlugin_mtval[5]                          0.0332
 la_iena_mprj[38]                                              0.0332
 soc/net2893                                                   0.0332
 soc/_00577_                                                   0.0332
 soc/net4073                                                   0.0332
 soc/core.VexRiscv.lastStagePc[12]                             0.0332
 soc/_08125_                                                   0.0332
 soc/net4074                                                   0.0332
 soc/_02446_                                                   0.0332
 la_iena_mprj[28]                                              0.0332
 soc/_03139_                                                   0.0332
 la_data_in_mprj[57]                                           0.0332
 soc/core.uart_phy_rx_count[1]                                 0.0332
 housekeeping/_0985_                                           0.0332
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending   0.0332
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[25]                   0.0332
 soc/_11462_                                                   0.0332
 housekeeping/_1863_                                           0.0332
 soc/_11176_                                                   0.0332
 soc/core.VexRiscv.RegFilePlugin_regFile[10][20]               0.0332
 housekeeping/_1320_                                           0.0332
 soc/_05576_                                                   0.0332
 soc/core.multiregimpl21_regs0                                 0.0332
 soc/net3883                                                   0.0332
 mgmt_buffers/net645                                           0.0331
 soc/net3400                                                   0.0331
 soc/net190                                                    0.0331
 la_iena_mprj[37]                                              0.0331
 soc/net3981                                                   0.0331
 soc/core.uart_phy_rx_phase[7]                                 0.0331
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0331
 mgmt_buffers/la_data_in_mprj_bar[74]                          0.0331
 soc/_04731_                                                   0.0331
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[1].X       0.0331
 soc/_12062_                                                   0.0331
 housekeeping/_2525_                                           0.0331
 soc/net704                                                    0.0331
 soc/net3179                                                   0.0331
 soc/_12650_                                                   0.0331
 mgmt_buffers/net600                                           0.0331
 soc/_08681_                                                   0.0330
 soc/_03882_                                                   0.0330
 soc/_11508_                                                   0.0330
 mgmt_buffers/la_data_in_mprj_bar[86]                          0.0330
 mgmt_buffers/net976                                           0.0330
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0330
 soc/_07322_                                                   0.0330
 soc/core.mgmtsoc_litespisdrphycore_cnt[2]                     0.0330
 soc/net3211                                                   0.0330
 soc/_03386_                                                   0.0330
 soc/core.VexRiscv.decode_to_execute_RS2[14]                   0.0330
 soc/_08689_                                                   0.0330
 soc/_07136_                                                   0.0330
 soc/net502                                                    0.0330
 soc/_03212_                                                   0.0330
 soc/_04153_                                                   0.0330
 soc/_09603_                                                   0.0330
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0330
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][31]       0.0330
 housekeeping/_2794_                                           0.0330
 mgmt_buffers/net1477                                          0.0330
 soc/core.dbg_uart_data[28]                                    0.0329
 soc/core.VexRiscv.RegFilePlugin_regFile[29][9]                0.0329
 soc/core.mgmtsoc_litespisdrphycore_sr_out[12]                 0.0329
 la_iena_mprj[17]                                              0.0329
 soc/_08567_                                                   0.0329
 soc/_08816_                                                   0.0329
 soc/_06709_                                                   0.0329
 soc/net4180                                                   0.0329
 housekeeping/_3132_                                           0.0329
 soc/_05380_                                                   0.0329
 soc/net3587                                                   0.0329
 soc/_07489_                                                   0.0329
 soc/net4163                                                   0.0329
 soc/net4709                                                   0.0329
 soc/_01779_                                                   0.0329
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[28]       0.0329
 soc/net2804                                                   0.0329
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0329
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][11]       0.0329
 soc/net3067                                                   0.0329
 soc/net3640                                                   0.0329
 soc/_00956_                                                   0.0328
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[9]          0.0328
 housekeeping/_1184_                                           0.0328
 soc/_11645_                                                   0.0328
 soc/_12895_                                                   0.0328
 soc/net4256                                                   0.0328
 soc/core.spi_master_control_storage[2]                        0.0328
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][0]       0.0328
 soc/_06682_                                                   0.0328
 soc/_09237_                                                   0.0328
 soc/net3132                                                   0.0328
 housekeeping/net166                                           0.0328
 soc/net95                                                     0.0328
 soc/_08592_                                                   0.0328
 soc/net1104                                                   0.0328
 soc/core.VexRiscv.RegFilePlugin_regFile[0][20]                0.0328
 soc/core.dbg_uart_tx_phase[15]                                0.0328
 soc/net2105                                                   0.0328
 soc/net140                                                    0.0327
 soc/_04759_                                                   0.0327
 mprj_we_o_core                                                0.0327
 housekeeping/_0974_                                           0.0327
 soc/core.VexRiscv.RegFilePlugin_regFile[13][18]               0.0327
 soc/_00024_                                                   0.0327
 soc/_03551_                                                   0.0327
 soc/_11920_                                                   0.0327
 soc/_11938_                                                   0.0327
 soc/net726                                                    0.0327
 soc/_08732_                                                   0.0327
 housekeeping/gpio_configure[32][9]                            0.0327
 soc/net4067                                                   0.0327
 soc/_11248_                                                   0.0326
 soc/_04886_                                                   0.0326
 soc/_06757_                                                   0.0326
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][21]       0.0326
 mgmt_buffers/net635                                           0.0326
 soc/core.multiregimpl3_regs0                                  0.0326
 soc/net830                                                    0.0326
 soc/_00091_                                                   0.0326
 soc/_08417_                                                   0.0326
 housekeeping/gpio_configure[23][6]                            0.0325
 soc/_13602_                                                   0.0325
 soc/_10842_                                                   0.0325
 housekeeping/_2851_                                           0.0325
 soc/_10168_                                                   0.0325
 soc/_04369_                                                   0.0325
 soc/_06317_                                                   0.0325
 soc/core.VexRiscv._zz_dBus_cmd_payload_data[6]                0.0325
 soc/core.storage_1[7][0]                                      0.0325
 soc/_08104_                                                   0.0324
 soc/_07443_                                                   0.0324
 housekeeping/gpio_configure[17][7]                            0.0324
 la_iena_mprj[41]                                              0.0324
 soc/core.VexRiscv.CsrPlugin_mepc[28]                          0.0324
 mgmt_buffers/la_data_in_mprj_bar[37]                          0.0324
 soc/core.uart_phy_tx_phase[11]                                0.0324
 mgmt_buffers/net644                                           0.0324
 soc/_11199_                                                   0.0324
 soc/_11072_                                                   0.0324
 soc/net3922                                                   0.0324
 mprj_dat_o_core[26]                                           0.0324
 soc/_04355_                                                   0.0324
 soc/_10220_                                                   0.0324
 soc/_12079_                                                   0.0324
 soc/net146                                                    0.0324
 soc/core.interface10_bank_bus_dat_r[29]                       0.0324
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[31]   0.0324
 soc/_06945_                                                   0.0323
 soc/core.la_ien_storage[117]                                  0.0323
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0323
 soc/net1948                                                   0.0323
 soc/_12474_                                                   0.0323
 soc/net238                                                    0.0323
 soc/_07585_                                                   0.0323
 soc/_07219_                                                   0.0323
 housekeeping/_1226_                                           0.0323
 soc/_00462_                                                   0.0323
 soc/_12604_                                                   0.0323
 soc/net1178                                                   0.0323
 soc/net3659                                                   0.0323
 soc/_02275_                                                   0.0323
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[0]    0.0323
 soc/net1673                                                   0.0323
 housekeeping/_1458_                                           0.0323
 soc/core.la_oe_storage[3]                                     0.0323
 mgmt_buffers/net1019                                          0.0323
 soc/net2668                                                   0.0323
 soc/_09419_                                                   0.0323
 soc/_07723_                                                   0.0322
 soc/_02350_                                                   0.0322
 soc/_00033_                                                   0.0322
 soc/core.mgmtsoc_litespisdrphycore_sr_cnt[4]                  0.0322
 housekeeping/gpio_configure[22][3]                            0.0322
 soc/_03753_                                                   0.0322
 soc/_09113_                                                   0.0322
 soc/_13058_                                                   0.0322
 soc/_02657_                                                   0.0322
 soc/_03197_                                                   0.0322
 soc/net711                                                    0.0322
 soc/_05416_                                                   0.0322
 soc/_07053_                                                   0.0322
 soc/core.count[15]                                            0.0322
 soc/core.VexRiscv.RegFilePlugin_regFile[18][26]               0.0322
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]   0.0322
 soc/_07159_                                                   0.0322
 soc/net3260                                                   0.0321
 soc/core.multiregimpl28_regs0                                 0.0321
 soc/net3065                                                   0.0321
 soc/_13172_                                                   0.0321
 soc/_08870_                                                   0.0321
 la_iena_mprj[27]                                              0.0321
 soc/_03767_                                                   0.0321
 soc/_11467_                                                   0.0321
 soc/core.storage[2][3]                                        0.0321
 la_data_in_mprj[64]                                           0.0321
 soc/_12016_                                                   0.0321
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][29]       0.0321
 soc/net2111                                                   0.0321
 soc/net6                                                      0.0321
 soc/net1170                                                   0.0321
 soc/net3960                                                   0.0321
 mgmt_buffers/net1097                                          0.0321
 soc/_13728_                                                   0.0321
 soc/_07841_                                                   0.0321
 soc/net3586                                                   0.0321
 housekeeping/net159                                           0.0320
 housekeeping/_1706_                                           0.0320
 soc/net117                                                    0.0320
 soc/_05165_                                                   0.0320
 soc/core.RAM128/BLOCK[2].RAM32.Do0[27]                        0.0320
 soc/core.storage_1[9][3]                                      0.0320
 soc/_00394_                                                   0.0320
 mgmt_buffers/la_data_in_mprj_bar[125]                         0.0320
 soc/net1895                                                   0.0320
 soc/_10693_                                                   0.0320
 mgmt_buffers/net208                                           0.0320
 la_iena_mprj[44]                                              0.0320
 housekeeping/_1203_                                           0.0320
 soc/net4319                                                   0.0320
 soc/core.storage[10][7]                                       0.0320
 soc/net287                                                    0.0320
 soc/_08945_                                                   0.0320
 soc/_09497_                                                   0.0320
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][9]        0.0320
 soc/core.VexRiscv.RegFilePlugin_regFile[0][3]                 0.0320
 soc/core.VexRiscv.RegFilePlugin_regFile[16][5]                0.0319
 soc/_00415_                                                   0.0319
 soc/_06689_                                                   0.0319
 soc/net2645                                                   0.0319
 soc/_09606_                                                   0.0319
 soc/net2873                                                   0.0319
 soc/core.mgmtsoc_reload_storage[7]                            0.0319
 soc/net2124                                                   0.0319
 mgmt_buffers/net1084                                          0.0319
 soc/net1385                                                   0.0319
 soc/net2254                                                   0.0319
 soc/_03042_                                                   0.0319
 soc/_00796_                                                   0.0318
 soc/_13213_                                                   0.0318
 soc/_04860_                                                   0.0318
 soc/core.la_oe_storage[49]                                    0.0318
 soc/_02671_                                                   0.0318
 soc/core.la_ien_storage[103]                                  0.0318
 soc/core.VexRiscv.execute_to_memory_PC[4]                     0.0318
 housekeeping/_2941_                                           0.0318
 soc/net3447                                                   0.0318
 soc/core.VexRiscv.RegFilePlugin_regFile[24][0]                0.0318
 soc/_03043_                                                   0.0318
 soc/_13541_                                                   0.0318
 soc/_12776_                                                   0.0318
 soc/_07032_                                                   0.0318
 soc/core.VexRiscv.RegFilePlugin_regFile[30][18]               0.0318
 soc/_05974_                                                   0.0318
 mgmt_buffers/net963                                           0.0318
 housekeeping/gpio_configure[32][4]                            0.0318
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0317
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[22]   0.0317
 soc/_09532_                                                   0.0317
 soc/_05776_                                                   0.0317
 soc/net1398                                                   0.0317
 soc/_09200_                                                   0.0317
 soc/core.VexRiscv.RegFilePlugin_regFile[15][10]               0.0317
 soc/_11510_                                                   0.0317
 soc/_04998_                                                   0.0317
 soc/_04483_                                                   0.0317
 soc/_11889_                                                   0.0317
 mgmt_buffers/net961                                           0.0317
 soc/core.interface3_bank_bus_dat_r[21]                        0.0317
 soc/_03265_                                                   0.0317
 soc/net3997                                                   0.0317
 soc/_10217_                                                   0.0317
 mgmt_buffers/net1479                                          0.0317
 soc/net3710                                                   0.0317
 soc/_10370_                                                   0.0317
 mgmt_buffers/la_data_in_enable[83]                            0.0317
 soc/_04572_                                                   0.0316
 soc/_11334_                                                   0.0316
 soc/_07348_                                                   0.0316
 soc/net196                                                    0.0316
 mgmt_buffers/net984                                           0.0316
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0316
 soc/_12378_                                                   0.0316
 soc/_12795_                                                   0.0316
 soc/_01930_                                                   0.0316
 soc/_10002_                                                   0.0316
 soc/core.la_ien_storage[81]                                   0.0316
 soc/_09297_                                                   0.0316
 housekeeping/gpio_configure[20][7]                            0.0316
 mgmt_buffers/net1127                                          0.0316
 soc/core.VexRiscv.RegFilePlugin_regFile[9][15]                0.0316
 soc/_02481_                                                   0.0316
 soc/core.mgmtsoc_litespimmap_burst_adr[14]                    0.0316
 soc/_13574_                                                   0.0316
 soc/_00726_                                                   0.0316
 soc/_02773_                                                   0.0316
 soc/_08358_                                                   0.0315
 soc/_12393_                                                   0.0315
 soc/net167                                                    0.0315
 soc/net3238                                                   0.0315
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[12]   0.0315
 soc/_02995_                                                   0.0315
 soc/_12779_                                                   0.0315
 soc/net2034                                                   0.0315
 soc/_00853_                                                   0.0315
 soc/net2726                                                   0.0315
 soc/net4137                                                   0.0315
 soc/net2710                                                   0.0315
 soc/net1112                                                   0.0315
 soc/net2201                                                   0.0315
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[21]       0.0315
 soc/net1445                                                   0.0314
 soc/_07210_                                                   0.0314
 mprj_adr_o_core[28]                                           0.0314
 soc/_02761_                                                   0.0314
 soc/_05529_                                                   0.0314
 soc/_07996_                                                   0.0314
 soc/_03378_                                                   0.0314
 la_data_in_mprj[41]                                           0.0314
 mgmt_buffers/la_data_in_mprj_bar[75]                          0.0314
 soc/_07542_                                                   0.0314
 soc/_11150_                                                   0.0314
 soc/net2770                                                   0.0314
 soc/core.RAM256/BANK128[1].RAM128.Do0[20]                     0.0314
 soc/_10792_                                                   0.0314
 soc/_09858_                                                   0.0314
 soc/_07684_                                                   0.0313
 soc/_06007_                                                   0.0313
 soc/net3673                                                   0.0313
 soc/_13635_                                                   0.0313
 soc/_06732_                                                   0.0313
 soc/core.multiregimpl36_regs1                                 0.0313
 soc/_02966_                                                   0.0313
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0313
 soc/_08879_                                                   0.0313
 soc/_00564_                                                   0.0312
 soc/_13091_                                                   0.0312
 soc/_10022_                                                   0.0312
 mprj_dat_o_core[22]                                           0.0312
 mgmt_buffers/net693                                           0.0312
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[17]   0.0312
 soc/core.la_ien_storage[26]                                   0.0312
 housekeeping/_2416_                                           0.0312
 soc/_09696_                                                   0.0312
 soc/_05250_                                                   0.0312
 soc/_07610_                                                   0.0312
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0312
 soc/_04328_                                                   0.0312
 soc/core.VexRiscv.RegFilePlugin_regFile[11][22]               0.0312
 soc/net521                                                    0.0312
 soc/_02709_                                                   0.0311
 housekeeping/_1021_                                           0.0311
 soc/_06635_                                                   0.0311
 soc/net2116                                                   0.0311
 housekeeping/net351                                           0.0311
 soc/net3183                                                   0.0311
 soc/_08159_                                                   0.0311
 soc/net3425                                                   0.0311
 soc/_01744_                                                   0.0311
 soc/core.uart_phy_tx_phase[21]                                0.0311
 soc/_07426_                                                   0.0311
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][30]       0.0311
 soc/net1687                                                   0.0311
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[19]                   0.0311
 soc/_07636_                                                   0.0311
 housekeeping/gpio_configure[0][12]                            0.0311
 housekeeping/gpio_configure[28][4]                            0.0311
 soc/core.VexRiscv.RegFilePlugin_regFile[7][3]                 0.0310
 housekeeping/_3116_                                           0.0310
 soc/_09339_                                                   0.0310
 soc/net3028                                                   0.0310
 soc/_08834_                                                   0.0310
 soc/_08724_                                                   0.0310
 soc/net4349                                                   0.0310
 mgmt_buffers/net597                                           0.0310
 soc/net2403                                                   0.0310
 soc/_08713_                                                   0.0310
 soc/core.VexRiscv.CsrPlugin_mstatus_MPIE                      0.0310
 soc/_08754_                                                   0.0310
 soc/_07503_                                                   0.0310
 soc/net4381                                                   0.0310
 la_data_in_mprj[55]                                           0.0310
 soc/_08414_                                                   0.0309
 soc/_04951_                                                   0.0309
 soc/net2625                                                   0.0309
 soc/_07968_                                                   0.0309
 soc/_04120_                                                   0.0309
 mgmt_buffers/la_data_in_enable[9]                             0.0309
 soc/_07154_                                                   0.0309
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][7]        0.0309
 soc/_04439_                                                   0.0309
 la_iena_mprj[1]                                               0.0309
 mgmt_buffers/net989                                           0.0309
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0309
 la_iena_mprj[2]                                               0.0309
 soc/_01937_                                                   0.0309
 soc/core.mgmtsoc_litespisdrphycore_sr_in[15]                  0.0309
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0309
 soc/_06852_                                                   0.0309
 soc/_12068_                                                   0.0309
 housekeeping/net290                                           0.0309
 soc/_09634_                                                   0.0309
 soc/net3983                                                   0.0309
 soc/_08602_                                                   0.0308
 soc/core.gpioin2_enable_storage                               0.0308
 soc/core.VexRiscv.decode_to_execute_CSR_WRITE_OPCODE          0.0308
 soc/_10733_                                                   0.0308
 soc/_10006_                                                   0.0308
 soc/net346                                                    0.0308
 soc/net882                                                    0.0308
 soc/net2614                                                   0.0308
 housekeeping/_1269_                                           0.0308
 soc/net2753                                                   0.0308
 housekeeping/gpio_configure[15][1]                            0.0308
 housekeeping/_2446_                                           0.0308
 soc/_04065_                                                   0.0308
 soc/_09040_                                                   0.0308
 soc/net1060                                                   0.0308
 soc/_10121_                                                   0.0308
 soc/_07517_                                                   0.0308
 soc/net75                                                     0.0308
 soc/net2395                                                   0.0308
 housekeeping/gpio_configure[26][2]                            0.0308
 soc/_08680_                                                   0.0308
 soc/_03930_                                                   0.0308
 soc/_05910_                                                   0.0308
 soc/core.dff2_we[0]                                           0.0307
 soc/net2082                                                   0.0307
 soc/core.VexRiscv.RegFilePlugin_regFile[1][2]                 0.0307
 housekeeping/_1314_                                           0.0307
 soc/_05754_                                                   0.0307
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[12]       0.0307
 soc/_10955_                                                   0.0307
 soc/_12670_                                                   0.0307
 housekeeping/_2435_                                           0.0307
 soc/_05837_                                                   0.0307
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[30]   0.0307
 la_data_in_mprj[62]                                           0.0307
 soc/_10777_                                                   0.0307
 soc/_02778_                                                   0.0307
 soc/core.VexRiscv.RegFilePlugin_regFile[11][4]                0.0307
 soc/_07808_                                                   0.0307
 soc/net3181                                                   0.0307
 soc/_07918_                                                   0.0307
 soc/_09291_                                                   0.0307
 soc/_05172_                                                   0.0307
 soc/core.VexRiscv.dBus_cmd_halfPipe_payload_size[1]           0.0307
 soc/_08847_                                                   0.0306
 soc/_12718_                                                   0.0306
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][3]        0.0306
 soc/_09619_                                                   0.0306
 soc/_12433_                                                   0.0306
 soc/net25                                                     0.0306
 soc/_04405_                                                   0.0306
 soc/_03742_                                                   0.0306
 soc/core.VexRiscv.DebugPlugin_resetIt                         0.0306
 soc/net93                                                     0.0306
 soc/core.VexRiscv.RegFilePlugin_regFile[11][28]               0.0306
 soc/_01050_                                                   0.0306
 soc/_12498_                                                   0.0306
 soc/core.VexRiscv.lastStagePc[15]                             0.0306
 housekeeping/_3072_                                           0.0306
 soc/net3692                                                   0.0306
 soc/net4203                                                   0.0306
 soc/_08199_                                                   0.0306
 soc/core.la_oe_storage[7]                                     0.0306
 soc/net4142                                                   0.0306
 soc/net2706                                                   0.0306
 housekeeping/gpio_configure[26][11]                           0.0305
 soc/core.la_ien_storage[34]                                   0.0305
 soc/_03238_                                                   0.0305
 soc/core.la_oe_storage[42]                                    0.0305
 soc/_02932_                                                   0.0305
 soc/_03537_                                                   0.0305
 soc/_08502_                                                   0.0305
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[23]   0.0305
 housekeeping/_3063_                                           0.0305
 housekeeping/_1400_                                           0.0305
 soc/_12471_                                                   0.0305
 housekeeping/gpio_configure[11][8]                            0.0305
 soc/_08212_                                                   0.0305
 soc/net2926                                                   0.0305
 soc/_07277_                                                   0.0305
 soc/_05784_                                                   0.0305
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[18]                   0.0305
 soc/core.mgmtsoc_update_value_re                              0.0305
 soc/_11404_                                                   0.0305
 soc/_03085_                                                   0.0304
 soc/_11646_                                                   0.0304
 housekeeping/_2228_                                           0.0304
 soc/_07936_                                                   0.0304
 soc/_06529_                                                   0.0304
 housekeeping/_2441_                                           0.0304
 housekeeping/gpio_configure[31][2]                            0.0304
 soc/_04310_                                                   0.0304
 soc/net1200                                                   0.0304
 soc/net3731                                                   0.0304
 soc/_08766_                                                   0.0304
 soc/_08796_                                                   0.0304
 soc/core.VexRiscv.RegFilePlugin_regFile[13][8]                0.0303
 mgmt_buffers/net1053                                          0.0303
 soc/_11341_                                                   0.0303
 soc/core.mgmtsoc_value_status[24]                             0.0303
 soc/_05474_                                                   0.0303
 soc/net2053                                                   0.0303
 la_iena_mprj[31]                                              0.0303
 soc/_09259_                                                   0.0303
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[25]   0.0303
 soc/net4443                                                   0.0303
 soc/_06838_                                                   0.0303
 soc/_09821_                                                   0.0303
 housekeeping/_1102_                                           0.0303
 soc/net555                                                    0.0303
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0303
 soc/_10136_                                                   0.0303
 soc/_07238_                                                   0.0303
 soc/core.multiregimpl15_regs0                                 0.0303
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0302
 housekeeping/net168                                           0.0302
 soc/_11441_                                                   0.0302
 soc/_12772_                                                   0.0302
 soc/_06868_                                                   0.0302
 soc/core.VexRiscv.dBusWishbone_ADR[24]                        0.0302
 soc/_13697_                                                   0.0302
 soc/_01932_                                                   0.0302
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0302
 soc/_07512_                                                   0.0302
 soc/_07699_                                                   0.0302
 soc/net2852                                                   0.0302
 soc/core.VexRiscv.execute_CsrPlugin_csr_3008                  0.0302
 soc/net622                                                    0.0302
 soc/_10795_                                                   0.0301
 soc/core.la_oe_storage[121]                                   0.0301
 soc/net3194                                                   0.0301
 soc/net2345                                                   0.0301
 soc/_00681_                                                   0.0301
 soc/_08878_                                                   0.0301
 soc/_09809_                                                   0.0301
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0301
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0301
 la_data_in_mprj[45]                                           0.0301
 soc/_09741_                                                   0.0301
 soc/net4680                                                   0.0301
 soc/_06121_                                                   0.0301
 soc/net712                                                    0.0301
 soc/_10531_                                                   0.0301
 soc/_04299_                                                   0.0301
 soc/_06957_                                                   0.0301
 soc/_13333_                                                   0.0301
 soc/net2969                                                   0.0301
 soc/_10165_                                                   0.0301
 soc/_02647_                                                   0.0301
 soc/net156                                                    0.0300
 soc/_05811_                                                   0.0300
 soc/_10920_                                                   0.0300
 soc/core.dbg_uart_data[6]                                     0.0300
 soc/core.VexRiscv.RegFilePlugin_regFile[8][1]                 0.0300
 soc/_09544_                                                   0.0300
 soc/net2495                                                   0.0300
 soc/_09660_                                                   0.0300
 soc/_08201_                                                   0.0300
 soc/_13701_                                                   0.0300
 soc/net3725                                                   0.0300
 soc/_04666_                                                   0.0300
 soc/_00046_                                                   0.0300
 soc/core.VexRiscv.CsrPlugin_mip_MEIP                          0.0300
 soc/_10654_                                                   0.0300
 soc/net1874                                                   0.0300
 soc/net2439                                                   0.0300
 mgmt_buffers/net1468                                          0.0300
 soc/core.mgmtsoc_litespimmap_burst_adr[8]                     0.0300
 soc/core.multiregimpl1_regs0                                  0.0300
 housekeeping/_1167_                                           0.0299
 housekeeping/_0258_                                           0.0299
 soc/_00941_                                                   0.0299
 soc/_13641_                                                   0.0299
 soc/_07241_                                                   0.0299
 housekeeping/_1261_                                           0.0299
 soc/core.multiregimpl58_regs1                                 0.0299
 soc/net1966                                                   0.0299
 soc/net3907                                                   0.0299
 soc/net892                                                    0.0299
 soc/_10998_                                                   0.0299
 soc/net2373                                                   0.0299
 soc/net504                                                    0.0299
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[22]                   0.0299
 mgmt_buffers/net639                                           0.0299
 soc/_07296_                                                   0.0298
 soc/_05579_                                                   0.0298
 housekeeping/_2783_                                           0.0298
 soc/net2331                                                   0.0298
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][27]       0.0298
 soc/_08278_                                                   0.0298
 soc/_07345_                                                   0.0298
 soc/_08391_                                                   0.0298
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0298
 housekeeping/gpio_configure[25][2]                            0.0298
 soc/_05456_                                                   0.0298
 soc/core.dbg_uart_rx_phase[3]                                 0.0298
 soc/core.VexRiscv.RegFilePlugin_regFile[12][3]                0.0298
 housekeeping/net150                                           0.0298
 soc/_11447_                                                   0.0298
 soc/_08288_                                                   0.0298
 soc/net4569                                                   0.0298
 soc/_09920_                                                   0.0298
 soc/_09345_                                                   0.0298
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[5]    0.0298
 soc/_07375_                                                   0.0298
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0298
 housekeeping/_2962_                                           0.0298
 mgmt_buffers/net982                                           0.0298
 soc/_04452_                                                   0.0297
 mprj_adr_o_core[6]                                            0.0297
 soc/net1336                                                   0.0297
 soc/_12426_                                                   0.0297
 soc/net34                                                     0.0297
 soc/_07438_                                                   0.0297
 soc/_13313_                                                   0.0297
 soc/_06793_                                                   0.0297
 housekeeping/gpio_configure[25][3]                            0.0297
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[23]   0.0297
 soc/_00489_                                                   0.0297
 soc/_07198_                                                   0.0297
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0297
 mgmt_buffers/net682                                           0.0297
 soc/core.dff2_we[2]                                           0.0297
 soc/_03049_                                                   0.0297
 soc/_11975_                                                   0.0297
 soc/core.RAM256/BANK128[1].RAM128.A0BUF[0].X                  0.0297
 soc/core.VexRiscv.RegFilePlugin_regFile[19][6]                0.0296
 soc/_08024_                                                   0.0296
 mgmt_buffers/net1044                                          0.0296
 soc/_12320_                                                   0.0296
 soc/_05627_                                                   0.0296
 soc/net2946                                                   0.0296
 soc/core.gpioin3_gpioin3_mode_storage                         0.0296
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][18]       0.0296
 soc/net2959                                                   0.0296
 soc/_05273_                                                   0.0296
 soc/_06107_                                                   0.0296
 soc/_09739_                                                   0.0296
 soc/_08682_                                                   0.0296
 soc/_07639_                                                   0.0296
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[3]   0.0296
 soc/_08495_                                                   0.0296
 soc/_05105_                                                   0.0296
 soc/net3931                                                   0.0296
 soc/_03870_                                                   0.0296
 soc/_05225_                                                   0.0296
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0295
 soc/_09215_                                                   0.0295
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0295
 soc/net245                                                    0.0295
 soc/_05604_                                                   0.0295
 housekeeping/_2523_                                           0.0295
 soc/core.storage_1[12][6]                                     0.0295
 mgmt_buffers/net1072                                          0.0295
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0295
 soc/core.interface10_bank_bus_dat_r[16]                       0.0295
 soc/net128                                                    0.0295
 soc/net2093                                                   0.0295
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0295
 soc/net4669                                                   0.0295
 soc/_02566_                                                   0.0295
 soc/_01448_                                                   0.0295
 soc/net4085                                                   0.0295
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[22]   0.0295
 la_iena_mprj[55]                                              0.0295
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0294
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0294
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[23]       0.0294
 housekeeping/_1089_                                           0.0294
 soc/_08424_                                                   0.0294
 housekeeping/net364                                           0.0294
 soc/_01082_                                                   0.0294
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]   0.0294
 soc/_11293_                                                   0.0294
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0294
 soc/_13598_                                                   0.0294
 soc/_01811_                                                   0.0294
 soc/_09219_                                                   0.0294
 soc/_12080_                                                   0.0294
 housekeeping/gpio_configure[31][0]                            0.0294
 housekeeping/gpio_configure[10][0]                            0.0294
 soc/core.VexRiscv.RegFilePlugin_regFile[28][22]               0.0293
 soc/_01966_                                                   0.0293
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[21]   0.0293
 la_iena_mprj[50]                                              0.0293
 soc/core.multiregimpl115_regs0                                0.0293
 soc/net2179                                                   0.0293
 soc/_10128_                                                   0.0293
 soc/core.mgmtsoc_scratch_storage[30]                          0.0293
 soc/net3376                                                   0.0293
 mgmt_buffers/net882                                           0.0293
 soc/_05752_                                                   0.0293
 soc/core.la_oe_storage[1]                                     0.0293
 soc/net2709                                                   0.0293
 soc/core.interface3_bank_bus_dat_r[24]                        0.0293
 housekeeping/_2735_                                           0.0293
 soc/_05188_                                                   0.0293
 mprj_dat_o_core[28]                                           0.0293
 soc/_01297_                                                   0.0293
 soc/core.spi_master_miso_data[2]                              0.0293
 soc/_07400_                                                   0.0293
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]   0.0292
 soc/_06537_                                                   0.0292
 soc/_09350_                                                   0.0292
 housekeeping/_2747_                                           0.0292
 housekeeping/_2232_                                           0.0292
 housekeeping/_1208_                                           0.0292
 soc/_12338_                                                   0.0292
 soc/net2747                                                   0.0292
 soc/net1534                                                   0.0292
 soc/net2048                                                   0.0292
 soc/net2743                                                   0.0292
 soc/_03018_                                                   0.0292
 housekeeping/net169                                           0.0292
 mgmt_buffers/net1077                                          0.0292
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.WEBUF[2].A   0.0292
 housekeeping/_2216_                                           0.0292
 soc/core.mgmtsoc_master_phyconfig_storage[15]                 0.0292
 soc/core.mgmtsoc_load_storage[27]                             0.0292
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]   0.0292
 soc/_08180_                                                   0.0292
 soc/core.VexRiscv.dBus_cmd_halfPipe_payload_size[0]           0.0292
 soc/core.la_ien_storage[61]                                   0.0292
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0292
 soc/_04445_                                                   0.0292
 soc/_12797_                                                   0.0292
 soc/_07850_                                                   0.0292
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0292
 soc/_02420_                                                   0.0291
 soc/net717                                                    0.0291
 soc/_12431_                                                   0.0291
 soc/net3245                                                   0.0291
 housekeeping/_1207_                                           0.0291
 soc/_10036_                                                   0.0291
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][24]       0.0291
 soc/_05712_                                                   0.0291
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0291
 housekeeping/gpio_configure[25][10]                           0.0291
 soc/_08662_                                                   0.0291
 soc/_11940_                                                   0.0291
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[9]   0.0291
 housekeeping/_1209_                                           0.0291
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0291
 mgmt_buffers/la_data_in_mprj_bar[103]                         0.0291
 housekeeping/_2956_                                           0.0291
 housekeeping/_1155_                                           0.0291
 soc/_00267_                                                   0.0291
 soc/core.VexRiscv.RegFilePlugin_regFile[16][26]               0.0291
 soc/_11218_                                                   0.0291
 mgmt_buffers/net688                                           0.0291
 soc/core.VexRiscv.RegFilePlugin_regFile[7][9]                 0.0291
 soc/_04597_                                                   0.0291
 housekeeping/gpio_configure[6][2]                             0.0290
 housekeeping/_2166_                                           0.0290
 housekeeping/trap_output_dest                                 0.0290
 soc/_09896_                                                   0.0290
 soc/_09384_                                                   0.0290
 housekeeping/_2616_                                           0.0290
 mgmt_buffers/net177                                           0.0290
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]   0.0290
 mgmt_buffers/net654                                           0.0290
 soc/_13037_                                                   0.0290
 soc/core.uart_phy_tx_phase[8]                                 0.0290
 soc/core.VexRiscv.CsrPlugin_exceptionPendings_0               0.0290
 soc/_03857_                                                   0.0290
 soc/_03990_                                                   0.0290
 mgmt_buffers/net1009                                          0.0290
 soc/_02144_                                                   0.0290
 housekeeping/gpio_configure[36][10]                           0.0289
 soc/_10225_                                                   0.0289
 soc/net142                                                    0.0289
 soc/_05443_                                                   0.0289
 soc/core.la_ien_storage[46]                                   0.0289
 soc/_09728_                                                   0.0289
 soc/net2682                                                   0.0289
 mprj_dat_o_core[18]                                           0.0289
 soc/_04046_                                                   0.0289
 soc/_05162_                                                   0.0289
 soc/net2070                                                   0.0289
 soc/net698                                                    0.0289
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0289
 mgmt_buffers/net1040                                          0.0289
 soc/core.RAM256/BANK128[1].RAM128.A0BUF[3].X                  0.0289
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][15]       0.0289
 soc/core.VexRiscv.CsrPlugin_mtval[29]                         0.0289
 soc/_08980_                                                   0.0289
 soc/_00003_                                                   0.0289
 soc/_13187_                                                   0.0289
 soc/_13257_                                                   0.0289
 housekeeping/_1306_                                           0.0289
 soc/_00358_                                                   0.0289
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0288
 soc/_04726_                                                   0.0288
 soc/net2067                                                   0.0288
 soc/_02177_                                                   0.0288
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][21]      0.0288
 mgmt_buffers/net1107                                          0.0288
 soc/_09733_                                                   0.0288
 housekeeping/_1104_                                           0.0288
 soc/core.VexRiscv.RegFilePlugin_regFile[6][9]                 0.0288
 soc/_08969_                                                   0.0288
 mgmt_buffers/net1112                                          0.0288
 soc/_08523_                                                   0.0288
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][28]       0.0288
 soc/_12784_                                                   0.0288
 soc/_02098_                                                   0.0288
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][2]       0.0288
 soc/_07481_                                                   0.0287
 soc/core.mgmtsoc_scratch_storage[25]                          0.0287
 soc/core.VexRiscv.RegFilePlugin_regFile[13][6]                0.0287
 soc/net1597                                                   0.0287
 mgmt_buffers/net692                                           0.0287
 housekeeping/_1270_                                           0.0287
 mgmt_buffers/net1073                                          0.0287
 soc/_10400_                                                   0.0287
 soc/core.dff_bus_ack                                          0.0287
 soc/net3140                                                   0.0287
 soc/_04720_                                                   0.0287
 housekeeping/_1228_                                           0.0287
 soc/_05451_                                                   0.0287
 la_iena_mprj[57]                                              0.0286
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0286
 soc/_09837_                                                   0.0286
 soc/_06937_                                                   0.0286
 soc/_05240_                                                   0.0286
 soc/_01647_                                                   0.0286
 mgmt_buffers/net1478                                          0.0286
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[18]              0.0286
 soc/_02759_                                                   0.0286
 la_data_in_mprj[66]                                           0.0286
 soc/_01083_                                                   0.0286
 la_iena_mprj[46]                                              0.0286
 soc/_05210_                                                   0.0285
 soc/_13212_                                                   0.0285
 soc/_13314_                                                   0.0285
 mprj_adr_o_core[27]                                           0.0285
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0285
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0285
 soc/core.mgmtsoc_litespimmap_burst_adr[26]                    0.0285
 soc/_13160_                                                   0.0285
 soc/net2123                                                   0.0285
 housekeeping/gpio_configure[22][2]                            0.0285
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0285
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][1]        0.0285
 soc/_03027_                                                   0.0285
 soc/_05539_                                                   0.0285
 soc/core.mgmtsoc_litespisdrphycore_sr_in[20]                  0.0285
 la_iena_mprj[48]                                              0.0285
 housekeeping/_2831_                                           0.0285
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0285
 housekeeping/_3019_                                           0.0285
 soc/_12327_                                                   0.0285
 soc/net172                                                    0.0285
 soc/_07724_                                                   0.0285
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[9]               0.0285
 soc/_09618_                                                   0.0285
 soc/core.VexRiscv.RegFilePlugin_regFile[28][9]                0.0284
 housekeeping/gpio_configure[26][10]                           0.0284
 soc/net2704                                                   0.0284
 housekeeping/gpio_configure[30][4]                            0.0284
 soc/_03579_                                                   0.0284
 soc/_13119_                                                   0.0284
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[21]         0.0284
 soc/_06404_                                                   0.0284
 soc/_11529_                                                   0.0284
 soc/core.dbg_uart_count[7]                                    0.0284
 soc/net3573                                                   0.0284
 soc/_02842_                                                   0.0284
 housekeeping/_1542_                                           0.0284
 soc/_08446_                                                   0.0284
 soc/_11548_                                                   0.0284
 housekeeping/_2768_                                           0.0283
 soc/_08532_                                                   0.0283
 soc/net2718                                                   0.0283
 soc/_12385_                                                   0.0283
 soc/_02607_                                                   0.0283
 soc/_07914_                                                   0.0283
 soc/net3649                                                   0.0283
 soc/_12473_                                                   0.0283
 soc/_05821_                                                   0.0283
 soc/core.dbg_uart_length[4]                                   0.0283
 housekeeping/_2108_                                           0.0283
 housekeeping/_0860_                                           0.0283
 soc/_08819_                                                   0.0283
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][30]       0.0283
 soc/_06808_                                                   0.0283
 mgmt_buffers/net156                                           0.0283
 soc/net3715                                                   0.0283
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][16]      0.0283
 soc/net2734                                                   0.0283
 soc/core.mgmtsoc_litespisdrphycore_sr_out[26]                 0.0283
 mgmt_buffers/net972                                           0.0283
 soc/_06516_                                                   0.0283
 mgmt_buffers/la_data_in_enable[75]                            0.0283
 mgmt_buffers/net1022                                          0.0283
 soc/net4103                                                   0.0283
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0282
 soc/_04192_                                                   0.0282
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0282
 housekeeping/_2619_                                           0.0282
 soc/_02821_                                                   0.0282
 la_data_in_mprj[73]                                           0.0282
 soc/_10876_                                                   0.0282
 soc/core.spi_master_mosi_data[5]                              0.0282
 soc/_10344_                                                   0.0282
 housekeeping/_2685_                                           0.0282
 soc/_09331_                                                   0.0282
 soc/net746                                                    0.0282
 soc/_06325_                                                   0.0282
 soc/_13007_                                                   0.0282
 soc/net1279                                                   0.0282
 soc/_07519_                                                   0.0282
 mgmt_buffers/net607                                           0.0282
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0282
 soc/net893                                                    0.0282
 mgmt_buffers/net643                                           0.0282
 soc/_10831_                                                   0.0282
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0281
 soc/_09984_                                                   0.0281
 soc/_10161_                                                   0.0281
 soc/net1676                                                   0.0281
 soc/core.VexRiscv.IBusCachedPlugin_cache.reset                0.0281
 mgmt_buffers/net608                                           0.0281
 soc/_02824_                                                   0.0281
 la_iena_mprj[52]                                              0.0281
 soc/_12843_                                                   0.0281
 soc/net3854                                                   0.0281
 soc/_05435_                                                   0.0281
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[11]   0.0281
 soc/net1080                                                   0.0281
 soc/_04393_                                                   0.0281
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[24]   0.0281
 soc/net1888                                                   0.0281
 soc/_03863_                                                   0.0281
 soc/_10926_                                                   0.0281
 housekeeping/_0090_                                           0.0281
 soc/net652                                                    0.0281
 soc/net51                                                     0.0281
 soc/_04563_                                                   0.0281
 soc/_12381_                                                   0.0281
 soc/_03041_                                                   0.0281
 soc/_10267_                                                   0.0280
 soc/_08674_                                                   0.0280
 la_iena_mprj[47]                                              0.0280
 soc/_04052_                                                   0.0280
 soc/net2084                                                   0.0280
 mgmt_buffers/net642                                           0.0280
 soc/core.la_oe_storage[58]                                    0.0280
 mgmt_buffers/net628                                           0.0280
 soc/core.la_oe_storage[99]                                    0.0280
 housekeeping/_2022_                                           0.0280
 soc/core.multiregimpl126_regs0                                0.0280
 soc/core.count[13]                                            0.0280
 soc/core.VexRiscv.RegFilePlugin_regFile[9][10]                0.0280
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0280
 soc/_06043_                                                   0.0280
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0279
 soc/core.la_ien_storage[116]                                  0.0279
 soc/_01321_                                                   0.0279
 soc/_06983_                                                   0.0279
 soc/net96                                                     0.0279
 soc/_05871_                                                   0.0279
 soc/_06618_                                                   0.0279
 soc/_10983_                                                   0.0279
 mgmt_buffers/net1743                                          0.0279
 soc/net2719                                                   0.0279
 soc/net101                                                    0.0279
 soc/net2826                                                   0.0279
 soc/_05457_                                                   0.0279
 soc/_11360_                                                   0.0279
 soc/_05531_                                                   0.0279
 soc/_11664_                                                   0.0279
 soc/net1604                                                   0.0279
 soc/_09740_                                                   0.0279
 mprj_dat_o_core[25]                                           0.0279
 soc/net2035                                                   0.0279
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][9]        0.0278
 soc/net630                                                    0.0278
 la_iena_mprj[56]                                              0.0278
 housekeeping/_1145_                                           0.0278
 soc/core.la_oe_storage[50]                                    0.0278
 soc/net2346                                                   0.0278
 soc/_03289_                                                   0.0278
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[14].A   0.0278
 soc/_11706_                                                   0.0278
 housekeeping/_1229_                                           0.0278
 soc/net3858                                                   0.0278
 soc/_09158_                                                   0.0278
 soc/core.VexRiscv.CsrPlugin_mtvec_base[0]                     0.0278
 soc/_07170_                                                   0.0278
 soc/_04444_                                                   0.0278
 soc/_12451_                                                   0.0278
 soc/net3596                                                   0.0278
 soc/net7                                                      0.0278
 soc/_02939_                                                   0.0278
 soc/_08899_                                                   0.0277
 soc/_11819_                                                   0.0277
 soc/_02675_                                                   0.0277
 soc/net631                                                    0.0277
 soc/_13639_                                                   0.0277
 soc/core.VexRiscv.RegFilePlugin_regFile[28][7]                0.0277
 soc/_06899_                                                   0.0277
 soc/_01114_                                                   0.0277
 soc/_09782_                                                   0.0277
 soc/_06604_                                                   0.0277
 soc/net1751                                                   0.0277
 soc/core.VexRiscv.RegFilePlugin_regFile[28][10]               0.0277
 soc/_10937_                                                   0.0277
 housekeeping/_1168_                                           0.0277
 soc/core.la_ien_storage[35]                                   0.0276
 soc/_06636_                                                   0.0276
 soc/_05587_                                                   0.0276
 soc/core.VexRiscv.RegFilePlugin_regFile[28][30]               0.0276
 soc/_09292_                                                   0.0276
 soc/_13122_                                                   0.0276
 soc/_03545_                                                   0.0276
 soc/_11576_                                                   0.0276
 soc/_07614_                                                   0.0276
 soc/net2729                                                   0.0276
 soc/_04062_                                                   0.0276
 soc/_00867_                                                   0.0276
 housekeeping/net1788                                          0.0276
 soc/net2492                                                   0.0276
 soc/core.mgmtsoc_litespisdrphycore_cnt[7]                     0.0275
 soc/_00845_                                                   0.0275
 soc/core.VexRiscv.RegFilePlugin_regFile[1][19]                0.0275
 soc/_10835_                                                   0.0275
 soc/net2087                                                   0.0275
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]   0.0275
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[29]       0.0275
 soc/_02668_                                                   0.0275
 soc/_08489_                                                   0.0275
 soc/_13294_                                                   0.0275
 soc/net3362                                                   0.0275
 soc/_05025_                                                   0.0275
 soc/_12818_                                                   0.0275
 soc/_00228_                                                   0.0275
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][5]        0.0275
 soc/_09390_                                                   0.0275
 soc/core.mgmtsoc_bus_errors[11]                               0.0275
 mgmt_buffers/net596                                           0.0275
 soc/_03478_                                                   0.0275
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0275
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0275
 soc/core.uart_phy_tx_phase[7]                                 0.0275
 soc/_02780_                                                   0.0274
 soc/_13584_                                                   0.0274
 soc/_13653_                                                   0.0274
 soc/net2095                                                   0.0274
 mgmt_buffers/net1132                                          0.0274
 housekeeping/gpio_configure[28][10]                           0.0274
 soc/net915                                                    0.0274
 la_data_in_mprj[60]                                           0.0274
 soc/net240                                                    0.0274
 soc/_11858_                                                   0.0274
 soc/_06533_                                                   0.0274
 soc/_13387_                                                   0.0274
 housekeeping/net143                                           0.0274
 mgmt_buffers/la_data_in_enable[99]                            0.0274
 mgmt_buffers/net650                                           0.0274
 soc/_08712_                                                   0.0274
 housekeeping/gpio_configure[11][0]                            0.0274
 soc/net1996                                                   0.0274
 soc/net1930                                                   0.0274
 soc/core.mgmtsoc_value[8]                                     0.0274
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[22]   0.0274
 soc/net2344                                                   0.0274
 housekeeping/_2772_                                           0.0274
 soc/net2708                                                   0.0274
 soc/_10594_                                                   0.0274
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0273
 soc/_13193_                                                   0.0273
 soc/net4155                                                   0.0273
 soc/net1904                                                   0.0273
 soc/_02823_                                                   0.0273
 soc/_02238_                                                   0.0273
 soc/_12479_                                                   0.0273
 soc/_12913_                                                   0.0273
 mgmt_buffers/la_data_in_mprj_bar[22]                          0.0273
 soc/_08503_                                                   0.0273
 housekeeping/_1588_                                           0.0273
 soc/core.uart_phy_rx_data[0]                                  0.0273
 soc/_06921_                                                   0.0273
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]   0.0273
 soc/core.dbg_uart_count[16]                                   0.0273
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0272
 soc/core.VexRiscv.RegFilePlugin_regFile[19][28]               0.0272
 soc/_02779_                                                   0.0272
 soc/_10016_                                                   0.0272
 soc/net2109                                                   0.0272
 soc/net898                                                    0.0272
 housekeeping/_2010_                                           0.0272
 soc/core.dbg_uart_tx_phase[2]                                 0.0272
 soc/_05315_                                                   0.0272
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[18]   0.0272
 housekeeping/_1885_                                           0.0272
 soc/_12492_                                                   0.0272
 soc/_10897_                                                   0.0272
 soc/_08452_                                                   0.0272
 soc/_01936_                                                   0.0271
 soc/_08897_                                                   0.0271
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0271
 soc/_11853_                                                   0.0271
 soc/_03916_                                                   0.0271
 soc/core.interface6_bank_bus_dat_r[0]                         0.0271
 soc/core.VexRiscv.RegFilePlugin_regFile[19][16]               0.0271
 housekeeping/gpio_configure[2][1]                             0.0271
 housekeeping/net521                                           0.0271
 soc/net3628                                                   0.0271
 soc/_06743_                                                   0.0271
 soc/_04392_                                                   0.0271
 soc/net1764                                                   0.0270
 housekeeping/gpio_configure[0][5]                             0.0270
 soc/_05826_                                                   0.0270
 soc/_05388_                                                   0.0270
 soc/_08210_                                                   0.0270
 housekeeping/_0089_                                           0.0270
 soc/_08885_                                                   0.0270
 soc/_07982_                                                   0.0270
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0270
 soc/_11537_                                                   0.0270
 soc/_04305_                                                   0.0270
 mgmt_buffers/net658                                           0.0270
 soc/net3273                                                   0.0270
 soc/core.la_ien_storage[127]                                  0.0270
 soc/_09358_                                                   0.0270
 soc/_01967_                                                   0.0270
 soc/core.VexRiscv.RegFilePlugin_regFile[23][27]               0.0270
 soc/_04908_                                                   0.0270
 housekeeping/gpio_configure[30][2]                            0.0269
 soc/_11005_                                                   0.0269
 soc/core.VexRiscv.RegFilePlugin_regFile[31][1]                0.0269
 soc/_08653_                                                   0.0269
 soc/core.VexRiscv.RegFilePlugin_regFile[1][18]                0.0269
 soc/_12304_                                                   0.0269
 mgmt_buffers/la_data_in_mprj_bar[25]                          0.0269
 soc/_06789_                                                   0.0269
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0269
 soc/core.mgmtsoc_bus_errors[10]                               0.0269
 soc/_11881_                                                   0.0269
 soc/_03758_                                                   0.0269
 mgmt_buffers/la_data_in_mprj_bar[84]                          0.0269
 la_data_in_mprj[67]                                           0.0269
 soc/_05063_                                                   0.0269
 soc/net2730                                                   0.0269
 soc/_08872_                                                   0.0269
 soc/net637                                                    0.0269
 soc/net4131                                                   0.0269
 soc/net134                                                    0.0269
 soc/net1490                                                   0.0268
 housekeeping/_2648_                                           0.0268
 soc/core.VexRiscv.RegFilePlugin_regFile[22][2]                0.0268
 soc/net4178                                                   0.0268
 soc/core.mgmtsoc_reload_storage[24]                           0.0268
 soc/net73                                                     0.0268
 la_data_in_mprj[74]                                           0.0268
 soc/core.multiregimpl95_regs0                                 0.0268
 soc/_01984_                                                   0.0268
 soc/net3838                                                   0.0268
 soc/_08840_                                                   0.0268
 mgmt_buffers/net656                                           0.0268
 housekeeping/gpio_configure[32][2]                            0.0268
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][8]       0.0268
 soc/_06564_                                                   0.0268
 mgmt_buffers/la_data_in_mprj_bar[95]                          0.0268
 soc/_03601_                                                   0.0268
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0268
 soc/_12008_                                                   0.0268
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[6]   0.0268
 soc/_08481_                                                   0.0268
 soc/_05518_                                                   0.0268
 soc/net1294                                                   0.0268
 soc/_08151_                                                   0.0267
 soc/_09971_                                                   0.0267
 soc/_05140_                                                   0.0267
 soc/_12786_                                                   0.0267
 soc/_11132_                                                   0.0267
 soc/_11948_                                                   0.0267
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0267
 soc/_11905_                                                   0.0267
 soc/net3071                                                   0.0267
 soc/net3884                                                   0.0267
 soc/_02865_                                                   0.0267
 soc/net2653                                                   0.0267
 soc/_04992_                                                   0.0267
 soc/core.RAM256/BANK128[1].RAM128.A0BUF[4].X                  0.0266
 soc/core.la_ien_storage[64]                                   0.0266
 soc/net891                                                    0.0266
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0266
 soc/core.la_oe_storage[108]                                   0.0266
 soc/_06633_                                                   0.0266
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0266
 soc/net2807                                                   0.0266
 la_data_in_mprj[68]                                           0.0266
 soc/_00648_                                                   0.0266
 soc/core.VexRiscv.RegFilePlugin_regFile[17][0]                0.0266
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][31]      0.0266
 soc/core.multiregimpl112_regs1                                0.0266
 soc/_09596_                                                   0.0266
 soc/core.mgmtsoc_master_phyconfig_storage[6]                  0.0266
 soc/_03625_                                                   0.0266
 soc/_11610_                                                   0.0266
 soc/core.VexRiscv.RegFilePlugin_regFile[12][6]                0.0266
 soc/core.interface6_bank_bus_dat_r[26]                        0.0266
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0265
 soc/core.dbg_uart_length[5]                                   0.0265
 soc/_07690_                                                   0.0265
 soc/net682                                                    0.0265
 soc/core.VexRiscv.RegFilePlugin_regFile[26][16]               0.0265
 soc/_13436_                                                   0.0265
 soc/net3811                                                   0.0265
 soc/_09176_                                                   0.0265
 soc/_01349_                                                   0.0265
 soc/_00470_                                                   0.0265
 soc/_11307_                                                   0.0265
 soc/net1899                                                   0.0265
 la_iena_mprj[61]                                              0.0265
 soc/_12609_                                                   0.0265
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0265
 mgmt_buffers/net1038                                          0.0265
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0265
 soc/_04933_                                                   0.0265
 soc/core.VexRiscv.RegFilePlugin_regFile[29][26]               0.0265
 soc/core.mgmtsoc_value[19]                                    0.0265
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0265
 soc/_04519_                                                   0.0264
 soc/_11401_                                                   0.0264
 la_iena_mprj[53]                                              0.0264
 soc/_06938_                                                   0.0264
 soc/_02903_                                                   0.0264
 soc/_12316_                                                   0.0264
 soc/_07998_                                                   0.0264
 housekeeping/gpio_configure[37][6]                            0.0264
 soc/net2484                                                   0.0264
 soc/core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[4]   0.0264
 soc/_03429_                                                   0.0264
 housekeeping/_1340_                                           0.0264
 soc/_05178_                                                   0.0264
 soc/core.dbg_uart_rx_phase[28]                                0.0264
 mprj_dat_o_core[30]                                           0.0264
 soc/_05001_                                                   0.0264
 soc/net143                                                    0.0264
 soc/core.interface4_bank_bus_dat_r[4]                         0.0264
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0264
 soc/_11536_                                                   0.0263
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0263
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0263
 soc/_06963_                                                   0.0263
 soc/_11530_                                                   0.0263
 mgmt_buffers/la_data_in_mprj_bar[14]                          0.0263
 soc/core.mgmtsoc_bus_errors[23]                               0.0263
 soc/net2649                                                   0.0263
 housekeeping/gpio_configure[0][11]                            0.0263
 soc/_08174_                                                   0.0263
 soc/net1965                                                   0.0263
 soc/_03240_                                                   0.0263
 soc/core.dff_en                                               0.0263
 soc/_13430_                                                   0.0263
 la_iena_mprj[45]                                              0.0263
 soc/core.mgmtsoc_litespisdrphycore_count[3]                   0.0263
 soc/core.VexRiscv.decode_to_execute_RS1[12]                   0.0263
 mgmt_buffers/la_data_in_mprj_bar[117]                         0.0263
 housekeeping/_2863_                                           0.0262
 soc/_07215_                                                   0.0262
 soc/_04766_                                                   0.0262
 soc/core.VexRiscv.RegFilePlugin_regFile[10][11]               0.0262
 soc/_06875_                                                   0.0262
 soc/_08647_                                                   0.0262
 mgmt_buffers/la_data_in_enable[33]                            0.0262
 soc/_09400_                                                   0.0262
 soc/_07858_                                                   0.0262
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][17]      0.0262
 soc/net2392                                                   0.0262
 housekeeping/_1277_                                           0.0262
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0262
 soc/_03987_                                                   0.0262
 soc/net4141                                                   0.0262
 housekeeping/gpio_configure[8][10]                            0.0262
 soc/net2643                                                   0.0262
 soc/net4166                                                   0.0261
 soc/core.RAM256/BANK128[0].RAM128.Do0[0]                      0.0261
 soc/_03432_                                                   0.0261
 soc/net283                                                    0.0261
 soc/core.dbg_uart_tx_data[6]                                  0.0261
 soc/_08338_                                                   0.0261
 soc/net1305                                                   0.0261
 soc/_07321_                                                   0.0261
 mgmt_buffers/net1071                                          0.0261
 soc/_11003_                                                   0.0261
 housekeeping/_1211_                                           0.0261
 soc/_12354_                                                   0.0261
 housekeeping/_1856_                                           0.0261
 soc/_07093_                                                   0.0261
 housekeeping/_1454_                                           0.0261
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0261
 soc/_03220_                                                   0.0261
 soc/_02486_                                                   0.0261
 housekeeping/hkspi_disable                                    0.0261
 soc/core.VexRiscv.RegFilePlugin_regFile[21][6]                0.0261
 housekeeping/net129                                           0.0260
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]   0.0260
 soc/_11792_                                                   0.0260
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0260
 soc/net1250                                                   0.0260
 soc/net2875                                                   0.0260
 soc/core.multiregimpl133_regs1                                0.0260
 soc/_04868_                                                   0.0260
 soc/_10192_                                                   0.0260
 housekeeping/_1160_                                           0.0260
 housekeeping/_2026_                                           0.0260
 soc/_04463_                                                   0.0260
 soc/_03871_                                                   0.0260
 soc/net2237                                                   0.0260
 soc/net1528                                                   0.0260
 mgmt_buffers/la_data_in_mprj_bar[76]                          0.0259
 soc/_03567_                                                   0.0259
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][20]      0.0259
 soc/_04911_                                                   0.0259
 housekeeping/_2211_                                           0.0259
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[19]       0.0259
 soc/_08302_                                                   0.0259
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0259
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0259
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0259
 soc/_06100_                                                   0.0259
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][23]   0.0259
 soc/net4608                                                   0.0259
 housekeeping/gpio_configure[10][5]                            0.0259
 soc/_08003_                                                   0.0258
 soc/core.VexRiscv.decode_to_execute_RS2[30]                   0.0258
 mgmt_buffers/net1103                                          0.0258
 soc/net1928                                                   0.0258
 soc/_09533_                                                   0.0258
 soc/_10730_                                                   0.0258
 soc/core.storage_1[4][2]                                      0.0258
 soc/core.uart_tx_fifo_produce[0]                              0.0258
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0258
 soc/_09894_                                                   0.0258
 housekeeping/_2457_                                           0.0258
 soc/_06811_                                                   0.0258
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[1]   0.0258
 soc/_09951_                                                   0.0258
 mgmt_buffers/net980                                           0.0258
 soc/core.storage_1[15][3]                                     0.0258
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess   0.0258
 housekeeping/_2835_                                           0.0257
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0257
 soc/_05620_                                                   0.0257
 soc/_05742_                                                   0.0257
 housekeeping/gpio_configure[21][6]                            0.0257
 soc/net4707                                                   0.0257
 soc/_08317_                                                   0.0257
 soc/_12719_                                                   0.0257
 soc/_04842_                                                   0.0257
 soc/_07513_                                                   0.0257
 soc/net3581                                                   0.0257
 soc/_03288_                                                   0.0257
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][21]      0.0257
 soc/core.dbg_uart_data[3]                                     0.0257
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[24]                   0.0257
 soc/core.dbg_uart_address[12]                                 0.0256
 soc/_13082_                                                   0.0256
 mgmt_buffers/net1049                                          0.0256
 soc/_10132_                                                   0.0256
 soc/net2727                                                   0.0256
 soc/net2573                                                   0.0256
 soc/_05268_                                                   0.0256
 soc/net4573                                                   0.0256
 soc/net3876                                                   0.0256
 soc/_04763_                                                   0.0256
 housekeeping/_3023_                                           0.0256
 soc/net2701                                                   0.0256
 soc/_13016_                                                   0.0256
 soc/net4097                                                   0.0256
 soc/_10931_                                                   0.0256
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][17]      0.0256
 soc/_11612_                                                   0.0256
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0255
 soc/core.storage[14][6]                                       0.0255
 soc/_06791_                                                   0.0255
 soc/_00498_                                                   0.0255
 soc/_12909_                                                   0.0255
 housekeeping/_0099_                                           0.0255
 soc/_05301_                                                   0.0255
 soc/_03093_                                                   0.0255
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0255
 soc/_09987_                                                   0.0255
 soc/net635                                                    0.0255
 soc/core.interface3_bank_bus_dat_r[9]                         0.0255
 soc/net2277                                                   0.0255
 soc/_13547_                                                   0.0255
 soc/core.VexRiscv.RegFilePlugin_regFile[15][13]               0.0255
 soc/_13073_                                                   0.0255
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][28]      0.0255
 mgmt_buffers/net706                                           0.0255
 soc/_01065_                                                   0.0255
 soc/core.multiregimpl22_regs0                                 0.0255
 housekeeping/_2679_                                           0.0255
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][0]        0.0255
 soc/_12204_                                                   0.0254
 soc/_08171_                                                   0.0254
 soc/_03426_                                                   0.0254
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0254
 soc/_08265_                                                   0.0254
 soc/net2292                                                   0.0254
 housekeeping/gpio_configure[14][1]                            0.0254
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]   0.0254
 soc/_10673_                                                   0.0254
 soc/_03876_                                                   0.0254
 soc/net204                                                    0.0254
 soc/_04428_                                                   0.0254
 soc/net2334                                                   0.0254
 soc/_05559_                                                   0.0254
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0254
 soc/core.storage_1[2][3]                                      0.0254
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0254
 soc/net2244                                                   0.0254
 soc/net4450                                                   0.0254
 mgmt_buffers/net1029                                          0.0254
 soc/core.storage_1[8][0]                                      0.0254
 soc/core.mgmtsoc_value_status[29]                             0.0254
 mgmt_buffers/la_data_in_enable[55]                            0.0253
 soc/_05756_                                                   0.0253
 housekeeping/_2027_                                           0.0253
 soc/core.multiregimpl37_regs0                                 0.0253
 soc/core.spi_master_control_storage[7]                        0.0253
 soc/_11470_                                                   0.0253
 soc/_10017_                                                   0.0253
 soc/_05280_                                                   0.0253
 soc/_09263_                                                   0.0253
 soc/_12825_                                                   0.0253
 la_iena_mprj[51]                                              0.0253
 soc/_07278_                                                   0.0253
 soc/core.dbg_uart_address[9]                                  0.0253
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][24]      0.0253
 soc/_13318_                                                   0.0253
 mgmt_buffers/net634                                           0.0253
 housekeeping/net160                                           0.0253
 soc/_07134_                                                   0.0253
 soc/net1889                                                   0.0253
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[2]        0.0253
 soc/net2677                                                   0.0252
 soc/_11757_                                                   0.0252
 soc/_05207_                                                   0.0252
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0252
 la_data_in_mprj[51]                                           0.0252
 soc/net3756                                                   0.0252
 soc/_09561_                                                   0.0252
 soc/_12047_                                                   0.0252
 soc/_10652_                                                   0.0252
 soc/net3558                                                   0.0252
 soc/_04485_                                                   0.0252
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0252
 soc/_12413_                                                   0.0252
 soc/_09268_                                                   0.0252
 housekeeping/_1808_                                           0.0252
 housekeeping/_1304_                                           0.0252
 soc/_01186_                                                   0.0252
 soc/_11753_                                                   0.0252
 soc/net4004                                                   0.0252
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0252
 soc/net2817                                                   0.0251
 soc/_11305_                                                   0.0251
 soc/_12218_                                                   0.0251
 soc/_05686_                                                   0.0251
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0251
 soc/_11142_                                                   0.0251
 housekeeping/_1623_                                           0.0251
 soc/_08086_                                                   0.0251
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0251
 soc/_10258_                                                   0.0251
 soc/_10360_                                                   0.0251
 soc/net2698                                                   0.0251
 soc/_06430_                                                   0.0250
 soc/_11344_                                                   0.0250
 soc/net251                                                    0.0250
 soc/core.mgmtsoc_litespisdrphycore_dq_i[1]                    0.0250
 soc/_10158_                                                   0.0250
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0250
 soc/_05034_                                                   0.0250
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0250
 soc/net3175                                                   0.0250
 soc/core.la_oe_storage[13]                                    0.0250
 soc/core.VexRiscv.decode_to_execute_RS1[13]                   0.0250
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0250
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][20]       0.0250
 soc/_08332_                                                   0.0250
 soc/net2972                                                   0.0250
 soc/_04406_                                                   0.0250
 soc/_04175_                                                   0.0249
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0249
 mgmt_buffers/net200                                           0.0249
 soc/_12044_                                                   0.0249
 soc/_13473_                                                   0.0249
 soc/_10930_                                                   0.0249
 soc/_12928_                                                   0.0249
 soc/_13711_                                                   0.0249
 soc/_02110_                                                   0.0249
 soc/core.VexRiscv.RegFilePlugin_regFile[19][23]               0.0249
 soc/_04824_                                                   0.0249
 soc/core.mgmtsoc_litespisdrphycore_sr_in[7]                   0.0249
 soc/_07173_                                                   0.0249
 soc/_11760_                                                   0.0249
 soc/_12942_                                                   0.0249
 soc/_01439_                                                   0.0249
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][4]       0.0248
 soc/core.VexRiscv.RegFilePlugin_regFile[18][12]               0.0248
 la_data_in_mprj[69]                                           0.0248
 soc/core.la_ien_storage[9]                                    0.0248
 soc/core.la_oe_storage[25]                                    0.0248
 soc/_03036_                                                   0.0248
 soc/core.dbg_uart_data[10]                                    0.0248
 soc/_09314_                                                   0.0248
 soc/_02999_                                                   0.0248
 soc/_03698_                                                   0.0248
 soc/_04472_                                                   0.0248
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0248
 soc/_08254_                                                   0.0248
 soc/_02825_                                                   0.0248
 housekeeping/_2324_                                           0.0248
 mgmt_buffers/net1014                                          0.0248
 housekeeping/_2808_                                           0.0248
 soc/net177                                                    0.0247
 soc/core.VexRiscv.RegFilePlugin_regFile[22][20]               0.0247
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0247
 soc/_05153_                                                   0.0247
 housekeeping/gpio_configure[18][6]                            0.0247
 soc/_05421_                                                   0.0247
 mgmt_buffers/net1055                                          0.0247
 housekeeping/_3133_                                           0.0247
 soc/net2442                                                   0.0247
 mgmt_buffers/net1119                                          0.0247
 soc/_04875_                                                   0.0247
 soc/core.VexRiscv.RegFilePlugin_regFile[25][2]                0.0247
 soc/_03914_                                                   0.0247
 soc/core.VexRiscv._zz_iBusWishbone_ADR[0]                     0.0247
 soc/_06171_                                                   0.0247
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[3]   0.0247
 soc/net1574                                                   0.0247
 soc/core.la_ien_storage[31]                                   0.0247
 soc/_12886_                                                   0.0247
 soc/_06050_                                                   0.0247
 housekeeping/_1159_                                           0.0247
 soc/core.uart_phy_tx_phase[25]                                0.0247
 housekeeping/gpio_configure[27][3]                            0.0246
 soc/_10020_                                                   0.0246
 soc/_11728_                                                   0.0246
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][26]       0.0246
 la_iena_mprj[62]                                              0.0246
 soc/core.dbg_uart_cmd[4]                                      0.0246
 soc/_07507_                                                   0.0246
 housekeeping/_1274_                                           0.0246
 soc/_13438_                                                   0.0246
 housekeeping/mgmt_gpio_data[8]                                0.0246
 soc/net3125                                                   0.0246
 soc/_03442_                                                   0.0246
 soc/_08931_                                                   0.0246
 soc/_09662_                                                   0.0246
 soc/_06886_                                                   0.0246
 soc/_03860_                                                   0.0246
 housekeeping/_1557_                                           0.0246
 housekeeping/_2162_                                           0.0246
 la_iena_mprj[11]                                              0.0246
 soc/core.dbg_uart_count[18]                                   0.0246
 soc/core.VexRiscv.RegFilePlugin_regFile[22][1]                0.0246
 soc/_02896_                                                   0.0246
 mgmt_buffers/la_data_in_mprj_bar[109]                         0.0246
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0246
 soc/net1300                                                   0.0246
 soc/core.la_oe_storage[72]                                    0.0245
 soc/_02855_                                                   0.0245
 soc/core.storage[0][6]                                        0.0245
 housekeeping/_1852_                                           0.0245
 soc/net2867                                                   0.0245
 soc/_10203_                                                   0.0245
 soc/_05705_                                                   0.0245
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]   0.0245
 soc/_09274_                                                   0.0245
 housekeeping/_0871_                                           0.0245
 soc/_11086_                                                   0.0245
 soc/net497                                                    0.0245
 housekeeping/gpio_configure[7][7]                             0.0245
 mgmt_buffers/la_data_in_mprj_bar[113]                         0.0245
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[14].A                    0.0245
 soc/_03704_                                                   0.0245
 soc/core.dbg_uart_address[19]                                 0.0245
 housekeeping/_1604_                                           0.0245
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0245
 soc/_03028_                                                   0.0245
 soc/net694                                                    0.0245
 soc/_11693_                                                   0.0245
 soc/core.VexRiscv.RegFilePlugin_regFile[26][0]                0.0245
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0245
 soc/_12924_                                                   0.0245
 soc/net2226                                                   0.0244
 soc/_07511_                                                   0.0244
 soc/net2106                                                   0.0244
 housekeeping/_1219_                                           0.0244
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]   0.0244
 soc/_13197_                                                   0.0244
 soc/_04454_                                                   0.0244
 soc/_11809_                                                   0.0244
 soc/_09550_                                                   0.0244
 soc/_11950_                                                   0.0244
 soc/core.VexRiscv.RegFilePlugin_regFile[10][6]                0.0244
 mgmt_buffers/net231                                           0.0244
 soc/_02835_                                                   0.0244
 mgmt_buffers/net1069                                          0.0244
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0244
 soc/_08052_                                                   0.0244
 soc/_13679_                                                   0.0244
 soc/_04630_                                                   0.0244
 housekeeping/_2688_                                           0.0244
 mgmt_buffers/net230                                           0.0244
 soc/core.interface11_bank_bus_dat_r[2]                        0.0244
 soc/_09865_                                                   0.0243
 soc/_10395_                                                   0.0243
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0243
 mgmt_buffers/net136                                           0.0243
 mgmt_buffers/la_data_in_mprj_bar[3]                           0.0243
 soc/_08863_                                                   0.0243
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[30]   0.0243
 soc/core.VexRiscv.RegFilePlugin_regFile[17][25]               0.0243
 mprj_adr_o_core[31]                                           0.0243
 soc/_05446_                                                   0.0243
 housekeeping/net161                                           0.0243
 soc/_06678_                                                   0.0243
 soc/_02885_                                                   0.0243
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0243
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0243
 soc/_11834_                                                   0.0243
 soc/core.VexRiscv.RegFilePlugin_regFile[26][3]                0.0243
 soc/net18                                                     0.0243
 soc/_00314_                                                   0.0243
 soc/_13214_                                                   0.0243
 soc/core.multiregimpl29_regs1                                 0.0242
 soc/core.VexRiscv.RegFilePlugin_regFile[18][28]               0.0242
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0242
 soc/_00792_                                                   0.0242
 housekeeping/gpio_configure[2][6]                             0.0242
 housekeeping/_0853_                                           0.0242
 soc/_02672_                                                   0.0242
 soc/_09202_                                                   0.0242
 soc/_12212_                                                   0.0242
 housekeeping/gpio_configure[19][4]                            0.0242
 soc/_06263_                                                   0.0242
 soc/_03919_                                                   0.0242
 soc/net3242                                                   0.0242
 soc/_03615_                                                   0.0242
 soc/_03164_                                                   0.0242
 soc/_05090_                                                   0.0242
 soc/_11144_                                                   0.0242
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0242
 soc/core.dbg_uart_rx_data[0]                                  0.0242
 soc/net3819                                                   0.0242
 soc/_04740_                                                   0.0242
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0242
 soc/_04670_                                                   0.0241
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0241
 soc/net4197                                                   0.0241
 soc/net89                                                     0.0241
 soc/_04029_                                                   0.0241
 soc/_08232_                                                   0.0241
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][31]       0.0241
 soc/net1441                                                   0.0241
 soc/_10427_                                                   0.0241
 soc/_10655_                                                   0.0241
 soc/_04587_                                                   0.0241
 soc/_05555_                                                   0.0241
 mgmt_buffers/net640                                           0.0241
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0241
 soc/_05113_                                                   0.0241
 soc/_07556_                                                   0.0241
 mgmt_buffers/net1494                                          0.0241
 soc/net2947                                                   0.0240
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0240
 soc/core.VexRiscv.lastStagePc[10]                             0.0240
 soc/net1671                                                   0.0240
 soc/net2196                                                   0.0240
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0240
 soc/core.VexRiscv.CsrPlugin_mcause_exceptionCode[1]           0.0240
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0240
 soc/_04022_                                                   0.0240
 soc/_11165_                                                   0.0240
 soc/net2744                                                   0.0240
 soc/_10694_                                                   0.0240
 soc/core.mgmtsoc_litespisdrphycore_sr_out[29]                 0.0240
 mgmt_buffers/net997                                           0.0240
 soc/core.interface14_bank_bus_dat_r[0]                        0.0240
 soc/_03956_                                                   0.0240
 soc/core.spi_master_control_storage[5]                        0.0240
 housekeeping/net151                                           0.0240
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0240
 soc/net263                                                    0.0240
 la_data_in_mprj[54]                                           0.0240
 soc/_11962_                                                   0.0240
 soc/core.VexRiscv.RegFilePlugin_regFile[2][22]                0.0240
 housekeeping/_1068_                                           0.0239
 soc/net2040                                                   0.0239
 soc/_05152_                                                   0.0239
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][23]       0.0239
 soc/_12217_                                                   0.0239
 soc/net2119                                                   0.0239
 soc/_11835_                                                   0.0239
 la_data_in_mprj[82]                                           0.0239
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][14]       0.0239
 mgmt_buffers/la_data_in_mprj_bar[17]                          0.0239
 housekeeping/_1443_                                           0.0239
 housekeeping/gpio_configure[34][9]                            0.0239
 soc/_08261_                                                   0.0239
 soc/_03600_                                                   0.0239
 soc/_06172_                                                   0.0239
 soc/core.storage[0][1]                                        0.0239
 soc/_04027_                                                   0.0239
 soc/net2027                                                   0.0239
 soc/_02636_                                                   0.0239
 soc/_13143_                                                   0.0239
 housekeeping/_1181_                                           0.0239
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[24]   0.0239
 soc/_10885_                                                   0.0239
 soc/_00019_                                                   0.0239
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0239
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][8]        0.0238
 soc/_11169_                                                   0.0238
 soc/net2486                                                   0.0238
 soc/_02828_                                                   0.0238
 soc/net114                                                    0.0238
 housekeeping/_2028_                                           0.0238
 mgmt_buffers/net986                                           0.0238
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0238
 soc/core.VexRiscv.RegFilePlugin_regFile[26][10]               0.0238
 soc/_03080_                                                   0.0238
 soc/_07425_                                                   0.0238
 soc/_07083_                                                   0.0238
 housekeeping/net330                                           0.0238
 mgmt_buffers/net638                                           0.0238
 soc/core.storage[5][6]                                        0.0238
 mgmt_buffers/net232                                           0.0238
 soc/net222                                                    0.0238
 soc/_12494_                                                   0.0238
 housekeeping/gpio_configure[11][3]                            0.0238
 housekeeping/gpio_configure[8][0]                             0.0238
 soc/_12698_                                                   0.0238
 soc/_07874_                                                   0.0238
 soc/_08616_                                                   0.0238
 soc/_03926_                                                   0.0238
 housekeeping/net354                                           0.0238
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0238
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0238
 soc/_03362_                                                   0.0238
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[20]   0.0238
 soc/_13320_                                                   0.0237
 soc/_10633_                                                   0.0237
 soc/_01844_                                                   0.0237
 soc/net3970                                                   0.0237
 soc/_04996_                                                   0.0237
 housekeeping/_1857_                                           0.0237
 soc/_07388_                                                   0.0237
 soc/core.dbg_uart_tx_phase[14]                                0.0237
 soc/_09570_                                                   0.0237
 soc/_06088_                                                   0.0237
 soc/_08867_                                                   0.0236
 soc/net3054                                                   0.0236
 soc/_05973_                                                   0.0236
 soc/_10960_                                                   0.0236
 soc/_07347_                                                   0.0236
 housekeeping/_0092_                                           0.0236
 soc/_13133_                                                   0.0236
 soc/core.multiregimpl136_regs0                                0.0236
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0236
 soc/_07735_                                                   0.0236
 housekeeping/_1227_                                           0.0236
 la_iena_mprj[59]                                              0.0236
 soc/_04313_                                                   0.0236
 la_data_in_mprj[71]                                           0.0236
 soc/core.mgmtsoc_load_storage[6]                              0.0236
 soc/_07630_                                                   0.0236
 housekeeping/_0949_                                           0.0236
 soc/core.VexRiscv.RegFilePlugin_regFile[13][23]               0.0236
 soc/net810                                                    0.0236
 soc/_07593_                                                   0.0236
 soc/_09115_                                                   0.0235
 soc/_13125_                                                   0.0235
 housekeeping/_1548_                                           0.0235
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0235
 soc/net4283                                                   0.0235
 soc/_07508_                                                   0.0235
 soc/_11966_                                                   0.0235
 soc/_11587_                                                   0.0235
 soc/_09521_                                                   0.0235
 soc/_04380_                                                   0.0235
 soc/_08469_                                                   0.0235
 mgmt_buffers/la_data_in_mprj_bar[21]                          0.0235
 soc/_04388_                                                   0.0235
 soc/_02103_                                                   0.0235
 soc/core.VexRiscv.RegFilePlugin_regFile[29][13]               0.0235
 soc/core.mgmtsoc_cpu_rst                                      0.0235
 mgmt_buffers/la_data_in_mprj_bar[105]                         0.0235
 soc/_10149_                                                   0.0235
 housekeeping/_2867_                                           0.0234
 soc/_06146_                                                   0.0234
 mgmt_buffers/net610                                           0.0234
 soc/core.dbg_uart_data[4]                                     0.0234
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN          0.0234
 soc/_12324_                                                   0.0234
 soc/_08423_                                                   0.0234
 soc/net2041                                                   0.0234
 soc/_13620_                                                   0.0234
 soc/net813                                                    0.0234
 soc/_13086_                                                   0.0234
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0234
 soc/_00016_                                                   0.0234
 soc/_05308_                                                   0.0234
 la_data_in_mprj[44]                                           0.0234
 housekeeping/_1098_                                           0.0234
 soc/core.mgmtsoc_litespisdrphycore_sr_out[30]                 0.0234
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[25]   0.0234
 mgmt_buffers/net664                                           0.0234
 soc/_09085_                                                   0.0234
 housekeeping/gpio_configure[7][2]                             0.0234
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0234
 soc/_07729_                                                   0.0234
 soc/_03136_                                                   0.0233
 soc/_11829_                                                   0.0233
 soc/_04343_                                                   0.0233
 soc/_08428_                                                   0.0233
 soc/_09507_                                                   0.0233
 housekeeping/_2899_                                           0.0233
 soc/net4611                                                   0.0233
 soc/_07626_                                                   0.0233
 soc/net2407                                                   0.0233
 soc/net2317                                                   0.0233
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][27]       0.0233
 mgmt_buffers/net627                                           0.0233
 mgmt_buffers/net1057                                          0.0233
 housekeeping/gpio_configure[29][7]                            0.0232
 soc/_08723_                                                   0.0232
 soc/core.uartwishbonebridge_state[1]                          0.0232
 soc/net3948                                                   0.0232
 housekeeping/gpio_configure[24][2]                            0.0232
 soc/_09299_                                                   0.0232
 soc/_08873_                                                   0.0232
 soc/_13280_                                                   0.0232
 soc/net654                                                    0.0232
 soc/_10593_                                                   0.0232
 soc/core.VexRiscv.RegFilePlugin_regFile[21][14]               0.0232
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0232
 soc/_08728_                                                   0.0232
 soc/_12801_                                                   0.0232
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[1]        0.0231
 soc/core.dbg_uart_rx_phase[1]                                 0.0231
 soc/_01576_                                                   0.0231
 soc/net1232                                                   0.0231
 soc/_12599_                                                   0.0231
 soc/_11727_                                                   0.0231
 soc/core.uart_phy_rx_data[5]                                  0.0231
 soc/_09705_                                                   0.0231
 soc/_11127_                                                   0.0231
 mgmt_buffers/la_data_in_mprj_bar[52]                          0.0231
 soc/core.mgmtsoc_value[30]                                    0.0231
 soc/net2904                                                   0.0231
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0231
 soc/net4500                                                   0.0231
 soc/_13712_                                                   0.0231
 soc/_09123_                                                   0.0231
 soc/core.la_oe_storage[118]                                   0.0231
 soc/net4148                                                   0.0231
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0231
 soc/_05387_                                                   0.0230
 soc/_13077_                                                   0.0230
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0230
 mgmt_buffers/net1099                                          0.0230
 soc/_12311_                                                   0.0230
 soc/_06729_                                                   0.0230
 soc/_07612_                                                   0.0230
 soc/_03602_                                                   0.0230
 soc/_05982_                                                   0.0230
 soc/_05032_                                                   0.0230
 mprj_adr_o_core[8]                                            0.0230
 housekeeping/_1256_                                           0.0230
 soc/net4602                                                   0.0230
 soc/net3304                                                   0.0230
 housekeeping/gpio_configure[37][2]                            0.0230
 soc/_11768_                                                   0.0230
 soc/_09800_                                                   0.0229
 soc/net3118                                                   0.0229
 soc/_08311_                                                   0.0229
 housekeeping/gpio_configure[16][10]                           0.0229
 soc/net45                                                     0.0229
 housekeeping/_2966_                                           0.0229
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[27]   0.0229
 soc/_07029_                                                   0.0229
 soc/_12647_                                                   0.0229
 soc/_11269_                                                   0.0229
 soc/_06601_                                                   0.0229
 soc/core.storage_1[11][5]                                     0.0229
 soc/_10943_                                                   0.0229
 housekeeping/_2466_                                           0.0229
 soc/_04853_                                                   0.0229
 soc/_00858_                                                   0.0229
 soc/_06935_                                                   0.0229
 soc/_00781_                                                   0.0229
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[30]              0.0229
 soc/_01692_                                                   0.0229
 soc/net2089                                                   0.0229
 soc/_09901_                                                   0.0229
 soc/core.mgmtsoc_bus_errors[27]                               0.0229
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0229
 soc/core.dbg_uart_address[25]                                 0.0228
 housekeeping/_2710_                                           0.0228
 housekeeping/_2019_                                           0.0228
 soc/_02792_                                                   0.0228
 soc/_10573_                                                   0.0228
 soc/_10977_                                                   0.0228
 soc/_09706_                                                   0.0228
 soc/_08170_                                                   0.0228
 soc/_12165_                                                   0.0228
 soc/_11452_                                                   0.0228
 soc/net3629                                                   0.0228
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[16]   0.0228
 soc/_03493_                                                   0.0228
 mgmt_buffers/net1463                                          0.0228
 soc/_09642_                                                   0.0228
 soc/_12822_                                                   0.0228
 soc/_04043_                                                   0.0228
 soc/core.VexRiscv.RegFilePlugin_regFile[2][14]                0.0228
 soc/core.dbg_uart_words_count[7]                              0.0228
 soc/core.mgmtsoc_litespisdrphycore_storage[3]                 0.0228
 soc/core.storage_1[13][0]                                     0.0228
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][8]        0.0227
 housekeeping/_2600_                                           0.0227
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0227
 soc/_09564_                                                   0.0227
 soc/_09401_                                                   0.0227
 soc/net1781                                                   0.0227
 soc/_05084_                                                   0.0227
 soc/_07587_                                                   0.0227
 soc/_00675_                                                   0.0227
 housekeeping/gpio_configure[32][10]                           0.0227
 soc/_03436_                                                   0.0227
 soc/_04527_                                                   0.0227
 soc/net1997                                                   0.0227
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][2]    0.0227
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[5]                    0.0227
 soc/_11604_                                                   0.0227
 soc/net552                                                    0.0227
 soc/_12076_                                                   0.0227
 mgmt_buffers/net1027                                          0.0227
 soc/core.slave_sel_r[2]                                       0.0227
 soc/core.VexRiscv.RegFilePlugin_regFile[3][9]                 0.0227
 soc/_03365_                                                   0.0226
 soc/_03913_                                                   0.0226
 mprj_adr_o_core[29]                                           0.0226
 soc/_10188_                                                   0.0226
 soc/_07506_                                                   0.0226
 la_iena_mprj[58]                                              0.0226
 soc/_07326_                                                   0.0226
 soc/_03481_                                                   0.0226
 soc/core.VexRiscv.RegFilePlugin_regFile[15][0]                0.0226
 soc/core.VexRiscv.execute_LightShifterPlugin_isActive         0.0226
 soc/_08601_                                                   0.0226
 soc/_11446_                                                   0.0226
 mgmt_buffers/net184                                           0.0226
 soc/_08040_                                                   0.0226
 soc/core.VexRiscv.CsrPlugin_mepc[14]                          0.0226
 soc/_13230_                                                   0.0226
 housekeeping/_3033_                                           0.0226
 soc/_00222_                                                   0.0226
 mgmt_buffers/net1088                                          0.0226
 soc/core.multiregimpl82_regs0                                 0.0226
 soc/core.gpioin5_gpioin5_pending                              0.0226
 soc/_06656_                                                   0.0225
 soc/_03555_                                                   0.0225
 mgmt_buffers/net1469                                          0.0225
 housekeeping/gpio_configure[37][11]                           0.0225
 soc/_01409_                                                   0.0225
 soc/_09170_                                                   0.0225
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.EN0          0.0225
 soc/_05553_                                                   0.0225
 soc/_05433_                                                   0.0225
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0225
 soc/_07950_                                                   0.0225
 housekeeping/_1916_                                           0.0225
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][5]        0.0225
 soc/core.storage_1[13][6]                                     0.0225
 soc/_11811_                                                   0.0225
 soc/net2258                                                   0.0225
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0225
 housekeeping/_2316_                                           0.0225
 soc/core.memdat_1[2]                                          0.0225
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0225
 housekeeping/_2841_                                           0.0225
 soc/_00180_                                                   0.0225
 soc/_01343_                                                   0.0225
 soc/core.interface4_bank_bus_dat_r[1]                         0.0225
 soc/core.VexRiscv.RegFilePlugin_regFile[13][9]                0.0225
 soc/core.VexRiscv.RegFilePlugin_regFile[20][1]                0.0225
 soc/_10970_                                                   0.0225
 soc/_07389_                                                   0.0225
 soc/_08110_                                                   0.0225
 soc/_07889_                                                   0.0225
 soc/_05359_                                                   0.0225
 soc/_07097_                                                   0.0225
 soc/core.mgmtsoc_litespimmap_storage[5]                       0.0225
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0225
 soc/_13578_                                                   0.0224
 soc/_03384_                                                   0.0224
 housekeeping/net148                                           0.0224
 soc/_08252_                                                   0.0224
 soc/_09679_                                                   0.0224
 soc/_04863_                                                   0.0224
 soc/core.VexRiscv.CsrPlugin_mepc[23]                          0.0224
 soc/core.VexRiscv._zz_execute_SRC2[12]                        0.0224
 soc/_08156_                                                   0.0224
 soc/_09692_                                                   0.0224
 soc/_04546_                                                   0.0224
 soc/_05848_                                                   0.0224
 soc/net716                                                    0.0224
 housekeeping/_2463_                                           0.0224
 soc/_12113_                                                   0.0224
 soc/_12292_                                                   0.0224
 soc/_12777_                                                   0.0224
 soc/core.VexRiscv.RegFilePlugin_regFile[10][13]               0.0224
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0224
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0223
 mgmt_buffers/net223                                           0.0223
 soc/net1233                                                   0.0223
 mgmt_buffers/net257                                           0.0223
 la_data_in_mprj[81]                                           0.0223
 soc/_13629_                                                   0.0223
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0223
 soc/_09330_                                                   0.0223
 soc/_12921_                                                   0.0223
 soc/_12794_                                                   0.0223
 la_iena_mprj[64]                                              0.0223
 soc/_01622_                                                   0.0223
 mgmt_buffers/net905                                           0.0223
 soc/_13410_                                                   0.0223
 soc/_01883_                                                   0.0223
 soc/core.VexRiscv.RegFilePlugin_regFile[19][9]                0.0223
 soc/net3440                                                   0.0223
 housekeeping/_2424_                                           0.0223
 mgmt_buffers/la_data_in_mprj_bar[40]                          0.0222
 soc/core.spi_master_cs_storage[4]                             0.0222
 soc/_11907_                                                   0.0222
 soc/core.VexRiscv.RegFilePlugin_regFile[21][20]               0.0222
 soc/core.VexRiscv.DebugPlugin_stepIt                          0.0222
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][23]      0.0222
 soc/_09875_                                                   0.0222
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0222
 soc/_02959_                                                   0.0222
 soc/_04432_                                                   0.0222
 soc/_07453_                                                   0.0222
 soc/_10351_                                                   0.0222
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0222
 housekeeping/_1450_                                           0.0222
 housekeeping/_1338_                                           0.0222
 soc/core.mgmtsoc_litespisdrphycore_sr_in[22]                  0.0222
 soc/net14                                                     0.0222
 soc/_13036_                                                   0.0222
 soc/_06880_                                                   0.0222
 soc/_00089_                                                   0.0222
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN          0.0222
 soc/core.VexRiscv.RegFilePlugin_regFile[22][6]                0.0222
 soc/core.mgmtsoc_litespisdrphycore_storage[1]                 0.0222
 soc/_06827_                                                   0.0221
 soc/_04604_                                                   0.0221
 soc/net1995                                                   0.0221
 soc/net1792                                                   0.0221
 mgmt_buffers/net655                                           0.0221
 soc/net2066                                                   0.0221
 soc/_04309_                                                   0.0221
 soc/core.spi_master_mosi_sel[2]                               0.0221
 soc/net3412                                                   0.0221
 soc/net3239                                                   0.0221
 soc/net2375                                                   0.0221
 soc/net2075                                                   0.0221
 housekeeping/_1326_                                           0.0221
 soc/_09228_                                                   0.0221
 soc/core.dbg_uart_address[29]                                 0.0221
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0221
 soc/net2357                                                   0.0221
 soc/_05186_                                                   0.0221
 soc/_08727_                                                   0.0221
 soc/_12009_                                                   0.0221
 soc/core.mgmtsoc_scratch_storage[16]                          0.0221
 soc/_10554_                                                   0.0221
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][30]      0.0221
 soc/_06131_                                                   0.0221
 soc/_05698_                                                   0.0220
 soc/_05535_                                                   0.0220
 soc/_07952_                                                   0.0220
 soc/_04039_                                                   0.0220
 housekeeping/_1260_                                           0.0220
 soc/_05532_                                                   0.0220
 soc/net2257                                                   0.0220
 housekeeping/_1125_                                           0.0220
 housekeeping/_3020_                                           0.0220
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0220
 soc/_07580_                                                   0.0220
 housekeeping/_2978_                                           0.0220
 soc/_05392_                                                   0.0220
 housekeeping/gpio_configure[36][7]                            0.0220
 soc/_02786_                                                   0.0220
 soc/_02783_                                                   0.0220
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0220
 soc/_05097_                                                   0.0220
 soc/_04565_                                                   0.0220
 soc/_13467_                                                   0.0220
 housekeeping/_2069_                                           0.0220
 soc/_00473_                                                   0.0219
 soc/_10638_                                                   0.0219
 soc/_07479_                                                   0.0219
 la_data_in_mprj[70]                                           0.0219
 soc/core.interface0_bank_bus_dat_r[16]                        0.0219
 soc/net184                                                    0.0219
 soc/_07997_                                                   0.0219
 housekeeping/_2951_                                           0.0219
 soc/_07970_                                                   0.0219
 soc/core.VexRiscv.execute_to_memory_PC[23]                    0.0219
 soc/core.dbg_uart_address[28]                                 0.0219
 soc/_08366_                                                   0.0219
 soc/_05548_                                                   0.0219
 soc/_11575_                                                   0.0219
 housekeeping/_1481_                                           0.0219
 soc/_12780_                                                   0.0219
 soc/_02457_                                                   0.0219
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.WEBUF[0].A   0.0219
 la_iena_mprj[43]                                              0.0219
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][25]       0.0218
 la_data_in_mprj[78]                                           0.0218
 soc/core.mgmtsoc_bus_errors[1]                                0.0218
 soc/_04301_                                                   0.0218
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[3]    0.0218
 la_data_in_mprj[80]                                           0.0218
 soc/core.VexRiscv.RegFilePlugin_regFile[29][7]                0.0218
 housekeeping/net271                                           0.0218
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[13]              0.0218
 soc/core.uart_phy_rx_phase[30]                                0.0218
 soc/core.dbg_uart_data[15]                                    0.0218
 soc/net1339                                                   0.0218
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0218
 mgmt_buffers/net690                                           0.0218
 soc/_03357_                                                   0.0218
 mgmt_buffers/net1062                                          0.0218
 soc/_09204_                                                   0.0218
 housekeeping/gpio_configure[17][4]                            0.0218
 soc/_07230_                                                   0.0218
 housekeeping/gpio_configure[31][8]                            0.0218
 housekeeping/_2477_                                           0.0218
 soc/_07790_                                                   0.0218
 soc/net805                                                    0.0218
 soc/net642                                                    0.0218
 soc/_00007_                                                   0.0218
 soc/_07734_                                                   0.0217
 housekeeping/_0759_                                           0.0217
 soc/core.VexRiscv.RegFilePlugin_regFile[5][4]                 0.0217
 soc/_05028_                                                   0.0217
 housekeeping/_1099_                                           0.0217
 soc/_09071_                                                   0.0217
 soc/core.la_oe_storage[124]                                   0.0217
 mgmt_buffers/net648                                           0.0217
 soc/_05729_                                                   0.0217
 soc/_03548_                                                   0.0217
 soc/_09273_                                                   0.0217
 soc/core.la_ien_storage[51]                                   0.0217
 soc/_06079_                                                   0.0217
 soc/_10675_                                                   0.0217
 soc/core.dbg_uart_rx_data[1]                                  0.0217
 soc/_10976_                                                   0.0217
 soc/_10767_                                                   0.0217
 mprj_dat_i_core[26]                                           0.0217
 soc/_08144_                                                   0.0217
 soc/_02707_                                                   0.0217
 soc/_06495_                                                   0.0217
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[2].X   0.0217
 soc/core.mgmtsoc_load_storage[25]                             0.0216
 housekeeping/gpio_configure[30][9]                            0.0216
 soc/core.VexRiscv.RegFilePlugin_regFile[30][19]               0.0216
 soc/net4624                                                   0.0216
 soc/core.VexRiscv.RegFilePlugin_regFile[22][4]                0.0216
 soc/_10613_                                                   0.0216
 soc/_11075_                                                   0.0216
 soc/_12946_                                                   0.0216
 soc/_04253_                                                   0.0216
 housekeeping/_1249_                                           0.0216
 soc/net624                                                    0.0216
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0216
 soc/_04361_                                                   0.0216
 soc/core.interface9_bank_bus_dat_r[6]                         0.0216
 soc/_06320_                                                   0.0216
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0216
 soc/_12053_                                                   0.0216
 mgmt_buffers/user_irq_enable[2]                               0.0216
 soc/core.uart_phy_rx_phase[17]                                0.0216
 soc/_09773_                                                   0.0216
 soc/core.VexRiscv.CsrPlugin_mepc[25]                          0.0216
 soc/net651                                                    0.0216
 soc/core.VexRiscv.RegFilePlugin_regFile[20][5]                0.0216
 soc/_08618_                                                   0.0216
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN   0.0216
 soc/_05644_                                                   0.0216
 soc/net3135                                                   0.0216
 soc/_00538_                                                   0.0216
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0215
 soc/core.VexRiscv.RegFilePlugin_regFile[6][11]                0.0215
 soc/core.mgmtsoc_master_tx_fifo_source_payload_len[1]         0.0215
 housekeeping/net152                                           0.0215
 soc/_13419_                                                   0.0215
 mgmt_buffers/net649                                           0.0215
 soc/net3285                                                   0.0215
 soc/net3855                                                   0.0215
 housekeeping/gpio_configure[21][3]                            0.0215
 soc/_01249_                                                   0.0215
 housekeeping/_0977_                                           0.0215
 soc/_06650_                                                   0.0215
 soc/core.multiregimpl47_regs0                                 0.0215
 housekeeping/net251                                           0.0215
 mgmt_buffers/la_data_in_enable[40]                            0.0215
 housekeeping/_1415_                                           0.0215
 soc/_11608_                                                   0.0215
 soc/_04870_                                                   0.0215
 soc/_07358_                                                   0.0215
 soc/_06858_                                                   0.0215
 soc/_00048_                                                   0.0215
 soc/_10884_                                                   0.0215
 soc/_03141_                                                   0.0215
 soc/net727                                                    0.0214
 soc/_03983_                                                   0.0214
 soc/_13075_                                                   0.0214
 soc/_13236_                                                   0.0214
 soc/_12156_                                                   0.0214
 soc/net2763                                                   0.0214
 soc/core.spi_master_cs_storage[2]                             0.0214
 soc/_04257_                                                   0.0214
 soc/_00187_                                                   0.0214
 housekeeping/_2432_                                           0.0214
 soc/net144                                                    0.0214
 soc/core.VexRiscv.RegFilePlugin_regFile[14][11]               0.0214
 soc/_07667_                                                   0.0214
 soc/_12329_                                                   0.0214
 soc/_13224_                                                   0.0214
 mgmt_buffers/net153                                           0.0213
 soc/_13610_                                                   0.0213
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0213
 soc/_09023_                                                   0.0213
 soc/_10428_                                                   0.0213
 soc/net3023                                                   0.0213
 soc/_09736_                                                   0.0213
 soc/core.VexRiscv.RegFilePlugin_regFile[25][14]               0.0213
 soc/_08126_                                                   0.0213
 soc/net2409                                                   0.0213
 mgmt_buffers/la_data_in_enable[36]                            0.0213
 soc/core.interface3_bank_bus_dat_r[23]                        0.0213
 soc/_02346_                                                   0.0213
 soc/_11837_                                                   0.0213
 soc/_09691_                                                   0.0213
 soc/_03435_                                                   0.0213
 soc/core.spi_master_miso[7]                                   0.0213
 soc/_05278_                                                   0.0213
 soc/_07007_                                                   0.0213
 soc/_06150_                                                   0.0213
 housekeeping/_1327_                                           0.0213
 soc/_11891_                                                   0.0212
 soc/_08269_                                                   0.0212
 soc/net3895                                                   0.0212
 soc/_03530_                                                   0.0212
 soc/_05352_                                                   0.0212
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0212
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0212
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]   0.0212
 soc/_09052_                                                   0.0212
 housekeeping/net1067                                          0.0212
 soc/_11636_                                                   0.0212
 soc/core.VexRiscv.dBusWishbone_ADR[10]                        0.0212
 soc/core.interface10_bank_bus_dat_r[20]                       0.0212
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[2]                  0.0212
 soc/_01693_                                                   0.0212
 soc/net4311                                                   0.0212
 soc/_04359_                                                   0.0212
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[13]      0.0212
 housekeeping/_3069_                                           0.0212
 soc/core.storage[12][2]                                       0.0212
 soc/_00988_                                                   0.0211
 mprj_dat_o_core[13]                                           0.0211
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0211
 soc/net3136                                                   0.0211
 soc/_09966_                                                   0.0211
 soc/_08887_                                                   0.0211
 soc/_10079_                                                   0.0211
 soc/core.VexRiscv.execute_to_memory_PC[18]                    0.0211
 mgmt_buffers/net158                                           0.0211
 mgmt_buffers/la_data_in_mprj_bar[102]                         0.0211
 soc/_08422_                                                   0.0211
 soc/net594                                                    0.0211
 soc/core.VexRiscv.RegFilePlugin_regFile[14][31]               0.0211
 soc/_01215_                                                   0.0211
 soc/net1236                                                   0.0211
 soc/_11682_                                                   0.0211
 soc/_13423_                                                   0.0211
 soc/_03031_                                                   0.0211
 soc/_06505_                                                   0.0211
 soc/core.storage_1[13][1]                                     0.0211
 soc/_09974_                                                   0.0211
 soc/_00725_                                                   0.0210
 flash_io0_do_buf                                              0.0210
 soc/_11952_                                                   0.0210
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.EN0          0.0210
 soc/net2335                                                   0.0210
 soc/_01767_                                                   0.0210
 soc/_11747_                                                   0.0210
 soc/net332                                                    0.0210
 housekeeping/_3152_                                           0.0210
 soc/_05146_                                                   0.0210
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[21]   0.0210
 soc/_04794_                                                   0.0210
 soc/_12091_                                                   0.0210
 soc/net3728                                                   0.0210
 soc/_11887_                                                   0.0210
 mgmt_buffers/la_data_in_mprj_bar[93]                          0.0210
 soc/_05590_                                                   0.0209
 soc/_13381_                                                   0.0209
 mgmt_buffers/net155                                           0.0209
 soc/_09178_                                                   0.0209
 soc/_09661_                                                   0.0209
 soc/_11971_                                                   0.0209
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[12].A   0.0209
 soc/core.VexRiscv.dBusWishbone_ADR[7]                         0.0209
 soc/net4485                                                   0.0209
 soc/net2640                                                   0.0209
 soc/_11969_                                                   0.0209
 la_iena_mprj[0]                                               0.0209
 soc/_12174_                                                   0.0209
 soc/_13153_                                                   0.0209
 soc/net311                                                    0.0209
 soc/_04969_                                                   0.0209
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0208
 soc/core.uart_phy_tx_data[6]                                  0.0208
 soc/core.storage[12][6]                                       0.0208
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[26]   0.0208
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0208
 soc/_04774_                                                   0.0208
 soc/_06794_                                                   0.0208
 soc/_10209_                                                   0.0208
 mgmt_buffers/net143                                           0.0208
 soc/_12526_                                                   0.0208
 soc/core.mgmtsoc_master_cs_storage                            0.0208
 soc/_12832_                                                   0.0208
 soc/_06305_                                                   0.0208
 soc/_05927_                                                   0.0208
 housekeeping/_0884_                                           0.0208
 soc/_00641_                                                   0.0208
 soc/_13107_                                                   0.0208
 soc/_03308_                                                   0.0208
 soc/net4493                                                   0.0208
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][9]        0.0208
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0208
 soc/_07193_                                                   0.0208
 soc/_09513_                                                   0.0208
 soc/net2102                                                   0.0208
 mgmt_buffers/net172                                           0.0208
 housekeeping/_2377_                                           0.0208
 mgmt_buffers/net660                                           0.0208
 soc/core.uart_irq                                             0.0207
 soc/_08845_                                                   0.0207
 soc/_11234_                                                   0.0207
 housekeeping/net596                                           0.0207
 soc/_05852_                                                   0.0207
 soc/_06348_                                                   0.0207
 housekeeping/_2993_                                           0.0207
 soc/_03088_                                                   0.0207
 soc/_12626_                                                   0.0207
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]   0.0207
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0207
 soc/_09251_                                                   0.0207
 mgmt_buffers/la_data_in_mprj_bar[97]                          0.0207
 soc/_08973_                                                   0.0207
 soc/net638                                                    0.0207
 mgmt_buffers/net631                                           0.0207
 housekeeping/_1144_                                           0.0207
 mgmt_buffers/la_data_in_mprj_bar[92]                          0.0207
 mgmt_buffers/net1047                                          0.0207
 soc/_00669_                                                   0.0207
 soc/net632                                                    0.0207
 soc/_06817_                                                   0.0206
 soc/net588                                                    0.0206
 housekeeping/gpio_configure[28][11]                           0.0206
 soc/net4484                                                   0.0206
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0206
 mgmt_buffers/net995                                           0.0206
 soc/_02811_                                                   0.0206
 soc/_09674_                                                   0.0206
 mgmt_buffers/la_data_in_mprj_bar[47]                          0.0206
 soc/_13217_                                                   0.0206
 soc/net46                                                     0.0206
 soc/_10211_                                                   0.0206
 soc/_01187_                                                   0.0206
 soc/_05057_                                                   0.0206
 soc/_13688_                                                   0.0206
 soc/_11402_                                                   0.0206
 soc/_09991_                                                   0.0206
 soc/core.VexRiscv.CsrPlugin_mepc[11]                          0.0206
 soc/_12005_                                                   0.0206
 mgmt_buffers/net1495                                          0.0206
 soc/_12254_                                                   0.0206
 soc/_09371_                                                   0.0206
 soc/net3022                                                   0.0206
 soc/_04562_                                                   0.0205
 mgmt_buffers/net646                                           0.0205
 soc/_10266_                                                   0.0205
 soc/net2699                                                   0.0205
 soc/_00746_                                                   0.0205
 soc/net3251                                                   0.0205
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[0].X       0.0205
 soc/_12640_                                                   0.0205
 la_data_in_mprj[86]                                           0.0205
 soc/net2848                                                   0.0205
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0205
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0205
 soc/_12468_                                                   0.0205
 soc/_10747_                                                   0.0205
 soc/net2356                                                   0.0205
 soc/net643                                                    0.0205
 soc/net2220                                                   0.0205
 soc/net185                                                    0.0205
 soc/net1688                                                   0.0205
 soc/core.multiregimpl32_regs0                                 0.0205
 soc/_03180_                                                   0.0205
 soc/_05603_                                                   0.0204
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[13]   0.0204
 housekeeping/_2488_                                           0.0204
 housekeeping/net259                                           0.0204
 soc/_12800_                                                   0.0204
 soc/_05454_                                                   0.0204
 mgmt_buffers/net204                                           0.0204
 soc/_08136_                                                   0.0204
 soc/net2563                                                   0.0204
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0204
 soc/_09353_                                                   0.0204
 la_iena_mprj[72]                                              0.0204
 soc/_07947_                                                   0.0204
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][27]      0.0204
 soc/_04873_                                                   0.0204
 soc/core.la_oe_storage[45]                                    0.0204
 soc/net1784                                                   0.0204
 soc/core.RAM128/A0BUF[3].X                                    0.0204
 soc/_11592_                                                   0.0204
 soc/_09278_                                                   0.0204
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0203
 soc/_12630_                                                   0.0203
 soc/_11730_                                                   0.0203
 soc/net2681                                                   0.0203
 housekeeping/gpio_configure[16][4]                            0.0203
 soc/_01152_                                                   0.0203
 soc/core.dbg_uart_count[9]                                    0.0203
 soc/_09133_                                                   0.0203
 soc/_06733_                                                   0.0203
 soc/_03994_                                                   0.0203
 housekeeping/net157                                           0.0203
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[2]   0.0203
 soc/_04954_                                                   0.0203
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0203
 soc/_11362_                                                   0.0203
 housekeeping/gpio_configure[25][4]                            0.0203
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[21]      0.0203
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0202
 soc/_04367_                                                   0.0202
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0202
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0202
 soc/_04952_                                                   0.0202
 mprj_dat_i_core[31]                                           0.0202
 soc/core.uart_phy_rx_phase[9]                                 0.0202
 soc/core.VexRiscv.RegFilePlugin_regFile[24][16]               0.0202
 soc/_06824_                                                   0.0202
 soc/net192                                                    0.0202
 mgmt_buffers/net175                                           0.0202
 soc/_12297_                                                   0.0202
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0202
 soc/_12653_                                                   0.0202
 housekeeping/_2215_                                           0.0202
 soc/_13267_                                                   0.0202
 soc/net2320                                                   0.0202
 soc/_05244_                                                   0.0201
 soc/_11255_                                                   0.0201
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0201
 soc/_05922_                                                   0.0201
 soc/_05881_                                                   0.0201
 housekeeping/_1382_                                           0.0201
 soc/_06028_                                                   0.0201
 soc/net3014                                                   0.0201
 soc/_04480_                                                   0.0201
 mgmt_buffers/net889                                           0.0201
 soc/_03297_                                                   0.0201
 soc/_10723_                                                   0.0201
 mgmt_buffers/la_data_in_enable[56]                            0.0201
 la_data_in_mprj[72]                                           0.0201
 housekeeping/_2560_                                           0.0201
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0201
 soc/_04262_                                                   0.0201
 soc/_07300_                                                   0.0201
 soc/core.VexRiscv.RegFilePlugin_regFile[27][11]               0.0201
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0201
 soc/_04706_                                                   0.0200
 housekeeping/gpio_configure[2][3]                             0.0200
 soc/_09458_                                                   0.0200
 soc/net33                                                     0.0200
 housekeeping/_0864_                                           0.0200
 housekeeping/gpio_configure[1][3]                             0.0200
 soc/_03368_                                                   0.0200
 soc/_05206_                                                   0.0200
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0200
 soc/net2670                                                   0.0200
 soc/_06605_                                                   0.0200
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0200
 soc/core.mgmtsoc_litespisdrphycore_storage[7]                 0.0200
 soc/_04434_                                                   0.0200
 soc/_10147_                                                   0.0200
 housekeeping/_1608_                                           0.0200
 soc/_07472_                                                   0.0200
 housekeeping/gpio_configure[30][12]                           0.0200
 soc/net254                                                    0.0200
 soc/_12216_                                                   0.0200
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]   0.0200
 soc/net256                                                    0.0200
 soc/_00850_                                                   0.0200
 soc/_10281_                                                   0.0200
 soc/net2658                                                   0.0200
 housekeeping/_2545_                                           0.0200
 soc/_07594_                                                   0.0200
 housekeeping/gpio_configure[34][0]                            0.0200
 soc/core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[2]   0.0200
 soc/net26                                                     0.0199
 soc/_05793_                                                   0.0199
 housekeeping/net1321                                          0.0199
 soc/_03773_                                                   0.0199
 soc/net4638                                                   0.0199
 soc/_12357_                                                   0.0199
 soc/net658                                                    0.0199
 soc/_02106_                                                   0.0199
 soc/_13356_                                                   0.0199
 soc/net657                                                    0.0199
 housekeeping/gpio_configure[35][3]                            0.0199
 soc/_01968_                                                   0.0199
 soc/_13349_                                                   0.0199
 soc/net77                                                     0.0199
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0199
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][9]       0.0199
 soc/_09937_                                                   0.0199
 soc/_04119_                                                   0.0199
 mgmt_buffers/la_data_in_mprj_bar[96]                          0.0199
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[1]               0.0199
 housekeeping/_2565_                                           0.0199
 soc/core.dbg_uart_address[11]                                 0.0199
 housekeeping/_2970_                                           0.0199
 soc/_09167_                                                   0.0199
 la_iena_mprj[63]                                              0.0199
 soc/net2911                                                   0.0198
 soc/net2841                                                   0.0198
 soc/_08471_                                                   0.0198
 soc/_13012_                                                   0.0198
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]   0.0198
 soc/_00778_                                                   0.0198
 soc/net4673                                                   0.0198
 soc/core.uart_tx_fifo_produce[3]                              0.0198
 soc/_03115_                                                   0.0198
 soc/net339                                                    0.0198
 soc/net2599                                                   0.0198
 soc/core.VexRiscv.dBusWishbone_ADR[1]                         0.0198
 soc/_07572_                                                   0.0198
 soc/_11777_                                                   0.0198
 mgmt_buffers/la_data_in_enable[34]                            0.0198
 soc/_09347_                                                   0.0198
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0198
 housekeeping/_1043_                                           0.0198
 soc/_09225_                                                   0.0198
 soc/_00083_                                                   0.0198
 la_iena_mprj[68]                                              0.0198
 soc/core.mgmtsoc_value_status[0]                              0.0198
 soc/_12788_                                                   0.0198
 soc/_03108_                                                   0.0198
 soc/net3930                                                   0.0198
 soc/net3945                                                   0.0197
 housekeeping/_1893_                                           0.0197
 soc/net4079                                                   0.0197
 soc/_07248_                                                   0.0197
 soc/core.VexRiscv.RegFilePlugin_regFile[1][20]                0.0197
 soc/net3279                                                   0.0197
 soc/net2230                                                   0.0197
 soc/_10123_                                                   0.0197
 soc/_09771_                                                   0.0197
 soc/_13492_                                                   0.0197
 soc/_07486_                                                   0.0197
 soc/_07573_                                                   0.0197
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0197
 soc/core.spi_master_mosi_data[6]                              0.0197
 housekeeping/_2647_                                           0.0197
 soc/net4251                                                   0.0197
 soc/_04852_                                                   0.0197
 soc/_03745_                                                   0.0197
 soc/net1328                                                   0.0197
 soc/_04017_                                                   0.0197
 soc/net2297                                                   0.0197
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0197
 soc/_09423_                                                   0.0197
 soc/_10783_                                                   0.0197
 soc/core.VexRiscv.RegFilePlugin_regFile[20][12]               0.0197
 soc/_05144_                                                   0.0196
 soc/_03420_                                                   0.0196
 soc/net2002                                                   0.0196
 soc/_06219_                                                   0.0196
 soc/core.storage_1[11][1]                                     0.0196
 soc/_03231_                                                   0.0196
 soc/_02799_                                                   0.0196
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[1].X       0.0196
 soc/_03431_                                                   0.0196
 soc/_13706_                                                   0.0196
 mgmt_buffers/la_data_in_mprj_bar[85]                          0.0196
 soc/core.mgmtsoc_value[22]                                    0.0196
 soc/_13180_                                                   0.0196
 housekeeping/_2964_                                           0.0196
 soc/net2406                                                   0.0196
 soc/core.VexRiscv.RegFilePlugin_regFile[19][14]               0.0196
 soc/net2949                                                   0.0196
 soc/_09761_                                                   0.0196
 soc/core.VexRiscv.RegFilePlugin_regFile[1][5]                 0.0196
 soc/_09232_                                                   0.0195
 soc/_01097_                                                   0.0195
 soc/_05375_                                                   0.0195
 soc/core.count[7]                                             0.0195
 soc/net197                                                    0.0195
 soc/_07297_                                                   0.0195
 la_data_in_mprj[56]                                           0.0195
 soc/_10578_                                                   0.0195
 soc/_10644_                                                   0.0195
 mgmt_buffers/la_data_in_mprj_bar[50]                          0.0195
 soc/net1978                                                   0.0195
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0195
 housekeeping/_2360_                                           0.0195
 mgmt_buffers/net1063                                          0.0194
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][15]       0.0194
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0194
 housekeeping/_3148_                                           0.0194
 housekeeping/_1130_                                           0.0194
 mgmt_buffers/la_data_in_mprj_bar[18]                          0.0194
 soc/_09463_                                                   0.0194
 soc/_04182_                                                   0.0194
 housekeeping/gpio_configure[24][9]                            0.0194
 soc/core.multiregimpl130_regs1                                0.0194
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0194
 soc/_02444_                                                   0.0194
 soc/core.dbg_uart_rx_phase[11]                                0.0194
 soc/_13269_                                                   0.0194
 housekeeping/_3146_                                           0.0194
 housekeeping/_0387_                                           0.0194
 soc/_02490_                                                   0.0194
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][12]      0.0194
 housekeeping/_1467_                                           0.0194
 soc/net3057                                                   0.0194
 mgmt_buffers/la_data_in_mprj_bar[27]                          0.0194
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[21]                   0.0194
 soc/net1417                                                   0.0194
 soc/_03266_                                                   0.0194
 soc/core.la_oe_storage[62]                                    0.0193
 housekeeping/_2703_                                           0.0193
 soc/_12094_                                                   0.0193
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0193
 soc/_11661_                                                   0.0193
 housekeeping/net569                                           0.0193
 housekeeping/gpio_configure[29][2]                            0.0193
 soc/_00014_                                                   0.0193
 housekeeping/net102                                           0.0193
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0193
 housekeeping/_1243_                                           0.0193
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0193
 soc/_07320_                                                   0.0193
 soc/_07706_                                                   0.0193
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0193
 soc/_08623_                                                   0.0193
 soc/net4111                                                   0.0193
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0193
 soc/net189                                                    0.0193
 soc/_13464_                                                   0.0193
 housekeeping/_1948_                                           0.0193
 soc/net3518                                                   0.0193
 soc/_02690_                                                   0.0193
 soc/_04105_                                                   0.0193
 soc/net2679                                                   0.0192
 soc/net1083                                                   0.0192
 soc/_01049_                                                   0.0192
 soc/_11953_                                                   0.0192
 soc/_09853_                                                   0.0192
 soc/net1169                                                   0.0192
 mgmt_buffers/la_data_in_mprj_bar[89]                          0.0192
 soc/core.dbg_uart_tx_data[2]                                  0.0192
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][10]       0.0192
 housekeeping/_0861_                                           0.0192
 soc/_07721_                                                   0.0192
 soc/net3147                                                   0.0192
 soc/net119                                                    0.0192
 soc/_09152_                                                   0.0192
 soc/_07196_                                                   0.0192
 soc/_08579_                                                   0.0192
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]   0.0192
 soc/core.VexRiscv.RegFilePlugin_regFile[14][18]               0.0192
 soc/_11585_                                                   0.0192
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][31]       0.0192
 soc/_07887_                                                   0.0192
 soc/_10385_                                                   0.0192
 housekeeping/_2548_                                           0.0192
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0192
 soc/_07301_                                                   0.0192
 soc/net115                                                    0.0191
 soc/net2371                                                   0.0191
 soc/_00729_                                                   0.0191
 soc/_11453_                                                   0.0191
 soc/net653                                                    0.0191
 housekeeping/_1192_                                           0.0191
 mgmt_buffers/net1462                                          0.0191
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][14]       0.0191
 soc/_10614_                                                   0.0191
 mgmt_buffers/net1117                                          0.0191
 soc/_04712_                                                   0.0191
 soc/_07796_                                                   0.0191
 mgmt_buffers/la_data_in_mprj_bar[118]                         0.0191
 housekeeping/net130                                           0.0191
 soc/_10237_                                                   0.0191
 housekeeping/_1199_                                           0.0191
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0191
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0190
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0190
 soc/core.VexRiscv.lastStagePc[13]                             0.0190
 soc/_03366_                                                   0.0190
 soc/_12809_                                                   0.0190
 soc/_12108_                                                   0.0190
 soc/_03337_                                                   0.0190
 soc/_03169_                                                   0.0190
 soc/_12323_                                                   0.0190
 soc/_03040_                                                   0.0190
 soc/_07671_                                                   0.0190
 soc/net659                                                    0.0190
 soc/_10019_                                                   0.0190
 soc/_10669_                                                   0.0190
 soc/_11820_                                                   0.0190
 soc/_12029_                                                   0.0190
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0190
 soc/_09106_                                                   0.0190
 soc/core.la_oe_storage[41]                                    0.0190
 soc/_08891_                                                   0.0189
 soc/_08521_                                                   0.0189
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0189
 soc/_08509_                                                   0.0189
 soc/_12536_                                                   0.0189
 housekeeping/gpio_configure[8][1]                             0.0189
 housekeeping/gpio_configure[25][7]                            0.0189
 soc/_08081_                                                   0.0189
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[3]   0.0189
 soc/_13221_                                                   0.0189
 soc/_02892_                                                   0.0189
 housekeeping/_1325_                                           0.0189
 housekeeping/_1127_                                           0.0189
 soc/core.RAM128/BLOCK[2].RAM32.EN0                            0.0189
 housekeeping/_0259_                                           0.0189
 soc/core.VexRiscv.decode_to_execute_IS_CSR                    0.0189
 housekeeping/net1325                                          0.0189
 soc/core.uart_phy_tx_phase[18]                                0.0188
 soc/core.VexRiscv.RegFilePlugin_regFile[22][21]               0.0188
 soc/_09524_                                                   0.0188
 la_iena_mprj[73]                                              0.0188
 soc/core.VexRiscv.RegFilePlugin_regFile[23][19]               0.0188
 housekeeping/gpio_configure[11][4]                            0.0188
 housekeeping/_2883_                                           0.0188
 soc/core.storage_1[7][7]                                      0.0188
 soc/_08034_                                                   0.0188
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0188
 soc/_01408_                                                   0.0188
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0188
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[12]              0.0188
 soc/_06832_                                                   0.0188
 soc/_07945_                                                   0.0188
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0188
 soc/core.VexRiscv.RegFilePlugin_regFile[24][19]               0.0187
 housekeeping/_2893_                                           0.0187
 housekeeping/_2876_                                           0.0187
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0187
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0187
 soc/core.mgmtsoc_litespisdrphycore_sr_cnt[7]                  0.0187
 soc/_12648_                                                   0.0187
 soc/net648                                                    0.0187
 soc/_06883_                                                   0.0187
 housekeeping/_2832_                                           0.0187
 soc/_08188_                                                   0.0187
 housekeeping/gpio_configure[30][7]                            0.0187
 soc/net3009                                                   0.0187
 soc/core.interface10_bank_bus_dat_r[6]                        0.0187
 housekeeping/_2302_                                           0.0187
 soc/_09649_                                                   0.0187
 soc/_09834_                                                   0.0187
 housekeeping/_2562_                                           0.0187
 housekeeping/_1700_                                           0.0187
 soc/_10536_                                                   0.0187
 soc/net2872                                                   0.0187
 soc/_09359_                                                   0.0187
 soc/_06069_                                                   0.0187
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0187
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][5]    0.0187
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0187
 housekeeping/_0389_                                           0.0187
 soc/_11553_                                                   0.0187
 mgmt_buffers/net222                                           0.0187
 soc/net668                                                    0.0187
 soc/net2586                                                   0.0186
 soc/core.VexRiscv.RegFilePlugin_regFile[0][9]                 0.0186
 soc/_11588_                                                   0.0186
 soc/_07565_                                                   0.0186
 soc/core.VexRiscv.RegFilePlugin_regFile[16][28]               0.0186
 soc/core.multiregimpl69_regs1                                 0.0186
 housekeeping/_2728_                                           0.0186
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0186
 soc/_13705_                                                   0.0186
 mgmt_buffers/net1032                                          0.0186
 soc/net2940                                                   0.0186
 soc/_12838_                                                   0.0186
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0186
 soc/_00798_                                                   0.0186
 soc/_03163_                                                   0.0186
 soc/net4167                                                   0.0186
 soc/net3046                                                   0.0186
 soc/_06754_                                                   0.0186
 soc/net2703                                                   0.0186
 soc/_07062_                                                   0.0186
 soc/_10238_                                                   0.0186
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0186
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[27].X   0.0186
 soc/_08179_                                                   0.0186
 soc/_11220_                                                   0.0185
 soc/_11525_                                                   0.0185
 soc/_04296_                                                   0.0185
 soc/_03414_                                                   0.0185
 la_data_in_mprj[85]                                           0.0185
 soc/_06194_                                                   0.0185
 soc/_03508_                                                   0.0185
 soc/net1008                                                   0.0185
 soc/_07485_                                                   0.0185
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0185
 soc/_13603_                                                   0.0185
 soc/_11480_                                                   0.0185
 soc/_09211_                                                   0.0185
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][12]       0.0185
 soc/core.dbg_uart_data[18]                                    0.0185
 soc/_07051_                                                   0.0185
 soc/_03217_                                                   0.0185
 soc/net237                                                    0.0185
 mgmt_buffers/la_data_in_enable[54]                            0.0185
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0184
 mgmt_buffers/la_data_in_mprj_bar[53]                          0.0184
 mgmt_buffers/la_data_in_enable[6]                             0.0184
 soc/_11253_                                                   0.0184
 mgmt_buffers/net912                                           0.0184
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0184
 soc/core.VexRiscv.RegFilePlugin_regFile[14][14]               0.0184
 mgmt_buffers/la_data_in_enable[2]                             0.0184
 soc/_06173_                                                   0.0184
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0184
 soc/core.VexRiscv.RegFilePlugin_regFile[25][12]               0.0184
 soc/net4000                                                   0.0184
 housekeeping/gpio_configure[9][9]                             0.0184
 soc/net1686                                                   0.0184
 soc/_06001_                                                   0.0184
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0184
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0184
 soc/_09327_                                                   0.0184
 soc/core.VexRiscv.RegFilePlugin_regFile[7][4]                 0.0184
 soc/core.dbg_uart_address[17]                                 0.0184
 soc/_04611_                                                   0.0184
 soc/net186                                                    0.0184
 soc/core.VexRiscv.RegFilePlugin_regFile[26][20]               0.0184
 soc/_00910_                                                   0.0184
 soc/_05820_                                                   0.0184
 soc/net1518                                                   0.0184
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0184
 housekeeping/gpio_configure[31][1]                            0.0184
 soc/core.VexRiscv.RegFilePlugin_regFile[8][24]                0.0184
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0184
 housekeeping/_2830_                                           0.0184
 soc/_08978_                                                   0.0184
 soc/core.mgmtsoc_reload_storage[27]                           0.0183
 mgmt_buffers/la_data_in_mprj_bar[23]                          0.0183
 soc/net4646                                                   0.0183
 soc/_08948_                                                   0.0183
 soc/core.multiregimpl135_regs1                                0.0183
 housekeeping/gpio_configure[36][6]                            0.0183
 soc/_09601_                                                   0.0183
 soc/net3652                                                   0.0183
 soc/core.VexRiscv.RegFilePlugin_regFile[31][0]                0.0183
 soc/_09745_                                                   0.0183
 soc/core.interface3_bank_bus_dat_r[17]                        0.0183
 soc/_00533_                                                   0.0183
 soc/net4371                                                   0.0183
 soc/_12617_                                                   0.0183
 housekeeping/gpio_configure[27][6]                            0.0183
 soc/net4637                                                   0.0183
 housekeeping/_1430_                                           0.0183
 soc/_09964_                                                   0.0183
 soc/net1140                                                   0.0182
 housekeeping/gpio_configure[37][1]                            0.0182
 la_iena_mprj[78]                                              0.0182
 housekeeping/_2290_                                           0.0182
 soc/_11635_                                                   0.0182
 soc/_07043_                                                   0.0182
 soc/_07166_                                                   0.0182
 soc/_06988_                                                   0.0182
 soc/net2615                                                   0.0182
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0182
 soc/_11489_                                                   0.0182
 soc/net2366                                                   0.0182
 soc/_05029_                                                   0.0182
 soc/_10098_                                                   0.0182
 housekeeping/_1533_                                           0.0182
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0182
 soc/_00333_                                                   0.0182
 soc/net298                                                    0.0182
 soc/_06360_                                                   0.0182
 soc/_05019_                                                   0.0182
 soc/_04311_                                                   0.0182
 soc/_07523_                                                   0.0181
 soc/_10387_                                                   0.0181
 housekeeping/_2754_                                           0.0181
 soc/net3442                                                   0.0181
 la_data_in_mprj[75]                                           0.0181
 soc/_03271_                                                   0.0181
 soc/_10973_                                                   0.0181
 soc/_00090_                                                   0.0181
 soc/_07756_                                                   0.0181
 soc/_09546_                                                   0.0181
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0181
 soc/_08100_                                                   0.0181
 soc/net2097                                                   0.0181
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0181
 soc/core.VexRiscv.execute_to_memory_PC[29]                    0.0181
 soc/core.VexRiscv.RegFilePlugin_regFile[2][7]                 0.0181
 soc/_05569_                                                   0.0180
 soc/_10439_                                                   0.0180
 soc/_01021_                                                   0.0180
 soc/core.mgmtsoc_value[11]                                    0.0180
 soc/net88                                                     0.0180
 soc/_07501_                                                   0.0180
 soc/core.VexRiscv.RegFilePlugin_regFile[8][30]                0.0180
 soc/_05313_                                                   0.0180
 soc/_04779_                                                   0.0180
 mprj_dat_i_core[25]                                           0.0180
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]   0.0180
 soc/net257                                                    0.0180
 housekeeping/gpio_configure[34][7]                            0.0180
 soc/_06941_                                                   0.0180
 soc/_13229_                                                   0.0180
 la_iena_mprj[49]                                              0.0180
 soc/net1941                                                   0.0180
 soc/_08588_                                                   0.0180
 la_iena_mprj[71]                                              0.0180
 soc/_04962_                                                   0.0180
 mgmt_buffers/la_data_in_mprj_bar[91]                          0.0180
 soc/core.VexRiscv.RegFilePlugin_regFile[31][23]               0.0180
 soc/_11345_                                                   0.0180
 mgmt_buffers/net228                                           0.0180
 soc/_06645_                                                   0.0180
 soc/_05775_                                                   0.0180
 soc/_00764_                                                   0.0180
 soc/_12392_                                                   0.0180
 mgmt_buffers/la_data_in_mprj_bar[60]                          0.0180
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]   0.0180
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][2]        0.0179
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0179
 housekeeping/_2656_                                           0.0179
 soc/core.dff2_we[1]                                           0.0179
 soc/_08072_                                                   0.0179
 soc/core.mgmtsoc_litespisdrphycore_count[1]                   0.0179
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[7]          0.0179
 soc/net3878                                                   0.0179
 soc/_09426_                                                   0.0179
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0179
 housekeeping/gpio_configure[29][10]                           0.0179
 soc/_13522_                                                   0.0179
 soc/_12641_                                                   0.0179
 soc/core.dbg_uart_address[15]                                 0.0179
 soc/core.VexRiscv.CsrPlugin_mtval[6]                          0.0179
 soc/_04335_                                                   0.0179
 soc/net3018                                                   0.0179
 soc/_11297_                                                   0.0179
 soc/net2043                                                   0.0179
 soc/_03192_                                                   0.0179
 soc/_04570_                                                   0.0179
 soc/_06377_                                                   0.0178
 soc/_10333_                                                   0.0178
 soc/net22                                                     0.0178
 soc/core.la_oe_storage[33]                                    0.0178
 mprj_dat_o_core[29]                                           0.0178
 soc/_08686_                                                   0.0178
 soc/net1151                                                   0.0178
 la_iena_mprj[70]                                              0.0178
 soc/_03741_                                                   0.0178
 la_iena_mprj[76]                                              0.0178
 mgmt_buffers/la_data_in_mprj_bar[114]                         0.0178
 soc/core.VexRiscv.RegFilePlugin_regFile[0][27]                0.0178
 soc/net2056                                                   0.0178
 soc/net1554                                                   0.0178
 soc/core.uart_rx_trigger_d                                    0.0178
 soc/_09704_                                                   0.0178
 soc/net3180                                                   0.0178
 mgmt_buffers/la_data_in_mprj_bar[30]                          0.0178
 soc/net3117                                                   0.0178
 la_data_in_mprj[88]                                           0.0177
 la_iena_mprj[75]                                              0.0177
 mgmt_buffers/net224                                           0.0177
 soc/_11751_                                                   0.0177
 mgmt_buffers/net220                                           0.0177
 soc/_09819_                                                   0.0177
 soc/_12420_                                                   0.0177
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0177
 soc/net40                                                     0.0177
 la_iena_mprj[69]                                              0.0177
 soc/net1728                                                   0.0177
 housekeeping/gpio_configure[34][4]                            0.0177
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0177
 soc/net4614                                                   0.0177
 soc/_05591_                                                   0.0177
 soc/net59                                                     0.0177
 soc/core.storage_1[9][1]                                      0.0177
 soc/core.storage_1[6][0]                                      0.0177
 housekeeping/_0984_                                           0.0177
 soc/_04542_                                                   0.0177
 soc/_04541_                                                   0.0177
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[4]   0.0177
 soc/_08181_                                                   0.0177
 soc/_03415_                                                   0.0176
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0176
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0176
 soc/_00304_                                                   0.0176
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0176
 soc/_10109_                                                   0.0176
 soc/_03379_                                                   0.0176
 soc/_00364_                                                   0.0176
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0176
 soc/_08540_                                                   0.0176
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0176
 la_iena_mprj[60]                                              0.0176
 soc/core.memdat_1[3]                                          0.0176
 soc/_10285_                                                   0.0176
 soc/_06786_                                                   0.0176
 mgmt_buffers/net140                                           0.0176
 soc/net3196                                                   0.0176
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0176
 soc/_02641_                                                   0.0176
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0176
 soc/core.gpioin3_gpioin3_edge_storage                         0.0176
 soc/_05882_                                                   0.0176
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0176
 soc/_03979_                                                   0.0176
 soc/_10041_                                                   0.0176
 soc/core.storage_1[5][7]                                      0.0175
 soc/_02753_                                                   0.0175
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0175
 soc/_13484_                                                   0.0175
 housekeeping/_1934_                                           0.0175
 soc/_07549_                                                   0.0175
 soc/_11874_                                                   0.0175
 soc/_08255_                                                   0.0175
 housekeeping/_1434_                                           0.0175
 soc/core.VexRiscv.RegFilePlugin_regFile[19][26]               0.0175
 soc/net3465                                                   0.0175
 soc/net1564                                                   0.0175
 housekeeping/net382                                           0.0175
 soc/net3516                                                   0.0175
 soc/_00924_                                                   0.0175
 soc/net3784                                                   0.0175
 soc/_00787_                                                   0.0175
 mprj_dat_o_core[31]                                           0.0175
 housekeeping/net358                                           0.0175
 soc/_09539_                                                   0.0175
 soc/_07413_                                                   0.0175
 soc/_07410_                                                   0.0175
 soc/_02856_                                                   0.0175
 soc/net288                                                    0.0175
 soc/_10448_                                                   0.0175
 soc/_10539_                                                   0.0175
 soc/core.interface11_bank_bus_dat_r[3]                        0.0174
 soc/_09586_                                                   0.0174
 soc/_10215_                                                   0.0174
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0174
 housekeeping/net365                                           0.0174
 housekeeping/_0388_                                           0.0174
 soc/_01961_                                                   0.0174
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[7]               0.0174
 soc/_12171_                                                   0.0174
 soc/_10072_                                                   0.0174
 soc/_02862_                                                   0.0174
 soc/core.dbg_uart_data[21]                                    0.0174
 soc/net725                                                    0.0174
 mgmt_buffers/net183                                           0.0174
 soc/_12859_                                                   0.0174
 soc/core.spi_master_control_storage[15]                       0.0174
 soc/_13045_                                                   0.0174
 soc/_04091_                                                   0.0174
 housekeeping/_0386_                                           0.0174
 soc/_00742_                                                   0.0174
 soc/_11460_                                                   0.0174
 soc/_10924_                                                   0.0174
 housekeeping/_1541_                                           0.0174
 soc/_01085_                                                   0.0174
 housekeeping/_2515_                                           0.0174
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[11]      0.0174
 soc/net82                                                     0.0174
 soc/_08606_                                                   0.0174
 soc/_13233_                                                   0.0174
 soc/_00656_                                                   0.0173
 soc/_09030_                                                   0.0173
 soc/core.interface10_bank_bus_dat_r[22]                       0.0173
 soc/_09898_                                                   0.0173
 soc/_04497_                                                   0.0173
 soc/_01290_                                                   0.0173
 soc/_13089_                                                   0.0173
 housekeeping/gpio_configure[25][0]                            0.0173
 soc/_12491_                                                   0.0173
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0173
 mprj_dat_i_core[29]                                           0.0173
 soc/_05671_                                                   0.0173
 soc/net261                                                    0.0173
 soc/core.dbg_uart_address[5]                                  0.0173
 soc/net1397                                                   0.0173
 soc/_13537_                                                   0.0173
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0173
 soc/_03975_                                                   0.0173
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[2].X       0.0173
 soc/_09024_                                                   0.0173
 soc/_01682_                                                   0.0173
 soc/core.mgmtsoc_value_status[11]                             0.0173
 soc/core.dbg_uart_data[9]                                     0.0173
 soc/_10084_                                                   0.0173
 soc/_11903_                                                   0.0172
 soc/_05690_                                                   0.0172
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[1].X       0.0172
 soc/_06355_                                                   0.0172
 soc/_06160_                                                   0.0172
 soc/_05653_                                                   0.0172
 soc/_07865_                                                   0.0172
 soc/_09078_                                                   0.0172
 soc/_04466_                                                   0.0172
 soc/_11455_                                                   0.0172
 housekeeping/_2368_                                           0.0172
 soc/_05412_                                                   0.0172
 mgmt_buffers/net595                                           0.0172
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][13]       0.0172
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].X       0.0172
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][10]       0.0172
 soc/core.VexRiscv.RegFilePlugin_regFile[12][20]               0.0172
 soc/_09018_                                                   0.0172
 soc/_00664_                                                   0.0172
 soc/_07439_                                                   0.0172
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[18]       0.0172
 soc/net1716                                                   0.0172
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0172
 soc/_12793_                                                   0.0172
 soc/_11393_                                                   0.0172
 soc/net1593                                                   0.0172
 soc/_08328_                                                   0.0172
 soc/_04702_                                                   0.0172
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[27]   0.0172
 soc/net3793                                                   0.0172
 soc/_10581_                                                   0.0172
 soc/_05482_                                                   0.0172
 soc/_09366_                                                   0.0172
 soc/core.VexRiscv.lastStagePc[14]                             0.0172
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0172
 la_iena_mprj[54]                                              0.0171
 soc/_02721_                                                   0.0171
 soc/core.VexRiscv.RegFilePlugin_regFile[8][14]                0.0171
 soc/_04475_                                                   0.0171
 soc/_13369_                                                   0.0171
 soc/core.VexRiscv.RegFilePlugin_regFile[9][28]                0.0171
 soc/_12031_                                                   0.0171
 soc/_01142_                                                   0.0171
 soc/core.storage_1[14][1]                                     0.0171
 soc/core.RAM256/BANK128[0].RAM128.A0BUF[2].X                  0.0171
 soc/_01289_                                                   0.0171
 soc/core.interface19_bank_bus_dat_r[0]                        0.0171
 mgmt_buffers/net145                                           0.0171
 soc/core.spi_master_miso_data[5]                              0.0171
 soc/_09581_                                                   0.0170
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0170
 soc/_10619_                                                   0.0170
 soc/core.VexRiscv.CsrPlugin_mtvec_base[13]                    0.0170
 soc/_11621_                                                   0.0170
 soc/_00397_                                                   0.0170
 soc/_11743_                                                   0.0170
 mgmt_buffers/net1035                                          0.0170
 soc/core.dbg_uart_count[11]                                   0.0170
 soc/net16                                                     0.0170
 soc/_07081_                                                   0.0170
 soc/net2724                                                   0.0170
 soc/_12950_                                                   0.0170
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[26]       0.0170
 soc/_10708_                                                   0.0170
 soc/_13633_                                                   0.0170
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0170
 soc/core.RAM128/BLOCK[0].RAM32.WEBUF[1].A                     0.0170
 soc/_07737_                                                   0.0170
 soc/core.VexRiscv.RegFilePlugin_regFile[2][3]                 0.0170
 soc/_03858_                                                   0.0170
 soc/core.uartwishbonebridge_state[0]                          0.0170
 soc/_12837_                                                   0.0170
 soc/core.la_oe_storage[12]                                    0.0170
 soc/_08416_                                                   0.0170
 soc/_10519_                                                   0.0170
 soc/net3701                                                   0.0170
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0170
 housekeeping/_1933_                                           0.0170
 soc/_10540_                                                   0.0170
 mgmt_buffers/net1113                                          0.0170
 soc/_12430_                                                   0.0170
 soc/_07448_                                                   0.0170
 soc/net4332                                                   0.0170
 la_iena_mprj[77]                                              0.0170
 soc/_09050_                                                   0.0169
 soc/_07075_                                                   0.0169
 soc/_11648_                                                   0.0169
 soc/core.VexRiscv.RegFilePlugin_regFile[13][29]               0.0169
 housekeeping/_0869_                                           0.0169
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0169
 housekeeping/net1442                                          0.0169
 soc/_09495_                                                   0.0169
 soc/core.storage[11][6]                                       0.0169
 soc/_12364_                                                   0.0169
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN   0.0169
 soc/core.multiregimpl39_regs1                                 0.0169
 soc/core.mgmtsoc_irq                                          0.0169
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0169
 mgmt_buffers/la_data_in_mprj_bar[126]                         0.0169
 soc/core.mgmtsoc_master_phyconfig_storage[1]                  0.0169
 soc/_01110_                                                   0.0169
 mgmt_buffers/la_data_in_mprj_bar[112]                         0.0169
 soc/_13078_                                                   0.0169
 soc/_11211_                                                   0.0169
 mgmt_buffers/net163                                           0.0169
 soc/_05685_                                                   0.0169
 soc/core.VexRiscv.RegFilePlugin_regFile[8][15]                0.0169
 housekeeping/_2732_                                           0.0169
 housekeeping/net257                                           0.0169
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0169
 soc/net334                                                    0.0169
 soc/_03459_                                                   0.0169
 mgmt_buffers/la_data_in_mprj_bar[1]                           0.0169
 soc/_09242_                                                   0.0169
 housekeeping/gpio_configure[16][0]                            0.0169
 soc/_07767_                                                   0.0168
 soc/net557                                                    0.0168
 soc/_08309_                                                   0.0168
 soc/net1559                                                   0.0168
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[10]           0.0168
 soc/_08998_                                                   0.0168
 housekeeping/gpio_configure[35][12]                           0.0168
 soc/core.VexRiscv.RegFilePlugin_regFile[21][1]                0.0168
 soc/_10710_                                                   0.0168
 mgmt_buffers/la_data_in_mprj_bar[56]                          0.0168
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[25]         0.0168
 soc/net488                                                    0.0168
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0168
 soc/_04628_                                                   0.0168
 housekeeping/net1429                                          0.0168
 soc/_08118_                                                   0.0168
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.EN0          0.0168
 soc/core.dbg_uart_address[27]                                 0.0168
 soc/_07759_                                                   0.0168
 soc/_05953_                                                   0.0168
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[10]                   0.0168
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0167
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][29]       0.0167
 housekeeping/_2436_                                           0.0167
 soc/_02574_                                                   0.0167
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0167
 soc/_07753_                                                   0.0167
 soc/_10213_                                                   0.0167
 soc/core.la_ien_storage[123]                                  0.0167
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[12]   0.0167
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[14]                   0.0167
 soc/_07591_                                                   0.0167
 soc/_12606_                                                   0.0167
 soc/_10106_                                                   0.0167
 mgmt_buffers/la_data_in_mprj_bar[48]                          0.0167
 soc/_13531_                                                   0.0167
 soc/_04492_                                                   0.0167
 soc/_13580_                                                   0.0167
 soc/core.count[14]                                            0.0167
 soc/core.VexRiscv.RegFilePlugin_regFile[9][4]                 0.0167
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0167
 soc/_11668_                                                   0.0167
 soc/_13472_                                                   0.0167
 soc/core.dbg_uart_data[1]                                     0.0167
 soc/net2493                                                   0.0167
 soc/_05552_                                                   0.0167
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[4]   0.0167
 housekeeping/_1584_                                           0.0167
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0167
 soc/net1039                                                   0.0167
 soc/_07247_                                                   0.0167
 soc/_07363_                                                   0.0167
 housekeeping/gpio_configure[27][7]                            0.0166
 soc/_00679_                                                   0.0166
 soc/_04399_                                                   0.0166
 soc/_03047_                                                   0.0166
 soc/_03202_                                                   0.0166
 soc/_07302_                                                   0.0166
 soc/_10922_                                                   0.0166
 soc/_04698_                                                   0.0166
 soc/_10825_                                                   0.0166
 soc/_12326_                                                   0.0166
 soc/core.VexRiscv.RegFilePlugin_regFile[18][20]               0.0166
 housekeeping/_0003_                                           0.0166
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0166
 soc/net3827                                                   0.0166
 soc/core.multiregimpl102_regs0                                0.0166
 soc/core.count[6]                                             0.0166
 soc/_07074_                                                   0.0166
 mgmt_buffers/net1118                                          0.0166
 soc/net1939                                                   0.0166
 soc/net3048                                                   0.0166
 soc/_05117_                                                   0.0166
 soc/_08291_                                                   0.0166
 soc/core.VexRiscv.RegFilePlugin_regFile[19][18]               0.0166
 soc/_05155_                                                   0.0166
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[25]       0.0166
 soc/_08892_                                                   0.0166
 soc/core.RAM256/BANK128[1].RAM128.DEC0.EN                     0.0166
 soc/_11984_                                                   0.0166
 soc/core.storage[1][6]                                        0.0165
 soc/core.uart_phy_rx_phase[6]                                 0.0165
 soc/_06087_                                                   0.0165
 soc/_08649_                                                   0.0165
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0165
 soc/net2756                                                   0.0165
 soc/core.VexRiscv.RegFilePlugin_regFile[9][18]                0.0165
 soc/net1218                                                   0.0165
 soc/core.multiregimpl88_regs0                                 0.0165
 soc/_08742_                                                   0.0165
 soc/net533                                                    0.0165
 soc/_08690_                                                   0.0165
 soc/_01320_                                                   0.0165
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][10]   0.0165
 soc/_05638_                                                   0.0165
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0165
 soc/_09652_                                                   0.0165
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0165
 soc/_11171_                                                   0.0165
 soc/_03147_                                                   0.0165
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].X       0.0165
 soc/_11339_                                                   0.0165
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0165
 housekeeping/_1330_                                           0.0165
 soc/_09712_                                                   0.0165
 soc/_03861_                                                   0.0165
 mgmt_buffers/net694                                           0.0165
 soc/core.multiregimpl50_regs0                                 0.0165
 soc/core.interface3_bank_bus_dat_r[30]                        0.0165
 mgmt_buffers/net626                                           0.0165
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0165
 housekeeping/net740                                           0.0165
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0164
 soc/_08483_                                                   0.0164
 soc/core.VexRiscv.RegFilePlugin_regFile[24][29]               0.0164
 soc/_08224_                                                   0.0164
 soc/_13081_                                                   0.0164
 soc/_01144_                                                   0.0164
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[5]   0.0164
 mgmt_buffers/net1470                                          0.0164
 soc/_08436_                                                   0.0164
 mgmt_buffers/la_data_in_mprj_bar[94]                          0.0164
 soc/net1773                                                   0.0164
 soc/_00039_                                                   0.0164
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0164
 housekeeping/_1067_                                           0.0164
 housekeeping/_1891_                                           0.0164
 housekeeping/gpio_configure[34][2]                            0.0164
 soc/_02883_                                                   0.0164
 soc/_02303_                                                   0.0164
 housekeeping/gpio_configure[30][0]                            0.0164
 housekeeping/gpio_configure[8][7]                             0.0164
 soc/net2462                                                   0.0164
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0164
 housekeeping/_0355_                                           0.0164
 housekeeping/_3036_                                           0.0164
 soc/_13591_                                                   0.0164
 soc/_12889_                                                   0.0164
 soc/_08715_                                                   0.0164
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[8]          0.0164
 soc/_07280_                                                   0.0164
 housekeeping/_1534_                                           0.0164
 la_iena_mprj[74]                                              0.0164
 soc/_13497_                                                   0.0164
 soc/core.storage_1[2][1]                                      0.0164
 soc/core.VexRiscv.RegFilePlugin_regFile[10][17]               0.0163
 mgmt_buffers/la_data_in_mprj_bar[101]                         0.0163
 mgmt_buffers/la_data_in_enable[28]                            0.0163
 soc/net2888                                                   0.0163
 soc/_03456_                                                   0.0163
 mgmt_buffers/net618                                           0.0163
 soc/core.gpioin0_pending_r                                    0.0163
 soc/core.VexRiscv.RegFilePlugin_regFile[6][29]                0.0163
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0163
 soc/_07547_                                                   0.0163
 housekeeping/gpio_configure[12][0]                            0.0163
 soc/core.RAM128/BLOCK[0].RAM32.Do0[27]                        0.0163
 soc/_02411_                                                   0.0163
 soc/core.multiregimpl78_regs1                                 0.0163
 mgmt_buffers/net1139                                          0.0163
 soc/_11178_                                                   0.0163
 soc/_06903_                                                   0.0163
 soc/_09694_                                                   0.0163
 soc/_03696_                                                   0.0163
 soc/_07287_                                                   0.0163
 mgmt_buffers/net614                                           0.0163
 soc/_02154_                                                   0.0163
 soc/net3849                                                   0.0163
 soc/core.RAM256/BANK128[1].RAM128.A0BUF[1].X                  0.0162
 soc/core.VexRiscv.dBusWishbone_ADR[3]                         0.0162
 soc/core.la_oe_storage[15]                                    0.0162
 soc/core.mgmtsoc_bus_errors[31]                               0.0162
 soc/core.VexRiscv.RegFilePlugin_regFile[23][17]               0.0162
 soc/core.multiregimpl33_regs1                                 0.0162
 soc/net3813                                                   0.0162
 soc/_02781_                                                   0.0162
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0162
 soc/core.dbg_uart_length[7]                                   0.0162
 housekeeping/gpio_configure[6][4]                             0.0162
 soc/_02755_                                                   0.0162
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0162
 soc/_08791_                                                   0.0162
 soc/core.dbg_uart_rx_phase[18]                                0.0162
 soc/_13729_                                                   0.0162
 housekeeping/net134                                           0.0162
 la_data_in_mprj[77]                                           0.0162
 housekeeping/_1096_                                           0.0162
 housekeeping/_1366_                                           0.0162
 soc/core.VexRiscv.RegFilePlugin_regFile[28][18]               0.0162
 soc/net2329                                                   0.0162
 soc/net3950                                                   0.0162
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[12]         0.0162
 soc/net3001                                                   0.0162
 soc/_08008_                                                   0.0162
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0161
 soc/_12697_                                                   0.0161
 soc/_11050_                                                   0.0161
 soc/_02958_                                                   0.0161
 soc/net2055                                                   0.0161
 soc/core.mgmtsoc_value[18]                                    0.0161
 soc/_08722_                                                   0.0161
 housekeeping/_2001_                                           0.0161
 soc/_03910_                                                   0.0161
 la_iena_mprj[66]                                              0.0161
 soc/_11094_                                                   0.0161
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0161
 soc/net700                                                    0.0161
 soc/net1280                                                   0.0161
 mgmt_buffers/net168                                           0.0161
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0161
 housekeeping/_1188_                                           0.0161
 soc/_08382_                                                   0.0161
 soc/core.gpioin4_gpioin4_irq                                  0.0161
 soc/_03519_                                                   0.0161
 soc/_09043_                                                   0.0161
 soc/_03268_                                                   0.0161
 soc/_06506_                                                   0.0160
 soc/_04265_                                                   0.0160
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0160
 soc/_13657_                                                   0.0160
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[2]       0.0160
 soc/_03091_                                                   0.0160
 soc/net2748                                                   0.0160
 soc/_03505_                                                   0.0160
 soc/net1034                                                   0.0160
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0160
 soc/_08300_                                                   0.0160
 soc/_05660_                                                   0.0160
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0160
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0160
 soc/_00085_                                                   0.0160
 housekeeping/_2171_                                           0.0160
 soc/_11120_                                                   0.0160
 soc/_00947_                                                   0.0160
 soc/net1934                                                   0.0160
 soc/_11800_                                                   0.0160
 soc/_02480_                                                   0.0160
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[18]         0.0160
 soc/_09094_                                                   0.0160
 housekeeping/_1245_                                           0.0160
 housekeeping/gpio_configure[35][10]                           0.0160
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0160
 soc/core.VexRiscv.RegFilePlugin_regFile[3][0]                 0.0160
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[21]              0.0160
 soc/net3240                                                   0.0160
 soc/net2964                                                   0.0159
 soc/core.VexRiscv.RegFilePlugin_regFile[14][23]               0.0159
 soc/_08499_                                                   0.0159
 housekeeping/gpio_configure[14][5]                            0.0159
 mgmt_buffers/net689                                           0.0159
 soc/net29                                                     0.0159
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0159
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]   0.0159
 soc/_09940_                                                   0.0159
 soc/net2621                                                   0.0159
 soc/_09832_                                                   0.0159
 soc/_08928_                                                   0.0159
 soc/_08748_                                                   0.0159
 mgmt_buffers/net883                                           0.0159
 soc/net2300                                                   0.0159
 housekeeping/_2622_                                           0.0159
 soc/_03032_                                                   0.0159
 soc/_08548_                                                   0.0159
 housekeeping/net1700                                          0.0159
 soc/core.interface0_bank_bus_dat_r[13]                        0.0159
 soc/core.interface0_bank_bus_dat_r[20]                        0.0159
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0158
 soc/core.storage[10][1]                                       0.0158
 soc/_13050_                                                   0.0158
 la_data_in_mprj[61]                                           0.0158
 housekeeping/gpio_configure[14][7]                            0.0158
 soc/_07341_                                                   0.0158
 soc/core.RAM128/BLOCK[2].RAM32.A0BUF[0].X                     0.0158
 soc/_05993_                                                   0.0158
 soc/net1419                                                   0.0158
 soc/core.mgmtsoc_litespisdrphycore_storage[5]                 0.0158
 housekeeping/net1443                                          0.0158
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0158
 housekeeping/gpio_configure[25][9]                            0.0158
 soc/_04832_                                                   0.0158
 housekeeping/_1022_                                           0.0158
 soc/_00958_                                                   0.0158
 soc/core.VexRiscv.RegFilePlugin_regFile[14][9]                0.0158
 housekeeping/gpio_configure[32][0]                            0.0158
 soc/core.VexRiscv.RegFilePlugin_regFile[0][17]                0.0158
 housekeeping/_2563_                                           0.0158
 soc/_04184_                                                   0.0158
 mgmt_buffers/net259                                           0.0158
 soc/_12824_                                                   0.0158
 soc/_04394_                                                   0.0158
 soc/_02057_                                                   0.0158
 soc/_02157_                                                   0.0158
 soc/core.uart_phy_rx_data[3]                                  0.0158
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0158
 mgmt_buffers/la_data_in_enable[124]                           0.0158
 soc/_03439_                                                   0.0157
 soc/_05517_                                                   0.0157
 soc/_05309_                                                   0.0157
 soc/_05235_                                                   0.0157
 soc/core.spimaster_storage[13]                                0.0157
 soc/net1619                                                   0.0157
 soc/_07583_                                                   0.0157
 soc/_13374_                                                   0.0157
 soc/_04042_                                                   0.0157
 housekeeping/_1292_                                           0.0157
 soc/_10287_                                                   0.0157
 soc/_00062_                                                   0.0157
 soc/core.mgmtsoc_load_storage[13]                             0.0157
 soc/net3658                                                   0.0157
 soc/_01928_                                                   0.0157
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0157
 soc/_00109_                                                   0.0157
 soc/_03896_                                                   0.0157
 soc/net2927                                                   0.0157
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[29]       0.0157
 soc/net2979                                                   0.0157
 soc/_07165_                                                   0.0157
 soc/_12255_                                                   0.0157
 housekeeping/net597                                           0.0157
 soc/net1153                                                   0.0157
 soc/_11085_                                                   0.0157
 soc/net2636                                                   0.0156
 soc/_10958_                                                   0.0156
 soc/_13141_                                                   0.0156
 soc/net2785                                                   0.0156
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0156
 housekeeping/gpio_configure[5][11]                            0.0156
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[31].A                    0.0156
 soc/_11491_                                                   0.0156
 housekeeping/_3119_                                           0.0156
 soc/_05009_                                                   0.0156
 mgmt_buffers/net237                                           0.0156
 soc/_04302_                                                   0.0156
 soc/_00461_                                                   0.0156
 soc/_12563_                                                   0.0156
 housekeeping/gpio_configure[29][4]                            0.0156
 soc/core.multiregimpl134_regs1                                0.0156
 soc/net2426                                                   0.0156
 soc/net2354                                                   0.0156
 soc/_10481_                                                   0.0156
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][4]        0.0156
 soc/_03398_                                                   0.0156
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0156
 soc/_07373_                                                   0.0155
 housekeeping/_0914_                                           0.0155
 soc/_08160_                                                   0.0155
 soc/core.storage[9][4]                                        0.0155
 soc/core.VexRiscv.decode_to_execute_RS1[5]                    0.0155
 housekeeping/_2758_                                           0.0155
 soc/_00036_                                                   0.0155
 soc/_12081_                                                   0.0155
 soc/net849                                                    0.0155
 soc/_10880_                                                   0.0155
 soc/_13084_                                                   0.0155
 housekeeping/_2947_                                           0.0155
 housekeeping/gpio_configure[3][6]                             0.0155
 soc/_08405_                                                   0.0155
 soc/_11478_                                                   0.0155
 soc/_11732_                                                   0.0155
 soc/_03673_                                                   0.0155
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][10]      0.0155
 soc/core.dbg_uart_address[24]                                 0.0155
 soc/core.VexRiscv.RegFilePlugin_regFile[29][15]               0.0155
 soc/_04513_                                                   0.0155
 soc/_09797_                                                   0.0155
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0154
 housekeeping/_2844_                                           0.0154
 soc/_03528_                                                   0.0154
 soc/_09779_                                                   0.0154
 soc/_01683_                                                   0.0154
 soc/net4648                                                   0.0154
 mprj_dat_i_core[24]                                           0.0154
 soc/net2391                                                   0.0154
 soc/core.VexRiscv.RegFilePlugin_regFile[5][21]                0.0154
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0154
 soc/net2394                                                   0.0154
 soc/_05319_                                                   0.0154
 soc/_08361_                                                   0.0154
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[5]                    0.0154
 soc/net2758                                                   0.0154
 housekeeping/_2329_                                           0.0154
 soc/_04327_                                                   0.0154
 soc/_05373_                                                   0.0154
 soc/core.uart_tx_fifo_consume[1]                              0.0154
 housekeeping/_1981_                                           0.0154
 soc/_10928_                                                   0.0154
 soc/_10691_                                                   0.0154
 soc/core.VexRiscv.RegFilePlugin_regFile[7][10]                0.0154
 soc/_12504_                                                   0.0154
 soc/_10892_                                                   0.0153
 soc/net2666                                                   0.0153
 soc/_12322_                                                   0.0153
 soc/_00182_                                                   0.0153
 soc/_05522_                                                   0.0153
 soc/net3758                                                   0.0153
 soc/core.RAM128/BLOCK[0].RAM32.A0BUF[0].X                     0.0153
 soc/_02834_                                                   0.0153
 soc/net878                                                    0.0153
 housekeeping/_0859_                                           0.0153
 soc/_10915_                                                   0.0153
 soc/_05193_                                                   0.0153
 soc/net1095                                                   0.0153
 housekeeping/_2450_                                           0.0153
 soc/_12330_                                                   0.0153
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0153
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0153
 soc/_04647_                                                   0.0153
 soc/net98                                                     0.0153
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[3].X       0.0153
 soc/core.grant[1]                                             0.0153
 housekeeping/_0104_                                           0.0153
 soc/_08219_                                                   0.0153
 soc/_04653_                                                   0.0153
 soc/_09584_                                                   0.0153
 soc/_06147_                                                   0.0153
 soc/_11677_                                                   0.0153
 housekeeping/_2921_                                           0.0153
 housekeeping/net356                                           0.0153
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].X       0.0152
 housekeeping/_2358_                                           0.0152
 housekeeping/net1794                                          0.0152
 soc/_06928_                                                   0.0152
 soc/core.VexRiscv.execute_to_memory_PC[21]                    0.0152
 soc/_03319_                                                   0.0152
 soc/net1623                                                   0.0152
 housekeeping/_0743_                                           0.0152
 soc/_01728_                                                   0.0152
 housekeeping/gpio_configure[29][8]                            0.0152
 soc/_07732_                                                   0.0152
 soc/_12826_                                                   0.0152
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0152
 soc/_08838_                                                   0.0152
 soc/_02898_                                                   0.0152
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.WEBUF[0].A   0.0152
 soc/_13264_                                                   0.0152
 soc/core.mgmtsoc_value[2]                                     0.0151
 soc/_00570_                                                   0.0151
 soc/_08607_                                                   0.0151
 soc/core.mgmtsoc_reload_storage[23]                           0.0151
 soc/core.mgmtsoc_load_storage[3]                              0.0151
 soc/_02231_                                                   0.0151
 soc/_10864_                                                   0.0151
 soc/_02149_                                                   0.0151
 soc/net2687                                                   0.0151
 soc/_10438_                                                   0.0151
 soc/_13394_                                                   0.0151
 soc/_09942_                                                   0.0151
 soc/_12831_                                                   0.0151
 soc/net2339                                                   0.0151
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0151
 soc/_08486_                                                   0.0151
 soc/_04920_                                                   0.0151
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0150
 soc/_13061_                                                   0.0150
 housekeeping/_2288_                                           0.0150
 soc/net1803                                                   0.0150
 soc/_08860_                                                   0.0150
 soc/_13504_                                                   0.0150
 housekeeping/_2586_                                           0.0150
 soc/net2705                                                   0.0150
 soc/_01980_                                                   0.0150
 soc/_13302_                                                   0.0150
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0150
 soc/_02924_                                                   0.0150
 soc/net4170                                                   0.0150
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0150
 soc/_13559_                                                   0.0150
 soc/_07077_                                                   0.0150
 soc/core.gpioin3_enable_storage                               0.0150
 soc/_08729_                                                   0.0150
 soc/_12612_                                                   0.0150
 soc/_08270_                                                   0.0150
 soc/_04983_                                                   0.0150
 mgmt_buffers/net190                                           0.0149
 mgmt_buffers/la_data_in_mprj_bar[59]                          0.0149
 soc/_08066_                                                   0.0149
 mprj_dat_i_core[27]                                           0.0149
 soc/_10436_                                                   0.0149
 soc/_00546_                                                   0.0149
 mgmt_buffers/net683                                           0.0149
 soc/_01812_                                                   0.0149
 soc/_09864_                                                   0.0149
 soc/_09654_                                                   0.0149
 soc/_03039_                                                   0.0149
 mgmt_buffers/net254                                           0.0149
 soc/_09873_                                                   0.0149
 mgmt_buffers/net695                                           0.0149
 soc/net2058                                                   0.0149
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0149
 soc/_08222_                                                   0.0149
 soc/net28                                                     0.0149
 housekeeping/_1293_                                           0.0149
 soc/_04556_                                                   0.0149
 soc/_07604_                                                   0.0149
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0149
 soc/_08176_                                                   0.0149
 housekeeping/gpio_configure[11][2]                            0.0149
 soc/_12915_                                                   0.0149
 housekeeping/_1143_                                           0.0149
 soc/net3088                                                   0.0149
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0149
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]   0.0149
 soc/_01517_                                                   0.0148
 soc/_04040_                                                   0.0148
 soc/_03933_                                                   0.0148
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0148
 soc/core.dbg_uart_rx_phase[23]                                0.0148
 soc/_09577_                                                   0.0148
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][23]       0.0148
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0148
 soc/_08699_                                                   0.0148
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0148
 soc/_09668_                                                   0.0148
 soc/core.dbg_uart_tx_count[2]                                 0.0148
 soc/_12477_                                                   0.0148
 mgmt_buffers/net898                                           0.0148
 soc/net4451                                                   0.0148
 soc/_07758_                                                   0.0148
 housekeeping/mgmt_gpio_data[23]                               0.0148
 soc/_05908_                                                   0.0148
 mprj_dat_i_core[30]                                           0.0148
 soc/_01048_                                                   0.0148
 soc/_08684_                                                   0.0148
 soc/_07284_                                                   0.0148
 housekeeping/_1275_                                           0.0148
 soc/core.VexRiscv.CsrPlugin_mepc[24]                          0.0148
 mgmt_buffers/net612                                           0.0148
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[1].X       0.0148
 soc/core.multiregimpl18_regs0                                 0.0148
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0147
 soc/_10508_                                                   0.0147
 soc/_11137_                                                   0.0147
 soc/_10226_                                                   0.0147
 soc/core.VexRiscv.RegFilePlugin_regFile[23][15]               0.0147
 soc/core.VexRiscv.RegFilePlugin_regFile[21][17]               0.0147
 soc/_03705_                                                   0.0147
 housekeeping/net145                                           0.0147
 soc/_02222_                                                   0.0147
 soc/_10761_                                                   0.0147
 soc/_03383_                                                   0.0147
 soc/_07458_                                                   0.0147
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0147
 soc/_05562_                                                   0.0147
 mgmt_buffers/la_data_in_mprj_bar[10]                          0.0147
 soc/_12252_                                                   0.0147
 la_data_in_mprj[63]                                           0.0147
 soc/_01615_                                                   0.0147
 soc/_09076_                                                   0.0147
 soc/_09997_                                                   0.0147
 soc/_08800_                                                   0.0147
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][3]       0.0147
 soc/net674                                                    0.0147
 soc/net1065                                                   0.0147
 housekeeping/gpio_configure[31][6]                            0.0147
 housekeeping/gpio_configure[37][4]                            0.0147
 soc/_03927_                                                   0.0147
 soc/_02797_                                                   0.0147
 soc/_05462_                                                   0.0147
 soc/_12531_                                                   0.0147
 soc/core.VexRiscv.CsrPlugin_mepc[19]                          0.0147
 mgmt_buffers/mprj_dat_i_core_bar[25]                          0.0147
 soc/_02083_                                                   0.0147
 soc/_09616_                                                   0.0147
 housekeeping/_1265_                                           0.0147
 soc/_06328_                                                   0.0147
 soc/core.storage[7][4]                                        0.0147
 soc/_04851_                                                   0.0147
 soc/core.VexRiscv.RegFilePlugin_regFile[0][13]                0.0147
 soc/core.mgmtsoc_reload_storage[20]                           0.0147
 soc/_03372_                                                   0.0146
 soc/_00193_                                                   0.0146
 soc/net1011                                                   0.0146
 soc/_07006_                                                   0.0146
 soc/_10583_                                                   0.0146
 soc/net2837                                                   0.0146
 soc/_07901_                                                   0.0146
 mgmt_buffers/la_data_in_mprj_bar[82]                          0.0146
 housekeeping/_2172_                                           0.0146
 soc/_13103_                                                   0.0146
 soc/net1749                                                   0.0146
 soc/net2813                                                   0.0146
 mgmt_buffers/la_data_in_mprj_bar[115]                         0.0146
 soc/core.mgmtsoc_load_storage[16]                             0.0146
 soc/_03030_                                                   0.0146
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0146
 soc/_08701_                                                   0.0145
 soc/_09073_                                                   0.0145
 soc/net2431                                                   0.0145
 soc/_01407_                                                   0.0145
 soc/_10624_                                                   0.0145
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0145
 soc/_06568_                                                   0.0145
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0145
 soc/core.storage[2][6]                                        0.0145
 soc/_05598_                                                   0.0145
 soc/_02913_                                                   0.0145
 soc/_10985_                                                   0.0145
 soc/net1486                                                   0.0145
 soc/_02479_                                                   0.0145
 soc/_10443_                                                   0.0145
 mgmt_buffers/la_data_in_mprj_bar[120]                         0.0145
 housekeeping/_1344_                                           0.0145
 soc/_09973_                                                   0.0145
 housekeeping/_2584_                                           0.0145
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0145
 housekeeping/gpio_configure[37][12]                           0.0145
 soc/_03249_                                                   0.0145
 soc/_07676_                                                   0.0145
 soc/_08221_                                                   0.0145
 soc/_09173_                                                   0.0145
 soc/_05004_                                                   0.0145
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[3].X       0.0145
 soc/core.VexRiscv.RegFilePlugin_regFile[25][0]                0.0144
 soc/_00184_                                                   0.0144
 soc/_09476_                                                   0.0144
 soc/net1689                                                   0.0144
 soc/_03246_                                                   0.0144
 soc/_12968_                                                   0.0144
 soc/_13508_                                                   0.0144
 soc/_00114_                                                   0.0144
 mgmt_buffers/la_data_in_mprj_bar[6]                           0.0144
 soc/core.storage_1[9][7]                                      0.0144
 soc/core.uart_phy_rx_phase[12]                                0.0144
 mgmt_buffers/net146                                           0.0144
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0144
 soc/core.RAM128/BLOCK[2].RAM32.A0BUF[2].X                     0.0144
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0144
 soc/core.storage[6][5]                                        0.0144
 soc/_07558_                                                   0.0144
 soc/core.mgmtsoc_litespimmap_storage[4]                       0.0144
 soc/_09722_                                                   0.0144
 soc/net2347                                                   0.0144
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0144
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0144
 soc/core.RAM256/BANK128[1].RAM128.A0BUF[6].X                  0.0143
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0143
 soc/_08614_                                                   0.0143
 mgmt_buffers/net249                                           0.0143
 mgmt_buffers/net901                                           0.0143
 soc/_08039_                                                   0.0143
 soc/_13558_                                                   0.0143
 soc/_10518_                                                   0.0143
 la_data_in_mprj[83]                                           0.0143
 soc/_09421_                                                   0.0143
 housekeeping/_2601_                                           0.0143
 soc/net3913                                                   0.0143
 soc/_03996_                                                   0.0143
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[15]   0.0143
 soc/_06741_                                                   0.0143
 soc/net3900                                                   0.0143
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[3].X       0.0143
 soc/core.VexRiscv.DebugPlugin_godmode                         0.0143
 soc/_00879_                                                   0.0143
 soc/_00179_                                                   0.0143
 soc/core.VexRiscv.RegFilePlugin_regFile[21][8]                0.0143
 soc/core.multiregimpl114_regs0                                0.0143
 soc/net2429                                                   0.0143
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[9]   0.0143
 housekeeping/_1946_                                           0.0143
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[11].A                    0.0143
 soc/net2555                                                   0.0142
 soc/_02916_                                                   0.0142
 soc/net2046                                                   0.0142
 soc/_09386_                                                   0.0142
 housekeeping/_2150_                                           0.0142
 soc/_07494_                                                   0.0142
 soc/_00360_                                                   0.0142
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0142
 mgmt_buffers/net906                                           0.0142
 housekeeping/gpio_configure[33][1]                            0.0142
 soc/_04902_                                                   0.0142
 soc/_07613_                                                   0.0142
 soc/_02791_                                                   0.0142
 soc/net329                                                    0.0142
 soc/_12620_                                                   0.0142
 housekeeping/_1550_                                           0.0142
 soc/_06933_                                                   0.0142
 soc/_07047_                                                   0.0142
 soc/_13494_                                                   0.0142
 soc/core.dbg_uart_tx_phase[5]                                 0.0142
 soc/core.VexRiscv.RegFilePlugin_regFile[12][10]               0.0142
 soc/_09529_                                                   0.0141
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[3].X       0.0141
 soc/net2617                                                   0.0141
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0141
 soc/core.multiregimpl75_regs1                                 0.0141
 soc/_06562_                                                   0.0141
 soc/core.VexRiscv.RegFilePlugin_regFile[21][12]               0.0141
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0141
 soc/net10                                                     0.0141
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0141
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0141
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0141
 soc/net2641                                                   0.0141
 housekeeping/_2213_                                           0.0141
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[1].X       0.0141
 soc/net2905                                                   0.0141
 soc/core.interface0_bank_bus_dat_r[17]                        0.0141
 soc/net3703                                                   0.0141
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[22]   0.0141
 soc/_08130_                                                   0.0141
 mgmt_buffers/la_data_in_mprj_bar[7]                           0.0141
 soc/_07582_                                                   0.0141
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[20]                   0.0141
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0141
 housekeeping/gpio_configure[4][4]                             0.0141
 soc/net821                                                    0.0141
 soc/net173                                                    0.0141
 soc/_13592_                                                   0.0141
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0140
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0140
 soc/_02274_                                                   0.0140
 soc/_12694_                                                   0.0140
 soc/_03765_                                                   0.0140
 soc/_03200_                                                   0.0140
 soc/net3016                                                   0.0140
 soc/_03575_                                                   0.0140
 soc/core.dbg_uart_data[13]                                    0.0140
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0140
 soc/net84                                                     0.0140
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_address[3]            0.0140
 soc/_00744_                                                   0.0140
 soc/_12453_                                                   0.0140
 soc/_00983_                                                   0.0140
 soc/_13434_                                                   0.0140
 soc/net3781                                                   0.0140
 soc/_09936_                                                   0.0140
 mprj_dat_i_core[16]                                           0.0139
 soc/_03320_                                                   0.0139
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[17]       0.0139
 soc/core.gpioin5_pending_r                                    0.0139
 housekeeping/gpio_configure[18][12]                           0.0139
 soc/_08814_                                                   0.0139
 soc/_11873_                                                   0.0139
 soc/_04487_                                                   0.0139
 soc/_12541_                                                   0.0139
 mprj_dat_i_core[21]                                           0.0139
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[2].X   0.0139
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0139
 soc/core.RAM128/A0BUF[5].X                                    0.0139
 mprj_dat_i_core[22]                                           0.0139
 housekeeping/net270                                           0.0139
 soc/_07548_                                                   0.0139
 soc/_13561_                                                   0.0139
 housekeeping/gpio_configure[23][3]                            0.0139
 soc/_09380_                                                   0.0139
 soc/_10932_                                                   0.0139
 soc/_01989_                                                   0.0139
 mgmt_buffers/la_data_in_mprj_bar[51]                          0.0139
 soc/_11124_                                                   0.0139
 soc/_09089_                                                   0.0139
 soc/_09676_                                                   0.0138
 housekeeping/_2542_                                           0.0138
 soc/_07739_                                                   0.0138
 soc/_01315_                                                   0.0138
 soc/_00636_                                                   0.0138
 soc/_07707_                                                   0.0138
 mgmt_buffers/net238                                           0.0138
 soc/_13562_                                                   0.0138
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0138
 soc/_03142_                                                   0.0138
 soc/_07733_                                                   0.0138
 housekeeping/_0863_                                           0.0138
 soc/core.dbg_uart_rx_phase[19]                                0.0138
 soc/net676                                                    0.0138
 soc/_09096_                                                   0.0138
 soc/core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[1]   0.0138
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0138
 soc/core.VexRiscv.RegFilePlugin_regFile[5][1]                 0.0138
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[15]                   0.0138
 soc/_06487_                                                   0.0138
 soc/core.storage_1[13][5]                                     0.0138
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0138
 soc/net2459                                                   0.0138
 soc/_07986_                                                   0.0138
 soc/core.mgmtsoc_value_status[7]                              0.0138
 soc/net1609                                                   0.0138
 soc/_09730_                                                   0.0138
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0138
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0138
 soc/core.VexRiscv.RegFilePlugin_regFile[30][15]               0.0137
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0137
 mgmt_buffers/mprj_dat_i_core_bar[5]                           0.0137
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0137
 housekeeping/serial_data_staging_1[9]                         0.0137
 soc/net230                                                    0.0137
 housekeeping/_1626_                                           0.0137
 soc/core.storage[4][3]                                        0.0137
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0137
 soc/_10417_                                                   0.0137
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0137
 soc/core.VexRiscv.CsrPlugin_mtvec_base[10]                    0.0137
 soc/_08985_                                                   0.0137
 soc/_13202_                                                   0.0137
 soc/_05329_                                                   0.0137
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0137
 soc/_02047_                                                   0.0137
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[1].X       0.0137
 soc/core.VexRiscv.RegFilePlugin_regFile[22][19]               0.0137
 soc/core.VexRiscv.RegFilePlugin_regFile[26][28]               0.0137
 soc/_05600_                                                   0.0137
 soc/_10153_                                                   0.0137
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0137
 soc/_03576_                                                   0.0137
 soc/_13621_                                                   0.0137
 soc/_11704_                                                   0.0137
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0136
 soc/core.VexRiscv.RegFilePlugin_regFile[6][30]                0.0136
 soc/_01413_                                                   0.0136
 soc/_13370_                                                   0.0136
 soc/_12603_                                                   0.0136
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[15]   0.0136
 soc/_01224_                                                   0.0136
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[31]      0.0136
 soc/_03669_                                                   0.0136
 soc/_09768_                                                   0.0136
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0136
 soc/_00342_                                                   0.0136
 soc/_07529_                                                   0.0136
 soc/core.interface3_bank_bus_dat_r[4]                         0.0136
 housekeeping/_2972_                                           0.0136
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0136
 soc/_08859_                                                   0.0136
 housekeeping/_1152_                                           0.0136
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0136
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0136
 soc/core.interface0_bank_bus_dat_r[21]                        0.0136
 soc/_09510_                                                   0.0136
 soc/_10562_                                                   0.0136
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[5]   0.0136
 mgmt_buffers/net176                                           0.0136
 soc/net2664                                                   0.0135
 housekeeping/gpio_configure[27][11]                           0.0135
 soc/_02344_                                                   0.0135
 housekeeping/_0275_                                           0.0135
 housekeeping/gpio_configure[6][11]                            0.0135
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][11]       0.0135
 soc/net1878                                                   0.0135
 mgmt_buffers/net623                                           0.0135
 housekeeping/_1963_                                           0.0135
 soc/_03177_                                                   0.0135
 soc/core.VexRiscv.RegFilePlugin_regFile[3][16]                0.0135
 housekeeping/net619                                           0.0135
 soc/core.gpio_oe_storage                                      0.0135
 soc/_09065_                                                   0.0135
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0135
 soc/_08597_                                                   0.0135
 soc/_05629_                                                   0.0135
 soc/_02554_                                                   0.0135
 soc/_11859_                                                   0.0135
 soc/_01251_                                                   0.0135
 soc/_06410_                                                   0.0135
 soc/core.VexRiscv.RegFilePlugin_regFile[10][27]               0.0134
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0134
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][17]       0.0134
 soc/_10246_                                                   0.0134
 soc/core.VexRiscv.RegFilePlugin_regFile[5][23]                0.0134
 soc/_07040_                                                   0.0134
 soc/_03766_                                                   0.0134
 soc/net719                                                    0.0134
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0134
 soc/_09105_                                                   0.0134
 soc/net2415                                                   0.0134
 soc/core.multiregimpl27_regs0                                 0.0134
 soc/_08609_                                                   0.0134
 soc/core.dbg_uart_address[20]                                 0.0134
 housekeeping/gpio_configure[1][2]                             0.0134
 soc/_13128_                                                   0.0134
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0134
 housekeeping/gpio_configure[5][2]                             0.0134
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0134
 soc/core.VexRiscv.dBusWishbone_ADR[23]                        0.0134
 soc/_04989_                                                   0.0134
 housekeeping/_2630_                                           0.0134
 housekeeping/_2456_                                           0.0134
 housekeeping/gpio_configure[3][1]                             0.0134
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][27]      0.0134
 soc/_02637_                                                   0.0134
 soc/_06483_                                                   0.0134
 soc/_08525_                                                   0.0133
 soc/_00526_                                                   0.0133
 soc/_06742_                                                   0.0133
 soc/_12482_                                                   0.0133
 soc/_07628_                                                   0.0133
 soc/net3288                                                   0.0133
 soc/net2620                                                   0.0133
 soc/core.storage_1[8][6]                                      0.0133
 mgmt_buffers/la_data_in_enable[60]                            0.0133
 soc/net3574                                                   0.0133
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[10]              0.0133
 soc/core.VexRiscv.dBusWishbone_CYC                            0.0133
 soc/_06721_                                                   0.0133
 soc/core.mgmtsoc_bus_errors[6]                                0.0133
 soc/_04776_                                                   0.0133
 soc/net2654                                                   0.0133
 soc/_10905_                                                   0.0133
 soc/_09656_                                                   0.0133
 soc/core.uart_phy_tx_phase[6]                                 0.0133
 soc/_03225_                                                   0.0133
 housekeeping/_0212_                                           0.0133
 soc/_12036_                                                   0.0133
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0133
 soc/_11615_                                                   0.0133
 soc/core.VexRiscv.RegFilePlugin_regFile[30][16]               0.0133
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0133
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0132
 soc/_12847_                                                   0.0132
 soc/_03441_                                                   0.0132
 soc/core.storage_1[6][4]                                      0.0132
 housekeeping/_2428_                                           0.0132
 soc/core.storage[11][7]                                       0.0132
 soc/_02843_                                                   0.0132
 soc/_08545_                                                   0.0132
 soc/_04975_                                                   0.0132
 soc/core.storage_1[7][3]                                      0.0132
 soc/_03273_                                                   0.0132
 mgmt_buffers/la_data_in_mprj_bar[4]                           0.0132
 soc/_09375_                                                   0.0132
 housekeeping/_2724_                                           0.0132
 soc/_00411_                                                   0.0132
 soc/_06649_                                                   0.0132
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].A       0.0132
 soc/net2382                                                   0.0132
 housekeeping/_3161_                                           0.0132
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0132
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[7]   0.0132
 housekeeping/_1469_                                           0.0132
 soc/net2736                                                   0.0132
 soc/_07436_                                                   0.0132
 soc/_12962_                                                   0.0132
 soc/_07442_                                                   0.0132
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0132
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0132
 soc/_03051_                                                   0.0132
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0132
 soc/core.spi_master_mosi_storage[6]                           0.0132
 soc/_03594_                                                   0.0131
 housekeeping/_2331_                                           0.0131
 soc/core.VexRiscv.RegFilePlugin_regFile[30][13]               0.0131
 soc/_12104_                                                   0.0131
 soc/_07334_                                                   0.0131
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0131
 housekeeping/_2224_                                           0.0131
 soc/core.mgmtsoc_reload_storage[14]                           0.0131
 soc/_04494_                                                   0.0131
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[0]        0.0131
 soc/_08299_                                                   0.0131
 soc/core.VexRiscv.RegFilePlugin_regFile[14][30]               0.0131
 soc/_09816_                                                   0.0131
 soc/_07638_                                                   0.0131
 soc/net2738                                                   0.0131
 soc/_10997_                                                   0.0131
 soc/core.VexRiscv.dBusWishbone_ADR[0]                         0.0131
 soc/net2765                                                   0.0131
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0131
 housekeeping/_2444_                                           0.0131
 soc/_07113_                                                   0.0131
 housekeeping/gpio_configure[13][4]                            0.0131
 soc/_04348_                                                   0.0131
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0131
 soc/net820                                                    0.0131
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0131
 soc/net650                                                    0.0131
 housekeeping/gpio_configure[8][12]                            0.0131
 soc/_03280_                                                   0.0131
 housekeeping/gpio_configure[13][10]                           0.0131
 soc/core.storage_1[8][4]                                      0.0131
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][5]       0.0131
 mgmt_buffers/net197                                           0.0131
 soc/_11521_                                                   0.0131
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[7]        0.0131
 soc/_04538_                                                   0.0131
 soc/net2828                                                   0.0130
 soc/_10093_                                                   0.0130
 soc/core.uart_phy_tx_phase[23]                                0.0130
 mgmt_buffers/net707                                           0.0130
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0130
 soc/_03224_                                                   0.0130
 soc/core.VexRiscv.RegFilePlugin_regFile[9][21]                0.0130
 soc/_05247_                                                   0.0130
 soc/_10984_                                                   0.0130
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0130
 soc/_02308_                                                   0.0130
 soc/_01847_                                                   0.0130
 soc/_03503_                                                   0.0130
 soc/_13148_                                                   0.0130
 soc/_11921_                                                   0.0130
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[9].A                     0.0130
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0130
 soc/_11935_                                                   0.0130
 soc/net3802                                                   0.0130
 soc/net1539                                                   0.0130
 soc/_06804_                                                   0.0130
 soc/core.RAM128/BLOCK[0].RAM32.Do0[31]                        0.0129
 soc/_08707_                                                   0.0129
 soc/_11649_                                                   0.0129
 soc/_13155_                                                   0.0129
 soc/net3994                                                   0.0129
 soc/_05493_                                                   0.0129
 soc/_07414_                                                   0.0129
 soc/_11219_                                                   0.0129
 soc/core.mgmtsoc_master_phyconfig_storage[13]                 0.0129
 housekeeping/_2645_                                           0.0129
 housekeeping/_2048_                                           0.0129
 housekeeping/_1121_                                           0.0129
 soc/core.storage[15][5]                                       0.0129
 housekeeping/gpio_configure[33][2]                            0.0129
 soc/_06964_                                                   0.0129
 soc/_05505_                                                   0.0129
 soc/core.VexRiscv.CsrPlugin_mtval[4]                          0.0129
 soc/core.VexRiscv.RegFilePlugin_regFile[16][14]               0.0129
 soc/_02175_                                                   0.0129
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0129
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0129
 soc/net2501                                                   0.0129
 soc/_01342_                                                   0.0129
 soc/_06093_                                                   0.0129
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[20]       0.0129
 soc/core.uart_tx_trigger_d                                    0.0129
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][20]       0.0129
 soc/_10898_                                                   0.0129
 soc/_05489_                                                   0.0128
 mgmt_buffers/la_data_in_mprj_bar[15]                          0.0128
 mgmt_buffers/net159                                           0.0128
 la_data_in_mprj[87]                                           0.0128
 soc/core.dbg_uart_data[29]                                    0.0128
 housekeeping/gpio_configure[4][0]                             0.0128
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN   0.0128
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0128
 soc/_12796_                                                   0.0128
 soc/net1116                                                   0.0128
 soc/net2113                                                   0.0128
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0128
 soc/_10914_                                                   0.0128
 soc/core.memdat_1[1]                                          0.0128
 soc/_04771_                                                   0.0128
 soc/_10546_                                                   0.0128
 soc/_13262_                                                   0.0128
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0128
 mgmt_buffers/net1496                                          0.0128
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0128
 housekeeping/_1861_                                           0.0128
 soc/net4355                                                   0.0128
 soc/_02806_                                                   0.0128
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[2].A   0.0128
 soc/_12251_                                                   0.0128
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0128
 housekeeping/_0082_                                           0.0128
 soc/core.mgmtsoc_reload_storage[4]                            0.0128
 soc/_04289_                                                   0.0128
 soc/core.mgmtsoc_litespimmap_count[5]                         0.0128
 soc/_04108_                                                   0.0128
 soc/core.storage[10][4]                                       0.0127
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0127
 soc/_07555_                                                   0.0127
 soc/_07736_                                                   0.0127
 soc/_00566_                                                   0.0127
 soc/_08687_                                                   0.0127
 soc/core.gpioin0_gpioin0_pending                              0.0127
 housekeeping/gpio_configure[6][1]                             0.0127
 soc/_08765_                                                   0.0127
 soc/_13590_                                                   0.0127
 soc/core.VexRiscv.externalInterruptArray_regNext[2]           0.0127
 soc/_12407_                                                   0.0127
 soc/_06630_                                                   0.0127
 soc/net984                                                    0.0127
 soc/_00848_                                                   0.0127
 soc/net770                                                    0.0127
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[27].A                    0.0127
 soc/_12128_                                                   0.0127
 soc/_12900_                                                   0.0127
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]   0.0127
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0127
 soc/_08926_                                                   0.0127
 soc/_13150_                                                   0.0127
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0127
 soc/_12949_                                                   0.0127
 soc/_00158_                                                   0.0127
 soc/_10286_                                                   0.0127
 soc/_07129_                                                   0.0127
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0126
 housekeeping/net142                                           0.0126
 soc/net4465                                                   0.0126
 housekeeping/gpio_configure[27][5]                            0.0126
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0126
 soc/net3966                                                   0.0126
 soc/_02119_                                                   0.0126
 soc/_08319_                                                   0.0126
 soc/_06663_                                                   0.0126
 soc/_08671_                                                   0.0126
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][29]       0.0126
 soc/net2336                                                   0.0126
 mprj_dat_i_core[28]                                           0.0126
 soc/_03943_                                                   0.0126
 soc/_09441_                                                   0.0126
 housekeeping/net578                                           0.0126
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0126
 housekeeping/gpio_configure[12][4]                            0.0126
 soc/net2611                                                   0.0126
 soc/core.VexRiscv.RegFilePlugin_regFile[9][12]                0.0126
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[1]   0.0126
 soc/net2933                                                   0.0126
 mgmt_buffers/net255                                           0.0126
 soc/_04609_                                                   0.0126
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0126
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0126
 la_iena_mprj[86]                                              0.0126
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0126
 soc/_01061_                                                   0.0126
 housekeeping/_2231_                                           0.0126
 soc/_12394_                                                   0.0126
 soc/core.VexRiscv.RegFilePlugin_regFile[0][5]                 0.0126
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0126
 soc/_00740_                                                   0.0125
 soc/_12550_                                                   0.0125
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0125
 soc/net2398                                                   0.0125
 soc/_13106_                                                   0.0125
 soc/core.mgmtsoc_load_storage[29]                             0.0125
 soc/core.interface10_bank_bus_dat_r[13]                       0.0125
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[3].X       0.0125
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0125
 soc/core.VexRiscv.RegFilePlugin_regFile[5][0]                 0.0125
 housekeeping/_2530_                                           0.0125
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0125
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][5]        0.0125
 mgmt_buffers/la_data_in_mprj_bar[8]                           0.0124
 soc/_05975_                                                   0.0124
 housekeeping/gpio_configure[26][9]                            0.0124
 soc/core.VexRiscv.RegFilePlugin_regFile[20][24]               0.0124
 soc/_13695_                                                   0.0124
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0124
 soc/_11016_                                                   0.0124
 soc/_02254_                                                   0.0124
 soc/_03931_                                                   0.0124
 soc/_09346_                                                   0.0124
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0124
 housekeeping/_2923_                                           0.0124
 mgmt_buffers/net1110                                          0.0124
 soc/_03174_                                                   0.0124
 soc/_09250_                                                   0.0124
 soc/core.VexRiscv.CsrPlugin_mepc[4]                           0.0124
 soc/_08574_                                                   0.0124
 soc/_05401_                                                   0.0124
 soc/net4016                                                   0.0124
 soc/core.uart_phy_rx_phase[8]                                 0.0124
 soc/net620                                                    0.0124
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0124
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0124
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][2]       0.0124
 soc/_00761_                                                   0.0124
 soc/_07157_                                                   0.0124
 soc/_08268_                                                   0.0123
 mgmt_buffers/net981                                           0.0123
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0123
 housekeeping/gpio_configure[16][3]                            0.0123
 soc/_04607_                                                   0.0123
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0123
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0123
 mgmt_buffers/net227                                           0.0123
 mgmt_buffers/la_data_in_mprj_bar[116]                         0.0123
 soc/core.VexRiscv.CsrPlugin_mepc[18]                          0.0123
 soc/core.mgmtsoc_litespimmap_storage[1]                       0.0123
 soc/_07434_                                                   0.0123
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0123
 housekeeping/_2612_                                           0.0123
 soc/_05677_                                                   0.0123
 soc/_12024_                                                   0.0123
 soc/core.VexRiscv.RegFilePlugin_regFile[11][5]                0.0123
 soc/core.VexRiscv.RegFilePlugin_regFile[23][29]               0.0123
 soc/core.VexRiscv.RegFilePlugin_regFile[31][24]               0.0123
 soc/net278                                                    0.0123
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0123
 soc/_02550_                                                   0.0123
 soc/net2999                                                   0.0123
 soc/core.VexRiscv.RegFilePlugin_regFile[31][3]                0.0123
 soc/core.storage_1[2][7]                                      0.0123
 soc/_03361_                                                   0.0123
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]   0.0123
 soc/_09099_                                                   0.0123
 soc/core.VexRiscv.RegFilePlugin_regFile[17][31]               0.0123
 housekeeping/gpio_configure[3][8]                             0.0123
 soc/core.interface0_bank_bus_dat_r[23]                        0.0123
 housekeeping/gpio_configure[12][6]                            0.0123
 housekeeping/gpio_configure[36][2]                            0.0122
 soc/_09840_                                                   0.0122
 soc/_03629_                                                   0.0122
 soc/_10833_                                                   0.0122
 soc/_13529_                                                   0.0122
 soc/_13593_                                                   0.0122
 soc/_11509_                                                   0.0122
 soc/_11748_                                                   0.0122
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0122
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[3].A   0.0122
 soc/net636                                                    0.0122
 soc/_11943_                                                   0.0122
 soc/net2044                                                   0.0122
 soc/_08487_                                                   0.0122
 soc/core.RAM256/BANK128[1].RAM128.A0BUF[2].X                  0.0122
 soc/_05305_                                                   0.0122
 soc/core.la_oe_storage[78]                                    0.0122
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]   0.0122
 soc/_02953_                                                   0.0122
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[17].A   0.0122
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN   0.0122
 soc/_08101_                                                   0.0122
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[12]      0.0121
 soc/_09538_                                                   0.0121
 soc/core.mgmtsoc_bus_errors[15]                               0.0121
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]   0.0121
 soc/net679                                                    0.0121
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0121
 soc/net2545                                                   0.0121
 soc/core.VexRiscv.RegFilePlugin_regFile[10][24]               0.0121
 soc/_10929_                                                   0.0121
 soc/core.VexRiscv.RegFilePlugin_regFile[23][2]                0.0121
 soc/_01592_                                                   0.0121
 soc/net132                                                    0.0121
 soc/_10119_                                                   0.0121
 soc/net2935                                                   0.0121
 soc/_09277_                                                   0.0121
 soc/_03087_                                                   0.0121
 housekeeping/gpio_configure[24][1]                            0.0121
 soc/net646                                                    0.0121
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0121
 soc/_12948_                                                   0.0121
 mgmt_buffers/net1081                                          0.0120
 soc/_02881_                                                   0.0120
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][17]       0.0120
 soc/_07009_                                                   0.0120
 housekeeping/net100                                           0.0120
 la_data_in_mprj[79]                                           0.0120
 soc/_09454_                                                   0.0120
 soc/core.la_ien_storage[36]                                   0.0120
 soc/_03941_                                                   0.0120
 soc/core.mgmtsoc_litespimmap_burst_adr[21]                    0.0120
 soc/_00065_                                                   0.0120
 mgmt_buffers/net637                                           0.0120
 soc/_05668_                                                   0.0120
 soc/_04591_                                                   0.0120
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][27]      0.0120
 housekeeping/gpio_configure[12][2]                            0.0120
 soc/_05227_                                                   0.0120
 soc/_13471_                                                   0.0120
 soc/core.VexRiscv.lastStagePc[30]                             0.0120
 housekeeping/_0987_                                           0.0120
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][28]       0.0120
 soc/_04443_                                                   0.0120
 soc/_10235_                                                   0.0120
 housekeeping/net1770                                          0.0120
 housekeeping/_1435_                                           0.0119
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0119
 soc/_01881_                                                   0.0119
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0119
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0119
 soc/_03581_                                                   0.0119
 soc/_02754_                                                   0.0119
 soc/_12150_                                                   0.0119
 soc/net3972                                                   0.0119
 soc/_09364_                                                   0.0119
 soc/_00842_                                                   0.0119
 housekeeping/_0990_                                           0.0119
 soc/net165                                                    0.0119
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]   0.0119
 soc/_01987_                                                   0.0119
 soc/net2991                                                   0.0119
 soc/_12383_                                                   0.0119
 housekeeping/_0091_                                           0.0119
 mgmt_buffers/la_data_in_enable[123]                           0.0119
 soc/net1685                                                   0.0119
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0119
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0119
 soc/net4160                                                   0.0119
 housekeeping/_2687_                                           0.0119
 soc/_09058_                                                   0.0119
 soc/net302                                                    0.0119
 soc/net2454                                                   0.0119
 soc/_03394_                                                   0.0119
 housekeeping/_2940_                                           0.0119
 soc/net3427                                                   0.0118
 soc/_12782_                                                   0.0118
 soc/_07700_                                                   0.0118
 mgmt_buffers/la_data_in_enable[102]                           0.0118
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0118
 soc/_07776_                                                   0.0118
 soc/net2420                                                   0.0118
 soc/core.mgmtsoc_scratch_storage[29]                          0.0118
 soc/_06573_                                                   0.0118
 soc/core.mgmtsoc_litespisdrphycore_count[0]                   0.0118
 soc/_08295_                                                   0.0118
 soc/core.multiregimpl99_regs0                                 0.0118
 soc/_09083_                                                   0.0118
 soc/_02888_                                                   0.0118
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[12]                   0.0118
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0118
 housekeeping/_2719_                                           0.0118
 soc/_13502_                                                   0.0118
 soc/_08703_                                                   0.0118
 soc/core.mgmtsoc_reload_storage[31]                           0.0118
 soc/_04384_                                                   0.0118
 soc/_09774_                                                   0.0118
 soc/net4370                                                   0.0118
 mgmt_buffers/la_data_in_enable[120]                           0.0118
 soc/_10848_                                                   0.0118
 soc/net1142                                                   0.0117
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0117
 soc/_03002_                                                   0.0117
 soc/_07766_                                                   0.0117
 soc/core.dbg_uart_cmd[2]                                      0.0117
 soc/net715                                                    0.0117
 soc/_05077_                                                   0.0117
 soc/net1747                                                   0.0117
 housekeeping/net295                                           0.0117
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0117
 mgmt_buffers/la_data_in_mprj_bar[70]                          0.0117
 soc/_12485_                                                   0.0117
 soc/_13112_                                                   0.0117
 soc/_07643_                                                   0.0117
 soc/_13576_                                                   0.0117
 soc/_12925_                                                   0.0117
 soc/_05108_                                                   0.0117
 soc/core.mgmtsoc_litespimmap_burst_cs                         0.0117
 soc/net4385                                                   0.0117
 soc/_12557_                                                   0.0117
 housekeeping/_2423_                                           0.0117
 soc/net11                                                     0.0117
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0117
 soc/_06074_                                                   0.0117
 soc/_10374_                                                   0.0117
 soc/_13645_                                                   0.0117
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0117
 soc/_07888_                                                   0.0117
 soc/core.RAM128/BLOCK[1].RAM32.Do0[14]                        0.0117
 soc/_12753_                                                   0.0117
 housekeeping/_1349_                                           0.0117
 soc/_08337_                                                   0.0116
 soc/core.multiregimpl41_regs1                                 0.0116
 soc/core.dbg_uart_count[12]                                   0.0116
 soc/core.dbg_uart_tx_phase[13]                                0.0116
 soc/_11630_                                                   0.0116
 soc/net640                                                    0.0116
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0116
 soc/_07405_                                                   0.0116
 soc/_08152_                                                   0.0116
 soc/core.VexRiscv.RegFilePlugin_regFile[2][5]                 0.0116
 soc/_08756_                                                   0.0116
 soc/_00720_                                                   0.0116
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[23]              0.0116
 housekeeping/_0369_                                           0.0116
 soc/core.mgmtsoc_scratch_storage[28]                          0.0116
 soc/net37                                                     0.0116
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0116
 soc/core.interface4_bank_bus_dat_r[0]                         0.0116
 mgmt_io_in[2]                                                 0.0116
 soc/_13557_                                                   0.0116
 soc/core.VexRiscv.RegFilePlugin_regFile[21][24]               0.0116
 soc/_08721_                                                   0.0116
 soc/_05847_                                                   0.0116
 soc/_03743_                                                   0.0116
 soc/_00775_                                                   0.0115
 housekeeping/_1093_                                           0.0115
 soc/_09456_                                                   0.0115
 housekeeping/gpio_configure[30][6]                            0.0115
 soc/_12578_                                                   0.0115
 soc/_02789_                                                   0.0115
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[5]            0.0115
 housekeeping/gpio_configure[28][8]                            0.0115
 soc/_06615_                                                   0.0115
 soc/net3961                                                   0.0115
 housekeeping/_3158_                                           0.0115
 housekeeping/_1864_                                           0.0115
 soc/_13442_                                                   0.0115
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[7].A                     0.0115
 housekeeping/_1473_                                           0.0115
 soc/_12067_                                                   0.0115
 soc/core.VexRiscv.RegFilePlugin_regFile[11][25]               0.0115
 soc/_09950_                                                   0.0115
 mgmt_buffers/net218                                           0.0115
 soc/_00822_                                                   0.0115
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0115
 soc/_06760_                                                   0.0115
 soc/_02972_                                                   0.0115
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]   0.0115
 soc/_03423_                                                   0.0115
 housekeeping/_0818_                                           0.0115
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0115
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0115
 soc/_11080_                                                   0.0115
 soc/_07482_                                                   0.0115
 housekeeping/hkspi.pre_pass_thru_user                         0.0115
 soc/_10127_                                                   0.0115
 soc/_12295_                                                   0.0114
 soc/_11433_                                                   0.0114
 soc/_04056_                                                   0.0114
 soc/net2683                                                   0.0114
 mgmt_buffers/net902                                           0.0114
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0114
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0114
 soc/core.VexRiscv.when_DebugPlugin_l261                       0.0114
 soc/_03624_                                                   0.0114
 soc/_13512_                                                   0.0114
 soc/core.VexRiscv.execute_to_memory_PC[26]                    0.0114
 soc/_12464_                                                   0.0114
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0114
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0114
 soc/core.VexRiscv.RegFilePlugin_regFile[9][2]                 0.0114
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0114
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0114
 soc/net4165                                                   0.0114
 housekeeping/gpio_configure[20][11]                           0.0114
 soc/_06764_                                                   0.0114
 soc/_11679_                                                   0.0114
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0114
 mprj_dat_i_core[23]                                           0.0114
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0114
 soc/core.spi_master_mosi_sel[1]                               0.0114
 soc/_11312_                                                   0.0114
 soc/_11658_                                                   0.0114
 soc/net1440                                                   0.0114
 soc/_05503_                                                   0.0113
 soc/net3126                                                   0.0113
 soc/_11846_                                                   0.0113
 housekeeping/gpio_configure[1][8]                             0.0113
 soc/_08934_                                                   0.0113
 housekeeping/_1591_                                           0.0113
 housekeeping/_1498_                                           0.0113
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0113
 soc/_03118_                                                   0.0113
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0113
 mgmt_buffers/net1458                                          0.0113
 soc/_03554_                                                   0.0113
 housekeeping/_2227_                                           0.0113
 soc/_01344_                                                   0.0113
 soc/_05008_                                                   0.0113
 soc/_09066_                                                   0.0113
 housekeeping/gpio_configure[36][5]                            0.0113
 soc/_07900_                                                   0.0113
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN_buf      0.0113
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0113
 la_data_in_mprj[76]                                           0.0113
 soc/_10753_                                                   0.0113
 soc/_08914_                                                   0.0112
 soc/_05239_                                                   0.0112
 soc/core.VexRiscv.CsrPlugin_mtval[15]                         0.0112
 soc/_11012_                                                   0.0112
 mgmt_buffers/la_data_in_mprj_bar[58]                          0.0112
 soc/net2885                                                   0.0112
 soc/_03668_                                                   0.0112
 soc/core.la_ien_storage[18]                                   0.0112
 soc/_10092_                                                   0.0112
 housekeeping/net1477                                          0.0112
 soc/_03077_                                                   0.0112
 soc/core.storage_1[12][0]                                     0.0112
 soc/_08150_                                                   0.0112
 soc/net145                                                    0.0112
 soc/net1054                                                   0.0112
 soc/_13015_                                                   0.0112
 soc/_03789_                                                   0.0112
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0112
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0112
 housekeeping/_2846_                                           0.0112
 soc/net2624                                                   0.0112
 soc/_03527_                                                   0.0112
 soc/_06443_                                                   0.0112
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0112
 housekeeping/_0391_                                           0.0111
 soc/_02080_                                                   0.0111
 soc/net3453                                                   0.0111
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398[2]   0.0111
 soc/net1662                                                   0.0111
 soc/core.la_ien_storage[118]                                  0.0111
 soc/_12710_                                                   0.0111
 soc/_10171_                                                   0.0111
 soc/_08220_                                                   0.0111
 soc/core.RAM128/BLOCK[3].RAM32.A0BUF[2].X                     0.0111
 soc/_10388_                                                   0.0111
 soc/net1274                                                   0.0111
 soc/_10278_                                                   0.0111
 soc/_03751_                                                   0.0111
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[29]           0.0111
 soc/_04691_                                                   0.0111
 soc/_03843_                                                   0.0111
 soc/net2198                                                   0.0111
 soc/net880                                                    0.0111
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0111
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0111
 soc/core.dbg_uart_address[3]                                  0.0111
 soc/_13116_                                                   0.0111
 housekeeping/net647                                           0.0111
 housekeeping/_1977_                                           0.0111
 soc/net2033                                                   0.0111
 soc/_10216_                                                   0.0111
 housekeeping/_3074_                                           0.0111
 housekeeping/_2812_                                           0.0110
 soc/_05478_                                                   0.0110
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0110
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[21]       0.0110
 soc/_04151_                                                   0.0110
 soc/net2917                                                   0.0110
 housekeeping/_2592_                                           0.0110
 soc/_12565_                                                   0.0110
 soc/_09041_                                                   0.0110
 soc/net3237                                                   0.0110
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][26]       0.0110
 soc/_13540_                                                   0.0110
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[2].X       0.0110
 soc/core.storage[6][1]                                        0.0110
 soc/_05557_                                                   0.0110
 soc/_11647_                                                   0.0110
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0110
 soc/_09118_                                                   0.0110
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0110
 soc/net3809                                                   0.0110
 soc/core.dbg_uart_incr                                        0.0110
 soc/_02594_                                                   0.0110
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0110
 soc/_04507_                                                   0.0110
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[0].X       0.0110
 soc/core.interface3_bank_bus_dat_r[15]                        0.0110
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0109
 soc/_11543_                                                   0.0109
 soc/_10875_                                                   0.0109
 soc/core.interface12_bank_bus_dat_r[0]                        0.0109
 mgmt_buffers/net1100                                          0.0109
 soc/_00860_                                                   0.0109
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0109
 soc/_03382_                                                   0.0109
 soc/_10687_                                                   0.0109
 soc/net602                                                    0.0109
 soc/core.VexRiscv.RegFilePlugin_regFile[13][17]               0.0109
 soc/_08797_                                                   0.0109
 soc/_09883_                                                   0.0109
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0109
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0109
 soc/net1111                                                   0.0109
 soc/_10627_                                                   0.0109
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0109
 soc/_01810_                                                   0.0108
 housekeeping/gpio_configure[1][6]                             0.0108
 soc/_09206_                                                   0.0108
 mgmt_buffers/la_data_in_mprj_bar[20]                          0.0108
 soc/_09010_                                                   0.0108
 mgmt_buffers/la_data_in_mprj_bar[38]                          0.0108
 soc/core.mgmtsoc_litespisdrphycore_storage[2]                 0.0108
 housekeeping/gpio_configure[15][9]                            0.0108
 soc/_01955_                                                   0.0108
 soc/_10330_                                                   0.0108
 soc/core.VexRiscv.RegFilePlugin_regFile[18][18]               0.0108
 soc/_08207_                                                   0.0108
 housekeeping/net155                                           0.0108
 soc/_11104_                                                   0.0108
 soc/_13146_                                                   0.0108
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0108
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0108
 soc/net3074                                                   0.0108
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0108
 soc/net4407                                                   0.0108
 soc/_12506_                                                   0.0108
 soc/_04180_                                                   0.0108
 soc/_04220_                                                   0.0108
 soc/_07601_                                                   0.0108
 la_iena_mprj[82]                                              0.0108
 soc/net753                                                    0.0108
 soc/_00750_                                                   0.0107
 soc/_05158_                                                   0.0107
 soc/_00092_                                                   0.0107
 soc/core.interface10_bank_bus_dat_r[28]                       0.0107
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[0].X   0.0107
 housekeeping/_0374_                                           0.0107
 mgmt_buffers/net622                                           0.0107
 soc/_03090_                                                   0.0107
 soc/_02237_                                                   0.0107
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][31]      0.0107
 soc/net280                                                    0.0107
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0107
 housekeeping/_1439_                                           0.0107
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0107
 soc/_00770_                                                   0.0107
 soc/_03543_                                                   0.0107
 soc/_06134_                                                   0.0107
 housekeeping/_2355_                                           0.0107
 housekeeping/_2403_                                           0.0107
 soc/net3234                                                   0.0107
 soc/_03866_                                                   0.0107
 soc/_10162_                                                   0.0107
 soc/net30                                                     0.0107
 soc/_02234_                                                   0.0106
 soc/_00710_                                                   0.0106
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0106
 soc/core.multiregimpl51_regs0                                 0.0106
 soc/core.la_oe_storage[39]                                    0.0106
 mgmt_buffers/la_data_in_enable[21]                            0.0106
 soc/_09592_                                                   0.0106
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0106
 housekeeping/_2834_                                           0.0106
 soc/_10952_                                                   0.0106
 soc/_08345_                                                   0.0106
 soc/_08636_                                                   0.0106
 soc/_04034_                                                   0.0106
 soc/_05676_                                                   0.0106
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0106
 mgmt_buffers/net1000                                          0.0106
 soc/_12540_                                                   0.0106
 soc/core.multiregimpl35_regs1                                 0.0106
 soc/_06554_                                                   0.0106
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0106
 soc/core.VexRiscv.RegFilePlugin_regFile[15][1]                0.0106
 soc/net3759                                                   0.0106
 soc/core.VexRiscv.RegFilePlugin_regFile[4][6]                 0.0106
 soc/_09417_                                                   0.0106
 soc/_04260_                                                   0.0106
 soc/_02840_                                                   0.0105
 housekeeping/_2686_                                           0.0105
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0105
 soc/_11110_                                                   0.0105
 soc/_08021_                                                   0.0105
 soc/_09799_                                                   0.0105
 soc/_11578_                                                   0.0105
 soc/_11934_                                                   0.0105
 soc/core.uart_phy_tx_data[2]                                  0.0105
 soc/core.la_ien_storage[38]                                   0.0105
 housekeeping/_2819_                                           0.0105
 soc/net2644                                                   0.0105
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0105
 soc/core.VexRiscv.RegFilePlugin_regFile[17][14]               0.0105
 soc/net913                                                    0.0105
 housekeeping/_1032_                                           0.0105
 housekeeping/_1668_                                           0.0105
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][5]       0.0105
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0105
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0105
 soc/_13017_                                                   0.0105
 soc/_13427_                                                   0.0105
 soc/_11944_                                                   0.0105
 soc/net2535                                                   0.0105
 soc/_01688_                                                   0.0105
 soc/core.VexRiscv.RegFilePlugin_regFile[8][20]                0.0105
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0105
 soc/core.mgmtsoc_value_status[31]                             0.0105
 soc/core.la_ien_storage[107]                                  0.0105
 housekeeping/_1074_                                           0.0105
 housekeeping/_2386_                                           0.0105
 soc/_00662_                                                   0.0105
 soc/_12660_                                                   0.0105
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0105
 soc/_11894_                                                   0.0105
 soc/core.storage[6][2]                                        0.0104
 soc/_01484_                                                   0.0104
 soc/core.VexRiscv.RegFilePlugin_regFile[4][24]                0.0104
 soc/_02109_                                                   0.0104
 soc/_09348_                                                   0.0104
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[5]          0.0104
 soc/core.storage[1][0]                                        0.0104
 soc/_12425_                                                   0.0104
 soc/core.VexRiscv.dBusWishbone_WE                             0.0104
 soc/net627                                                    0.0104
 soc/_03490_                                                   0.0104
 soc/_04314_                                                   0.0104
 soc/_10393_                                                   0.0104
 soc/_12125_                                                   0.0104
 housekeeping/gpio_configure[5][8]                             0.0104
 soc/core.la_ien_storage[111]                                  0.0104
 soc/_13076_                                                   0.0104
 soc/_06448_                                                   0.0104
 soc/_10684_                                                   0.0104
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0104
 soc/_03628_                                                   0.0104
 housekeeping/_1221_                                           0.0104
 soc/_06031_                                                   0.0104
 housekeeping/net315                                           0.0104
 soc/_07394_                                                   0.0104
 soc/_12434_                                                   0.0104
 soc/core.mgmtsoc_scratch_storage[8]                           0.0104
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0104
 soc/_09298_                                                   0.0103
 soc/core.multiregimpl87_regs0                                 0.0103
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0103
 soc/_01638_                                                   0.0103
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][12]       0.0103
 soc/_03159_                                                   0.0103
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][17]       0.0103
 soc/_00040_                                                   0.0103
 soc/_03737_                                                   0.0103
 soc/core.multiregimpl8_regs0                                  0.0103
 soc/_06944_                                                   0.0103
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0103
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[0].A       0.0103
 soc/_02665_                                                   0.0103
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0103
 soc/_11906_                                                   0.0103
 soc/net27                                                     0.0103
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0103
 soc/_06488_                                                   0.0103
 soc/core.la_ien_storage[80]                                   0.0103
 soc/_13453_                                                   0.0103
 soc/_11750_                                                   0.0103
 soc/core.spimaster_storage[14]                                0.0103
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0103
 soc/core.VexRiscv.RegFilePlugin_regFile[11][20]               0.0103
 housekeeping/_0385_                                           0.0103
 mgmt_buffers/la_data_in_enable[126]                           0.0103
 housekeeping/_2838_                                           0.0103
 mgmt_buffers/net157                                           0.0103
 soc/_09165_                                                   0.0103
 mgmt_buffers/net233                                           0.0103
 soc/_02567_                                                   0.0103
 housekeeping/_1634_                                           0.0103
 soc/_12339_                                                   0.0103
 soc/core.RAM128/BLOCK[2].RAM32.Do0[11]                        0.0103
 soc/core.VexRiscv.RegFilePlugin_regFile[31][22]               0.0103
 soc/_08364_                                                   0.0102
 soc/net147                                                    0.0102
 soc/_01632_                                                   0.0102
 soc/net503                                                    0.0102
 soc/_00737_                                                   0.0102
 soc/_07746_                                                   0.0102
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0102
 soc/_03119_                                                   0.0102
 soc/_10872_                                                   0.0102
 soc/_00925_                                                   0.0102
 soc/_09195_                                                   0.0102
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0102
 soc/_00229_                                                   0.0102
 soc/_10356_                                                   0.0102
 soc/_10462_                                                   0.0102
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0102
 soc/core.VexRiscv.RegFilePlugin_regFile[17][26]               0.0102
 soc/_09927_                                                   0.0102
 soc/_10829_                                                   0.0102
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[0].X       0.0102
 soc/net4320                                                   0.0102
 soc/net3651                                                   0.0102
 soc/_00811_                                                   0.0101
 soc/_03189_                                                   0.0101
 soc/_02100_                                                   0.0101
 soc/_12953_                                                   0.0101
 soc/_12817_                                                   0.0101
 housekeeping/_2381_                                           0.0101
 housekeeping/gpio_configure[20][10]                           0.0101
 housekeeping/gpio_configure[3][2]                             0.0101
 soc/_03070_                                                   0.0101
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0101
 soc/_12078_                                                   0.0101
 soc/_02850_                                                   0.0101
 soc/_09074_                                                   0.0101
 soc/_13051_                                                   0.0101
 housekeeping/gpio_configure[37][5]                            0.0101
 soc/_04468_                                                   0.0101
 soc/net3544                                                   0.0101
 housekeeping/_1483_                                           0.0101
 soc/_12616_                                                   0.0101
 soc/_03120_                                                   0.0101
 housekeeping/_1111_                                           0.0101
 housekeeping/_2036_                                           0.0101
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0101
 mgmt_buffers/net685                                           0.0101
 soc/_13514_                                                   0.0100
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0100
 soc/_12059_                                                   0.0100
 soc/_10363_                                                   0.0100
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0100
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0100
 soc/net2224                                                   0.0100
 housekeeping/_1460_                                           0.0100
 soc/_10935_                                                   0.0100
 soc/_00754_                                                   0.0100
 soc/net141                                                    0.0100
 soc/net225                                                    0.0100
 soc/_09978_                                                   0.0100
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0100
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0100
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0100
 soc/_02172_                                                   0.0100
 soc/net614                                                    0.0100
 soc/_05216_                                                   0.0100
 soc/core.VexRiscv.RegFilePlugin_regFile[8][13]                0.0100
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]    0.0100
 housekeeping/_2833_                                           0.0100
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0100
 soc/core.grant[0]                                             0.0100
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0100
 soc/_09319_                                                   0.0100
 mgmt_buffers/la_data_in_enable[122]                           0.0100
 soc/_09752_                                                   0.0100
 housekeeping/_0867_                                           0.0100
 soc/_00176_                                                   0.0100
 soc/_06340_                                                   0.0100
 soc/_01738_                                                   0.0100
 soc/_10718_                                                   0.0100
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0100
 soc/core.storage[5][7]                                        0.0100
 soc/core.dff2_bus_dat_r[4]                                    0.0100
 soc/net3020                                                   0.0100
 soc/_13013_                                                   0.0100
 soc/_12173_                                                   0.0099
 soc/_02108_                                                   0.0099
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0099
 soc/_13156_                                                   0.0099
 soc/_03430_                                                   0.0099
 soc/_05006_                                                   0.0099
 soc/_03209_                                                   0.0099
 soc/_07935_                                                   0.0099
 soc/net3127                                                   0.0099
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0099
 housekeeping/_0873_                                           0.0099
 soc/core.VexRiscv.RegFilePlugin_regFile[11][10]               0.0099
 soc/_05027_                                                   0.0099
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0099
 soc/net23                                                     0.0099
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0099
 soc/_13474_                                                   0.0099
 soc/net1444                                                   0.0099
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]    0.0099
 soc/_07726_                                                   0.0099
 soc/core.storage[4][7]                                        0.0099
 soc/_08685_                                                   0.0099
 soc/_05070_                                                   0.0099
 soc/net3034                                                   0.0099
 soc/net3375                                                   0.0099
 soc/_13407_                                                   0.0098
 soc/core.la_oe_storage[37]                                    0.0098
 soc/_04732_                                                   0.0098
 soc/core.RAM128/BLOCK[0].RAM32.Do0[30]                        0.0098
 soc/net3824                                                   0.0098
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]    0.0098
 soc/_02259_                                                   0.0098
 soc/_01722_                                                   0.0098
 soc/core.VexRiscv.execute_to_memory_PC[27]                    0.0098
 soc/_04734_                                                   0.0098
 soc/_09325_                                                   0.0098
 soc/_10667_                                                   0.0098
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0098
 soc/core.VexRiscv.CsrPlugin_mtval[8]                          0.0098
 soc/net3052                                                   0.0098
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[3]   0.0098
 housekeeping/_3138_                                           0.0098
 soc/_08747_                                                   0.0098
 housekeeping/_1600_                                           0.0098
 housekeeping/net1057                                          0.0098
 soc/net2045                                                   0.0098
 soc/_11946_                                                   0.0098
 housekeeping/_0760_                                           0.0098
 soc/_00599_                                                   0.0098
 soc/core.VexRiscv.RegFilePlugin_regFile[6][21]                0.0098
 soc/_03981_                                                   0.0097
 mprj_dat_i_core[12]                                           0.0097
 mgmt_buffers/la_data_in_enable[58]                            0.0097
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[1].X       0.0097
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0097
 soc/_13560_                                                   0.0097
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0097
 soc/_00677_                                                   0.0097
 housekeeping/_2453_                                           0.0097
 soc/_08632_                                                   0.0097
 housekeeping/_2270_                                           0.0097
 soc/_09056_                                                   0.0097
 soc/_06030_                                                   0.0097
 soc/_08696_                                                   0.0097
 soc/_00021_                                                   0.0097
 soc/net996                                                    0.0097
 soc/_13113_                                                   0.0097
 housekeeping/_2666_                                           0.0097
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0097
 soc/_09445_                                                   0.0097
 housekeeping/mgmt_gpio_data[1]                                0.0097
 soc/_07446_                                                   0.0096
 soc/_09404_                                                   0.0096
 soc/net2608                                                   0.0096
 soc/net4530                                                   0.0096
 soc/_11989_                                                   0.0096
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0096
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[18]   0.0096
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.WEBUF[3].A   0.0096
 soc/_03985_                                                   0.0096
 soc/_09289_                                                   0.0096
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0096
 soc/_09748_                                                   0.0096
 soc/_08919_                                                   0.0096
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0096
 soc/_03396_                                                   0.0096
 soc/_12181_                                                   0.0096
 soc/_00751_                                                   0.0096
 housekeeping/_2797_                                           0.0096
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0096
 soc/net111                                                    0.0096
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0096
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0096
 soc/net284                                                    0.0095
 soc/_12868_                                                   0.0095
 soc/_08711_                                                   0.0095
 mgmt_buffers/la_data_in_mprj_bar[80]                          0.0095
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0095
 soc/_09465_                                                   0.0095
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0095
 soc/_06070_                                                   0.0095
 mgmt_buffers/la_data_in_enable[14]                            0.0095
 soc/_08841_                                                   0.0095
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0095
 soc/_02804_                                                   0.0095
 mgmt_buffers/mprj_dat_i_core_bar[6]                           0.0095
 soc/_02113_                                                   0.0095
 soc/_03084_                                                   0.0095
 soc/net3677                                                   0.0095
 soc/core.VexRiscv.CsrPlugin_mip_MSIP                          0.0095
 soc/core.dbg_uart_count[0]                                    0.0095
 soc/_08790_                                                   0.0095
 flash_csb_frame_buf                                           0.0095
 soc/net2879                                                   0.0095
 soc/_09467_                                                   0.0095
 soc/_13718_                                                   0.0095
 soc/net3561                                                   0.0095
 soc/core.VexRiscv.RegFilePlugin_regFile[20][23]               0.0095
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0095
 housekeeping/_1432_                                           0.0095
 soc/core.interface6_bank_bus_dat_r[31]                        0.0095
 housekeeping/_0168_                                           0.0095
 soc/_08825_                                                   0.0095
 soc/_06894_                                                   0.0095
 soc/core.mgmtsoc_reload_storage[25]                           0.0095
 soc/core.storage_1[5][1]                                      0.0094
 soc/_03791_                                                   0.0094
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].X       0.0094
 soc/_13521_                                                   0.0094
 soc/_05538_                                                   0.0094
 soc/core.VexRiscv.RegFilePlugin_regFile[5][8]                 0.0094
 mgmt_buffers/la_data_in_mprj_bar[24]                          0.0094
 soc/_04288_                                                   0.0094
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0094
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0094
 housekeeping/_0273_                                           0.0094
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0094
 soc/_08012_                                                   0.0094
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN   0.0094
 soc/_06267_                                                   0.0094
 soc/_04420_                                                   0.0094
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[3].X       0.0094
 soc/core.RAM128/BLOCK[2].RAM32.Do0[5]                         0.0094
 soc/_04745_                                                   0.0094
 soc/core.RAM256/BANK128[1].RAM128.Do0[16]                     0.0094
 soc/_12331_                                                   0.0094
 soc/_00111_                                                   0.0094
 soc/_07476_                                                   0.0094
 housekeeping/_1257_                                           0.0094
 soc/net1793                                                   0.0094
 soc/_06490_                                                   0.0094
 soc/_01957_                                                   0.0094
 soc/_13265_                                                   0.0094
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0094
 soc/_07852_                                                   0.0093
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[14]   0.0093
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0093
 soc/_09246_                                                   0.0093
 soc/_06539_                                                   0.0093
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0093
 soc/_10276_                                                   0.0093
 housekeeping/net345                                           0.0093
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0093
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0093
 housekeeping/gpio_configure[35][8]                            0.0093
 soc/net235                                                    0.0093
 soc/_05664_                                                   0.0093
 soc/_11551_                                                   0.0093
 soc/_02595_                                                   0.0093
 soc/_10861_                                                   0.0093
 soc/_13586_                                                   0.0093
 soc/core.VexRiscv.RegFilePlugin_regFile[31][7]                0.0093
 soc/net4625                                                   0.0093
 soc/core.RAM128/BLOCK[0].RAM32.A0BUF[1].X                     0.0093
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0093
 soc/_06230_                                                   0.0093
 soc/_05582_                                                   0.0093
 soc/_07655_                                                   0.0093
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0093
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0093
 soc/net3232                                                   0.0092
 soc/_11838_                                                   0.0092
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0092
 soc/_13662_                                                   0.0092
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0092
 soc/_01960_                                                   0.0092
 soc/_04488_                                                   0.0092
 soc/core.VexRiscv.RegFilePlugin_regFile[6][19]                0.0092
 soc/_06939_                                                   0.0092
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0092
 soc/core.storage_1[10][3]                                     0.0092
 soc/_09171_                                                   0.0092
 soc/_12811_                                                   0.0092
 soc/_10979_                                                   0.0092
 soc/_10065_                                                   0.0092
 soc/_04760_                                                   0.0092
 soc/_00790_                                                   0.0092
 soc/_01978_                                                   0.0092
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][25]       0.0092
 soc/_01318_                                                   0.0092
 soc/net3800                                                   0.0092
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0092
 soc/core.storage_1[8][3]                                      0.0092
 soc/_02642_                                                   0.0092
 soc/_08769_                                                   0.0092
 soc/_09576_                                                   0.0092
 soc/_09060_                                                   0.0092
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0092
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0   0.0092
 soc/core.RAM128/BLOCK[2].RAM32.DEC0.EN                        0.0092
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[1].X   0.0092
 soc/core.VexRiscv.RegFilePlugin_regFile[5][7]                 0.0092
 soc/core.dbg_uart_rx_phase[4]                                 0.0092
 housekeeping/gpio_configure[6][5]                             0.0092
 soc/core.VexRiscv.CsrPlugin_mtvec_base[18]                    0.0092
 soc/_04493_                                                   0.0091
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[1]                    0.0091
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0091
 soc/core.VexRiscv.execute_to_memory_PC[20]                    0.0091
 housekeeping/_2032_                                           0.0091
 soc/_08478_                                                   0.0091
 soc/core.VexRiscv.RegFilePlugin_regFile[15][29]               0.0091
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].A       0.0091
 soc/net3269                                                   0.0091
 soc/_09772_                                                   0.0091
 soc/_11359_                                                   0.0091
 soc/net3041                                                   0.0091
 soc/core.la_ien_storage[82]                                   0.0091
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0091
 housekeeping/mgmt_gpio_data[6]                                0.0091
 soc/_00957_                                                   0.0091
 soc/core.dbg_uart_data[20]                                    0.0091
 soc/_01361_                                                   0.0091
 soc/_03034_                                                   0.0091
 housekeeping/_2365_                                           0.0091
 soc/_13137_                                                   0.0091
 soc/core.mgmtsoc_litespisdrphycore_sr_in[17]                  0.0091
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0091
 housekeeping/_2691_                                           0.0091
 soc/core.VexRiscv.decode_to_execute_RS2[8]                    0.0091
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[11]       0.0091
 soc/_10185_                                                   0.0091
 soc/_13723_                                                   0.0091
 soc/_10233_                                                   0.0091
 soc/core.VexRiscv.RegFilePlugin_regFile[21][30]               0.0091
 soc/net3538                                                   0.0091
 soc/_13018_                                                   0.0091
 housekeeping/_0093_                                           0.0091
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0091
 soc/_06422_                                                   0.0091
 soc/net2921                                                   0.0091
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]   0.0090
 soc/net3534                                                   0.0090
 housekeeping/_2229_                                           0.0090
 soc/core.VexRiscv.RegFilePlugin_regFile[13][10]               0.0090
 soc/_00896_                                                   0.0090
 soc/_10457_                                                   0.0090
 soc/net2898                                                   0.0090
 soc/_08460_                                                   0.0090
 housekeeping/_0927_                                           0.0090
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0090
 soc/_13536_                                                   0.0090
 soc/_12111_                                                   0.0090
 housekeeping/gpio_configure[0][8]                             0.0090
 soc/_05043_                                                   0.0090
 soc/net613                                                    0.0090
 soc/core.uart_phy_tx_phase[26]                                0.0090
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0090
 soc/net2487                                                   0.0090
 soc/net108                                                    0.0090
 soc/net2732                                                   0.0090
 soc/core.dbg_uart_count[5]                                    0.0090
 soc/core.VexRiscv.CsrPlugin_mie_MTIE                          0.0090
 soc/_09938_                                                   0.0090
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0090
 soc/_12861_                                                   0.0090
 housekeeping/_0954_                                           0.0090
 soc/_08164_                                                   0.0090
 soc/_13678_                                                   0.0090
 soc/_13379_                                                   0.0090
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0090
 soc/_13421_                                                   0.0089
 soc/_00475_                                                   0.0089
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].A       0.0089
 soc/_07286_                                                   0.0089
 soc/_13109_                                                   0.0089
 soc/core.multiregimpl56_regs0                                 0.0089
 soc/net615                                                    0.0089
 soc/_08612_                                                   0.0089
 soc/_10964_                                                   0.0089
 housekeeping/_0076_                                           0.0089
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0089
 soc/_05794_                                                   0.0089
 soc/_05838_                                                   0.0089
 soc/_11564_                                                   0.0089
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0089
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[26]       0.0089
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0089
 housekeeping/gpio_configure[16][9]                            0.0089
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0089
 mgmt_buffers/net137                                           0.0089
 housekeeping/gpio_configure[30][11]                           0.0089
 soc/net3541                                                   0.0089
 soc/_02907_                                                   0.0089
 soc/net3195                                                   0.0089
 soc/core.VexRiscv.RegFilePlugin_regFile[15][28]               0.0088
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0088
 mprj_iena_wb                                                  0.0088
 soc/_12600_                                                   0.0088
 housekeeping/hkspi.readmode                                   0.0088
 soc/_08839_                                                   0.0088
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[11].A   0.0088
 soc/core.storage_1[8][1]                                      0.0088
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0088
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0088
 mgmt_buffers/net603                                           0.0088
 soc/core.VexRiscv.decode_to_execute_RS1[1]                    0.0088
 soc/_06665_                                                   0.0088
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0088
 soc/_00351_                                                   0.0088
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0088
 housekeeping/gpio_configure[16][6]                            0.0088
 soc/_08242_                                                   0.0088
 soc/_05088_                                                   0.0088
 housekeeping/_2722_                                           0.0088
 soc/net2285                                                   0.0088
 soc/_03187_                                                   0.0088
 soc/_10218_                                                   0.0088
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0088
 soc/net266                                                    0.0088
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0088
 soc/_12893_                                                   0.0088
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0088
 soc/_13380_                                                   0.0088
 soc/_10764_                                                   0.0088
 soc/_12862_                                                   0.0088
 soc/_00224_                                                   0.0088
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0088
 mgmt_buffers/net892                                           0.0088
 soc/_08679_                                                   0.0088
 soc/_13585_                                                   0.0088
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0088
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0088
 soc/_06148_                                                   0.0088
 mgmt_buffers/net909                                           0.0088
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0088
 soc/net4486                                                   0.0088
 soc/_03069_                                                   0.0087
 soc/_12317_                                                   0.0087
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0087
 housekeeping/_1195_                                           0.0087
 soc/_10101_                                                   0.0087
 soc/core.multiregimpl64_regs0                                 0.0087
 soc/_03448_                                                   0.0087
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0087
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][24]      0.0087
 soc/_00940_                                                   0.0087
 soc/core.storage_1[4][4]                                      0.0087
 soc/_13721_                                                   0.0087
 housekeeping/_2655_                                           0.0087
 soc/_01875_                                                   0.0087
 soc/core.VexRiscv.RegFilePlugin_regFile[31][17]               0.0087
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN   0.0087
 soc/_05844_                                                   0.0087
 soc/net1386                                                   0.0087
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0087
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[25]              0.0087
 soc/_10807_                                                   0.0087
 soc/_05289_                                                   0.0087
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0087
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][8]        0.0087
 soc/_12103_                                                   0.0087
 housekeeping/_0209_                                           0.0087
 soc/_09453_                                                   0.0087
 soc/_00605_                                                   0.0087
 housekeeping/net1939                                          0.0087
 soc/_10280_                                                   0.0087
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0087
 soc/_10665_                                                   0.0087
 soc/core.mgmtsoc_reload_storage[0]                            0.0087
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0087
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][14]       0.0087
 soc/_13503_                                                   0.0087
 housekeeping/_1198_                                           0.0087
 housekeeping/_0100_                                           0.0086
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0086
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[25]   0.0086
 soc/core.VexRiscv.RegFilePlugin_regFile[1][9]                 0.0086
 soc/_04215_                                                   0.0086
 soc/_00797_                                                   0.0086
 soc/_13628_                                                   0.0086
 soc/net2202                                                   0.0086
 soc/_09746_                                                   0.0086
 housekeeping/_0889_                                           0.0086
 soc/net2465                                                   0.0086
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0086
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0086
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0086
 mprj_ack_i_core                                               0.0086
 soc/net1925                                                   0.0086
 soc/_09552_                                                   0.0086
 soc/_05889_                                                   0.0086
 soc/_01499_                                                   0.0086
 housekeeping/_1381_                                           0.0086
 housekeeping/net1049                                          0.0086
 soc/net3912                                                   0.0086
 soc/_07598_                                                   0.0086
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0086
 mgmt_buffers/net1457                                          0.0086
 soc/core.VexRiscv.lastStagePc[6]                              0.0086
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0086
 soc/_08303_                                                   0.0086
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[21]   0.0086
 soc/_01842_                                                   0.0086
 soc/net3492                                                   0.0086
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0086
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0086
 mprj_dat_i_core[19]                                           0.0086
 housekeeping/_3007_                                           0.0086
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0086
 soc/net2140                                                   0.0086
 mgmt_buffers/la_data_in_mprj_bar[64]                          0.0085
 housekeeping/gpio_configure[35][0]                            0.0085
 soc/_05473_                                                   0.0085
 housekeeping/_1117_                                           0.0085
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][25]       0.0085
 soc/_09522_                                                   0.0085
 soc/net4396                                                   0.0085
 housekeeping/net105                                           0.0085
 soc/_06213_                                                   0.0085
 soc/_11683_                                                   0.0085
 soc/_08918_                                                   0.0085
 housekeeping/gpio_configure[24][10]                           0.0085
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0085
 soc/net3156                                                   0.0085
 soc/core.VexRiscv.dBus_cmd_halfPipe_payload_address[1]        0.0085
 soc/core.VexRiscv.RegFilePlugin_regFile[3][20]                0.0085
 housekeeping/_0123_                                           0.0085
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0085
 soc/net1427                                                   0.0085
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0085
 housekeeping/net2049                                          0.0085
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0085
 soc/_03856_                                                   0.0085
 soc/net1459                                                   0.0085
 soc/_02887_                                                   0.0085
 soc/net664                                                    0.0085
 soc/core.VexRiscv.CsrPlugin_mtvec_base[2]                     0.0085
 soc/_10397_                                                   0.0085
 soc/core.VexRiscv.RegFilePlugin_regFile[10][30]               0.0085
 soc/net2323                                                   0.0085
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0085
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0085
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0085
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0084
 soc/_13587_                                                   0.0084
 soc/_06820_                                                   0.0084
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[9]        0.0084
 soc/_02854_                                                   0.0084
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0084
 soc/core.multiregimpl60_regs1                                 0.0084
 soc/_05601_                                                   0.0084
 mgmt_buffers/la_data_in_enable[89]                            0.0084
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][12]      0.0084
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0084
 soc/core.VexRiscv.RegFilePlugin_regFile[14][8]                0.0084
 soc/_06117_                                                   0.0084
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0084
 housekeeping/_2245_                                           0.0084
 soc/_11956_                                                   0.0084
 soc/core.VexRiscv.RegFilePlugin_regFile[15][14]               0.0084
 soc/_11204_                                                   0.0084
 soc/_10248_                                                   0.0084
 soc/_08654_                                                   0.0084
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0084
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0084
 soc/core.mgmtsoc_scratch_storage[23]                          0.0084
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0084
 soc/_03381_                                                   0.0084
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0084
 housekeeping/gpio_configure[1][4]                             0.0084
 soc/_09520_                                                   0.0084
 housekeeping/gpio_configure[29][12]                           0.0084
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][4]        0.0084
 la_data_in_mprj[65]                                           0.0084
 mprj_dat_i_core[20]                                           0.0084
 mgmt_buffers/la_data_in_enable[0]                             0.0084
 soc/_08420_                                                   0.0084
 housekeeping/_0876_                                           0.0084
 soc/_10222_                                                   0.0084
 soc/net4359                                                   0.0084
 housekeeping/_0761_                                           0.0083
 housekeeping/_2756_                                           0.0083
 soc/_02991_                                                   0.0083
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0083
 soc/core.interface6_bank_bus_dat_r[8]                         0.0083
 soc/net669                                                    0.0083
 housekeeping/_0167_                                           0.0083
 soc/_10506_                                                   0.0083
 housekeeping/net1769                                          0.0083
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0083
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0083
 soc/_00545_                                                   0.0083
 soc/_11867_                                                   0.0083
 housekeeping/gpio_configure[23][0]                            0.0083
 soc/_00748_                                                   0.0083
 soc/_03422_                                                   0.0083
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0083
 soc/_12601_                                                   0.0083
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0083
 soc/net36                                                     0.0083
 soc/_06930_                                                   0.0083
 soc/net4548                                                   0.0083
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0083
 soc/_10251_                                                   0.0083
 soc/_12349_                                                   0.0083
 soc/net661                                                    0.0083
 soc/net2387                                                   0.0083
 soc/_08379_                                                   0.0083
 housekeeping/_3100_                                           0.0083
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0083
 soc/_12102_                                                   0.0083
 soc/net1152                                                   0.0083
 soc/_07738_                                                   0.0083
 soc/net4677                                                   0.0082
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0082
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[2].X       0.0082
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0082
 soc/_06275_                                                   0.0082
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0082
 soc/_07135_                                                   0.0082
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0082
 soc/_06541_                                                   0.0082
 flash_io0_oeb_buf                                             0.0082
 housekeeping/_3098_                                           0.0082
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0082
 soc/core.mgmtsoc_master_phyconfig_storage[21]                 0.0082
 soc/core.VexRiscv.DebugPlugin_debugUsed                       0.0082
 soc/_13041_                                                   0.0082
 soc/_09047_                                                   0.0082
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0082
 housekeeping/_0854_                                           0.0082
 soc/net2720                                                   0.0082
 soc/_12132_                                                   0.0082
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0082
 soc/core.VexRiscv.dBusWishbone_ADR[12]                        0.0082
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0082
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0082
 soc/_08959_                                                   0.0082
 soc/core.storage_1[1][4]                                      0.0082
 mgmt_buffers/net718                                           0.0082
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0082
 soc/_09119_                                                   0.0082
 soc/_03100_                                                   0.0082
 soc/core.multiregimpl134_regs0                                0.0082
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0082
 soc/_08061_                                                   0.0082
 housekeeping/_0028_                                           0.0082
 soc/net3816                                                   0.0082
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN          0.0082
 mgmt_buffers/user_irq_bar[0]                                  0.0082
 soc/core.VexRiscv.RegFilePlugin_regFile[14][2]                0.0082
 soc/_03865_                                                   0.0082
 soc/_01078_                                                   0.0081
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0081
 soc/_04894_                                                   0.0081
 soc/_08443_                                                   0.0081
 soc/net129                                                    0.0081
 soc/_13134_                                                   0.0081
 soc/core.mgmtsoc_litespisdrphycore_cnt[1]                     0.0081
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0081
 soc/net2630                                                   0.0081
 soc/_12306_                                                   0.0081
 soc/_02250_                                                   0.0081
 soc/core.VexRiscv.RegFilePlugin_regFile[21][25]               0.0081
 housekeeping/gpio_configure[5][0]                             0.0081
 housekeeping/gpio_configure[30][8]                            0.0081
 soc/_04700_                                                   0.0081
 soc/core.la_ien_storage[33]                                   0.0081
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0081
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0081
 soc/_12713_                                                   0.0081
 housekeeping/net170                                           0.0081
 soc/_09536_                                                   0.0081
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0081
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0081
 soc/_03755_                                                   0.0081
 soc/_04478_                                                   0.0081
 soc/_13667_                                                   0.0081
 soc/_08305_                                                   0.0081
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0081
 soc/_03693_                                                   0.0081
 soc/net3687                                                   0.0081
 soc/_04320_                                                   0.0081
 soc/_08794_                                                   0.0081
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0081
 soc/_01962_                                                   0.0081
 soc/net1149                                                   0.0081
 soc/core.VexRiscv.RegFilePlugin_regFile[23][11]               0.0081
 soc/net2209                                                   0.0081
 soc/_11445_                                                   0.0081
 housekeeping/_3080_                                           0.0081
 soc/_09307_                                                   0.0080
 housekeeping/gpio_configure[33][4]                            0.0080
 housekeeping/hkspi.addr[5]                                    0.0080
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0080
 soc/net2514                                                   0.0080
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0080
 soc/_10295_                                                   0.0080
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0080
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0080
 housekeeping/_2752_                                           0.0080
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0080
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0080
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0080
 soc/core.multiregimpl5_regs0                                  0.0080
 housekeeping/mgmt_gpio_data[25]                               0.0080
 soc/_12923_                                                   0.0080
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[26]              0.0080
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0080
 soc/_09084_                                                   0.0080
 soc/net3904                                                   0.0080
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]   0.0080
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0080
 soc/_07030_                                                   0.0080
 mgmt_buffers/la_data_in_mprj_bar[28]                          0.0080
 housekeeping/_2037_                                           0.0080
 housekeeping/gpio_configure[13][11]                           0.0080
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0080
 soc/_09831_                                                   0.0080
 housekeeping/_0336_                                           0.0080
 soc/core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]   0.0080
 soc/_13195_                                                   0.0080
 soc/_08060_                                                   0.0080
 soc/_04295_                                                   0.0080
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0080
 soc/_12162_                                                   0.0079
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0079
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0079
 soc/_07021_                                                   0.0079
 soc/_12414_                                                   0.0079
 soc/core.storage[7][0]                                        0.0079
 soc/core.VexRiscv.execute_to_memory_PC[10]                    0.0079
 soc/_02235_                                                   0.0079
 soc/_07750_                                                   0.0079
 soc/_13047_                                                   0.0079
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].X       0.0079
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0079
 housekeeping/mgmt_gpio_data[22]                               0.0079
 mgmt_buffers/net887                                           0.0079
 mgmt_buffers/la_data_in_enable[5]                             0.0079
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0079
 housekeeping/_2533_                                           0.0079
 soc/_04181_                                                   0.0079
 soc/_12974_                                                   0.0079
 soc/_03261_                                                   0.0079
 soc/_10190_                                                   0.0079
 mgmt_buffers/la_data_in_mprj_bar[99]                          0.0079
 soc/net2766                                                   0.0079
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0079
 housekeeping/gpio_configure[14][4]                            0.0079
 mgmt_buffers/net630                                           0.0079
 soc/_04551_                                                   0.0079
 soc/core.VexRiscv.RegFilePlugin_regFile[2][19]                0.0079
 mgmt_buffers/mprj_dat_i_core_bar[29]                          0.0079
 soc/core.storage[14][1]                                       0.0079
 soc/_01566_                                                   0.0078
 soc/_02762_                                                   0.0078
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0078
 soc/_01378_                                                   0.0078
 soc/net3837                                                   0.0078
 soc/_06708_                                                   0.0078
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0078
 la_data_in_mprj[84]                                           0.0078
 housekeeping/net1258                                          0.0078
 soc/core.VexRiscv.RegFilePlugin_regFile[25][19]               0.0078
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0078
 soc/net3513                                                   0.0078
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0078
 soc/_07468_                                                   0.0078
 soc/_06466_                                                   0.0078
 soc/_06569_                                                   0.0078
 soc/net354                                                    0.0078
 soc/_08407_                                                   0.0078
 mgmt_buffers/mprj_dat_i_core_bar[19]                          0.0078
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0078
 soc/core.VexRiscv.RegFilePlugin_regFile[10][28]               0.0078
 soc/_01192_                                                   0.0078
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].X       0.0078
 mgmt_buffers/net884                                           0.0078
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0078
 soc/net3769                                                   0.0078
 la_data_in_mprj[95]                                           0.0078
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0078
 housekeeping/_2238_                                           0.0078
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0078
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0078
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]   0.0078
 soc/_03373_                                                   0.0078
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0078
 soc/_04758_                                                   0.0078
 housekeeping/net579                                           0.0078
 housekeeping/gpio_configure[35][9]                            0.0078
 housekeeping/_1248_                                           0.0078
 soc/_07509_                                                   0.0077
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[15]      0.0077
 soc/core.mgmtsoc_litespimmap_burst_adr[4]                     0.0077
 mgmt_buffers/net165                                           0.0077
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[19]   0.0077
 soc/net304                                                    0.0077
 soc/_10919_                                                   0.0077
 soc/_09812_                                                   0.0077
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0077
 soc/_05709_                                                   0.0077
 soc/net4019                                                   0.0077
 soc/_07123_                                                   0.0077
 soc/_06898_                                                   0.0077
 soc/_04775_                                                   0.0077
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][9]       0.0077
 soc/_06925_                                                   0.0077
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0077
 soc/net2633                                                   0.0077
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0077
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0077
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0077
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0077
 soc/_09114_                                                   0.0077
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0077
 mprj_dat_i_core[14]                                           0.0077
 soc/_02878_                                                   0.0077
 soc/core.mgmtsoc_master_tx_fifo_source_payload_len[4]         0.0077
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0076
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0076
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[2].X       0.0076
 soc/_12543_                                                   0.0076
 soc/_09549_                                                   0.0076
 soc/_12684_                                                   0.0076
 soc/_05414_                                                   0.0076
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0076
 soc/core.VexRiscv.RegFilePlugin_regFile[6][8]                 0.0076
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0076
 soc/_13649_                                                   0.0076
 housekeeping/_3095_                                           0.0076
 housekeeping/gpio_configure[7][4]                             0.0076
 housekeeping/gpio_configure[7][5]                             0.0076
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0076
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[17]       0.0076
 soc/_06056_                                                   0.0076
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0076
 soc/_06401_                                                   0.0076
 soc/core.storage_1[10][6]                                     0.0076
 soc/core.VexRiscv.RegFilePlugin_regFile[13][26]               0.0076
 soc/_05778_                                                   0.0076
 housekeeping/_1359_                                           0.0076
 housekeeping/_0081_                                           0.0076
 soc/net2751                                                   0.0076
 soc/_03242_                                                   0.0076
 soc/_12659_                                                   0.0076
 soc/_04967_                                                   0.0076
 soc/_07597_                                                   0.0076
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0   0.0076
 soc/_04994_                                                   0.0076
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][7]        0.0076
 soc/net2651                                                   0.0076
 housekeeping/net262                                           0.0076
 soc/_05408_                                                   0.0076
 soc/net3037                                                   0.0075
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0075
 soc/_00931_                                                   0.0075
 soc/_01585_                                                   0.0075
 housekeeping/gpio_configure[2][12]                            0.0075
 soc/_07133_                                                   0.0075
 soc/core.storage[2][0]                                        0.0075
 soc/core.interface10_bank_bus_dat_r[8]                        0.0075
 soc/_02533_                                                   0.0075
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0075
 soc/_06265_                                                   0.0075
 mgmt_buffers/la_data_in_mprj_bar[121]                         0.0075
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[29]                   0.0075
 soc/_07666_                                                   0.0075
 soc/_09097_                                                   0.0075
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0075
 soc/net3229                                                   0.0075
 soc/_09900_                                                   0.0075
 housekeeping/_0810_                                           0.0075
 soc/core.dbg_uart_rx_phase[12]                                0.0075
 soc/_13284_                                                   0.0075
 soc/_06592_                                                   0.0075
 housekeeping/_0725_                                           0.0075
 housekeeping/_2667_                                           0.0075
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0075
 soc/_07289_                                                   0.0075
 soc/_02492_                                                   0.0075
 soc/_05954_                                                   0.0075
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0075
 soc/net4463                                                   0.0075
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0075
 soc/_11406_                                                   0.0074
 housekeeping/gpio_configure[8][5]                             0.0074
 soc/_09362_                                                   0.0074
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0074
 soc/_09846_                                                   0.0074
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0074
 mgmt_buffers/mprj_dat_i_core_bar[3]                           0.0074
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0074
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0074
 soc/_09811_                                                   0.0074
 housekeeping/_1204_                                           0.0074
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]    0.0074
 soc/_12878_                                                   0.0074
 soc/_06342_                                                   0.0074
 soc/_05717_                                                   0.0074
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0074
 soc/_10735_                                                   0.0074
 soc/_03586_                                                   0.0074
 soc/net2449                                                   0.0074
 soc/_10678_                                                   0.0074
 soc/_06201_                                                   0.0074
 soc/net2717                                                   0.0074
 soc/core.VexRiscv.dBus_cmd_halfPipe_payload_address[0]        0.0074
 soc/_06318_                                                   0.0074
 housekeeping/_0031_                                           0.0074
 soc/core.VexRiscv.RegFilePlugin_regFile[20][9]                0.0074
 soc/_09756_                                                   0.0074
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][20]       0.0074
 soc/_01965_                                                   0.0074
 housekeeping/_1459_                                           0.0074
 soc/core.VexRiscv.dBusWishbone_ADR[26]                        0.0074
 housekeeping/_2113_                                           0.0074
 soc/net519                                                    0.0074
 soc/_09914_                                                   0.0074
 soc/_02390_                                                   0.0074
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[1].X   0.0074
 soc/_08141_                                                   0.0074
 housekeeping/_1079_                                           0.0074
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0074
 soc/_06177_                                                   0.0074
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0073
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0073
 soc/_12002_                                                   0.0073
 soc/_01931_                                                   0.0073
 soc/_12490_                                                   0.0073
 mgmt_buffers/net185                                           0.0073
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]    0.0073
 soc/_11389_                                                   0.0073
 soc/_04617_                                                   0.0073
 housekeeping/_2678_                                           0.0073
 soc/net1829                                                   0.0073
 soc/_02452_                                                   0.0073
 soc/_08472_                                                   0.0073
 soc/core.interface8_bank_bus_dat_r[0]                         0.0073
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0073
 housekeeping/_2975_                                           0.0073
 soc/_00930_                                                   0.0073
 soc/_06911_                                                   0.0073
 housekeeping/_1201_                                           0.0073
 soc/_04224_                                                   0.0073
 housekeeping/_1153_                                           0.0073
 mgmt_buffers/net194                                           0.0073
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0073
 soc/_09496_                                                   0.0073
 soc/net4598                                                   0.0073
 soc/_12233_                                                   0.0073
 soc/core.interface10_bank_bus_dat_r[19]                       0.0073
 soc/_02494_                                                   0.0073
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][23]      0.0073
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0073
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0   0.0073
 soc/core.VexRiscv.externalInterruptArray_regNext[3]           0.0073
 soc/net2663                                                   0.0073
 housekeeping/_2731_                                           0.0073
 soc/_05952_                                                   0.0073
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0072
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[3]                    0.0072
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0072
 soc/_10980_                                                   0.0072
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0072
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0072
 soc/_04818_                                                   0.0072
 housekeeping/mgmt_gpio_data[13]                               0.0072
 soc/_03724_                                                   0.0072
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.EN0          0.0072
 housekeeping/_0281_                                           0.0072
 housekeeping/net401                                           0.0072
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0072
 soc/_07463_                                                   0.0072
 housekeeping/net1037                                          0.0072
 soc/_11789_                                                   0.0072
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[0].X       0.0072
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0072
 soc/_12064_                                                   0.0072
 soc/core.VexRiscv.RegFilePlugin_regFile[5][26]                0.0072
 soc/_02827_                                                   0.0072
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][6]        0.0072
 soc/_09537_                                                   0.0072
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0072
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0072
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0072
 soc/_13042_                                                   0.0072
 soc/_13384_                                                   0.0072
 soc/_10791_                                                   0.0072
 soc/net282                                                    0.0072
 housekeeping/gpio_configure[32][12]                           0.0072
 soc/_13517_                                                   0.0072
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[3].A       0.0072
 soc/_13139_                                                   0.0072
 mgmt_buffers/net1460                                          0.0072
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0072
 soc/core.VexRiscv.RegFilePlugin_regFile[4][22]                0.0072
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0072
 soc/_13104_                                                   0.0072
 soc/_11619_                                                   0.0071
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]    0.0071
 soc/_12560_                                                   0.0071
 mgmt_buffers/la_data_in_enable[18]                            0.0071
 soc/net3124                                                   0.0071
 soc/_05376_                                                   0.0071
 soc/_12411_                                                   0.0071
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[0].X       0.0071
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0071
 soc/_11780_                                                   0.0071
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[7]                    0.0071
 soc/_07922_                                                   0.0071
 soc/_03740_                                                   0.0071
 soc/core.mgmtsoc_bus_errors[9]                                0.0071
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0071
 soc/core.spi_master_miso_data[4]                              0.0071
 housekeeping/net1855                                          0.0071
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0071
 soc/_05708_                                                   0.0071
 soc/_05650_                                                   0.0071
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]    0.0071
 soc/_03553_                                                   0.0071
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0071
 soc/core.gpioin2_pending_r                                    0.0071
 soc/_05341_                                                   0.0071
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0071
 soc/_02273_                                                   0.0071
 soc/_10282_                                                   0.0071
 soc/core.dbg_uart_rx_count[3]                                 0.0071
 soc/_11882_                                                   0.0071
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0071
 soc/_13039_                                                   0.0071
 soc/_12856_                                                   0.0071
 soc/_03771_                                                   0.0071
 soc/_13570_                                                   0.0071
 soc/_03934_                                                   0.0071
 soc/_05568_                                                   0.0071
 soc/_00460_                                                   0.0071
 soc/_07329_                                                   0.0071
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[13].A   0.0071
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0071
 soc/_11631_                                                   0.0071
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0071
 mgmt_buffers/net246                                           0.0070
 soc/core.storage[13][6]                                       0.0070
 soc/net4694                                                   0.0070
 soc/_02358_                                                   0.0070
 soc/net2353                                                   0.0070
 mgmt_buffers/net911                                           0.0070
 soc/_06294_                                                   0.0070
 soc/net1493                                                   0.0070
 soc/_12061_                                                   0.0070
 soc/_10946_                                                   0.0070
 soc/core.storage[1][4]                                        0.0070
 housekeeping/net542                                           0.0070
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0070
 soc/_02419_                                                   0.0070
 mgmt_buffers/net148                                           0.0070
 soc/net4179                                                   0.0070
 soc/net281                                                    0.0070
 soc/_06110_                                                   0.0070
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0070
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf      0.0070
 soc/net1450                                                   0.0070
 soc/net2661                                                   0.0070
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0070
 soc/_06617_                                                   0.0070
 housekeeping/gpio_configure[17][6]                            0.0070
 housekeeping/_0828_                                           0.0070
 soc/_00944_                                                   0.0070
 soc/_08917_                                                   0.0070
 soc/core.VexRiscv.RegFilePlugin_regFile[20][18]               0.0070
 housekeeping/net924                                           0.0070
 soc/_00175_                                                   0.0070
 soc/_04193_                                                   0.0070
 soc/_01715_                                                   0.0070
 soc/_02988_                                                   0.0069
 housekeeping/_3128_                                           0.0069
 soc/core.dff2_bus_ack                                         0.0069
 soc/_00805_                                                   0.0069
 soc/_06327_                                                   0.0069
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0069
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0069
 soc/_12682_                                                   0.0069
 soc/core.la_ien_storage[65]                                   0.0069
 soc/net4481                                                   0.0069
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0069
 soc/net2607                                                   0.0069
 soc/core.VexRiscv.RegFilePlugin_regFile[5][25]                0.0069
 soc/_11674_                                                   0.0069
 la_data_in_mprj[108]                                          0.0069
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]    0.0069
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0069
 soc/_09848_                                                   0.0069
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0069
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0069
 soc/net517                                                    0.0069
 soc/core.VexRiscv.RegFilePlugin_regFile[5][11]                0.0069
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0069
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0069
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0069
 soc/core.multiregimpl55_regs1                                 0.0069
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[2].X       0.0069
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN_buf      0.0069
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0069
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0069
 soc/_00828_                                                   0.0069
 soc/_03678_                                                   0.0069
 la_iena_mprj[80]                                              0.0069
 soc/_11004_                                                   0.0069
 soc/net2628                                                   0.0069
 soc/core.RAM128/BLOCK[3].RAM32.A0BUF[1].X                     0.0069
 soc/_03536_                                                   0.0069
 soc/core.dff2_bus_dat_r[7]                                    0.0069
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0069
 soc/net3235                                                   0.0068
 soc/_05860_                                                   0.0068
 soc/_08253_                                                   0.0068
 soc/_07316_                                                   0.0068
 soc/_09517_                                                   0.0068
 mgmt_buffers/net702                                           0.0068
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0068
 soc/_13468_                                                   0.0068
 mgmt_buffers/net196                                           0.0068
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0068
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0068
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0068
 soc/core.VexRiscv.RegFilePlugin_regFile[19][7]                0.0068
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[24].X   0.0068
 soc/core.interface3_bank_bus_dat_r[31]                        0.0068
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0068
 soc/core.VexRiscv.RegFilePlugin_regFile[4][27]                0.0068
 soc/_05980_                                                   0.0068
 soc/_00217_                                                   0.0068
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0068
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0068
 soc/_02453_                                                   0.0068
 housekeeping/_2787_                                           0.0068
 housekeeping/gpio_configure[11][9]                            0.0068
 soc/core.multiregimpl63_regs0                                 0.0068
 soc/_10047_                                                   0.0068
 soc/core.dbg_uart_count[19]                                   0.0068
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[30]      0.0068
 soc/_00672_                                                   0.0068
 soc/_02660_                                                   0.0068
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[2].X       0.0068
 housekeeping/gpio_configure[28][6]                            0.0068
 soc/net2200                                                   0.0068
 soc/_03938_                                                   0.0067
 soc/net3399                                                   0.0067
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0067
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0   0.0067
 la_iena_mprj[88]                                              0.0067
 soc/_00278_                                                   0.0067
 soc/net4657                                                   0.0067
 soc/_00492_                                                   0.0067
 soc/_12932_                                                   0.0067
 soc/_10298_                                                   0.0067
 soc/core.VexRiscv.RegFilePlugin_regFile[24][5]                0.0067
 soc/_00874_                                                   0.0067
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][28]       0.0067
 soc/_06819_                                                   0.0067
 soc/_11518_                                                   0.0067
 soc/_12493_                                                   0.0067
 soc/net2063                                                   0.0067
 soc/_00676_                                                   0.0067
 mgmt_buffers/net900                                           0.0067
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0067
 la_data_in_mprj[90]                                           0.0067
 soc/_12294_                                                   0.0067
 soc/_12644_                                                   0.0067
 soc/_04571_                                                   0.0067
 soc/core.VexRiscv.CsrPlugin_mepc[17]                          0.0067
 soc/_00914_                                                   0.0067
 housekeeping/_1949_                                           0.0067
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0067
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0067
 soc/_03229_                                                   0.0067
 soc/_02756_                                                   0.0067
 housekeeping/net1212                                          0.0067
 housekeeping/gpio_configure[9][4]                             0.0067
 soc/_13031_                                                   0.0067
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]    0.0067
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0067
 housekeeping/net106                                           0.0067
 soc/_11879_                                                   0.0066
 soc/_03610_                                                   0.0066
 soc/_10992_                                                   0.0066
 soc/core.VexRiscv.RegFilePlugin_regFile[10][14]               0.0066
 soc/net4700                                                   0.0066
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0066
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN          0.0066
 soc/_00794_                                                   0.0066
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0066
 soc/_12472_                                                   0.0066
 soc/net1213                                                   0.0066
 mgmt_buffers/net1141                                          0.0066
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]    0.0066
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0066
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0066
 housekeeping/gpio_configure[8][2]                             0.0066
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DEC0.EN      0.0066
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0066
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0066
 mgmt_buffers/la_data_in_mprj_bar[2]                           0.0066
 soc/_07971_                                                   0.0066
 soc/_07353_                                                   0.0066
 mgmt_buffers/net602                                           0.0066
 soc/_04297_                                                   0.0066
 soc/_13329_                                                   0.0066
 soc/net4526                                                   0.0066
 soc/_13072_                                                   0.0066
 housekeeping/gpio_configure[24][5]                            0.0066
 soc/_03256_                                                   0.0066
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0066
 soc/_05854_                                                   0.0066
 soc/_07843_                                                   0.0066
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]   0.0066
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0066
 soc/_00583_                                                   0.0065
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][8]        0.0065
 soc/net1334                                                   0.0065
 soc/_02723_                                                   0.0065
 soc/_06841_                                                   0.0065
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0065
 soc/_02213_                                                   0.0065
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0065
 soc/_02683_                                                   0.0065
 soc/_01346_                                                   0.0065
 soc/_08784_                                                   0.0065
 soc/_02608_                                                   0.0065
 soc/_04769_                                                   0.0065
 soc/core.VexRiscv.RegFilePlugin_regFile[31][5]                0.0065
 soc/_13708_                                                   0.0065
 soc/_06888_                                                   0.0065
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0065
 soc/net15                                                     0.0065
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0065
 soc/_04363_                                                   0.0065
 housekeeping/gpio_configure[21][7]                            0.0065
 soc/core.VexRiscv.RegFilePlugin_regFile[19][13]               0.0065
 soc/_13117_                                                   0.0065
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0065
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0065
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0   0.0065
 soc/_10856_                                                   0.0065
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0065
 soc/_13613_                                                   0.0065
 soc/_08812_                                                   0.0065
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0065
 soc/_11830_                                                   0.0065
 soc/net3042                                                   0.0065
 soc/net31                                                     0.0065
 soc/_07961_                                                   0.0064
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0064
 soc/_02933_                                                   0.0064
 soc/_05202_                                                   0.0064
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][3]       0.0064
 soc/core.VexRiscv.RegFilePlugin_regFile[17][3]                0.0064
 soc/_01515_                                                   0.0064
 soc/net2762                                                   0.0064
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0   0.0064
 housekeeping/_2900_                                           0.0064
 soc/_00161_                                                   0.0064
 soc/_11705_                                                   0.0064
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0064
 soc/_06225_                                                   0.0064
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0064
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0064
 soc/_05098_                                                   0.0064
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0064
 housekeeping/_2979_                                           0.0064
 soc/core.multiregimpl51_regs1                                 0.0064
 soc/_02129_                                                   0.0064
 soc/_10574_                                                   0.0064
 soc/net4671                                                   0.0064
 soc/core.VexRiscv.RegFilePlugin_regFile[27][22]               0.0064
 soc/_10335_                                                   0.0064
 soc/_13123_                                                   0.0064
 soc/_11047_                                                   0.0064
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]    0.0064
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0064
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0064
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0064
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0064
 housekeeping/_0337_                                           0.0064
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0064
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[0].X   0.0064
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0064
 soc/_11733_                                                   0.0064
 soc/_12802_                                                   0.0064
 soc/core.VexRiscv.CsrPlugin_mie_MSIE                          0.0064
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]    0.0064
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0064
 soc/_05970_                                                   0.0064
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].X       0.0064
 housekeeping/_1240_                                           0.0064
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0064
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0064
 soc/_06876_                                                   0.0064
 soc/_08193_                                                   0.0063
 soc/_09100_                                                   0.0063
 soc/_03438_                                                   0.0063
 housekeeping/net1015                                          0.0063
 soc/core.storage_1[12][5]                                     0.0063
 soc/_11857_                                                   0.0063
 soc/_02304_                                                   0.0063
 soc/_11861_                                                   0.0063
 soc/_05960_                                                   0.0063
 soc/_09163_                                                   0.0063
 soc/net4469                                                   0.0063
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0063
 soc/_00961_                                                   0.0063
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0063
 soc/_03993_                                                   0.0063
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0063
 housekeeping/gpio_configure[23][1]                            0.0063
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0063
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[0].X       0.0063
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0063
 mgmt_buffers/net908                                           0.0063
 soc/_05887_                                                   0.0063
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0063
 soc/_12721_                                                   0.0063
 soc/net2396                                                   0.0063
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0063
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0063
 soc/_13215_                                                   0.0063
 soc/_01177_                                                   0.0063
 soc/_10849_                                                   0.0063
 housekeeping/_1005_                                           0.0063
 soc/_10003_                                                   0.0063
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0063
 mgmt_buffers/net1459                                          0.0063
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0063
 soc/_05234_                                                   0.0063
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[3].X       0.0063
 soc/_03511_                                                   0.0063
 soc/_10467_                                                   0.0063
 mgmt_buffers/net847                                           0.0063
 soc/_03003_                                                   0.0063
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0063
 mprj_dat_i_core[13]                                           0.0063
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0063
 soc/core.gpioin5_gpioin5_mode_storage                         0.0063
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]    0.0063
 soc/net3880                                                   0.0063
 housekeeping/_1800_                                           0.0063
 soc/_02182_                                                   0.0063
 soc/_07870_                                                   0.0063
 soc/core.multiregimpl89_regs0                                 0.0063
 mgmt_buffers/net1005                                          0.0063
 mgmt_buffers/la_data_in_enable[31]                            0.0063
 soc/net220                                                    0.0063
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0062
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0   0.0062
 soc/core.RAM256/BANK128[0].RAM128.A0BUF[6].X                  0.0062
 soc/_11951_                                                   0.0062
 mgmt_buffers/net606                                           0.0062
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0062
 housekeeping/gpio_configure[18][4]                            0.0062
 housekeeping/_2349_                                           0.0062
 soc/_03510_                                                   0.0062
 soc/core.uartwishbonebridge_state[2]                          0.0062
 soc/net4684                                                   0.0062
 soc/core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[0]   0.0062
 soc/_11992_                                                   0.0062
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0062
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0062
 housekeeping/net299                                           0.0062
 soc/_01132_                                                   0.0062
 soc/_03715_                                                   0.0062
 soc/_11391_                                                   0.0062
 soc/net286                                                    0.0062
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[29].X   0.0062
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0062
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0062
 soc/_05217_                                                   0.0062
 soc/_11877_                                                   0.0062
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN_buf      0.0062
 soc/core.mgmtsoc_value_status[12]                             0.0062
 soc/_06826_                                                   0.0062
 soc/_07571_                                                   0.0062
 soc/_10277_                                                   0.0062
 housekeeping/_2591_                                           0.0062
 la_iena_mprj[85]                                              0.0062
 soc/_03103_                                                   0.0062
 soc/net3993                                                   0.0062
 soc/net4454                                                   0.0062
 soc/_11191_                                                   0.0062
 soc/core.VexRiscv.dBusWishbone_ADR[15]                        0.0061
 soc/net2572                                                   0.0061
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0061
 soc/_11223_                                                   0.0061
 soc/net2256                                                   0.0061
 soc/core.la_ien_storage[75]                                   0.0061
 housekeeping/_3077_                                           0.0061
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0061
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0061
 soc/_13682_                                                   0.0061
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0061
 soc/_09835_                                                   0.0061
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0061
 soc/_12692_                                                   0.0061
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0061
 soc/_12580_                                                   0.0061
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0061
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0061
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0061
 soc/core.storage[5][4]                                        0.0061
 housekeeping/_0937_                                           0.0061
 housekeeping/_1851_                                           0.0061
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]    0.0061
 soc/_00926_                                                   0.0061
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][8]       0.0061
 mgmt_buffers/net699                                           0.0061
 soc/_12478_                                                   0.0061
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0061
 soc/_13523_                                                   0.0061
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0061
 soc/_03485_                                                   0.0061
 soc/_05042_                                                   0.0061
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0061
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0061
 soc/_09245_                                                   0.0061
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0061
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[6].X   0.0060
 soc/core.storage[6][7]                                        0.0060
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0   0.0060
 soc/_07633_                                                   0.0060
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0060
 soc/net4318                                                   0.0060
 soc/core.spi_master_mosi_sel[0]                               0.0060
 housekeeping/net264                                           0.0060
 soc/_03416_                                                   0.0060
 soc/net2610                                                   0.0060
 soc/core.RAM128/BLOCK[0].RAM32.Do0[25]                        0.0060
 soc/_04364_                                                   0.0060
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0060
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0060
 soc/_13406_                                                   0.0060
 soc/_04106_                                                   0.0060
 soc/_04781_                                                   0.0060
 mgmt_buffers/la_data_in_mprj_bar[69]                          0.0060
 soc/_09036_                                                   0.0060
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[3].X       0.0060
 soc/net811                                                    0.0060
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].X       0.0060
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0060
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0060
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[2]                    0.0060
 housekeeping/_0856_                                           0.0060
 soc/core.VexRiscv.RegFilePlugin_regFile[11][24]               0.0060
 soc/_02529_                                                   0.0060
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0060
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0060
 soc/_03909_                                                   0.0060
 soc/_09021_                                                   0.0060
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0060
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0060
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0060
 housekeeping/_2363_                                           0.0060
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0060
 soc/core.VexRiscv.RegFilePlugin_regFile[16][4]                0.0059
 housekeeping/_3031_                                           0.0059
 soc/_01358_                                                   0.0059
 soc/_02948_                                                   0.0059
 soc/core.dbg_uart_data[17]                                    0.0059
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0059
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[0].X       0.0059
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[2].X   0.0059
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0059
 housekeeping/_2445_                                           0.0059
 soc/net495                                                    0.0059
 soc/_09884_                                                   0.0059
 soc/net3227                                                   0.0059
 soc/net952                                                    0.0059
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0059
 housekeeping/_1446_                                           0.0059
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0059
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0059
 housekeeping/net1476                                          0.0059
 housekeeping/_1853_                                           0.0059
 soc/_05899_                                                   0.0059
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[5].X   0.0059
 soc/net3841                                                   0.0059
 housekeeping/_0757_                                           0.0059
 housekeeping/_2879_                                           0.0059
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0059
 soc/_12399_                                                   0.0059
 soc/_09578_                                                   0.0059
 soc/core.VexRiscv.RegFilePlugin_regFile[20][27]               0.0059
 soc/_12384_                                                   0.0059
 soc/_04054_                                                   0.0059
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0059
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0059
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0059
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0059
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0058
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0058
 soc/net4421                                                   0.0058
 soc/_11229_                                                   0.0058
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].X       0.0058
 soc/_03155_                                                   0.0058
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0058
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0058
 soc/_08702_                                                   0.0058
 housekeeping/gpio_configure[28][5]                            0.0058
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0058
 soc/_13599_                                                   0.0058
 soc/_07754_                                                   0.0058
 soc/core.storage[11][4]                                       0.0058
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0058
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0058
 soc/core.la_oe_storage[100]                                   0.0058
 soc/_09183_                                                   0.0058
 soc/net4633                                                   0.0058
 soc/_05369_                                                   0.0058
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]    0.0058
 soc/_05911_                                                   0.0058
 soc/_11620_                                                   0.0058
 soc/_11799_                                                   0.0058
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0058
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[17].X   0.0058
 soc/net2298                                                   0.0058
 housekeeping/_2292_                                           0.0058
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0058
 soc/_03496_                                                   0.0058
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[4]   0.0058
 housekeeping/gpio_configure[16][11]                           0.0058
 soc/_10479_                                                   0.0058
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]    0.0058
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0058
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]    0.0058
 housekeeping/_0963_                                           0.0058
 soc/_04121_                                                   0.0058
 soc/_03920_                                                   0.0058
 soc/_07342_                                                   0.0058
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0058
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].X       0.0058
 soc/_13631_                                                   0.0058
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[20].X   0.0058
 soc/_09315_                                                   0.0058
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0058
 soc/_07201_                                                   0.0058
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0058
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0058
 soc/_09838_                                                   0.0058
 housekeeping/_0907_                                           0.0058
 soc/net2438                                                   0.0058
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0058
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0058
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0058
 soc/_09926_                                                   0.0058
 soc/_03719_                                                   0.0058
 soc/net3374                                                   0.0058
 housekeeping/_2305_                                           0.0058
 soc/net4590                                                   0.0058
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf      0.0058
 housekeeping/_0792_                                           0.0057
 mgmt_buffers/net186                                           0.0057
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]    0.0057
 soc/_10685_                                                   0.0057
 soc/_04419_                                                   0.0057
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0057
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0057
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0057
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][11]       0.0057
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0057
 soc/net1303                                                   0.0057
 housekeeping/serial_data_staging_2[11]                        0.0057
 soc/net4683                                                   0.0057
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0057
 soc/_09542_                                                   0.0057
 soc/core.storage[8][3]                                        0.0057
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[8].A   0.0057
 soc/_10817_                                                   0.0057
 soc/core.RAM128/BLOCK[3].RAM32.A0BUF[0].X                     0.0057
 soc/_06163_                                                   0.0057
 soc/_02990_                                                   0.0057
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0057
 soc/_04047_                                                   0.0057
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0057
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0057
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[26]                   0.0057
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0057
 soc/_11534_                                                   0.0057
 soc/_13235_                                                   0.0057
 la_data_in_mprj[93]                                           0.0057
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0057
 soc/net2377                                                   0.0057
 soc/_05556_                                                   0.0057
 soc/_11512_                                                   0.0057
 soc/_05062_                                                   0.0057
 soc/_03707_                                                   0.0057
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0057
 soc/_10075_                                                   0.0057
 soc/_12661_                                                   0.0057
 soc/net4496                                                   0.0057
 soc/_12956_                                                   0.0057
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]    0.0057
 housekeeping/_0465_                                           0.0056
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0056
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[0].X       0.0056
 soc/net215                                                    0.0056
 soc/net4618                                                   0.0056
 soc/net832                                                    0.0056
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0056
 housekeeping/_2241_                                           0.0056
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0056
 housekeeping/gpio_configure[21][9]                            0.0056
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0056
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0056
 soc/_12503_                                                   0.0056
 soc/core.dbg_uart_address[7]                                  0.0056
 soc/_04615_                                                   0.0056
 soc/net2618                                                   0.0056
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0056
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0056
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0056
 housekeeping/_0893_                                           0.0056
 housekeeping/net1877                                          0.0056
 soc/_12057_                                                   0.0056
 housekeeping/_0673_                                           0.0056
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0056
 soc/core.dff_bus_dat_r[4]                                     0.0056
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0   0.0056
 soc/net2712                                                   0.0056
 housekeeping/_0887_                                           0.0056
 soc/_06091_                                                   0.0056
 soc/_09205_                                                   0.0056
 soc/core.mgmtsoc_litespisdrphycore_sr_in[6]                   0.0056
 soc/_08352_                                                   0.0056
 soc/_03477_                                                   0.0056
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.EN_buf      0.0056
 soc/net4681                                                   0.0056
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0056
 soc/_08131_                                                   0.0056
 housekeeping/_2246_                                           0.0056
 soc/_11372_                                                   0.0056
 soc/_04110_                                                   0.0056
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0   0.0056
 housekeeping/_1447_                                           0.0056
 soc/core.spi_master_cs_storage[11]                            0.0056
 soc/_00722_                                                   0.0056
 soc/_13597_                                                   0.0056
 soc/_08506_                                                   0.0056
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0056
 soc/_10082_                                                   0.0056
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0056
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0056
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0   0.0056
 soc/_06190_                                                   0.0056
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0   0.0056
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0056
 soc/_02152_                                                   0.0056
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0056
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].A       0.0056
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[23].A   0.0056
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0056
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0055
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0055
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0055
 soc/_01590_                                                   0.0055
 soc/_05484_                                                   0.0055
 soc/_12298_                                                   0.0055
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0055
 soc/_11980_                                                   0.0055
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0055
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0055
 soc/_03237_                                                   0.0055
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN          0.0055
 soc/_03009_                                                   0.0055
 soc/_01111_                                                   0.0055
 soc/_13627_                                                   0.0055
 soc/net264                                                    0.0055
 soc/core.storage[2][1]                                        0.0055
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN_buf      0.0055
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0055
 mgmt_buffers/user_irq_bar[2]                                  0.0055
 housekeeping/mgmt_gpio_data[20]                               0.0055
 mgmt_buffers/net1465                                          0.0055
 housekeeping/_2157_                                           0.0055
 soc/_12124_                                                   0.0055
 soc/_09247_                                                   0.0055
 soc/net3744                                                   0.0055
 soc/core.uart_phy_tx_phase[24]                                0.0055
 soc/_02207_                                                   0.0055
 housekeeping/_1547_                                           0.0055
 soc/core.spi_master_cs                                        0.0055
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0055
 soc/_11888_                                                   0.0055
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0055
 soc/core.VexRiscv.RegFilePlugin_regFile[6][18]                0.0055
 soc/net3543                                                   0.0055
 soc/_03584_                                                   0.0055
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0055
 soc/net4627                                                   0.0055
 soc/core.VexRiscv.RegFilePlugin_regFile[25][30]               0.0055
 soc/_13132_                                                   0.0055
 soc/_04965_                                                   0.0055
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[31].X   0.0055
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0055
 soc/_09847_                                                   0.0055
 soc/net4668                                                   0.0055
 soc/net4379                                                   0.0055
 soc/net99                                                     0.0055
 soc/_04624_                                                   0.0055
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0055
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN          0.0055
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0055
 housekeeping/_2653_                                           0.0055
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[3].A       0.0055
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0055
 soc/net4678                                                   0.0055
 soc/_13720_                                                   0.0055
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[3].X       0.0055
 soc/_01453_                                                   0.0055
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0055
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0055
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]    0.0054
 housekeeping/net2053                                          0.0054
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0054
 housekeeping/net269                                           0.0054
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0054
 soc/_11796_                                                   0.0054
 mgmt_buffers/la_data_in_enable[15]                            0.0054
 housekeeping/_0276_                                           0.0054
 soc/_08868_                                                   0.0054
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0054
 housekeeping/net1865                                          0.0054
 housekeeping/_0890_                                           0.0054
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0054
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[1].X       0.0054
 housekeeping/net526                                           0.0054
 housekeeping/_2683_                                           0.0054
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[24].X   0.0054
 soc/_02547_                                                   0.0054
 soc/_07608_                                                   0.0054
 soc/net4543                                                   0.0054
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0054
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[17].X   0.0054
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0054
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0054
 soc/_12908_                                                   0.0054
 soc/net4689                                                   0.0054
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0054
 soc/net4716                                                   0.0054
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0054
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0054
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0054
 soc/core.dbg_uart_data[24]                                    0.0054
 soc/_02667_                                                   0.0054
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[19].X   0.0054
 housekeeping/_1583_                                           0.0054
 soc/net2647                                                   0.0054
 soc/_07751_                                                   0.0054
 soc/_12458_                                                   0.0054
 mgmt_buffers/net210                                           0.0054
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0054
 soc/net1241                                                   0.0054
 soc/net4582                                                   0.0054
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0054
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0054
 soc/_03918_                                                   0.0054
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[18].X   0.0054
 housekeeping/net2000                                          0.0054
 soc/_09368_                                                   0.0054
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0054
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0054
 soc/core.mgmtsoc_litespisdrphycore_sr_out[28]                 0.0054
 housekeeping/_0915_                                           0.0054
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0053
 soc/_09721_                                                   0.0053
 soc/_04616_                                                   0.0053
 housekeeping/_2448_                                           0.0053
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[22]         0.0053
 housekeeping/gpio_configure[11][7]                            0.0053
 housekeeping/net397                                           0.0053
 soc/_12296_                                                   0.0053
 soc/net4418                                                   0.0053
 la_iena_mprj[65]                                              0.0053
 soc/_02159_                                                   0.0053
 soc/_07664_                                                   0.0053
 soc/_05662_                                                   0.0053
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0053
 soc/_06785_                                                   0.0053
 soc/_07743_                                                   0.0053
 soc/core.VexRiscv.RegFilePlugin_regFile[12][24]               0.0053
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0053
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0053
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0053
 soc/_02976_                                                   0.0053
 housekeeping/wbbd_addr[1]                                     0.0053
 soc/core.VexRiscv.DebugPlugin_haltIt                          0.0053
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0053
 soc/core.count[19]                                            0.0053
 soc/_05905_                                                   0.0053
 soc/_03878_                                                   0.0053
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0053
 soc/_08842_                                                   0.0053
 soc/net2623                                                   0.0053
 soc/_13447_                                                   0.0053
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0053
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0053
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[2].X   0.0053
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0   0.0053
 soc/net4435                                                   0.0053
 housekeeping/gpio_configure[21][11]                           0.0053
 soc/_08913_                                                   0.0053
 housekeeping/_1521_                                           0.0053
 soc/net4147                                                   0.0053
 soc/_03999_                                                   0.0053
 soc/_09413_                                                   0.0053
 soc/_07534_                                                   0.0053
 soc/_01012_                                                   0.0053
 la_iena_mprj[79]                                              0.0053
 housekeeping/gpio_configure[4][3]                             0.0053
 housekeeping/net1988                                          0.0053
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0053
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[19].X   0.0053
 soc/_13332_                                                   0.0053
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0053
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0053
 soc/net4607                                                   0.0053
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0   0.0053
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0053
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0   0.0053
 soc/_12545_                                                   0.0053
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0053
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]    0.0052
 soc/net4363                                                   0.0052
 soc/_00814_                                                   0.0052
 soc/_02116_                                                   0.0052
 soc/core.uart_phy_rx_phase[24]                                0.0052
 soc/net2461                                                   0.0052
 soc/net4655                                                   0.0052
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0052
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0052
 soc/core.RAM128/BLOCK[1].RAM32.EN0                            0.0052
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0052
 soc/net4511                                                   0.0052
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0052
 soc/core.storage[9][3]                                        0.0052
 soc/_03479_                                                   0.0052
 soc/_12284_                                                   0.0052
 soc/_04386_                                                   0.0052
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0052
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0052
 soc/net2842                                                   0.0052
 soc/core.VexRiscv.RegFilePlugin_regFile[21][26]               0.0052
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0052
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]   0.0052
 soc/_13272_                                                   0.0052
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0052
 housekeeping/_0262_                                           0.0052
 soc/net3704                                                   0.0052
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0052
 housekeeping/_0158_                                           0.0052
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[25]      0.0052
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[13]   0.0052
 soc/net2215                                                   0.0052
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0052
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0052
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0052
 soc/_09051_                                                   0.0052
 soc/_05395_                                                   0.0052
 soc/core.interface0_bank_bus_dat_r[25]                        0.0052
 soc/_05898_                                                   0.0052
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0052
 soc/core.storage_1[7][2]                                      0.0052
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0052
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0052
 soc/_06352_                                                   0.0052
 soc/_04157_                                                   0.0052
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0052
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN_buf      0.0052
 soc/_13124_                                                   0.0052
 soc/_03186_                                                   0.0052
 soc/net4434                                                   0.0052
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0052
 soc/_06942_                                                   0.0052
 soc/_05936_                                                   0.0052
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[19].A   0.0051
 soc/core.storage_1[12][1]                                     0.0051
 soc/_12476_                                                   0.0051
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0051
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0051
 soc/_08371_                                                   0.0051
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[31].X   0.0051
 soc/_01328_                                                   0.0051
 mgmt_buffers/net663                                           0.0051
 soc/net1974                                                   0.0051
 soc/net708                                                    0.0051
 soc/_09075_                                                   0.0051
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[12].A                    0.0051
 soc/_01307_                                                   0.0051
 soc/net4395                                                   0.0051
 soc/net4459                                                   0.0051
 soc/_12135_                                                   0.0051
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0051
 soc/_07916_                                                   0.0051
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0051
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[3].X       0.0051
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[31]              0.0051
 soc/_03513_                                                   0.0051
 soc/_01620_                                                   0.0051
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0051
 housekeeping/_2196_                                           0.0051
 soc/_06412_                                                   0.0051
 soc/_06890_                                                   0.0051
 soc/_12192_                                                   0.0051
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0051
 soc/_08804_                                                   0.0051
 soc/_04278_                                                   0.0051
 housekeeping/net1296                                          0.0051
 soc/net2343                                                   0.0051
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0051
 soc/_07747_                                                   0.0051
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0051
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0051
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0051
 soc/net4601                                                   0.0051
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]    0.0051
 soc/_00635_                                                   0.0051
 soc/_04070_                                                   0.0051
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[5]   0.0051
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0051
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0051
 soc/_08569_                                                   0.0051
 soc/_11684_                                                   0.0051
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0051
 soc/_13206_                                                   0.0051
 soc/_00663_                                                   0.0051
 soc/core.mgmtsoc_litespisdrphycore_sr_in[4]                   0.0051
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0051
 soc/net4415                                                   0.0051
 soc/_01374_                                                   0.0051
 soc/_11328_                                                   0.0051
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0051
 housekeeping/net1486                                          0.0051
 soc/_08932_                                                   0.0051
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0051
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[3].X       0.0051
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0051
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0051
 housekeeping/_2338_                                           0.0051
 soc/_03152_                                                   0.0050
 housekeeping/_1246_                                           0.0050
 soc/core.storage[5][0]                                        0.0050
 soc/_03399_                                                   0.0050
 soc/net2665                                                   0.0050
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0050
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0050
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0050
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0050
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0050
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0050
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0050
 housekeeping/gpio_configure[17][11]                           0.0050
 soc/_04690_                                                   0.0050
 housekeeping/_2553_                                           0.0050
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]   0.0050
 soc/_05013_                                                   0.0050
 housekeeping/_0613_                                           0.0050
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0050
 soc/_03796_                                                   0.0050
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0050
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0050
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0050
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[18]   0.0050
 soc/_10794_                                                   0.0050
 soc/_00095_                                                   0.0050
 mprj_dat_i_core[17]                                           0.0050
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0050
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0050
 soc/net4289                                                   0.0050
 soc/_03809_                                                   0.0050
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0050
 soc/_08693_                                                   0.0050
 soc/core.VexRiscv.RegFilePlugin_regFile[24][25]               0.0050
 housekeeping/gpio_configure[28][1]                            0.0050
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0050
 soc/_04237_                                                   0.0050
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0050
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0050
 soc/core.mgmtsoc_litespisdrphycore_sr_in[28]                  0.0050
 soc/_11579_                                                   0.0050
 soc/_05204_                                                   0.0050
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0050
 housekeeping/_0326_                                           0.0050
 soc/net17                                                     0.0050
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0050
 soc/_10901_                                                   0.0050
 soc/net4386                                                   0.0050
 housekeeping/net1971                                          0.0050
 soc/net4566                                                   0.0050
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[10].A   0.0050
 soc/core.la_ien_storage[25]                                   0.0049
 soc/_05526_                                                   0.0049
 soc/core.storage_1[10][5]                                     0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0049
 soc/_08608_                                                   0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0049
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0049
 housekeeping/_1991_                                           0.0049
 soc/_11207_                                                   0.0049
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0049
 soc/_07694_                                                   0.0049
 soc/core.mgmtsoc_litespisdrphycore_sr_in[19]                  0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0049
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0049
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[8]   0.0049
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0049
 soc/_01816_                                                   0.0049
 soc/net4003                                                   0.0049
 soc/net639                                                    0.0049
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0049
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0049
 soc/_11640_                                                   0.0049
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[22].A                    0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0049
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[28]   0.0049
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[6]    0.0049
 soc/net4399                                                   0.0049
 soc/core.interface18_bank_bus_dat_r[0]                        0.0049
 housekeeping/gpio_configure[23][4]                            0.0049
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0049
 soc/_07697_                                                   0.0049
 housekeeping/_0918_                                           0.0049
 housekeeping/net2034                                          0.0049
 soc/_00129_                                                   0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0049
 soc/_06728_                                                   0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0049
 soc/_04200_                                                   0.0049
 soc/net2441                                                   0.0049
 soc/core.mgmtsoc_litespimmap_count[8]                         0.0049
 housekeeping/net810                                           0.0049
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]    0.0049
 soc/_05547_                                                   0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0049
 soc/_08464_                                                   0.0049
 soc/core.RAM256/BANK128[1].RAM128.Do0[23]                     0.0049
 soc/_10459_                                                   0.0049
 soc/_02615_                                                   0.0049
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0049
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0049
 housekeeping/net537                                           0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0049
 soc/_06809_                                                   0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 soc/_03815_                                                   0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0049
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0049
 soc/net4441                                                   0.0049
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0049
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0049
 soc/_08936_                                                   0.0048
 mgmt_buffers/net215                                           0.0048
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0048
 soc/net2206                                                   0.0048
 housekeeping/_0529_                                           0.0048
 housekeeping/gpio_configure[21][5]                            0.0048
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0048
 soc/net4710                                                   0.0048
 soc/net3786                                                   0.0048
 housekeeping/net1977                                          0.0048
 soc/_13246_                                                   0.0048
 soc/net2162                                                   0.0048
 soc/_05255_                                                   0.0048
 soc/net655                                                    0.0048
 soc/net4586                                                   0.0048
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0048
 soc/core.VexRiscv.decode_to_execute_RS1[9]                    0.0048
 soc/_13675_                                                   0.0048
 soc/_05464_                                                   0.0048
 soc/_03752_                                                   0.0048
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0048
 soc/_03397_                                                   0.0048
 soc/core.la_ien_storage[60]                                   0.0048
 soc/_03675_                                                   0.0048
 housekeeping/gpio_configure[27][1]                            0.0048
 soc/_02067_                                                   0.0048
 soc/core.dff_bus_dat_r[0]                                     0.0048
 housekeeping/_0339_                                           0.0048
 housekeeping/_2577_                                           0.0048
 soc/net2912                                                   0.0048
 soc/net4570                                                   0.0048
 soc/_08896_                                                   0.0048
 housekeeping/gpio_configure[14][10]                           0.0048
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[15].A                    0.0048
 housekeeping/_0009_                                           0.0048
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0048
 soc/net2408                                                   0.0048
 housekeeping/gpio_configure[17][5]                            0.0048
 soc/core.dbg_uart_length[0]                                   0.0048
 soc/core.VexRiscv.RegFilePlugin_regFile[15][6]                0.0048
 soc/core.VexRiscv.RegFilePlugin_regFile[19][4]                0.0048
 housekeeping/net1928                                          0.0048
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0048
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0048
 soc/core.RAM256/BANK128[0].RAM128.DEC0.EN                     0.0048
 housekeeping/gpio_configure[28][2]                            0.0048
 soc/core.storage_1[1][2]                                      0.0048
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0048
 soc/_03074_                                                   0.0048
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0047
 soc/net672                                                    0.0047
 soc/_00651_                                                   0.0047
 soc/_07025_                                                   0.0047
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0047
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0047
 soc/_13293_                                                   0.0047
 soc/_04412_                                                   0.0047
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0047
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[9].X                     0.0047
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0047
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0047
 soc/core.RAM128/BLOCK[2].RAM32.A0BUF[1].X                     0.0047
 soc/net4426                                                   0.0047
 soc/net2059                                                   0.0047
 soc/core.litespi_grant                                        0.0047
 soc/core.VexRiscv.decode_to_execute_RS1[26]                   0.0047
 soc/_01926_                                                   0.0047
 soc/core.RAM128/BLOCK[2].RAM32.A0BUF[3].X                     0.0047
 housekeeping/gpio_configure[33][5]                            0.0047
 soc/_01985_                                                   0.0047
 soc/core.multiregimpl24_regs0                                 0.0047
 soc/_09149_                                                   0.0047
 soc/_06667_                                                   0.0047
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0047
 soc/_06335_                                                   0.0047
 soc/net3519                                                   0.0047
 soc/_11865_                                                   0.0047
 mgmt_buffers/net910                                           0.0047
 soc/net566                                                    0.0047
 soc/net3121                                                   0.0047
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0047
 soc/core.mgmtsoc_litespisdrphycore_sr_in[24]                  0.0047
 soc/net4449                                                   0.0047
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0047
 soc/_12004_                                                   0.0047
 soc/core.la_ien_storage[39]                                   0.0047
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0047
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0047
 housekeeping/_0822_                                           0.0047
 soc/_06559_                                                   0.0047
 housekeeping/net643                                           0.0047
 soc/_07016_                                                   0.0047
 mgmt_buffers/net229                                           0.0047
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0047
 soc/core.VexRiscv.CsrPlugin_mtvec_base[27]                    0.0047
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN          0.0047
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0047
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]    0.0047
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0047
 soc/_10346_                                                   0.0047
 housekeeping/_0449_                                           0.0047
 soc/net4239                                                   0.0047
 housekeeping/net1393                                          0.0047
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0047
 soc/core.mgmtsoc_litespisdrphycore_sr_in[0]                   0.0046
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0046
 housekeeping/gpio_configure[3][4]                             0.0046
 housekeeping/net512                                           0.0046
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0046
 housekeeping/net555                                           0.0046
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0046
 soc/_03661_                                                   0.0046
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0046
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN          0.0046
 soc/_06577_                                                   0.0046
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0046
 soc/_02868_                                                   0.0046
 soc/_10208_                                                   0.0046
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0046
 housekeeping/net381                                           0.0046
 housekeeping/_1844_                                           0.0046
 soc/net4524                                                   0.0046
 soc/_06261_                                                   0.0046
 soc/net2477                                                   0.0046
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[10].X                    0.0046
 soc/_13470_                                                   0.0046
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0046
 housekeeping/gpio_configure[18][0]                            0.0046
 soc/_13579_                                                   0.0046
 soc/net4537                                                   0.0046
 soc/core.storage_1[0][1]                                      0.0046
 housekeeping/net1262                                          0.0046
 housekeeping/gpio_configure[4][10]                            0.0046
 soc/_07066_                                                   0.0046
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0046
 soc/_09794_                                                   0.0046
 housekeeping/gpio_configure[22][5]                            0.0046
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0046
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0046
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0046
 soc/_03412_                                                   0.0046
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0046
 housekeeping/gpio_configure[23][5]                            0.0046
 soc/core.VexRiscv.RegFilePlugin_regFile[24][7]                0.0046
 soc/_13340_                                                   0.0046
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0   0.0046
 soc/net4498                                                   0.0046
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[1].X                     0.0046
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0046
 soc/_10918_                                                   0.0046
 soc/_08522_                                                   0.0046
 soc/net4659                                                   0.0046
 soc/_13452_                                                   0.0046
 soc/core.VexRiscv.RegFilePlugin_regFile[16][30]               0.0046
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0046
 soc/core.dbg_uart_tx_phase[26]                                0.0046
 soc/net4478                                                   0.0046
 soc/_10187_                                                   0.0046
 soc/_07596_                                                   0.0046
 soc/_03950_                                                   0.0046
 mgmt_buffers/net636                                           0.0046
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[18].A   0.0046
 soc/_13093_                                                   0.0046
 soc/core.mgmtsoc_master_phyconfig_storage[20]                 0.0046
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0046
 soc/_11048_                                                   0.0046
 soc/_08372_                                                   0.0046
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0046
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].A       0.0046
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0046
 soc/core.la_ien_storage[70]                                   0.0046
 soc/net2791                                                   0.0046
 soc/_07207_                                                   0.0046
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0046
 soc/core.VexRiscv.RegFilePlugin_regFile[29][0]                0.0046
 soc/_04231_                                                   0.0046
 soc/_12412_                                                   0.0045
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0045
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0045
 soc/net4456                                                   0.0045
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0045
 soc/_10507_                                                   0.0045
 housekeeping/_2207_                                           0.0045
 soc/core.VexRiscv._zz_lastStageRegFileWrite_payload_address[14]   0.0045
 soc/_02241_                                                   0.0045
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0045
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0   0.0045
 soc/_08992_                                                   0.0045
 soc/_00148_                                                   0.0045
 soc/core.mgmtsoc_master_phyconfig_storage[8]                  0.0045
 soc/core.VexRiscv.RegFilePlugin_regFile[10][7]                0.0045
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[20]                   0.0045
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0   0.0045
 housekeeping/gpio_configure[9][6]                             0.0045
 soc/net1664                                                   0.0045
 soc/core.VexRiscv.decode_to_execute_RS2[9]                    0.0045
 soc/_00373_                                                   0.0045
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0   0.0045
 soc/_03269_                                                   0.0045
 soc/core.la_oe_storage[114]                                   0.0045
 soc/_04400_                                                   0.0045
 housekeeping/_2505_                                           0.0045
 soc/core.VexRiscv.RegFilePlugin_regFile[26][23]               0.0045
 soc/_12829_                                                   0.0045
 soc/_11571_                                                   0.0045
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0045
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0045
 soc/core.dbg_uart_cmd[1]                                      0.0045
 soc/net4718                                                   0.0045
 soc/_04979_                                                   0.0045
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0045
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0045
 soc/core.la_oe_storage[94]                                    0.0045
 soc/core.VexRiscv.RegFilePlugin_regFile[21][2]                0.0045
 soc/core.la_ien_storage[95]                                   0.0045
 soc/_08865_                                                   0.0045
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0045
 housekeeping/net1246                                          0.0045
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0045
 soc/_09599_                                                   0.0045
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0045
 soc/net2266                                                   0.0045
 soc/_04891_                                                   0.0045
 soc/_02509_                                                   0.0045
 soc/net2866                                                   0.0045
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0045
 housekeeping/_3107_                                           0.0045
 soc/_04619_                                                   0.0045
 soc/_01458_                                                   0.0045
 soc/_10291_                                                   0.0045
 soc/_07987_                                                   0.0045
 mgmt_buffers/la_data_in_enable[26]                            0.0045
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0045
 housekeeping/gpio_configure[20][12]                           0.0045
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[20].X   0.0045
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0045
 housekeeping/gpio_configure[35][6]                            0.0045
 soc/_07995_                                                   0.0045
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0045
 soc/core.VexRiscv.execute_to_memory_PC[5]                     0.0045
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0045
 soc/_13604_                                                   0.0045
 soc/_08898_                                                   0.0045
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0045
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0045
 soc/net489                                                    0.0045
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0045
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[21].X                    0.0045
 housekeeping/net308                                           0.0045
 soc/core.VexRiscv.lastStagePc[31]                             0.0045
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[25]   0.0045
 soc/net4697                                                   0.0045
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0045
 soc/net1211                                                   0.0045
 soc/_03020_                                                   0.0044
 soc/_12110_                                                   0.0044
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[5].X   0.0044
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0044
 housekeeping/net1849                                          0.0044
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0044
 soc/net559                                                    0.0044
 housekeeping/net1352                                          0.0044
 soc/_04530_                                                   0.0044
 soc/_13359_                                                   0.0044
 soc/net4552                                                   0.0044
 soc/net4721                                                   0.0044
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0044
 housekeeping/_0055_                                           0.0044
 soc/_01815_                                                   0.0044
 soc/_03083_                                                   0.0044
 soc/_01257_                                                   0.0044
 soc/_02785_                                                   0.0044
 soc/core.la_ien_storage[73]                                   0.0044
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0044
 soc/_09378_                                                   0.0044
 soc/_03314_                                                   0.0044
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0044
 housekeeping/_2572_                                           0.0044
 soc/core.storage_1[14][7]                                     0.0044
 soc/net836                                                    0.0044
 mgmt_buffers/net195                                           0.0044
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0044
 housekeeping/_2442_                                           0.0044
 soc/core.spimaster_storage[0]                                 0.0044
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0044
 housekeeping/_0260_                                           0.0044
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][2]    0.0044
 soc/_05608_                                                   0.0044
 soc/net170                                                    0.0044
 soc/_09280_                                                   0.0044
 soc/net2294                                                   0.0044
 soc/_00216_                                                   0.0044
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0044
 soc/net4620                                                   0.0044
 soc/_04409_                                                   0.0044
 soc/net4636                                                   0.0044
 soc/core.storage[4][1]                                        0.0044
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0044
 soc/core.VexRiscv._zz_lastStageRegFileWrite_payload_address[29]   0.0044
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0044
 soc/core.VexRiscv.RegFilePlugin_regFile[16][18]               0.0044
 soc/core.VexRiscv.RegFilePlugin_regFile[8][8]                 0.0044
 soc/_07379_                                                   0.0044
 soc/net2264                                                   0.0044
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0044
 soc/_02720_                                                   0.0044
 soc/net4474                                                   0.0044
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0044
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[1].X       0.0044
 housekeeping/_2362_                                           0.0044
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0044
 soc/net3233                                                   0.0044
 soc/_03454_                                                   0.0044
 soc/_11840_                                                   0.0044
 housekeeping/_2771_                                           0.0044
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0044
 soc/net2404                                                   0.0044
 soc/core.la_oe_storage[81]                                    0.0044
 housekeeping/hkspi.odata[7]                                   0.0044
 soc/_05661_                                                   0.0044
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0044
 soc/_00995_                                                   0.0044
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0044
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.EN          0.0044
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[3]                    0.0044
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0044
 soc/_05509_                                                   0.0044
 housekeeping/gpio_configure[28][3]                            0.0044
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0044
 soc/net4572                                                   0.0044
 soc/_12828_                                                   0.0044
 soc/net4482                                                   0.0044
 soc/_09635_                                                   0.0044
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[17]   0.0043
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0043
 soc/_03722_                                                   0.0043
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0043
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0043
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0043
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0   0.0043
 soc/core.storage_1[8][2]                                      0.0043
 housekeeping/_0554_                                           0.0043
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0043
 soc/_12309_                                                   0.0043
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0043
 soc/net2757                                                   0.0043
 soc/net1184                                                   0.0043
 soc/net4339                                                   0.0043
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][17]       0.0043
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0043
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0043
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0043
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0043
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0043
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN   0.0043
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0043
 soc/core.storage[9][0]                                        0.0043
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0043
 soc/_09734_                                                   0.0043
 soc/core.la_ien_storage[92]                                   0.0043
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0043
 mgmt_buffers/net1461                                          0.0043
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[24]                   0.0043
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0043
 housekeeping/_2418_                                           0.0043
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0043
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0043
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0043
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0043
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[6].X   0.0043
 housekeeping/net1972                                          0.0043
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0043
 housekeeping/net1264                                          0.0043
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0043
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0043
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0043
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0043
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0043
 soc/_05132_                                                   0.0043
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0043
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0043
 soc/_11526_                                                   0.0043
 soc/core.VexRiscv.RegFilePlugin_regFile[11][3]                0.0043
 soc/net4597                                                   0.0043
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0   0.0043
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0043
 soc/_06897_                                                   0.0043
 housekeeping/net517                                           0.0043
 soc/_04728_                                                   0.0043
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0043
 housekeeping/_2415_                                           0.0043
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0043
 soc/net549                                                    0.0043
 soc/_09019_                                                   0.0043
 mgmt_buffers/la_data_in_mprj_bar[49]                          0.0043
 soc/net4411                                                   0.0043
 soc/_10961_                                                   0.0043
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0043
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0043
 soc/_08267_                                                   0.0043
 soc/core.mgmtsoc_litespimmap_burst_adr[29]                    0.0043
 soc/_11660_                                                   0.0043
 soc/core.gpioin5_gpioin5_in_pads_n_d                          0.0043
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0043
 soc/_07903_                                                   0.0043
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[16].X   0.0043
 soc/core.VexRiscv.RegFilePlugin_regFile[17][4]                0.0043
 soc/core.multiregimpl126_regs1                                0.0043
 soc/core.la_ien_storage[126]                                  0.0042
 soc/_08906_                                                   0.0042
 soc/_00157_                                                   0.0042
 soc/_13299_                                                   0.0042
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0042
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0042
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0042
 soc/core.RAM128/BLOCK[0].RAM32.A0BUF[3].X                     0.0042
 soc/_10756_                                                   0.0042
 la_iena_mprj[81]                                              0.0042
 housekeeping/_1028_                                           0.0042
 soc/_11596_                                                   0.0042
 soc/net2235                                                   0.0042
 soc/_13448_                                                   0.0042
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]   0.0042
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0042
 soc/core.VexRiscv.RegFilePlugin_regFile[5][10]                0.0042
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0042
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0042
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0042
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[16].A                    0.0042
 soc/net3546                                                   0.0042
 housekeeping/_0463_                                           0.0042
 soc/_07323_                                                   0.0042
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0042
 soc/_13300_                                                   0.0042
 housekeeping/gpio_configure[26][6]                            0.0042
 soc/net4578                                                   0.0042
 housekeeping/net513                                           0.0042
 housekeeping/_3022_                                           0.0042
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0042
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0042
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0042
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0042
 housekeeping/net564                                           0.0042
 housekeeping/net1342                                          0.0042
 soc/_12665_                                                   0.0042
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0042
 soc/net1876                                                   0.0042
 soc/net1355                                                   0.0042
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0042
 soc/core.mgmtsoc_value_status[21]                             0.0042
 mgmt_buffers/la_data_in_mprj_bar[67]                          0.0042
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0042
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0042
 soc/_04077_                                                   0.0042
 soc/_13671_                                                   0.0042
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0042
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[2].X       0.0042
 soc/net4095                                                   0.0042
 soc/_12487_                                                   0.0042
 soc/net4540                                                   0.0042
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0042
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[1].X       0.0042
 soc/_12576_                                                   0.0042
 soc/core.spi_master_mosi_storage[5]                           0.0042
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]   0.0042
 soc/_12000_                                                   0.0042
 soc/_08979_                                                   0.0042
 soc/_11958_                                                   0.0042
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][8]    0.0042
 soc/_11514_                                                   0.0042
 soc/_00147_                                                   0.0042
 soc/core.rs232phy_rs232phyrx_state                            0.0042
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0042
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0042
 soc/core.dbg_uart_tx_phase[25]                                0.0042
 soc/core.VexRiscv.RegFilePlugin_regFile[14][12]               0.0042
 soc/core.la_ien_storage[32]                                   0.0042
 soc/net4242                                                   0.0042
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0042
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0042
 soc/net2466                                                   0.0042
 soc/net4629                                                   0.0042
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0042
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0042
 housekeeping/net1043                                          0.0042
 housekeeping/net2050                                          0.0042
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0042
 soc/_01544_                                                   0.0042
 soc/_11533_                                                   0.0042
 soc/_05773_                                                   0.0042
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][1]        0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0041
 soc/_13564_                                                   0.0041
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0041
 soc/_10680_                                                   0.0041
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0041
 housekeeping/net1940                                          0.0041
 soc/core.storage_1[9][6]                                      0.0041
 soc/_12989_                                                   0.0041
 soc/net1003                                                   0.0041
 soc/_11091_                                                   0.0041
 housekeeping/gpio_configure[30][5]                            0.0041
 soc/_12419_                                                   0.0041
 soc/core.uart_tx_fifo_produce[2]                              0.0041
 soc/core.la_oe_storage[123]                                   0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0041
 soc/_06392_                                                   0.0041
 soc/_04016_                                                   0.0041
 soc/_00907_                                                   0.0041
 soc/_00340_                                                   0.0041
 housekeeping/net277                                           0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0041
 mgmt_buffers/net899                                           0.0041
 soc/_08938_                                                   0.0041
 soc/_10052_                                                   0.0041
 soc/_05310_                                                   0.0041
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[5].X                     0.0041
 soc/_10487_                                                   0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0041
 soc/core.dbg_uart_rx_data[4]                                  0.0041
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0041
 housekeeping/net1224                                          0.0041
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0041
 soc/_12388_                                                   0.0041
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0041
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][17]      0.0041
 housekeeping/_1491_                                           0.0041
 soc/_05741_                                                   0.0041
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][6]        0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0041
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0041
 soc/_07364_                                                   0.0041
 soc/core.la_oe_storage[69]                                    0.0041
 soc/_09244_                                                   0.0041
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0041
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0041
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0041
 soc/_09897_                                                   0.0041
 housekeeping/_0447_                                           0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0041
 soc/_03291_                                                   0.0041
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[10]   0.0041
 soc/_13686_                                                   0.0041
 soc/core.VexRiscv.RegFilePlugin_regFile[22][3]                0.0041
 soc/_03482_                                                   0.0041
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0041
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][21]       0.0041
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0041
 soc/core.VexRiscv.RegFilePlugin_regFile[25][21]               0.0041
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0041
 soc/_13342_                                                   0.0041
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN          0.0041
 soc/net4604                                                   0.0041
 soc/_00500_                                                   0.0041
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0041
 soc/_08709_                                                   0.0041
 housekeeping/gpio_configure[18][10]                           0.0041
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0041
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0041
 housekeeping/gpio_configure[1][12]                            0.0041
 housekeeping/net1080                                          0.0041
 mgmt_buffers/net1010                                          0.0041
 soc/_09122_                                                   0.0041
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]   0.0041
 soc/_05476_                                                   0.0041
 soc/_03170_                                                   0.0041
 housekeeping/net313                                           0.0041
 soc/_12424_                                                   0.0041
 soc/core.VexRiscv.RegFilePlugin_regFile[9][14]                0.0041
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0041
 housekeeping/_0998_                                           0.0040
 soc/_11524_                                                   0.0040
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0040
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0040
 housekeeping/net2027                                          0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[10].X   0.0040
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0040
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0040
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]    0.0040
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0040
 soc/core.mgmtsoc_value_status[22]                             0.0040
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0040
 soc/_08772_                                                   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0040
 soc/net2787                                                   0.0040
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0040
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0040
 mgmt_buffers/la_data_in_enable[57]                            0.0040
 soc/core.storage_1[9][0]                                      0.0040
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0040
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0040
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0040
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0040
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0040
 housekeeping/net1320                                          0.0040
 soc/net4487                                                   0.0040
 soc/_03634_                                                   0.0040
 soc/_03723_                                                   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0040
 soc/net162                                                    0.0040
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0040
 soc/_04004_                                                   0.0040
 soc/_01600_                                                   0.0040
 soc/_11595_                                                   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0040
 housekeeping/gpio_configure[2][5]                             0.0040
 soc/_13694_                                                   0.0040
 soc/core.la_oe_storage[30]                                    0.0040
 soc/net4639                                                   0.0040
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0040
 soc/net4674                                                   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0040
 soc/core.VexRiscv.RegFilePlugin_regFile[26][12]               0.0040
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0040
 soc/core.VexRiscv.RegFilePlugin_regFile[22][13]               0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0040
 housekeeping/_3012_                                           0.0040
 soc/core.RAM128/BLOCK[1].RAM32.A0BUF[2].X                     0.0040
 soc/_12499_                                                   0.0040
 soc/net755                                                    0.0040
 soc/_08856_                                                   0.0040
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0040
 soc/_10695_                                                   0.0040
 soc/_04316_                                                   0.0040
 soc/core.la_oe_storage[65]                                    0.0040
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0040
 soc/net349                                                    0.0040
 soc/core.VexRiscv.IBusCachedPlugin_fetchPc_booted             0.0040
 soc/core.VexRiscv.RegFilePlugin_regFile[1][22]                0.0040
 soc/_02495_                                                   0.0040
 housekeeping/net1837                                          0.0040
 soc/_13382_                                                   0.0040
 soc/core.la_ien_storage[93]                                   0.0040
 housekeeping/gpio_configure[7][10]                            0.0040
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0040
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[26]   0.0040
 housekeeping/_2593_                                           0.0040
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0040
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0040
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]   0.0040
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0040
 soc/net4492                                                   0.0039
 housekeeping/gpio_configure[21][2]                            0.0039
 soc/core.VexRiscv.dBusWishbone_ADR[22]                        0.0039
 soc/core.mgmtsoc_litespisdrphycore_sr_out[0]                  0.0039
 soc/core.VexRiscv.RegFilePlugin_regFile[14][19]               0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0039
 soc/_03603_                                                   0.0039
 soc/_12668_                                                   0.0039
 soc/_09332_                                                   0.0039
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[26]   0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0039
 soc/core.VexRiscv.RegFilePlugin_regFile[4][2]                 0.0039
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0039
 soc/_08952_                                                   0.0039
 soc/net4406                                                   0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0039
 housekeeping/gpio_configure[16][8]                            0.0039
 soc/core.mgmtsoc_litespimmap_burst_adr[5]                     0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0039
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0039
 soc/_00502_                                                   0.0039
 housekeeping/_0015_                                           0.0039
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0039
 soc/_10857_                                                   0.0039
 soc/_06395_                                                   0.0039
 housekeeping/_1239_                                           0.0039
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]   0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0039
 soc/_00075_                                                   0.0039
 mgmt_buffers/la_data_in_mprj_bar[46]                          0.0039
 soc/core.gpioin1_enable_storage                               0.0039
 soc/core.VexRiscv.CsrPlugin_mepc[16]                          0.0039
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[6]   0.0039
 soc/_09135_                                                   0.0039
 soc/net4705                                                   0.0039
 soc/_06108_                                                   0.0039
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0039
 housekeeping/net1247                                          0.0039
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0039
 housekeeping/net316                                           0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0039
 soc/net4631                                                   0.0039
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0039
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0039
 soc/core.storage_1[5][2]                                      0.0039
 housekeeping/net1793                                          0.0039
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0   0.0039
 soc/_07924_                                                   0.0039
 soc/_11651_                                                   0.0039
 soc/_13357_                                                   0.0039
 soc/_13507_                                                   0.0039
 soc/_04035_                                                   0.0039
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][26]      0.0039
 soc/core.dff2_bus_dat_r[3]                                    0.0039
 soc/core.VexRiscv.dBusWishbone_ADR[2]                         0.0039
 soc/core.spi_master_control_storage[12]                       0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0   0.0039
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0039
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0039
 soc/core.VexRiscv.RegFilePlugin_regFile[27][25]               0.0039
 soc/net2159                                                   0.0039
 soc/net4612                                                   0.0039
 soc/_06907_                                                   0.0039
 soc/_05480_                                                   0.0039
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0   0.0039
 soc/_13011_                                                   0.0039
 soc/net2995                                                   0.0039
 soc/_05704_                                                   0.0039
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0039
 soc/core.VexRiscv.decode_to_execute_RS1[3]                    0.0039
 soc/net2378                                                   0.0039
 mgmt_buffers/net460                                           0.0039
 soc/core.count[0]                                             0.0039
 soc/_03210_                                                   0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0039
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0039
 soc/net596                                                    0.0039
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0039
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0039
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0039
 housekeeping/_0008_                                           0.0039
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0039
 soc/_12799_                                                   0.0039
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0039
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0038
 soc/_01704_                                                   0.0038
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0038
 soc/_08869_                                                   0.0038
 soc/core.VexRiscv.RegFilePlugin_regFile[25][11]               0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0038
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][26]       0.0038
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[30]   0.0038
 soc/_09081_                                                   0.0038
 housekeeping/net1488                                          0.0038
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0038
 housekeeping/gpio_configure[15][4]                            0.0038
 soc/_01081_                                                   0.0038
 housekeeping/_2959_                                           0.0038
 soc/core.VexRiscv.RegFilePlugin_regFile[16][22]               0.0038
 soc/_04279_                                                   0.0038
 housekeeping/net1388                                          0.0038
 soc/core.VexRiscv.RegFilePlugin_regFile[14][24]               0.0038
 soc/_08457_                                                   0.0038
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[1].X       0.0038
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0038
 housekeeping/_2932_                                           0.0038
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0038
 soc/core.mgmtsoc_value_status[27]                             0.0038
 housekeeping/net1158                                          0.0038
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]   0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0038
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0038
 soc/_05609_                                                   0.0038
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0038
 soc/core.dbg_uart_rx_data[2]                                  0.0038
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[25].A                    0.0038
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0038
 soc/_07742_                                                   0.0038
 soc/core.dbg_uart_rx_phase[2]                                 0.0038
 soc/core.storage_1[6][2]                                      0.0038
 soc/_08585_                                                   0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0038
 soc/net4527                                                   0.0038
 soc/core.VexRiscv.CsrPlugin_mcause_exceptionCode[2]           0.0038
 soc/net4267                                                   0.0038
 housekeeping/net1651                                          0.0038
 soc/_10026_                                                   0.0038
 soc/net4307                                                   0.0038
 soc/_02686_                                                   0.0038
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0038
 soc/core.VexRiscv.RegFilePlugin_regFile[6][20]                0.0038
 soc/_03156_                                                   0.0038
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0038
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0038
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0038
 soc/net4125                                                   0.0038
 soc/_00788_                                                   0.0038
 soc/_12787_                                                   0.0038
 soc/_04391_                                                   0.0038
 soc/core.VexRiscv.RegFilePlugin_regFile[31][29]               0.0038
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0038
 soc/core.memdat_3[4]                                          0.0038
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0038
 housekeeping/net1473                                          0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0038
 housekeeping/net1869                                          0.0038
 soc/net1532                                                   0.0038
 soc/core.VexRiscv.RegFilePlugin_regFile[31][10]               0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0038
 soc/_10774_                                                   0.0038
 housekeeping/net1265                                          0.0038
 soc/_13200_                                                   0.0038
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0038
 soc/core.VexRiscv.RegFilePlugin_regFile[12][30]               0.0038
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0038
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0038
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0038
 soc/_06155_                                                   0.0038
 housekeeping/hkspi.pass_thru_mgmt_delay                       0.0038
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0   0.0038
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0038
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0038
 soc/core.dbg_uart_rx_phase[27]                                0.0038
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent   0.0038
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0038
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0038
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]    0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0038
 soc/core.VexRiscv.RegFilePlugin_regFile[12][29]               0.0038
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0038
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[27]       0.0038
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][21]       0.0038
 soc/core.RAM256/BANK128[0].RAM128.A0BUF[5].X                  0.0038
 housekeeping/net1954                                          0.0038
 housekeeping/gpio_configure[9][12]                            0.0038
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[22]              0.0038
 housekeeping/gpio_configure[31][10]                           0.0038
 soc/_12046_                                                   0.0038
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0038
 soc/core.VexRiscv.decode_to_execute_RS2[31]                   0.0038
 soc/core.VexRiscv.RegFilePlugin_regFile[1][25]                0.0038
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0038
 soc/net4436                                                   0.0038
 soc/net3977                                                   0.0038
 soc/net4653                                                   0.0038
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0038
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0038
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0038
 soc/_11318_                                                   0.0038
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0   0.0037
 soc/core.uart_phy_rx_data[6]                                  0.0037
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0037
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0037
 housekeeping/net1629                                          0.0037
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[8]               0.0037
 soc/_10677_                                                   0.0037
 mgmt_buffers/la_data_in_mprj_bar[127]                         0.0037
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0037
 soc/net617                                                    0.0037
 soc/_07606_                                                   0.0037
 housekeeping/mgmt_gpio_data[15]                               0.0037
 soc/net584                                                    0.0037
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]    0.0037
 soc/_03424_                                                   0.0037
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0037
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0037
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0037
 housekeeping/net897                                           0.0037
 soc/_08903_                                                   0.0037
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][18]       0.0037
 soc/core.dbg_uart_tx_phase[17]                                0.0037
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0037
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0037
 housekeeping/_1875_                                           0.0037
 soc/core.la_oe_storage[26]                                    0.0037
 housekeeping/serial_bb_enable                                 0.0037
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0037
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0037
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[18].A                    0.0037
 soc/core.VexRiscv.execute_CsrPlugin_csr_835                   0.0037
 soc/core.VexRiscv.RegFilePlugin_regFile[29][1]                0.0037
 soc/core.la_ien_storage[91]                                   0.0037
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0037
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][19]       0.0037
 soc/_13328_                                                   0.0037
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0037
 mgmt_buffers/la_data_in_enable[8]                             0.0037
 soc/_02851_                                                   0.0037
 soc/net3540                                                   0.0037
 soc/net2225                                                   0.0037
 soc/_13719_                                                   0.0037
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0037
 soc/net926                                                    0.0037
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[3]   0.0037
 housekeeping/gpio_configure[6][12]                            0.0037
 soc/core.VexRiscv.RegFilePlugin_regFile[26][5]                0.0037
 soc/_09750_                                                   0.0037
 housekeeping/wbbd_state[2]                                    0.0037
 soc/net2550                                                   0.0037
 soc/net4353                                                   0.0037
 soc/core.storage_1[15][0]                                     0.0037
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0037
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0037
 soc/net4507                                                   0.0037
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0037
 housekeeping/_0073_                                           0.0037
 soc/core.interface0_bank_bus_dat_r[29]                        0.0037
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0037
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0037
 soc/core.VexRiscv.RegFilePlugin_regFile[4][17]                0.0037
 soc/core.uart_phy_rx_data[4]                                  0.0037
 soc/_05781_                                                   0.0037
 soc/core.RAM128/BLOCK[1].RAM32.A0BUF[4].X                     0.0037
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0037
 housekeeping/net1652                                          0.0037
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0037
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]    0.0037
 soc/_00933_                                                   0.0037
 soc/_11778_                                                   0.0037
 soc/core.VexRiscv.RegFilePlugin_regFile[12][12]               0.0037
 soc/_08313_                                                   0.0037
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[5]   0.0037
 soc/net2627                                                   0.0037
 soc/net2172                                                   0.0037
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0   0.0037
 soc/_11787_                                                   0.0037
 housekeeping/gpio_configure[22][0]                            0.0037
 soc/net2662                                                   0.0037
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0037
 soc/_02007_                                                   0.0037
 soc/net2755                                                   0.0037
 soc/core.VexRiscv.RegFilePlugin_regFile[17][7]                0.0037
 soc/_03961_                                                   0.0037
 soc/_04586_                                                   0.0037
 mgmt_buffers/net957                                           0.0037
 soc/core.mgmtsoc_litespisdrphycore_sr_out[23]                 0.0037
 soc/core.interface0_bank_bus_dat_r[19]                        0.0037
 housekeeping/net516                                           0.0037
 soc/_12743_                                                   0.0037
 soc/core.RAM128/BLOCK[1].RAM32.A0BUF[0].X                     0.0037
 housekeeping/gpio_configure[18][2]                            0.0037
 soc/_10770_                                                   0.0037
 housekeeping/_2247_                                           0.0037
 mgmt_buffers/net625                                           0.0037
 soc/_10873_                                                   0.0036
 housekeeping/_0304_                                           0.0036
 soc/core.VexRiscv.RegFilePlugin_regFile[24][30]               0.0036
 soc/net4377                                                   0.0036
 housekeeping/gpio_configure[22][1]                            0.0036
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[2]   0.0036
 soc/core.RAM128/BLOCK[0].RAM32.A0BUF[4].X                     0.0036
 soc/_04918_                                                   0.0036
 soc/_02962_                                                   0.0036
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0036
 soc/core.VexRiscv.CsrPlugin_mtvec_base[9]                     0.0036
 soc/core.VexRiscv.RegFilePlugin_regFile[25][24]               0.0036
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0036
 soc/core.VexRiscv.RegFilePlugin_regFile[13][21]               0.0036
 soc/_00745_                                                   0.0036
 soc/_03418_                                                   0.0036
 soc/_04058_                                                   0.0036
 housekeeping/net996                                           0.0036
 soc/net4508                                                   0.0036
 housekeeping/_0402_                                           0.0036
 soc/_07561_                                                   0.0036
 soc/net518                                                    0.0036
 soc/_11507_                                                   0.0036
 soc/_02534_                                                   0.0036
 soc/_06607_                                                   0.0036
 soc/_10698_                                                   0.0036
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0036
 soc/_03998_                                                   0.0036
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[4].X   0.0036
 soc/net4571                                                   0.0036
 soc/net2262                                                   0.0036
 soc/_08915_                                                   0.0036
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0036
 soc/net65                                                     0.0036
 soc/net2231                                                   0.0036
 housekeeping/_0948_                                           0.0036
 soc/_03387_                                                   0.0036
 soc/_08999_                                                   0.0036
 soc/_11781_                                                   0.0036
 housekeeping/_0166_                                           0.0036
 soc/core.VexRiscv.RegFilePlugin_regFile[29][21]               0.0036
 soc/core.VexRiscv.CsrPlugin_mtval[23]                         0.0036
 soc/_09770_                                                   0.0036
 soc/_03833_                                                   0.0036
 housekeeping/_0996_                                           0.0036
 soc/_04550_                                                   0.0036
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0036
 housekeeping/_0973_                                           0.0036
 soc/_04061_                                                   0.0036
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0   0.0036
 housekeeping/_2348_                                           0.0036
 housekeeping/_3056_                                           0.0036
 soc/_10810_                                                   0.0036
 soc/core.la_ien_storage[79]                                   0.0036
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[23]                   0.0036
 housekeeping/net260                                           0.0036
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0036
 soc/_06338_                                                   0.0036
 soc/core.VexRiscv.RegFilePlugin_regFile[9][26]                0.0036
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0036
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0036
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][23]      0.0036
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]   0.0036
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0036
 soc/net1491                                                   0.0036
 soc/_11477_                                                   0.0036
 soc/core.VexRiscv.RegFilePlugin_regFile[29][31]               0.0036
 soc/core.storage_1[12][2]                                     0.0036
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0036
 soc/core.mgmtsoc_litespisdrphycore_sr_in[18]                  0.0036
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0036
 housekeeping/net1961                                          0.0036
 soc/_12018_                                                   0.0036
 soc/core.mgmtsoc_litespisdrphycore_sr_out[31]                 0.0036
 housekeeping/_2516_                                           0.0036
 soc/_10987_                                                   0.0036
 soc/_08542_                                                   0.0036
 soc/_03958_                                                   0.0036
 soc/core.VexRiscv.RegFilePlugin_regFile[25][15]               0.0036
 housekeeping/gpio_configure[1][7]                             0.0036
 soc/_04263_                                                   0.0036
 soc/net4542                                                   0.0036
 soc/net4314                                                   0.0036
 soc/core.mgmtsoc_load_storage[11]                             0.0036
 soc/core.VexRiscv.execute_to_memory_PC[14]                    0.0036
 soc/core.VexRiscv.RegFilePlugin_regFile[3][12]                0.0036
 soc/_10896_                                                   0.0036
 soc/core.la_ien_storage[86]                                   0.0036
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0036
 soc/_02699_                                                   0.0036
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0   0.0036
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0036
 soc/core.VexRiscv.RegFilePlugin_regFile[31][25]               0.0035
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[1]    0.0035
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[4]                    0.0035
 housekeeping/gpio_configure[28][12]                           0.0035
 housekeeping/_2460_                                           0.0035
 soc/_07975_                                                   0.0035
 soc/core.storage[5][3]                                        0.0035
 soc/core.storage_1[5][4]                                      0.0035
 soc/_11637_                                                   0.0035
 soc/_04661_                                                   0.0035
 soc/_04163_                                                   0.0035
 soc/_03298_                                                   0.0035
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][12]       0.0035
 soc/_08916_                                                   0.0035
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0035
 soc/_02032_                                                   0.0035
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0035
 soc/net2204                                                   0.0035
 soc/net2410                                                   0.0035
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][30]       0.0035
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398[1]   0.0035
 soc/core.VexRiscv.RegFilePlugin_regFile[18][30]               0.0035
 soc/core.VexRiscv.execute_to_memory_BRANCH_DO                 0.0035
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0035
 soc/core.count[3]                                             0.0035
 soc/core.VexRiscv.RegFilePlugin_regFile[11][11]               0.0035
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0035
 housekeeping/gpio_configure[13][7]                            0.0035
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0035
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][29]      0.0035
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[5]        0.0035
 soc/_04623_                                                   0.0035
 soc/_04049_                                                   0.0035
 soc/core.mgmtsoc_litespisdrphycore_storage[6]                 0.0035
 soc/core.multiregimpl77_regs1                                 0.0035
 soc/net3741                                                   0.0035
 soc/_12812_                                                   0.0035
 soc/_05080_                                                   0.0035
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[2]               0.0035
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[2]   0.0035
 soc/_03970_                                                   0.0035
 housekeeping/gpio_configure[28][0]                            0.0035
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0035
 housekeeping/_0711_                                           0.0035
 housekeeping/net701                                           0.0035
 soc/core.la_ien_storage[47]                                   0.0035
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][12]       0.0035
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0035
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0035
 soc/net3823                                                   0.0035
 soc/_08042_                                                   0.0035
 soc/_05048_                                                   0.0035
 soc/_12897_                                                   0.0035
 soc/_05772_                                                   0.0035
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0035
 soc/_06284_                                                   0.0035
 soc/core.VexRiscv.RegFilePlugin_regFile[29][2]                0.0035
 soc/_07272_                                                   0.0035
 soc/_02202_                                                   0.0035
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0035
 soc/_07595_                                                   0.0035
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0035
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0035
 soc/_05622_                                                   0.0035
 soc/core.VexRiscv.RegFilePlugin_regFile[19][12]               0.0035
 soc/core.storage_1[15][4]                                     0.0035
 soc/_04599_                                                   0.0035
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0035
 soc/net1306                                                   0.0035
 soc/_00758_                                                   0.0035
 soc/core.count[4]                                             0.0035
 soc/core.VexRiscv.RegFilePlugin_regFile[27][15]               0.0035
 soc/_04582_                                                   0.0035
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0035
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]    0.0035
 soc/core.VexRiscv.RegFilePlugin_regFile[11][14]               0.0035
 soc/core.VexRiscv.RegFilePlugin_regFile[28][6]                0.0035
 soc/core.la_oe_storage[88]                                    0.0035
 soc/_01080_                                                   0.0035
 soc/_08853_                                                   0.0035
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][16]      0.0035
 soc/_02974_                                                   0.0035
 housekeeping/net268                                           0.0035
 housekeeping/gpio_configure[26][3]                            0.0035
 soc/_09632_                                                   0.0035
 housekeeping/gpio_configure[18][8]                            0.0035
 soc/_12508_                                                   0.0035
 soc/_11627_                                                   0.0035
 la_data_in_mprj[103]                                          0.0035
 soc/_10180_                                                   0.0035
 soc/_04854_                                                   0.0035
 soc/core.la_ien_storage[16]                                   0.0035
 soc/_06696_                                                   0.0035
 housekeeping/net1867                                          0.0035
 housekeeping/_2788_                                           0.0035
 soc/core.dbg_uart_rx_count[0]                                 0.0035
 soc/_02320_                                                   0.0035
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0035
 soc/net601                                                    0.0035
 soc/core.VexRiscv.RegFilePlugin_regFile[2][23]                0.0035
 soc/_02220_                                                   0.0035
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0035
 housekeeping/_0011_                                           0.0035
 housekeeping/_1065_                                           0.0035
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0034
 soc/_03589_                                                   0.0034
 soc/core.VexRiscv.RegFilePlugin_regFile[1][12]                0.0034
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[16]                   0.0034
 housekeeping/_1317_                                           0.0034
 soc/core.spi_master_clk_divider1[4]                           0.0034
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0034
 soc/_04067_                                                   0.0034
 housekeeping/net1029                                          0.0034
 soc/_01776_                                                   0.0034
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.A0BUF[2].X   0.0034
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]    0.0034
 soc/core.multiregimpl92_regs0                                 0.0034
 soc/_07190_                                                   0.0034
 soc/net3006                                                   0.0034
 soc/_02844_                                                   0.0034
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0034
 soc/core.storage_1[9][2]                                      0.0034
 soc/core.storage_1[7][6]                                      0.0034
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[28]       0.0034
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0034
 soc/_05213_                                                   0.0034
 housekeeping/gpio_configure[28][7]                            0.0034
 soc/_10750_                                                   0.0034
 soc/core.VexRiscv.IBusCachedPlugin_fetchPc_inc                0.0034
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[16]                 0.0034
 soc/core.la_ien_storage[59]                                   0.0034
 soc/_08820_                                                   0.0034
 soc/core.VexRiscv.CsrPlugin_mstatus_MPP[1]                    0.0034
 soc/core.multiregimpl133_regs0                                0.0034
 soc/_04658_                                                   0.0034
 soc/net2184                                                   0.0034
 soc/core.VexRiscv.RegFilePlugin_regFile[15][18]               0.0034
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0034
 soc/_04226_                                                   0.0034
 soc/core.la_oe_storage[126]                                   0.0034
 soc/core.VexRiscv.RegFilePlugin_regFile[17][22]               0.0034
 housekeeping/serial_data_staging_1[10]                        0.0034
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0034
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0034
 soc/_04235_                                                   0.0034
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0034
 soc/core.multiregimpl132_regs0                                0.0034
 soc/_05017_                                                   0.0034
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0034
 soc/core.VexRiscv.RegFilePlugin_regFile[16][8]                0.0034
 soc/net3635                                                   0.0034
 housekeeping/net559                                           0.0034
 soc/_06169_                                                   0.0034
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[28]      0.0034
 soc/_08518_                                                   0.0034
 soc/net4589                                                   0.0034
 housekeeping/net1699                                          0.0034
 housekeeping/_2067_                                           0.0034
 soc/core.uart_phy_rx_phase[18]                                0.0034
 soc/_06861_                                                   0.0034
 soc/core.spimaster_storage[9]                                 0.0034
 soc/_10013_                                                   0.0034
 soc/_04846_                                                   0.0034
 soc/_00134_                                                   0.0034
 soc/_04084_                                                   0.0034
 soc/net2214                                                   0.0034
 soc/net3231                                                   0.0034
 soc/_06014_                                                   0.0034
 soc/net4560                                                   0.0034
 soc/net3145                                                   0.0034
 mgmt_buffers/net678                                           0.0034
 soc/_10156_                                                   0.0034
 soc/_12045_                                                   0.0034
 soc/net1496                                                   0.0034
 soc/_13366_                                                   0.0034
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[0]                    0.0034
 soc/core.storage[0][4]                                        0.0034
 soc/net1265                                                   0.0034
 mgmt_buffers/net604                                           0.0034
 soc/core.multiregimpl25_regs0                                 0.0034
 soc/core.storage_1[0][6]                                      0.0034
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0034
 soc/core.dbg_uart_rx_count[1]                                 0.0034
 soc/net1993                                                   0.0034
 soc/_04738_                                                   0.0034
 soc/net3891                                                   0.0034
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0034
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0034
 soc/core.multiregimpl75_regs0                                 0.0034
 soc/core.VexRiscv.RegFilePlugin_regFile[23][23]               0.0034
 soc/_13092_                                                   0.0034
 housekeeping/net1407                                          0.0034
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0034
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[6]                    0.0034
 mgmt_buffers/net170                                           0.0034
 soc/_05783_                                                   0.0034
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0034
 soc/_13023_                                                   0.0034
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0034
 soc/core.mgmtsoc_scratch_storage[5]                           0.0034
 la_data_in_mprj[99]                                           0.0034
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0034
 soc/_01124_                                                   0.0034
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[25]      0.0034
 soc/_06726_                                                   0.0034
 soc/net2150                                                   0.0034
 housekeeping/_0910_                                           0.0034
 soc/core.VexRiscv.execute_to_memory_PC[3]                     0.0034
 soc/core.mgmtsoc_scratch_storage[2]                           0.0034
 soc/_04714_                                                   0.0034
 soc/core.interface0_bank_bus_dat_r[28]                        0.0034
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0   0.0034
 soc/_03270_                                                   0.0034
 housekeeping/gpio_configure[27][2]                            0.0034
 soc/core.la_ien_storage[21]                                   0.0034
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[10]   0.0034
 soc/core.uart_tx_fifo_produce[1]                              0.0034
 soc/net4536                                                   0.0034
 soc/_01185_                                                   0.0034
 soc/_05904_                                                   0.0034
 soc/net3859                                                   0.0034
 soc/_03992_                                                   0.0033
 soc/_01129_                                                   0.0033
 soc/_07178_                                                   0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[19][21]               0.0033
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN   0.0033
 soc/core.mgmtsoc_litespisdrphycore_clk                        0.0033
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0   0.0033
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0033
 soc/_09610_                                                   0.0033
 soc/_13069_                                                   0.0033
 soc/_05816_                                                   0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[14][22]               0.0033
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0033
 housekeeping/gpio_configure[0][0]                             0.0033
 soc/net41                                                     0.0033
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0033
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[8]            0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[19][17]               0.0033
 soc/_09233_                                                   0.0033
 soc/net4442                                                   0.0033
 soc/_05827_                                                   0.0033
 soc/_02951_                                                   0.0033
 soc/core.la_oe_storage[0]                                     0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[31][12]               0.0033
 soc/net3110                                                   0.0033
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]    0.0033
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0033
 soc/_11057_                                                   0.0033
 soc/core.VexRiscv._zz_execute_SRC2[21]                        0.0033
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][14]      0.0033
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0033
 housekeeping/net1591                                          0.0033
 soc/_06768_                                                   0.0033
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0   0.0033
 soc/core.RAM128/BLOCK[1].RAM32.Do0[8]                         0.0033
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][25]      0.0033
 soc/_11613_                                                   0.0033
 soc/_04531_                                                   0.0033
 soc/_06061_                                                   0.0033
 soc/_02497_                                                   0.0033
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0033
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[26]         0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[18][15]               0.0033
 housekeeping/_1585_                                           0.0033
 housekeeping/net518                                           0.0033
 soc/_05534_                                                   0.0033
 soc/_02240_                                                   0.0033
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0033
 housekeeping/net525                                           0.0033
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[20][29]               0.0033
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[5]       0.0033
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][23]       0.0033
 soc/_05126_                                                   0.0033
 soc/net3952                                                   0.0033
 housekeeping/_2518_                                           0.0033
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0033
 soc/_06186_                                                   0.0033
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0033
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0   0.0033
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0   0.0033
 soc/core.la_ien_storage[0]                                    0.0033
 soc/net4600                                                   0.0033
 soc/_08889_                                                   0.0033
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0033
 soc/core.dbg_uart_count[17]                                   0.0033
 housekeeping/net1157                                          0.0033
 soc/_13315_                                                   0.0033
 soc/net2141                                                   0.0033
 housekeeping/wbbd_state[5]                                    0.0033
 soc/_04068_                                                   0.0033
 soc/core.mgmtsoc_bus_errors[20]                               0.0033
 soc/_13652_                                                   0.0033
 soc/core.interface3_bank_bus_dat_r[0]                         0.0033
 soc/_05734_                                                   0.0033
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[16]   0.0033
 housekeeping/net1691                                          0.0033
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0033
 soc/_08129_                                                   0.0033
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][4]       0.0033
 soc/net1072                                                   0.0033
 soc/_13395_                                                   0.0033
 soc/_13543_                                                   0.0033
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[15]         0.0033
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0033
 housekeeping/gpio_configure[27][9]                            0.0033
 housekeeping/wbbd_addr[6]                                     0.0033
 soc/_04277_                                                   0.0033
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0033
 soc/_03179_                                                   0.0033
 soc/_13511_                                                   0.0033
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[0]       0.0033
 housekeeping/_1345_                                           0.0033
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0033
 soc/_05641_                                                   0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[28][16]               0.0033
 soc/core.RAM128/BLOCK[2].RAM32.Do0[19]                        0.0033
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][17]      0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[21][9]                0.0033
 soc/_02927_                                                   0.0033
 housekeeping/net1952                                          0.0033
 soc/core.storage[1][1]                                        0.0033
 soc/_12359_                                                   0.0033
 soc/_09079_                                                   0.0033
 housekeeping/_0851_                                           0.0033
 soc/_11919_                                                   0.0033
 soc/_02476_                                                   0.0033
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][5]       0.0033
 soc/_04230_                                                   0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[23][28]               0.0033
 housekeeping/net305                                           0.0033
 soc/_10877_                                                   0.0033
 soc/net3804                                                   0.0033
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0033
 soc/_03982_                                                   0.0033
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0033
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0033
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]   0.0033
 soc/core.la_ien_storage[109]                                  0.0033
 soc/net3644                                                   0.0033
 housekeeping/_0004_                                           0.0033
 housekeeping/net556                                           0.0033
 soc/_11987_                                                   0.0033
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0033
 soc/_11450_                                                   0.0033
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0033
 soc/_08866_                                                   0.0033
 soc/_00767_                                                   0.0033
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[7]          0.0033
 mgmt_buffers/net151                                           0.0033
 soc/core.RAM128/BLOCK[3].RAM32.Do0[29]                        0.0033
 soc/_02817_                                                   0.0033
 soc/core.VexRiscv.RegFilePlugin_regFile[16][3]                0.0033
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398[0]   0.0033
 soc/core.mgmtsoc_vexriscv_transfer_wait_for_ack               0.0033
 soc/_04075_                                                   0.0033
 soc/net2928                                                   0.0033
 soc/net308                                                    0.0033
 soc/_04066_                                                   0.0033
 soc/_00253_                                                   0.0032
 soc/_00285_                                                   0.0032
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0032
 soc/core.storage[6][0]                                        0.0032
 soc/net809                                                    0.0032
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN          0.0032
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0032
 soc/_09436_                                                   0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[30][31]               0.0032
 soc/core.multiregimpl121_regs1                                0.0032
 soc/net4295                                                   0.0032
 housekeeping/wbbd_data[0]                                     0.0032
 soc/_04669_                                                   0.0032
 soc/net673                                                    0.0032
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[28][24]               0.0032
 soc/_03951_                                                   0.0032
 soc/net525                                                    0.0032
 soc/net886                                                    0.0032
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0032
 soc/core.VexRiscv.CsrPlugin_exceptionPendings_1               0.0032
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[14][7]                0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[24][17]               0.0032
 housekeeping/_3004_                                           0.0032
 soc/_00935_                                                   0.0032
 soc/_08182_                                                   0.0032
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0   0.0032
 soc/_07153_                                                   0.0032
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0032
 soc/core.RAM128/BLOCK[3].RAM32.Do0[28]                        0.0032
 soc/_13198_                                                   0.0032
 soc/core.storage[15][4]                                       0.0032
 soc/core.multiregimpl29_regs0                                 0.0032
 soc/net1834                                                   0.0032
 soc/_04048_                                                   0.0032
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0032
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0032
 soc/_13549_                                                   0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[29][11]               0.0032
 soc/core.mgmtsoc_reload_storage[6]                            0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[19][2]                0.0032
 soc/net2210                                                   0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[15][3]                0.0032
 housekeeping/net1935                                          0.0032
 soc/_08441_                                                   0.0032
 soc/core.mgmtsoc_litespisdrphycore_sr_out[7]                  0.0032
 soc/net4358                                                   0.0032
 soc/_03991_                                                   0.0032
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0032
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][18]      0.0032
 housekeeping/_2149_                                           0.0032
 soc/_07977_                                                   0.0032
 soc/_02261_                                                   0.0032
 soc/core.VexRiscv.CsrPlugin_mepc[9]                           0.0032
 soc/_04001_                                                   0.0032
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0032
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0032
 housekeeping/_2503_                                           0.0032
 soc/net4461                                                   0.0032
 soc/_07470_                                                   0.0032
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0032
 housekeeping/net1263                                          0.0032
 housekeeping/_0674_                                           0.0032
 soc/_12513_                                                   0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[15][2]                0.0032
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[7]       0.0032
 soc/_10342_                                                   0.0032
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][12]      0.0032
 soc/core.storage[10][6]                                       0.0032
 housekeeping/serial_data_staging_1[12]                        0.0032
 soc/_04013_                                                   0.0032
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[14]   0.0032
 soc/_11998_                                                   0.0032
 soc/_01480_                                                   0.0032
 soc/_12085_                                                   0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[14][27]               0.0032
 housekeeping/_2568_                                           0.0032
 soc/core.la_oe_storage[24]                                    0.0032
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0032
 soc/_04267_                                                   0.0032
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0032
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][24]       0.0032
 housekeeping/_1036_                                           0.0032
 soc/_04152_                                                   0.0032
 soc/_04174_                                                   0.0032
 soc/_12423_                                                   0.0032
 housekeeping/_1308_                                           0.0032
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[29]   0.0032
 soc/core.storage[15][7]                                       0.0032
 soc/_07351_                                                   0.0032
 housekeeping/_3112_                                           0.0032
 soc/_12594_                                                   0.0032
 soc/core.VexRiscv.lastStagePc[2]                              0.0032
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][7]       0.0032
 soc/_02852_                                                   0.0032
 soc/_03959_                                                   0.0032
 soc/net4520                                                   0.0032
 soc/_02194_                                                   0.0032
 soc/_07644_                                                   0.0032
 soc/core.VexRiscv.CsrPlugin_mtvec_base[8]                     0.0032
 soc/_09422_                                                   0.0032
 soc/core.la_ien_storage[88]                                   0.0032
 housekeeping/_0866_                                           0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[2][17]                0.0032
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][28]      0.0032
 housekeeping/net1297                                          0.0032
 soc/net2759                                                   0.0032
 soc/_10570_                                                   0.0032
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0   0.0032
 soc/core.VexRiscv.decode_to_execute_RS1[11]                   0.0032
 soc/net4400                                                   0.0032
 housekeeping/net1960                                          0.0032
 soc/_00752_                                                   0.0032
 soc/_04053_                                                   0.0032
 soc/net2803                                                   0.0032
 soc/net4491                                                   0.0032
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0032
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0032
 soc/_04331_                                                   0.0032
 soc/net4561                                                   0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[26][4]                0.0032
 soc/net4347                                                   0.0032
 soc/core.VexRiscv.RegFilePlugin_regFile[13][16]               0.0032
 soc/_06195_                                                   0.0032
 soc/net4581                                                   0.0032
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[15]   0.0032
 housekeeping/net388                                           0.0032
 soc/_12241_                                                   0.0032
 soc/net1734                                                   0.0032
 soc/_03973_                                                   0.0032
 soc/_01354_                                                   0.0032
 soc/_04826_                                                   0.0031
 soc/net3967                                                   0.0031
 housekeeping/net1813                                          0.0031
 soc/_00447_                                                   0.0031
 soc/core.VexRiscv.RegFilePlugin_regFile[1][8]                 0.0031
 soc/core.VexRiscv.debug_bus_rsp_data[0]                       0.0031
 soc/core.la_oe_storage[83]                                    0.0031
 housekeeping/net886                                           0.0031
 soc/_04142_                                                   0.0031
 housekeeping/gpio_configure[9][0]                             0.0031
 housekeeping/_3067_                                           0.0031
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0031
 soc/core.gpioin1_gpioin1_mode_storage                         0.0031
 soc/core.VexRiscv.RegFilePlugin_regFile[4][25]                0.0031
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[22]   0.0031
 soc/_07121_                                                   0.0031
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[21]   0.0031
 soc/_03989_                                                   0.0031
 housekeeping/net1378                                          0.0031
 soc/_13167_                                                   0.0031
 soc/_04007_                                                   0.0031
 mgmt_buffers/la_data_in_mprj_bar[39]                          0.0031
 soc/_10007_                                                   0.0031
 soc/_03331_                                                   0.0031
 soc/_05191_                                                   0.0031
 soc/core.VexRiscv.RegFilePlugin_regFile[15][22]               0.0031
 soc/_13260_                                                   0.0031
 housekeeping/net1835                                          0.0031
 soc/core.storage[1][2]                                        0.0031
 soc/_07540_                                                   0.0031
 soc/core.VexRiscv.RegFilePlugin_regFile[27][31]               0.0031
 housekeeping/net1078                                          0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0031
 soc/core.dbg_uart_rx_phase[16]                                0.0031
 soc/net1410                                                   0.0031
 soc/_03405_                                                   0.0031
 soc/_03967_                                                   0.0031
 soc/_00610_                                                   0.0031
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0031
 soc/core.storage[12][3]                                       0.0031
 soc/_02150_                                                   0.0031
 soc/_06519_                                                   0.0031
 soc/_11242_                                                   0.0031
 housekeeping/_0151_                                           0.0031
 soc/core.RAM128/BLOCK[2].RAM32.Do0[21]                        0.0031
 soc/core.spi_master_cs_storage[12]                            0.0031
 soc/core.la_ien_storage[2]                                    0.0031
 soc/_08692_                                                   0.0031
 soc/_04251_                                                   0.0031
 soc/core.VexRiscv.RegFilePlugin_regFile[15][31]               0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DEC0.EN      0.0031
 soc/net4693                                                   0.0031
 housekeeping/net1220                                          0.0031
 soc/_03425_                                                   0.0031
 soc/_11841_                                                   0.0031
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[4]   0.0031
 housekeeping/_1258_                                           0.0031
 soc/core.VexRiscv.CsrPlugin_mtval[24]                         0.0031
 soc/_13201_                                                   0.0031
 soc/_04929_                                                   0.0031
 soc/net1877                                                   0.0031
 soc/net2152                                                   0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0   0.0031
 soc/net2496                                                   0.0031
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0031
 housekeeping/net1382                                          0.0031
 housekeeping/_1530_                                           0.0031
 soc/_01313_                                                   0.0031
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0031
 soc/_01699_                                                   0.0031
 soc/_11970_                                                   0.0031
 housekeeping/net1851                                          0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[28]      0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0031
 soc/_04882_                                                   0.0031
 soc/net2833                                                   0.0031
 soc/core.storage[0][7]                                        0.0031
 soc/_13661_                                                   0.0031
 soc/_09241_                                                   0.0031
 soc/_00223_                                                   0.0031
 soc/_04138_                                                   0.0031
 soc/_05302_                                                   0.0031
 soc/_00178_                                                   0.0031
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0031
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0031
 soc/_04667_                                                   0.0031
 soc/_07140_                                                   0.0031
 soc/core.VexRiscv.RegFilePlugin_regFile[21][31]               0.0031
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0   0.0031
 soc/net1654                                                   0.0031
 soc/_03947_                                                   0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0031
 housekeeping/_1045_                                           0.0031
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0031
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0031
 soc/net1663                                                   0.0031
 mprj_dat_i_core[8]                                            0.0031
 soc/_11044_                                                   0.0031
 soc/core.RAM128/BLOCK[2].RAM32.Do0[24]                        0.0031
 soc/_02528_                                                   0.0031
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][13]      0.0031
 soc/net890                                                    0.0031
 housekeeping/_2522_                                           0.0031
 soc/core.mgmtsoc_litespisdrphycore_sr_cnt[5]                  0.0031
 soc/_05096_                                                   0.0031
 soc/core.dbg_uart_tx_phase[20]                                0.0031
 soc/net4712                                                   0.0031
 housekeeping/_1016_                                           0.0031
 soc/_05515_                                                   0.0031
 soc/_02201_                                                   0.0031
 soc/_12130_                                                   0.0031
 housekeeping/gpio_configure[11][12]                           0.0031
 soc/core.VexRiscv.RegFilePlugin_regFile[29][17]               0.0031
 soc/_06891_                                                   0.0031
 soc/_08750_                                                   0.0031
 housekeeping/net385                                           0.0031
 la_iena_mprj[90]                                              0.0031
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[18]   0.0031
 soc/core.spi_master_clk_divider1[2]                           0.0031
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]    0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0031
 housekeeping/net1605                                          0.0031
 soc/net3869                                                   0.0031
 housekeeping/net1821                                          0.0031
 housekeeping/_1101_                                           0.0031
 soc/_06776_                                                   0.0031
 soc/_00087_                                                   0.0031
 soc/_06217_                                                   0.0031
 housekeeping/_0940_                                           0.0031
 soc/_10663_                                                   0.0031
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0031
 housekeeping/net541                                           0.0031
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN_buf      0.0031
 soc/net585                                                    0.0031
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0031
 soc/_13327_                                                   0.0031
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0031
 soc/_10129_                                                   0.0031
 soc/core.dbg_uart_bytes_count[0]                              0.0031
 housekeeping/net343                                           0.0031
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0031
 soc/core.mgmtsoc_litespisdrphycore_sr_out[10]                 0.0031
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0031
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0031
 soc/_04410_                                                   0.0031
 soc/net2836                                                   0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0   0.0031
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0031
 soc/_00124_                                                   0.0031
 soc/_00511_                                                   0.0031
 soc/_00951_                                                   0.0031
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0   0.0031
 soc/net1260                                                   0.0031
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0031
 housekeeping/net1120                                          0.0031
 soc/net2631                                                   0.0031
 soc/_12133_                                                   0.0031
 soc/_10927_                                                   0.0031
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][4]        0.0031
 soc/core.VexRiscv.RegFilePlugin_regFile[0][24]                0.0030
 housekeeping/_0376_                                           0.0030
 soc/net881                                                    0.0030
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0030
 soc/_03063_                                                   0.0030
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0030
 soc/_07299_                                                   0.0030
 soc/_12706_                                                   0.0030
 soc/_04659_                                                   0.0030
 soc/_02147_                                                   0.0030
 soc/core.dbg_uart_cmd[7]                                      0.0030
 soc/_00569_                                                   0.0030
 soc/core.dbg_uart_cmd[0]                                      0.0030
 soc/core.storage_1[10][1]                                     0.0030
 soc/_02085_                                                   0.0030
 soc/_09598_                                                   0.0030
 soc/_01376_                                                   0.0030
 soc/_06313_                                                   0.0030
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0030
 soc/_06881_                                                   0.0030
 soc/net902                                                    0.0030
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0030
 soc/_05647_                                                   0.0030
 soc/_02513_                                                   0.0030
 soc/net883                                                    0.0030
 soc/core.VexRiscv.RegFilePlugin_regFile[1][14]                0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0030
 soc/net2248                                                   0.0030
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][19]      0.0030
 soc/_04990_                                                   0.0030
 soc/_10738_                                                   0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0030
 housekeeping/net344                                           0.0030
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0030
 soc/net1501                                                   0.0030
 soc/core.VexRiscv.RegFilePlugin_regFile[26][26]               0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0030
 soc/_02527_                                                   0.0030
 soc/core.uart_pending_r[0]                                    0.0030
 housekeeping/_0648_                                           0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0030
 housekeeping/net2039                                          0.0030
 soc/_02853_                                                   0.0030
 soc/core.VexRiscv.RegFilePlugin_regFile[29][20]               0.0030
 soc/core.spi_master_clk_divider1[7]                           0.0030
 soc/core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]   0.0030
 mgmt_buffers/la_data_in_mprj_bar[78]                          0.0030
 housekeeping/_0903_                                           0.0030
 soc/_12277_                                                   0.0030
 soc/core.mgmtsoc_master_phyconfig_storage[9]                  0.0030
 soc/net4626                                                   0.0030
 soc/net1891                                                   0.0030
 soc/_00119_                                                   0.0030
 soc/core.VexRiscv.RegFilePlugin_regFile[12][15]               0.0030
 soc/net4115                                                   0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0030
 soc/_13346_                                                   0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0030
 housekeeping/_0699_                                           0.0030
 soc/_09785_                                                   0.0030
 soc/_05324_                                                   0.0030
 soc/core.multiregimpl131_regs1                                0.0030
 soc/_13525_                                                   0.0030
 soc/_01766_                                                   0.0030
 housekeeping/_0820_                                           0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0030
 soc/_03879_                                                   0.0030
 soc/_06694_                                                   0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[15]      0.0030
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][8]    0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0030
 soc/core.VexRiscv.RegFilePlugin_regFile[11][23]               0.0030
 mgmt_buffers/la_data_in_mprj_bar[81]                          0.0030
 soc/_04784_                                                   0.0030
 soc/_06044_                                                   0.0030
 soc/core.VexRiscv.RegFilePlugin_regFile[30][7]                0.0030
 housekeeping/net1062                                          0.0030
 soc/_12071_                                                   0.0030
 soc/net3216                                                   0.0030
 soc/_11972_                                                   0.0030
 soc/_10717_                                                   0.0030
 soc/core.multiregimpl37_regs1                                 0.0030
 soc/_07079_                                                   0.0030
 soc/_01385_                                                   0.0030
 housekeeping/mgmt_gpio_data[10]                               0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[13].A   0.0030
 housekeeping/net694                                           0.0030
 housekeeping/net684                                           0.0030
 soc/net4575                                                   0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0030
 soc/core.VexRiscv.RegFilePlugin_regFile[29][28]               0.0030
 soc/core.la_ien_storage[17]                                   0.0030
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0   0.0030
 soc/_08719_                                                   0.0030
 soc/_01852_                                                   0.0030
 soc/core.VexRiscv.execute_CsrPlugin_csr_4032                  0.0030
 housekeeping/net58                                            0.0030
 housekeeping/gpio_configure[1][11]                            0.0030
 soc/_03939_                                                   0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0030
 soc/_07175_                                                   0.0030
 housekeeping/_2492_                                           0.0030
 soc/core.VexRiscv._zz_execute_ALU_CTRL[0]                     0.0030
 soc/net514                                                    0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0030
 soc/core.VexRiscv.decode_to_execute_RS1[23]                   0.0030
 soc/_07552_                                                   0.0030
 soc/core.mgmtsoc_litespimmap_storage[2]                       0.0030
 soc/core.VexRiscv._zz_execute_ALU_CTRL[1]                     0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0030
 soc/_00503_                                                   0.0030
 soc/net1962                                                   0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[25]      0.0030
 soc/_04233_                                                   0.0030
 soc/net894                                                    0.0030
 soc/core.VexRiscv.RegFilePlugin_regFile[0][8]                 0.0030
 soc/_01653_                                                   0.0030
 housekeeping/net2004                                          0.0030
 housekeeping/net1598                                          0.0030
 soc/_02436_                                                   0.0030
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[28]              0.0030
 soc/_03311_                                                   0.0030
 housekeeping/mgmt_gpio_data[14]                               0.0030
 housekeeping/hkspi.odata[5]                                   0.0030
 soc/_06975_                                                   0.0030
 soc/net3461                                                   0.0030
 soc/core.mgmtsoc_litespisdrphycore_sr_out[21]                 0.0030
 soc/core.la_oe_storage[113]                                   0.0030
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][21]       0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0030
 soc/_12019_                                                   0.0030
 soc/_04285_                                                   0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[22]      0.0030
 soc/net4592                                                   0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0030
 soc/_03893_                                                   0.0030
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0030
 soc/_00689_                                                   0.0030
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0030
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[13]   0.0030
 housekeeping/_0416_                                           0.0030
 housekeeping/net1284                                          0.0030
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[4]          0.0030
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0030
 soc/core.VexRiscv.RegFilePlugin_regFile[24][13]               0.0030
 soc/_12390_                                                   0.0030
 soc/_10599_                                                   0.0030
 housekeeping/net2033                                          0.0030
 soc/net2249                                                   0.0030
 soc/_04238_                                                   0.0030
 housekeeping/_2805_                                           0.0030
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0030
 soc/_04076_                                                   0.0030
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN_buf      0.0030
 soc/core.dbg_uart_tx_phase[4]                                 0.0030
 soc/_00301_                                                   0.0030
 soc/_02217_                                                   0.0030
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0030
 soc/_06681_                                                   0.0030
 soc/_04655_                                                   0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0030
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]    0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0030
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0030
 soc/_13322_                                                   0.0030
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0030
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][29]       0.0030
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0030
 soc/_10658_                                                   0.0030
 soc/_04387_                                                   0.0029
 soc/_06440_                                                   0.0029
 soc/core.VexRiscv.RegFilePlugin_regFile[20][31]               0.0029
 soc/core.mgmtsoc_master_tx_fifo_source_payload_width[0]       0.0029
 soc/_12980_                                                   0.0029
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0029
 soc/_09093_                                                   0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0029
 soc/net293                                                    0.0029
 soc/_11652_                                                   0.0029
 soc/net2990                                                   0.0029
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0029
 soc/core.VexRiscv.CsrPlugin_interrupt_code[3]                 0.0029
 soc/net3872                                                   0.0029
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0029
 soc/_09103_                                                   0.0029
 housekeeping/net1881                                          0.0029
 soc/_04903_                                                   0.0029
 soc/_02148_                                                   0.0029
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][2]        0.0029
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][5]    0.0029
 soc/core.mgmtsoc_scratch_storage[7]                           0.0029
 soc/_00098_                                                   0.0029
 soc/_11561_                                                   0.0029
 housekeeping/_0535_                                           0.0029
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0029
 housekeeping/_2836_                                           0.0029
 soc/net2790                                                   0.0029
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0029
 soc/_13422_                                                   0.0029
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0029
 soc/net1684                                                   0.0029
 soc/core.VexRiscv.RegFilePlugin_regFile[10][5]                0.0029
 soc/net4046                                                   0.0029
 soc/_07764_                                                   0.0029
 soc/_02978_                                                   0.0029
 soc/_13118_                                                   0.0029
 soc/_01691_                                                   0.0029
 soc/_01265_                                                   0.0029
 soc/_01849_                                                   0.0029
 soc/_02545_                                                   0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0029
 housekeeping/gpio_configure[5][4]                             0.0029
 soc/_00443_                                                   0.0029
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0029
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]   0.0029
 soc/_10623_                                                   0.0029
 soc/net3848                                                   0.0029
 soc/net1261                                                   0.0029
 housekeeping/_0425_                                           0.0029
 soc/_03167_                                                   0.0029
 soc/core.gpioin4_gpioin4_in_pads_n_d                          0.0029
 soc/core.VexRiscv.RegFilePlugin_regFile[10][22]               0.0029
 soc/_10430_                                                   0.0029
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[12]   0.0029
 soc/_09208_                                                   0.0029
 housekeeping/_1895_                                           0.0029
 soc/_00600_                                                   0.0029
 soc/_00624_                                                   0.0029
 soc/net2896                                                   0.0029
 soc/net4334                                                   0.0029
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][14]       0.0029
 soc/core.VexRiscv.RegFilePlugin_regFile[27][26]               0.0029
 soc/_13699_                                                   0.0029
 soc/core.spi_master_loopback_storage                          0.0029
 soc/net3927                                                   0.0029
 soc/_04178_                                                   0.0029
 soc/net4008                                                   0.0029
 soc/_06343_                                                   0.0029
 soc/_02377_                                                   0.0029
 soc/_00436_                                                   0.0029
 housekeeping/net533                                           0.0029
 soc/core.VexRiscv.RegFilePlugin_regFile[6][12]                0.0029
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0029
 soc/_04222_                                                   0.0029
 soc/_03888_                                                   0.0029
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0029
 soc/_07892_                                                   0.0029
 soc/_03928_                                                   0.0029
 soc/_10514_                                                   0.0029
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0029
 soc/_01279_                                                   0.0029
 soc/_01018_                                                   0.0029
 housekeeping/_0283_                                           0.0029
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0029
 soc/_03984_                                                   0.0029
 soc/net2673                                                   0.0029
 housekeeping/_1413_                                           0.0029
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN_buf      0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0029
 soc/_03048_                                                   0.0029
 soc/_07003_                                                   0.0029
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[24]   0.0029
 soc/_00113_                                                   0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0029
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0029
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][13]      0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0029
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0029
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0029
 soc/_05674_                                                   0.0029
 soc/_00282_                                                   0.0029
 soc/_01112_                                                   0.0029
 soc/net1682                                                   0.0029
 soc/_07450_                                                   0.0029
 soc/_01598_                                                   0.0029
 soc/_03948_                                                   0.0029
 soc/_00120_                                                   0.0029
 soc/core.multiregimpl94_regs0                                 0.0029
 soc/_12006_                                                   0.0029
 soc/_00838_                                                   0.0029
 soc/net4522                                                   0.0029
 soc/_04580_                                                   0.0029
 soc/_06705_                                                   0.0029
 soc/_01685_                                                   0.0029
 housekeeping/net1993                                          0.0029
 housekeeping/net623                                           0.0029
 housekeeping/gpio_configure[23][7]                            0.0029
 soc/net1924                                                   0.0029
 soc/_04476_                                                   0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0029
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0029
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0029
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0029
 soc/_00153_                                                   0.0029
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0029
 soc/core.la_oe_storage[73]                                    0.0029
 soc/_07049_                                                   0.0029
 soc/_12069_                                                   0.0029
 soc/core.VexRiscv.RegFilePlugin_regFile[21][29]               0.0029
 soc/_01503_                                                   0.0029
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0029
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][6]    0.0029
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][20]       0.0029
 soc/core.interface6_bank_bus_dat_r[17]                        0.0029
 housekeeping/net289                                           0.0029
 soc/core.interface9_bank_bus_dat_r[5]                         0.0029
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0029
 soc/core.VexRiscv.decode_to_execute_RS1[22]                   0.0029
 soc/_09069_                                                   0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0029
 soc/core.storage[9][1]                                        0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0029
 soc/core.gpio_ien_storage                                     0.0029
 soc/_04057_                                                   0.0029
 soc/_02281_                                                   0.0029
 housekeeping/gpio_configure[19][12]                           0.0029
 soc/core.storage[4][5]                                        0.0029
 soc/net1413                                                   0.0029
 soc/net3045                                                   0.0029
 soc/core.VexRiscv._zz_execute_SRC2[29]                        0.0029
 mgmt_buffers/la_data_in_mprj_bar[36]                          0.0029
 soc/core.VexRiscv.RegFilePlugin_regFile[4][1]                 0.0029
 housekeeping/_2780_                                           0.0029
 soc/core.la_ien_storage[77]                                   0.0029
 housekeeping/net1050                                          0.0029
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0029
 soc/_01182_                                                   0.0029
 soc/core.VexRiscv.RegFilePlugin_regFile[23][26]               0.0029
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0029
 housekeeping/gpio_configure[24][0]                            0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0029
 soc/_09931_                                                   0.0029
 housekeeping/_0596_                                           0.0029
 housekeeping/net1340                                          0.0029
 mgmt_buffers/net217                                           0.0029
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0029
 soc/_11227_                                                   0.0029
 housekeeping/net1575                                          0.0029
 soc/_02033_                                                   0.0029
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0029
 soc/_01057_                                                   0.0029
 soc/core.multiregimpl40_regs1                                 0.0029
 soc/net826                                                    0.0029
 soc/core.uart_phy_tx_data[3]                                  0.0029
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0029
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0028
 soc/_01180_                                                   0.0028
 soc/_01897_                                                   0.0028
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[8]    0.0028
 soc/_00484_                                                   0.0028
 soc/core.VexRiscv.RegFilePlugin_regFile[27][7]                0.0028
 housekeeping/gpio_configure[8][8]                             0.0028
 soc/net551                                                    0.0028
 housekeeping/gpio_configure[17][1]                            0.0028
 soc/_02458_                                                   0.0028
 soc/_03954_                                                   0.0028
 soc/core.mgmtsoc_value[10]                                    0.0028
 soc/_03125_                                                   0.0028
 soc/core.storage_1[1][5]                                      0.0028
 soc/_06588_                                                   0.0028
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0028
 soc/_07492_                                                   0.0028
 soc/_01527_                                                   0.0028
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0028
 housekeeping/net612                                           0.0028
 soc/_02544_                                                   0.0028
 housekeeping/_1942_                                           0.0028
 soc/core.mgmtsoc_litespisdrphycore_sr_out[2]                  0.0028
 soc/_13457_                                                   0.0028
 soc/_07019_                                                   0.0028
 soc/_02449_                                                   0.0028
 soc/_00688_                                                   0.0028
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0028
 soc/net754                                                    0.0028
 soc/_06971_                                                   0.0028
 housekeeping/net1485                                          0.0028
 soc/_04744_                                                   0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0028
 soc/core.la_ien_storage[84]                                   0.0028
 soc/core.VexRiscv.RegFilePlugin_regFile[24][1]                0.0028
 soc/net2877                                                   0.0028
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][17]   0.0028
 housekeeping/_0700_                                           0.0028
 soc/_13347_                                                   0.0028
 soc/net1866                                                   0.0028
 soc/_04293_                                                   0.0028
 housekeeping/gpio_configure[0][2]                             0.0028
 soc/net3846                                                   0.0028
 soc/_02722_                                                   0.0028
 soc/_04015_                                                   0.0028
 soc/core.storage_1[10][0]                                     0.0028
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]    0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0028
 soc/_12512_                                                   0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0028
 housekeeping/gpio_configure[17][9]                            0.0028
 soc/_11606_                                                   0.0028
 soc/core.interface3_bank_bus_dat_r[29]                        0.0028
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0028
 housekeeping/_0561_                                           0.0028
 soc/_00955_                                                   0.0028
 housekeeping/mgmt_gpio_data[21]                               0.0028
 soc/core.VexRiscv.RegFilePlugin_regFile[19][29]               0.0028
 soc/net2290                                                   0.0028
 soc/_02277_                                                   0.0028
 soc/_09833_                                                   0.0028
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0028
 soc/_12581_                                                   0.0028
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[29]      0.0028
 soc/_01377_                                                   0.0028
 gpio_inenb_core                                               0.0028
 soc/core.la_ien_storage[45]                                   0.0028
 soc/net4233                                                   0.0028
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN_buf      0.0028
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0028
 soc/_10933_                                                   0.0028
 housekeeping/net928                                           0.0028
 housekeeping/_0658_                                           0.0028
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][14]      0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0028
 soc/core.storage_1[0][3]                                      0.0028
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0028
 housekeeping/gpio_configure[3][0]                             0.0028
 soc/_05779_                                                   0.0028
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0028
 soc/_11634_                                                   0.0028
 soc/_07274_                                                   0.0028
 soc/_04045_                                                   0.0028
 soc/_02451_                                                   0.0028
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]   0.0028
 soc/_06563_                                                   0.0028
 soc/_00347_                                                   0.0028
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][9]        0.0028
 housekeeping/net328                                           0.0028
 soc/_12321_                                                   0.0028
 soc/_02392_                                                   0.0028
 soc/_10936_                                                   0.0028
 la_iena_mprj[96]                                              0.0028
 soc/_01848_                                                   0.0028
 soc/core.multiregimpl95_regs1                                 0.0028
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0028
 soc/_03130_                                                   0.0028
 soc/core.interface6_bank_bus_dat_r[30]                        0.0028
 soc/_04396_                                                   0.0028
 soc/_01559_                                                   0.0028
 soc/_10990_                                                   0.0028
 housekeeping/net545                                           0.0028
 soc/core.multiregimpl94_regs1                                 0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0028
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0028
 soc/_01131_                                                   0.0028
 soc/_03221_                                                   0.0028
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[1]       0.0028
 soc/_02763_                                                   0.0028
 soc/_00550_                                                   0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0028
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][13]       0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[31]      0.0028
 soc/_09282_                                                   0.0028
 soc/net4556                                                   0.0028
 soc/_02727_                                                   0.0028
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0028
 soc/_06102_                                                   0.0028
 housekeeping/_1930_                                           0.0028
 housekeeping/net951                                           0.0028
 soc/_06407_                                                   0.0028
 soc/_13316_                                                   0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0028
 soc/core.RAM128/Do0MUX.SEL0[3]                                0.0028
 soc/net2146                                                   0.0028
 soc/_00487_                                                   0.0028
 soc/net578                                                    0.0028
 soc/_04441_                                                   0.0028
 soc/core.RAM128/BLOCK[2].RAM32.Do0[26]                        0.0028
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0028
 soc/net487                                                    0.0028
 soc/_06369_                                                   0.0028
 soc/core.mgmtsoc_litespisdrphycore_sr_out[19]                 0.0028
 soc/_01253_                                                   0.0028
 housekeeping/_0728_                                           0.0028
 soc/net1732                                                   0.0028
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0028
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0   0.0028
 soc/_00279_                                                   0.0028
 housekeeping/_0185_                                           0.0028
 soc/net656                                                    0.0028
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0   0.0028
 soc/_02200_                                                   0.0028
 soc/core.la_oe_storage[2]                                     0.0028
 housekeeping/net1066                                          0.0028
 soc/core.VexRiscv.decode_to_execute_RS1[8]                    0.0028
 housekeeping/gpio_configure[9][2]                             0.0028
 soc/_00621_                                                   0.0028
 housekeeping/net708                                           0.0028
 soc/net4544                                                   0.0028
 soc/core.multiregimpl45_regs1                                 0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0028
 soc/_01164_                                                   0.0028
 soc/core.spimaster_storage[2]                                 0.0028
 soc/_00582_                                                   0.0028
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][5]        0.0028
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0028
 soc/net2768                                                   0.0028
 soc/core.VexRiscv.RegFilePlugin_regFile[1][28]                0.0028
 soc/_01627_                                                   0.0028
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN          0.0028
 soc/net4615                                                   0.0028
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[13]   0.0028
 soc/_04002_                                                   0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0028
 soc/_01269_                                                   0.0028
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[0]               0.0028
 soc/net2832                                                   0.0028
 soc/_08053_                                                   0.0028
 soc/_07551_                                                   0.0028
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][11]       0.0028
 soc/_01170_                                                   0.0028
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[17]                 0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0028
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0028
 soc/_04044_                                                   0.0028
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0   0.0028
 housekeeping/mgmt_gpio_data[31]                               0.0028
 soc/_11983_                                                   0.0028
 soc/core.multiregimpl74_regs1                                 0.0028
 soc/_07855_                                                   0.0028
 soc/_00680_                                                   0.0028
 soc/net1733                                                   0.0028
 soc/_01721_                                                   0.0028
 soc/_05402_                                                   0.0028
 soc/net2491                                                   0.0028
 soc/_07311_                                                   0.0027
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][24]       0.0027
 soc/_10114_                                                   0.0027
 soc/net4519                                                   0.0027
 soc/core.VexRiscv.RegFilePlugin_regFile[2][25]                0.0027
 housekeeping/net1063                                          0.0027
 soc/_08884_                                                   0.0027
 soc/core.storage_1[13][2]                                     0.0027
 soc/core.la_ien_storage[96]                                   0.0027
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0027
 soc/_12686_                                                   0.0027
 soc/_10338_                                                   0.0027
 soc/_09461_                                                   0.0027
 housekeeping/_0888_                                           0.0027
 soc/_04268_                                                   0.0027
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][19]   0.0027
 soc/_07978_                                                   0.0027
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0027
 soc/net1259                                                   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0027
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0027
 soc/core.VexRiscv.RegFilePlugin_regFile[1][1]                 0.0027
 soc/_03264_                                                   0.0027
 housekeeping/net1213                                          0.0027
 soc/_12268_                                                   0.0027
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0027
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0027
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][30]       0.0027
 soc/_07847_                                                   0.0027
 soc/_05633_                                                   0.0027
 soc/_01205_                                                   0.0027
 soc/_01512_                                                   0.0027
 soc/_01894_                                                   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]   0.0027
 soc/_09388_                                                   0.0027
 soc/_01788_                                                   0.0027
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][3]        0.0027
 soc/core.uart_tx_fifo_level0[3]                               0.0027
 soc/_01716_                                                   0.0027
 soc/_07288_                                                   0.0027
 soc/_02359_                                                   0.0027
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]    0.0027
 soc/core.mgmtsoc_litespimmap_burst_adr[6]                     0.0027
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][19]       0.0027
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0027
 housekeeping/_1232_                                           0.0027
 soc/_13664_                                                   0.0027
 soc/core.VexRiscv.RegFilePlugin_regFile[2][26]                0.0027
 soc/_12510_                                                   0.0027
 soc/net2815                                                   0.0027
 soc/core.VexRiscv._zz_execute_SRC2[28]                        0.0027
 soc/_01977_                                                   0.0027
 soc/core.RAM128/BLOCK[2].RAM32.Do0[25]                        0.0027
 soc/_01460_                                                   0.0027
 soc/_02986_                                                   0.0027
 soc/_13344_                                                   0.0027
 soc/net818                                                    0.0027
 soc/_03813_                                                   0.0027
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0027
 soc/core.storage[11][0]                                       0.0027
 soc/_00116_                                                   0.0027
 soc/core.spi_master_clk_divider1[6]                           0.0027
 soc/_05384_                                                   0.0027
 soc/_05956_                                                   0.0027
 soc/core.VexRiscv.RegFilePlugin_regFile[26][27]               0.0027
 soc/net3576                                                   0.0027
 soc/_04219_                                                   0.0027
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf      0.0027
 soc/net3739                                                   0.0027
 soc/net4512                                                   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0027
 soc/_13476_                                                   0.0027
 soc/_13360_                                                   0.0027
 soc/core.spi_master_count[1]                                  0.0027
 housekeeping/_0578_                                           0.0027
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0027
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0027
 housekeeping/_0536_                                           0.0027
 soc/_08763_                                                   0.0027
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0027
 housekeeping/net1495                                          0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0027
 housekeeping/net1999                                          0.0027
 soc/_13466_                                                   0.0027
 soc/_13623_                                                   0.0027
 soc/_05722_                                                   0.0027
 soc/_01567_                                                   0.0027
 soc/_11979_                                                   0.0027
 soc/net2259                                                   0.0027
 housekeeping/net1968                                          0.0027
 soc/_07487_                                                   0.0027
 soc/_00154_                                                   0.0027
 soc/_03800_                                                   0.0027
 soc/net1624                                                   0.0027
 soc/_01058_                                                   0.0027
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0027
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0   0.0027
 soc/core.storage[1][7]                                        0.0027
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][2]        0.0027
 soc/core.VexRiscv.RegFilePlugin_regFile[10][2]                0.0027
 soc/_06855_                                                   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0027
 soc/core.VexRiscv.RegFilePlugin_regFile[25][26]               0.0027
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0027
 soc/core.RAM128/BLOCK[2].RAM32.Do0[17]                        0.0027
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0027
 soc/_13352_                                                   0.0027
 soc/_01750_                                                   0.0027
 soc/core.VexRiscv.RegFilePlugin_regFile[18][16]               0.0027
 soc/_00209_                                                   0.0027
 soc/net4632                                                   0.0027
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0027
 soc/_02563_                                                   0.0027
 soc/_10207_                                                   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0027
 soc/_10450_                                                   0.0027
 housekeeping/_0360_                                           0.0027
 soc/_01039_                                                   0.0027
 soc/_03239_                                                   0.0027
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0027
 housekeeping/_2804_                                           0.0027
 soc/core.multiregimpl40_regs0                                 0.0027
 soc/net3666                                                   0.0027
 soc/net701                                                    0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0027
 soc/_02246_                                                   0.0027
 soc/_02258_                                                   0.0027
 soc/net4531                                                   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0027
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][24]       0.0027
 soc/_03980_                                                   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0027
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[7].A   0.0027
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0027
 soc/_07026_                                                   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0027
 soc/_04114_                                                   0.0027
 soc/_01347_                                                   0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0027
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0027
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0027
 soc/_01450_                                                   0.0027
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][8]        0.0027
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[12]       0.0027
 soc/core.interface10_bank_bus_dat_r[25]                       0.0027
 soc/_00263_                                                   0.0027
 gpio_control_in_2[0]/net51                                    0.0027
 gpio_control_in_1[5]/net51                                    0.0027
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0027
 soc/net4649                                                   0.0027
 housekeeping/net1480                                          0.0027
 soc/_04247_                                                   0.0027
 soc/_01789_                                                   0.0027
 housekeeping/_2796_                                           0.0027
 soc/core.storage_1[14][2]                                     0.0027
 soc/_02162_                                                   0.0027
 soc/net4610                                                   0.0027
 soc/_06411_                                                   0.0027
 housekeeping/net978                                           0.0027
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]   0.0027
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[6]               0.0027
 soc/net713                                                    0.0027
 housekeeping/_2776_                                           0.0027
 soc/_08954_                                                   0.0027
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0027
 soc/core.VexRiscv.RegFilePlugin_regFile[22][0]                0.0027
 housekeeping/net950                                           0.0027
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0027
 soc/_00479_                                                   0.0027
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0027
 soc/_12717_                                                   0.0027
 housekeeping/net1638                                          0.0027
 soc/core.mgmtsoc_value[1]                                     0.0027
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[8]                  0.0027
 soc/_04291_                                                   0.0027
 soc/_03460_                                                   0.0027
 housekeeping/net893                                           0.0027
 soc/_03395_                                                   0.0027
 soc/core.la_oe_storage[68]                                    0.0027
 housekeeping/net758                                           0.0027
 soc/net729                                                    0.0027
 soc/net496                                                    0.0027
 soc/core.mgmtsoc_value_status[23]                             0.0027
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0027
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0027
 soc/net2315                                                   0.0027
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0027
 soc/core.la_ien_storage[72]                                   0.0027
 soc/_03972_                                                   0.0027
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0027
 soc/core.mgmtsoc_litespisdrphycore_sr_out[3]                  0.0027
 soc/core.VexRiscv.decode_to_execute_RS1[7]                    0.0027
 soc/_01023_                                                   0.0027
 soc/_10672_                                                   0.0027
 soc/core.spi_master_mosi_storage[3]                           0.0027
 soc/net4440                                                   0.0026
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0026
 soc/core.VexRiscv.RegFilePlugin_regFile[18][14]               0.0026
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0026
 soc/core.spi_master_miso[6]                                   0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0026
 soc/net4599                                                   0.0026
 housekeeping/_2521_                                           0.0026
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][2]        0.0026
 soc/_00522_                                                   0.0026
 soc/_04189_                                                   0.0026
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0026
 soc/_01233_                                                   0.0026
 soc/net3431                                                   0.0026
 soc/core.RAM128/BLOCK[2].RAM32.Do0[30]                        0.0026
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0026
 soc/_07925_                                                   0.0026
 soc/core.la_ien_storage[110]                                  0.0026
 soc/net4643                                                   0.0026
 soc/_04300_                                                   0.0026
 housekeeping/net1391                                          0.0026
 soc/_04071_                                                   0.0026
 soc/_08738_                                                   0.0026
 soc/_05777_                                                   0.0026
 soc/_10636_                                                   0.0026
 soc/_11685_                                                   0.0026
 soc/_13405_                                                   0.0026
 soc/_01327_                                                   0.0026
 soc/_04168_                                                   0.0026
 soc/core.dbg_uart_count[4]                                    0.0026
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[29]         0.0026
 housekeeping/net1472                                          0.0026
 housekeeping/_0720_                                           0.0026
 soc/_00188_                                                   0.0026
 housekeeping/_0531_                                           0.0026
 soc/core.VexRiscv.RegFilePlugin_regFile[10][8]                0.0026
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0026
 soc/net3840                                                   0.0026
 soc/_00558_                                                   0.0026
 soc/_08406_                                                   0.0026
 soc/net2275                                                   0.0026
 soc/_03965_                                                   0.0026
 housekeeping/net275                                           0.0026
 soc/core.multiregimpl83_regs1                                 0.0026
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][9]       0.0026
 soc/_03305_                                                   0.0026
 soc/_01969_                                                   0.0026
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[9]            0.0026
 soc/core.VexRiscv.RegFilePlugin_regFile[5][17]                0.0026
 gpio_control_in_1[3]/net47                                    0.0026
 gpio_control_bidir_2[1]/net47                                 0.0026
 gpio_control_in_1[0]/net47                                    0.0026
 gpio_control_in_2[3]/net47                                    0.0026
 gpio_control_in_1[1]/net47                                    0.0026
 gpio_control_in_2[6]/net47                                    0.0026
 gpio_control_bidir_2[2]/net47                                 0.0026
 gpio_control_in_2[9]/net47                                    0.0026
 gpio_control_in_2[7]/net47                                    0.0026
 gpio_control_in_2[2]/net47                                    0.0026
 gpio_control_in_1[2]/net47                                    0.0026
 gpio_control_bidir_2[0]/net47                                 0.0026
 gpio_control_in_2[4]/net47                                    0.0026
 gpio_control_in_1[4]/net47                                    0.0026
 gpio_control_in_2[1]/net47                                    0.0026
 gpio_control_in_1[5]/net47                                    0.0026
 gpio_control_in_2[5]/net47                                    0.0026
 gpio_control_in_2[0]/net47                                    0.0026
 gpio_control_in_2[8]/net47                                    0.0026
 gpio_control_in_1a[5]/net47                                   0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[9]       0.0026
 soc/net1849                                                   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN   0.0026
 soc/_03968_                                                   0.0026
 soc/core.VexRiscv.RegFilePlugin_regFile[5][3]                 0.0026
 soc/core.RAM256/BANK128[0].RAM128.EN0                         0.0026
 soc/core.VexRiscv.RegFilePlugin_regFile[22][26]               0.0026
 soc/core.VexRiscv.RegFilePlugin_regFile[11][15]               0.0026
 housekeeping/_0539_                                           0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0026
 housekeeping/net803                                           0.0026
 soc/_02184_                                                   0.0026
 soc/net1981                                                   0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0026
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0026
 soc/net3955                                                   0.0026
 soc/net4595                                                   0.0026
 soc/core.mgmtsoc_litespisdrphycore_sr_in[27]                  0.0026
 soc/_01418_                                                   0.0026
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0026
 soc/_08981_                                                   0.0026
 housekeeping/_1401_                                           0.0026
 soc/core.VexRiscv.RegFilePlugin_regFile[24][22]               0.0026
 soc/_07906_                                                   0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0026
 soc/core.RAM256/BANK128[0].RAM128.Do0[24]                     0.0026
 soc/net3316                                                   0.0026
 soc/net2806                                                   0.0026
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][12]      0.0026
 housekeeping/_0537_                                           0.0026
 soc/net1557                                                   0.0026
 soc/_07631_                                                   0.0026
 soc/core.la_oe_storage[47]                                    0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[20]      0.0026
 soc/_01624_                                                   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0026
 soc/_05248_                                                   0.0026
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0026
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0026
 soc/_00149_                                                   0.0026
 soc/_10631_                                                   0.0026
 soc/net3591                                                   0.0026
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0026
 soc/_01895_                                                   0.0026
 soc/core.mgmtsoc_litespisdrphycore_sr_out[18]                 0.0026
 soc/_01545_                                                   0.0026
 soc/_01713_                                                   0.0026
 soc/net582                                                    0.0026
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0026
 soc/_13372_                                                   0.0026
 housekeeping/net699                                           0.0026
 soc/_08809_                                                   0.0026
 soc/net1319                                                   0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0026
 soc/net4591                                                   0.0026
 soc/net1209                                                   0.0026
 soc/_02192_                                                   0.0026
 housekeeping/gpio_configure[7][1]                             0.0026
 soc/net2919                                                   0.0026
 soc/_04203_                                                   0.0026
 soc/_09547_                                                   0.0026
 soc/core.multiregimpl93_regs0                                 0.0026
 soc/_12382_                                                   0.0026
 soc/_00399_                                                   0.0026
 soc/_00628_                                                   0.0026
 soc/_00629_                                                   0.0026
 soc/_00474_                                                   0.0026
 soc/net912                                                    0.0026
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0026
 housekeeping/net1355                                          0.0026
 soc/net1500                                                   0.0026
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0026
 soc/core.la_oe_storage[17]                                    0.0026
 soc/_01764_                                                   0.0026
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0026
 soc/_01690_                                                   0.0026
 soc/_07926_                                                   0.0026
 soc/_06457_                                                   0.0026
 soc/_00434_                                                   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0026
 soc/core.multiregimpl125_regs0                                0.0026
 soc/core.memdat_1[6]                                          0.0026
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0026
 soc/_13111_                                                   0.0026
 soc/core.interface11_bank_bus_dat_r[7]                        0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0026
 soc/_02204_                                                   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0026
 soc/core.la_ien_storage[42]                                   0.0026
 soc/_01236_                                                   0.0026
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0026
 housekeeping/net1759                                          0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0026
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0026
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0026
 soc/_03644_                                                   0.0026
 soc/net2605                                                   0.0026
 housekeeping/_2675_                                           0.0026
 soc/_13190_                                                   0.0026
 soc/core.VexRiscv.RegFilePlugin_regFile[6][28]                0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0026
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[27]   0.0026
 housekeeping/net954                                           0.0026
 soc/core.RAM128/BLOCK[3].RAM32.Do0[2]                         0.0026
 soc/_01208_                                                   0.0026
 housekeeping/net975                                           0.0026
 soc/_13425_                                                   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[27]      0.0026
 soc/_11641_                                                   0.0026
 soc/_12708_                                                   0.0026
 soc/_13261_                                                   0.0026
 soc/_04376_                                                   0.0026
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0026
 soc/_12232_                                                   0.0026
 soc/_05321_                                                   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0026
 soc/net3031                                                   0.0026
 soc/_11823_                                                   0.0026
 soc/net4393                                                   0.0026
 housekeeping/net1571                                          0.0026
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0026
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][15]      0.0026
 soc/net1476                                                   0.0026
 soc/_03821_                                                   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0026
 soc/core.count[10]                                            0.0026
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[9]       0.0026
 soc/net2504                                                   0.0026
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0026
 soc/core.interface0_bank_bus_dat_r[8]                         0.0026
 soc/_00883_                                                   0.0026
 soc/_01652_                                                   0.0026
 soc/_11601_                                                   0.0026
 housekeeping/_0415_                                           0.0026
 soc/_00499_                                                   0.0026
 soc/_07141_                                                   0.0026
 soc/_11291_                                                   0.0026
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0025
 housekeeping/_0384_                                           0.0025
 housekeeping/net550                                           0.0025
 soc/net3287                                                   0.0025
 soc/_05123_                                                   0.0025
 soc/_08895_                                                   0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0025
 soc/_02499_                                                   0.0025
 soc/_04995_                                                   0.0025
 soc/net963                                                    0.0025
 soc/_01386_                                                   0.0025
 soc/_11898_                                                   0.0025
 soc/core.RAM128/BLOCK[2].RAM32.Do0[7]                         0.0025
 housekeeping/_2814_                                           0.0025
 soc/core.dbg_uart_rx_data[5]                                  0.0025
 soc/_03682_                                                   0.0025
 soc/_01929_                                                   0.0025
 housekeeping/net593                                           0.0025
 soc/_00573_                                                   0.0025
 soc/core.mgmtsoc_master_phyconfig_storage[3]                  0.0025
 housekeeping/_2287_                                           0.0025
 la_iena_mprj[93]                                              0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0   0.0025
 soc/_08957_                                                   0.0025
 soc/_05230_                                                   0.0025
 soc/_12391_                                                   0.0025
 soc/core.interface0_bank_bus_dat_r[31]                        0.0025
 soc/_06231_                                                   0.0025
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0025
 soc/_00286_                                                   0.0025
 soc/core.storage_1[1][6]                                      0.0025
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0025
 soc/core.multiregimpl76_regs1                                 0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.EN   0.0025
 soc/_09129_                                                   0.0025
 soc/_06228_                                                   0.0025
 housekeeping/clk1_output_dest                                 0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0025
 soc/core.count[16]                                            0.0025
 soc/_04308_                                                   0.0025
 soc/_00152_                                                   0.0025
 housekeeping/net1324                                          0.0025
 soc/net4605                                                   0.0025
 soc/_13351_                                                   0.0025
 soc/_10802_                                                   0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0025
 soc/core.VexRiscv.RegFilePlugin_regFile[0][14]                0.0025
 soc/net1822                                                   0.0025
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0025
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][21]   0.0025
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0025
 soc/_00466_                                                   0.0025
 soc/_05753_                                                   0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0025
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0   0.0025
 soc/_01802_                                                   0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0025
 housekeeping/_0153_                                           0.0025
 soc/net1405                                                   0.0025
 soc/net4521                                                   0.0025
 housekeeping/net885                                           0.0025
 soc/core.storage_1[5][5]                                      0.0025
 soc/net4445                                                   0.0025
 soc/net2556                                                   0.0025
 soc/_12112_                                                   0.0025
 soc/_05981_                                                   0.0025
 soc/_01416_                                                   0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]   0.0025
 soc/_07086_                                                   0.0025
 soc/core.storage[15][1]                                       0.0025
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0025
 housekeeping/gpio_configure[24][11]                           0.0025
 soc/_13465_                                                   0.0025
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0025
 soc/_01684_                                                   0.0025
 soc/_00633_                                                   0.0025
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0025
 soc/_02165_                                                   0.0025
 housekeeping/_0684_                                           0.0025
 soc/_13361_                                                   0.0025
 soc/core.la_ien_storage[54]                                   0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0025
 soc/_03822_                                                   0.0025
 soc/_02212_                                                   0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[12]      0.0025
 soc/net4369                                                   0.0025
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0025
 soc/_06620_                                                   0.0025
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0025
 soc/_02742_                                                   0.0025
 soc/core.litespiphy_state[0]                                  0.0025
 housekeeping/net121                                           0.0025
 soc/_07451_                                                   0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0025
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][14]       0.0025
 soc/net903                                                    0.0025
 soc/_02551_                                                   0.0025
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0025
 soc/net1189                                                   0.0025
 soc/_00241_                                                   0.0025
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[18]   0.0025
 soc/net4001                                                   0.0025
 soc/_00214_                                                   0.0025
 housekeeping/gpio_configure[1][5]                             0.0025
 soc/_00303_                                                   0.0025
 soc/net4691                                                   0.0025
 soc/_02514_                                                   0.0025
 soc/_13345_                                                   0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0025
 soc/net4553                                                   0.0025
 soc/core.VexRiscv.CsrPlugin_mtvec_base[29]                    0.0025
 soc/_02543_                                                   0.0025
 soc/core.multiregimpl135_regs0                                0.0025
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0025
 soc/_04692_                                                   0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0025
 housekeeping/net1970                                          0.0025
 housekeeping/gpio_configure[27][8]                            0.0025
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0   0.0025
 soc/net4558                                                   0.0025
 soc/core.storage[8][7]                                        0.0025
 soc/_06206_                                                   0.0025
 housekeeping/mgmt_gpio_data[29]                               0.0025
 soc/_03997_                                                   0.0025
 soc/_01496_                                                   0.0025
 housekeeping/net1607                                          0.0025
 soc/_00266_                                                   0.0025
 soc/_00531_                                                   0.0025
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0025
 soc/_04010_                                                   0.0025
 soc/_07071_                                                   0.0025
 housekeeping/net1235                                          0.0025
 soc/core.spimaster_storage[15]                                0.0025
 soc/_02087_                                                   0.0025
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][31]      0.0025
 soc/_11804_                                                   0.0025
 soc/net3139                                                   0.0025
 soc/core.VexRiscv.RegFilePlugin_regFile[7][19]                0.0025
 housekeeping/_2425_                                           0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0025
 housekeeping/_0287_                                           0.0025
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[22]   0.0025
 housekeeping/net2012                                          0.0025
 soc/_10954_                                                   0.0025
 housekeeping/net1641                                          0.0025
 soc/_13651_                                                   0.0025
 soc/core.mgmtsoc_value[17]                                    0.0025
 soc/net2505                                                   0.0025
 soc/_02035_                                                   0.0025
 soc/core.storage_1[8][5]                                      0.0025
 soc/_13358_                                                   0.0025
 soc/_01818_                                                   0.0025
 soc/net2393                                                   0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0025
 soc/_04059_                                                   0.0025
 housekeeping/_0171_                                           0.0025
 soc/net4119                                                   0.0025
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][13]      0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[29]      0.0025
 housekeeping/_1428_                                           0.0025
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]   0.0025
 soc/_04246_                                                   0.0025
 soc/_01824_                                                   0.0025
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0025
 soc/_00537_                                                   0.0025
 mgmt_buffers/mprj_dat_i_core_bar[4]                           0.0025
 soc/core.storage_1[10][2]                                     0.0025
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[4]   0.0025
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]    0.0025
 soc/_00504_                                                   0.0025
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][31]       0.0025
 soc/net1618                                                   0.0025
 soc/_02227_                                                   0.0025
 soc/_03437_                                                   0.0025
 soc/core.VexRiscv.decode_to_execute_RS1[31]                   0.0025
 soc/_07907_                                                   0.0025
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][25]       0.0025
 soc/core.VexRiscv.RegFilePlugin_regFile[26][11]               0.0025
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0025
 soc/_01333_                                                   0.0025
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.SEL0_B   0.0025
 soc/net3663                                                   0.0025
 soc/_11519_                                                   0.0025
 soc/_04736_                                                   0.0025
 soc/_02186_                                                   0.0025
 housekeeping/_2821_                                           0.0025
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0025
 soc/core.VexRiscv.RegFilePlugin_regFile[6][23]                0.0025
 soc/_10476_                                                   0.0025
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0025
 soc/_08829_                                                   0.0025
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0025
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0025
 soc/_03885_                                                   0.0025
 housekeeping/net1872                                          0.0025
 soc/net4652                                                   0.0025
 soc/net2475                                                   0.0025
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]    0.0025
 soc/_02267_                                                   0.0025
 soc/core.RAM128/BLOCK[0].RAM32.Do0[20]                        0.0025
 soc/core.uartwishbonebridge_rs232phyrx_state                  0.0025
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][31]      0.0025
 soc/_04600_                                                   0.0025
 soc/_04256_                                                   0.0025
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0   0.0025
 soc/_10170_                                                   0.0025
 soc/_00102_                                                   0.0024
 soc/net3508                                                   0.0024
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0024
 soc/net273                                                    0.0024
 soc/net1180                                                   0.0024
 soc/core.VexRiscv.RegFilePlugin_regFile[8][28]                0.0024
 soc/_09033_                                                   0.0024
 housekeeping/_0476_                                           0.0024
 soc/net4585                                                   0.0024
 soc/_01295_                                                   0.0024
 soc/core.mgmtsoc_bus_errors[7]                                0.0024
 soc/_02589_                                                   0.0024
 soc/_10664_                                                   0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0024
 soc/net1298                                                   0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0024
 soc/_01285_                                                   0.0024
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][0]    0.0024
 housekeeping/net1811                                          0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]   0.0024
 housekeeping/_1539_                                           0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0   0.0024
 soc/_01486_                                                   0.0024
 housekeeping/net1911                                          0.0024
 housekeeping/_0244_                                           0.0024
 housekeeping/net1496                                          0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0024
 housekeeping/_1187_                                           0.0024
 soc/core.dbg_uart_words_count[0]                              0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0024
 soc/_03129_                                                   0.0024
 soc/net3903                                                   0.0024
 soc/net1401                                                   0.0024
 soc/core.VexRiscv.dBusWishbone_ADR[21]                        0.0024
 soc/core.mgmtsoc_scratch_storage[11]                          0.0024
 soc/core.storage_1[15][7]                                     0.0024
 housekeeping/gpio_configure[33][0]                            0.0024
 soc/_01201_                                                   0.0024
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0   0.0024
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0024
 soc/_09134_                                                   0.0024
 soc/core.VexRiscv.RegFilePlugin_regFile[26][6]                0.0024
 gpio_control_in_2[6]/net51                                    0.0024
 soc/net4513                                                   0.0024
 soc/_12519_                                                   0.0024
 soc/_12303_                                                   0.0024
 soc/_02572_                                                   0.0024
 gpio_control_in_2[8]/net51                                    0.0024
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0024
 soc/_09128_                                                   0.0024
 gpio_control_in_2[3]/net51                                    0.0024
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][11]      0.0024
 soc/net2559                                                   0.0024
 soc/_00485_                                                   0.0024
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][28]       0.0024
 soc/net229                                                    0.0024
 soc/_01162_                                                   0.0024
 gpio_control_in_2[9]/net51                                    0.0024
 housekeeping/_0446_                                           0.0024
 gpio_control_in_1[2]/net51                                    0.0024
 gpio_control_in_2[4]/net51                                    0.0024
 housekeeping/net935                                           0.0024
 soc/_03881_                                                   0.0024
 soc/_01352_                                                   0.0024
 soc/_00490_                                                   0.0024
 soc/_10790_                                                   0.0024
 housekeeping/net1981                                          0.0024
 soc/core.mgmtsoc_litespisdrphycore_sr_in[8]                   0.0024
 housekeeping/_2394_                                           0.0024
 soc/_09765_                                                   0.0024
 gpio_control_in_1[3]/net51                                    0.0024
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0024
 housekeeping/_2587_                                           0.0024
 soc/_10879_                                                   0.0024
 soc/core.interface3_bank_bus_dat_r[7]                         0.0024
 soc/core.uart_phy_rx_rx_d                                     0.0024
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0024
 soc/_07864_                                                   0.0024
 housekeeping/_0155_                                           0.0024
 soc/_07687_                                                   0.0024
 gpio_control_in_2[1]/net51                                    0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0024
 soc/_01513_                                                   0.0024
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[27]   0.0024
 gpio_control_in_2[5]/net51                                    0.0024
 gpio_control_in_2[2]/net51                                    0.0024
 gpio_control_in_1a[4]/net47                                   0.0024
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0024
 soc/_11064_                                                   0.0024
 soc/core.mgmtsoc_load_storage[15]                             0.0024
 soc/net574                                                    0.0024
 soc/core.uart_phy_rx_data[1]                                  0.0024
 soc/_01502_                                                   0.0024
 soc/_07696_                                                   0.0024
 soc/core.multiregimpl70_regs0                                 0.0024
 soc/_02022_                                                   0.0024
 housekeeping/net1328                                          0.0024
 soc/net4509                                                   0.0024
 soc/_00213_                                                   0.0024
 soc/net2939                                                   0.0024
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][21]      0.0024
 soc/_02223_                                                   0.0024
 soc/_00638_                                                   0.0024
 soc/_03828_                                                   0.0024
 soc/_01043_                                                   0.0024
 soc/_00442_                                                   0.0024
 housekeeping/_2915_                                           0.0024
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]   0.0024
 soc/_01727_                                                   0.0024
 housekeeping/net1245                                          0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0024
 soc/_01375_                                                   0.0024
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0024
 soc/_09034_                                                   0.0024
 soc/net2635                                                   0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0   0.0024
 soc/_01194_                                                   0.0024
 gpio_control_in_2[3]/net50                                    0.0024
 soc/_10464_                                                   0.0024
 housekeeping/net1441                                          0.0024
 housekeeping/_2774_                                           0.0024
 soc/_04125_                                                   0.0024
 soc/_11290_                                                   0.0024
 soc/_08090_                                                   0.0024
 housekeeping/_2793_                                           0.0024
 soc/_01077_                                                   0.0024
 soc/core.spi_master_cs_storage[13]                            0.0024
 soc/_04332_                                                   0.0024
 housekeeping/gpio_configure[16][5]                            0.0024
 soc/net1433                                                   0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0024
 soc/net4087                                                   0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0024
 housekeeping/net1958                                          0.0024
 soc/_05318_                                                   0.0024
 housekeeping/_0511_                                           0.0024
 soc/_02577_                                                   0.0024
 soc/net3109                                                   0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0024
 housekeeping/_0643_                                           0.0024
 soc/_02398_                                                   0.0024
 gpio_control_in_2[5]/net50                                    0.0024
 soc/_00234_                                                   0.0024
 soc/_00239_                                                   0.0024
 housekeeping/_0821_                                           0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0024
 soc/net1738                                                   0.0024
 soc/net2584                                                   0.0024
 soc/net4367                                                   0.0024
 housekeeping/gpio_configure[19][9]                            0.0024
 soc/core.VexRiscv.RegFilePlugin_regFile[20][28]               0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0024
 soc/_10489_                                                   0.0024
 soc/_12203_                                                   0.0024
 mgmt_buffers/net897                                           0.0024
 soc/core.VexRiscv.RegFilePlugin_regFile[11][31]               0.0024
 soc/_01154_                                                   0.0024
 soc/_02565_                                                   0.0024
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0024
 soc/core.VexRiscv.RegFilePlugin_regFile[25][5]                0.0024
 soc/_02609_                                                   0.0024
 soc/net4523                                                   0.0024
 gpio_control_in_2[2]/net50                                    0.0024
 soc/core.mgmtsoc_litespisdrphycore_dq_o                       0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0024
 soc/_00302_                                                   0.0024
 housekeeping/net1487                                          0.0024
 soc/_10676_                                                   0.0024
 soc/_02553_                                                   0.0024
 soc/_13099_                                                   0.0024
 housekeeping/net750                                           0.0024
 housekeeping/_0846_                                           0.0024
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][17]   0.0024
 housekeeping/net1219                                          0.0024
 soc/_11824_                                                   0.0024
 soc/_01621_                                                   0.0024
 housekeeping/wbbd_state[3]                                    0.0024
 soc/_01720_                                                   0.0024
 soc/_02536_                                                   0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0024
 soc/core.dbg_uart_tx_data[5]                                  0.0024
 soc/_00329_                                                   0.0024
 soc/_01324_                                                   0.0024
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0024
 soc/_01308_                                                   0.0024
 gpio_control_in_2[4]/net50                                    0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0024
 housekeeping/_1528_                                           0.0024
 soc/core.storage_1[9][5]                                      0.0024
 housekeeping/_0615_                                           0.0024
 soc/_07650_                                                   0.0024
 housekeeping/_1060_                                           0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0024
 housekeeping/_1838_                                           0.0024
 housekeeping/_3123_                                           0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0024
 soc/core.la_ien_storage[94]                                   0.0024
 soc/_01206_                                                   0.0024
 soc/_05738_                                                   0.0024
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0024
 soc/_09326_                                                   0.0024
 soc/_05292_                                                   0.0024
 soc/core.storage_1[3][1]                                      0.0024
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[19]       0.0024
 housekeeping/net1403                                          0.0024
 soc/_03486_                                                   0.0024
 housekeeping/net757                                           0.0024
 soc/_11864_                                                   0.0024
 housekeeping/gpio_configure[33][12]                           0.0024
 soc/_00514_                                                   0.0024
 soc/_03196_                                                   0.0024
 soc/_09226_                                                   0.0024
 mgmt_buffers/la_data_in_mprj_bar[61]                          0.0024
 housekeeping/_0874_                                           0.0024
 soc/core.VexRiscv.RegFilePlugin_regFile[7][7]                 0.0024
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[28]   0.0024
 soc/_09605_                                                   0.0024
 soc/_13416_                                                   0.0024
 soc/net3699                                                   0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0024
 housekeeping/_2823_                                           0.0024
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0024
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0   0.0024
 mgmt_buffers/net684                                           0.0024
 soc/core.multiregimpl132_regs1                                0.0024
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[28]      0.0024
 housekeeping/net529                                           0.0024
 gpio_control_in_2[1]/net50                                    0.0024
 soc/net4488                                                   0.0024
 soc/core.mgmtsoc_bus_errors[28]                               0.0024
 soc/_01487_                                                   0.0024
 soc/core.mgmtsoc_value[6]                                     0.0024
 housekeeping/net1930                                          0.0024
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0023
 soc/_10197_                                                   0.0023
 soc/net4425                                                   0.0023
 soc/_00246_                                                   0.0023
 soc/net2133                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0023
 soc/net3681                                                   0.0023
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0023
 soc/_00821_                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0023
 housekeeping/_0697_                                           0.0023
 housekeeping/net319                                           0.0023
 soc/_04282_                                                   0.0023
 housekeeping/_2497_                                           0.0023
 soc/net3713                                                   0.0023
 soc/_10696_                                                   0.0023
 soc/_01550_                                                   0.0023
 soc/core.RAM128/BLOCK[2].RAM32.Do0[28]                        0.0023
 housekeeping/net1452                                          0.0023
 soc/core.multiregimpl73_regs0                                 0.0023
 soc/core.uart_phy_rx_phase[23]                                0.0023
 housekeeping/wbbd_data[4]                                     0.0023
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0023
 soc/_05665_                                                   0.0023
 housekeeping/_0095_                                           0.0023
 soc/_00308_                                                   0.0023
 soc/core.mgmtsoc_litespisdrphycore_cnt[0]                     0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0023
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0023
 soc/_04498_                                                   0.0023
 soc/_00472_                                                   0.0023
 soc/net4247                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0023
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0023
 soc/_05902_                                                   0.0023
 soc/_01588_                                                   0.0023
 soc/net1133                                                   0.0023
 soc/_06844_                                                   0.0023
 soc/_11081_                                                   0.0023
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN   0.0023
 soc/core.VexRiscv.execute_CsrPlugin_csr_834                   0.0023
 housekeeping/_0671_                                           0.0023
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0023
 soc/_00327_                                                   0.0023
 soc/_02198_                                                   0.0023
 soc/_04196_                                                   0.0023
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0023
 soc/_01030_                                                   0.0023
 housekeeping/net342                                           0.0023
 housekeeping/_2614_                                           0.0023
 soc/net1483                                                   0.0023
 soc/_10715_                                                   0.0023
 soc/_01614_                                                   0.0023
 soc/_03988_                                                   0.0023
 soc/core.interface3_bank_bus_dat_r[19]                        0.0023
 housekeeping/_0611_                                           0.0023
 soc/core.dbg_uart_rx_phase[30]                                0.0023
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0023
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][7]        0.0023
 housekeeping/_2781_                                           0.0023
 soc/_11500_                                                   0.0023
 gpio_control_in_2[7]/net51                                    0.0023
 soc/_01301_                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0023
 soc/_02732_                                                   0.0023
 housekeeping/_3047_                                           0.0023
 soc/_10290_                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0023
 soc/core.spi_master_count[2]                                  0.0023
 soc/_02321_                                                   0.0023
 housekeeping/gpio_configure[2][9]                             0.0023
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][25]       0.0023
 soc/net2622                                                   0.0023
 soc/_08373_                                                   0.0023
 soc/core.storage[5][2]                                        0.0023
 soc/core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[3]   0.0023
 soc/core.storage_1[6][3]                                      0.0023
 soc/core.VexRiscv._zz_lastStageRegFileWrite_payload_address[12]   0.0023
 soc/net1737                                                   0.0023
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][6]    0.0023
 soc/_00150_                                                   0.0023
 soc/_06349_                                                   0.0023
 soc/net3055                                                   0.0023
 soc/_01892_                                                   0.0023
 housekeeping/net1926                                          0.0023
 soc/core.storage_1[4][7]                                      0.0023
 soc/_10651_                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0023
 soc/_11982_                                                   0.0023
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0023
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][2]        0.0023
 soc/_02448_                                                   0.0023
 soc/_00283_                                                   0.0023
 soc/net3243                                                   0.0023
 soc/_12389_                                                   0.0023
 soc/core.mgmtsoc_load_storage[21]                             0.0023
 housekeeping/net147                                           0.0023
 soc/_04000_                                                   0.0023
 soc/_10182_                                                   0.0023
 housekeeping/net1768                                          0.0023
 soc/_05513_                                                   0.0023
 housekeeping/_0119_                                           0.0023
 housekeeping/net574                                           0.0023
 soc/_07480_                                                   0.0023
 soc/net2925                                                   0.0023
 housekeeping/_0570_                                           0.0023
 soc/_02037_                                                   0.0023
 housekeeping/net1882                                          0.0023
 housekeeping/net903                                           0.0023
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0023
 soc/_00144_                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0023
 soc/_02425_                                                   0.0023
 soc/_13268_                                                   0.0023
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[9]       0.0023
 soc/_00521_                                                   0.0023
 soc/core.gpioin5_gpioin5_edge_storage                         0.0023
 soc/_13396_                                                   0.0023
 soc/_05516_                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0023
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0023
 soc/_05381_                                                   0.0023
 soc/_00169_                                                   0.0023
 housekeeping/net510                                           0.0023
 soc/_05771_                                                   0.0023
 soc/net2189                                                   0.0023
 housekeeping/_0663_                                           0.0023
 soc/core.VexRiscv.RegFilePlugin_regFile[9][8]                 0.0023
 housekeeping/gpio_configure[16][12]                           0.0023
 soc/core.RAM256/BANK128[1].RAM128.Do0[17]                     0.0023
 soc/core.interface10_bank_bus_dat_r[10]                       0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0023
 soc/net1830                                                   0.0023
 soc/_01833_                                                   0.0023
 soc/core.count[2]                                             0.0023
 soc/_13339_                                                   0.0023
 gpio_control_bidir_2[0]/net51                                 0.0023
 soc/core.VexRiscv._zz_execute_SRC2[4]                         0.0023
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][5]       0.0023
 soc/_00245_                                                   0.0023
 soc/_05699_                                                   0.0023
 housekeeping/net741                                           0.0023
 soc/net4392                                                   0.0023
 soc/_09585_                                                   0.0023
 soc/_05666_                                                   0.0023
 soc/_08935_                                                   0.0023
 soc/core.la_oe_storage[55]                                    0.0023
 soc/_13665_                                                   0.0023
 soc/_06806_                                                   0.0023
 soc/_11976_                                                   0.0023
 housekeeping/net779                                           0.0023
 soc/core.interface10_bank_bus_dat_r[3]                        0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0023
 housekeeping/_2608_                                           0.0023
 soc/_10529_                                                   0.0023
 soc/core.gpioin2_pending_re                                   0.0023
 soc/_02591_                                                   0.0023
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0023
 soc/_02605_                                                   0.0023
 soc/core.la_ien_storage[15]                                   0.0023
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0023
 housekeeping/_0489_                                           0.0023
 soc/core.interface6_bank_bus_dat_r[24]                        0.0023
 housekeeping/net761                                           0.0023
 soc/net4293                                                   0.0023
 soc/net494                                                    0.0023
 soc/_02282_                                                   0.0023
 soc/_03986_                                                   0.0023
 housekeeping/net2093                                          0.0023
 soc/_12613_                                                   0.0023
 housekeeping/_0237_                                           0.0023
 soc/_01254_                                                   0.0023
 housekeeping/net1181                                          0.0023
 soc/_04831_                                                   0.0023
 soc/net1474                                                   0.0023
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[9]   0.0023
 soc/_01136_                                                   0.0023
 soc/_03662_                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0023
 soc/_01322_                                                   0.0023
 housekeeping/_1039_                                           0.0023
 soc/_01256_                                                   0.0023
 soc/core.mgmtsoc_scratch_storage[21]                          0.0023
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0023
 mgmt_buffers/la_data_in_mprj_bar[90]                          0.0023
 soc/_05736_                                                   0.0023
 soc/_09159_                                                   0.0023
 soc/_01626_                                                   0.0023
 soc/_07457_                                                   0.0023
 soc/_12223_                                                   0.0023
 soc/_06716_                                                   0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0023
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0023
 soc/_01905_                                                   0.0023
 housekeeping/net1259                                          0.0023
 housekeeping/net737                                           0.0023
 soc/core.storage[8][5]                                        0.0023
 housekeeping/net527                                           0.0023
 soc/core.RAM256/BANK128[1].RAM128.Do0[28]                     0.0023
 soc/net3944                                                   0.0023
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]    0.0023
 soc/_01024_                                                   0.0023
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0023
 soc/core.VexRiscv.RegFilePlugin_regFile[26][30]               0.0023
 soc/_06517_                                                   0.0023
 soc/_00645_                                                   0.0023
 soc/_01846_                                                   0.0023
 housekeeping/_0710_                                           0.0023
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][15]   0.0023
 soc/_04227_                                                   0.0023
 soc/_04080_                                                   0.0023
 soc/_10671_                                                   0.0023
 housekeeping/_0994_                                           0.0023
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0023
 soc/_07695_                                                   0.0023
 soc/net595                                                    0.0023
 soc/_01093_                                                   0.0023
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]   0.0023
 housekeeping/gpio_configure[23][8]                            0.0023
 housekeeping/net2052                                          0.0023
 soc/_00738_                                                   0.0023
 housekeeping/net335                                           0.0023
 soc/net1595                                                   0.0023
 soc/_06278_                                                   0.0023
 soc/_10690_                                                   0.0023
 soc/_01246_                                                   0.0023
 housekeeping/net1314                                          0.0023
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[9]   0.0023
 soc/_13032_                                                   0.0023
 housekeeping/gpio_configure[37][9]                            0.0023
 soc/_12947_                                                   0.0023
 soc/core.VexRiscv.RegFilePlugin_regFile[12][9]                0.0023
 soc/_03194_                                                   0.0023
 soc/net1900                                                   0.0023
 housekeeping/net1270                                          0.0023
 soc/_01457_                                                   0.0023
 soc/_08851_                                                   0.0023
 soc/_10212_                                                   0.0023
 housekeeping/irq_spi                                          0.0023
 soc/net604                                                    0.0023
 soc/_06993_                                                   0.0023
 soc/_02173_                                                   0.0023
 housekeeping/_0943_                                           0.0023
 housekeeping/wbbd_state[4]                                    0.0023
 housekeeping/net1807                                          0.0023
 soc/net4529                                                   0.0023
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0023
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0023
 soc/_00202_                                                   0.0023
 soc/net3104                                                   0.0023
 soc/net2192                                                   0.0023
 soc/_00121_                                                   0.0022
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0022
 soc/core.VexRiscv.RegFilePlugin_regFile[20][8]                0.0022
 soc/_04336_                                                   0.0022
 soc/_04030_                                                   0.0022
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][1]        0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0022
 soc/_07338_                                                   0.0022
 housekeeping/net1489                                          0.0022
 soc/net1588                                                   0.0022
 soc/_13371_                                                   0.0022
 soc/_00493_                                                   0.0022
 soc/_00155_                                                   0.0022
 soc/_01432_                                                   0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[9]       0.0022
 soc/_07559_                                                   0.0022
 soc/_02005_                                                   0.0022
 housekeeping/_2604_                                           0.0022
 soc/_02014_                                                   0.0022
 soc/_02034_                                                   0.0022
 soc/core.VexRiscv.CsrPlugin_mepc[21]                          0.0022
 soc/_01893_                                                   0.0022
 soc/net2313                                                   0.0022
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][11]      0.0022
 soc/_01122_                                                   0.0022
 soc/_04031_                                                   0.0022
 soc/net2520                                                   0.0022
 soc/net747                                                    0.0022
 soc/_02413_                                                   0.0022
 soc/net4452                                                   0.0022
 soc/net3603                                                   0.0022
 housekeeping/_0580_                                           0.0022
 soc/_04014_                                                   0.0022
 soc/_00863_                                                   0.0022
 soc/core.mgmtsoc_litespisdrphycore_cnt[4]                     0.0022
 soc/core.VexRiscv.decode_to_execute_DO_EBREAK                 0.0022
 soc/core.VexRiscv.RegFilePlugin_regFile[30][23]               0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0022
 housekeeping/net707                                           0.0022
 soc/_01400_                                                   0.0022
 soc/_04092_                                                   0.0022
 soc/_00623_                                                   0.0022
 soc/_01686_                                                   0.0022
 soc/net4098                                                   0.0022
 soc/_11157_                                                   0.0022
 soc/core.interface3_bank_bus_dat_r[16]                        0.0022
 soc/_05056_                                                   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0022
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0022
 soc/_07562_                                                   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0022
 soc/net3843                                                   0.0022
 soc/_06115_                                                   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0022
 soc/_13335_                                                   0.0022
 housekeeping/_2769_                                           0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0022
 soc/core.multiregimpl105_regs0                                0.0022
 housekeeping/_1347_                                           0.0022
 soc/_06153_                                                   0.0022
 housekeeping/net549                                           0.0022
 soc/net3676                                                   0.0022
 soc/_09154_                                                   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0022
 soc/_00622_                                                   0.0022
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][3]       0.0022
 soc/_12346_                                                   0.0022
 soc/_02623_                                                   0.0022
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0022
 soc/_06458_                                                   0.0022
 soc/_07261_                                                   0.0022
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0022
 soc/net3562                                                   0.0022
 soc/_08667_                                                   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0022
 soc/_03917_                                                   0.0022
 soc/_12347_                                                   0.0022
 soc/net1746                                                   0.0022
 housekeeping/_0729_                                           0.0022
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0022
 housekeeping/_1513_                                           0.0022
 soc/_00249_                                                   0.0022
 soc/_12352_                                                   0.0022
 soc/_11053_                                                   0.0022
 housekeeping/_1236_                                           0.0022
 soc/_01589_                                                   0.0022
 soc/_01950_                                                   0.0022
 soc/core.storage[4][6]                                        0.0022
 soc/_13071_                                                   0.0022
 soc/_00200_                                                   0.0022
 soc/_01773_                                                   0.0022
 soc/_03853_                                                   0.0022
 soc/_01435_                                                   0.0022
 housekeeping/_0668_                                           0.0022
 soc/_10426_                                                   0.0022
 soc/net1198                                                   0.0022
 soc/_10361_                                                   0.0022
 housekeeping/gpio_configure[13][12]                           0.0022
 soc/net2568                                                   0.0022
 soc/_08730_                                                   0.0022
 soc/net2213                                                   0.0022
 gpio_control_in_1[1]/net51                                    0.0022
 soc/core.VexRiscv.RegFilePlugin_regFile[12][11]               0.0022
 soc/_07953_                                                   0.0022
 soc/net2528                                                   0.0022
 soc/net2312                                                   0.0022
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0022
 soc/_03713_                                                   0.0022
 soc/_08038_                                                   0.0022
 soc/net2561                                                   0.0022
 soc/_07253_                                                   0.0022
 soc/_07293_                                                   0.0022
 soc/_10989_                                                   0.0022
 soc/_02621_                                                   0.0022
 soc/core.VexRiscv.RegFilePlugin_regFile[20][21]               0.0022
 soc/_02112_                                                   0.0022
 soc/_13336_                                                   0.0022
 soc/core.spimaster_storage[8]                                 0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0022
 housekeeping/_0581_                                           0.0022
 soc/net2799                                                   0.0022
 soc/_00395_                                                   0.0022
 soc/net723                                                    0.0022
 soc/core.VexRiscv.RegFilePlugin_regFile[14][6]                0.0022
 soc/net575                                                    0.0022
 soc/net1860                                                   0.0022
 soc/_02004_                                                   0.0022
 soc/core.storage[3][3]                                        0.0022
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][15]       0.0022
 soc/net2503                                                   0.0022
 soc/core.RAM128/BLOCK[0].RAM32.Do0[6]                         0.0022
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[0]               0.0022
 soc/_03727_                                                   0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0022
 soc/_06298_                                                   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0022
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0022
 soc/net2789                                                   0.0022
 housekeeping/net921                                           0.0022
 soc/_05233_                                                   0.0022
 soc/net3248                                                   0.0022
 soc/_10553_                                                   0.0022
 housekeeping/net2054                                          0.0022
 soc/net4675                                                   0.0022
 soc/_01019_                                                   0.0022
 soc/_02813_                                                   0.0022
 soc/_13254_                                                   0.0022
 soc/net4446                                                   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0022
 soc/core.VexRiscv.HazardSimplePlugin_writeBackBuffer_valid    0.0022
 soc/net3040                                                   0.0022
 soc/_02863_                                                   0.0022
 soc/_01044_                                                   0.0022
 housekeeping/_0194_                                           0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0022
 soc/net2364                                                   0.0022
 soc/_02335_                                                   0.0022
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[28]         0.0022
 soc/_00369_                                                   0.0022
 soc/core.VexRiscv.RegFilePlugin_regFile[9][23]                0.0022
 soc/net4557                                                   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[16]      0.0022
 housekeeping/net944                                           0.0022
 housekeeping/_3003_                                           0.0022
 soc/_03883_                                                   0.0022
 soc/core.la_oe_storage[120]                                   0.0022
 soc/net1038                                                   0.0022
 housekeeping/net505                                           0.0022
 soc/_01036_                                                   0.0022
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN          0.0022
 soc/core.VexRiscv.DebugPlugin_resetIt_regNext                 0.0022
 soc/_05409_                                                   0.0022
 soc/_01108_                                                   0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0022
 soc/_05530_                                                   0.0022
 soc/_01485_                                                   0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0022
 soc/core.VexRiscv.RegFilePlugin_regFile[24][24]               0.0022
 soc/_01814_                                                   0.0022
 soc/_00103_                                                   0.0022
 soc/_01079_                                                   0.0022
 soc/core.multiregimpl4_regs1                                  0.0022
 soc/_05615_                                                   0.0022
 housekeeping/_2538_                                           0.0022
 soc/_09923_                                                   0.0022
 soc/_00575_                                                   0.0022
 soc/_03964_                                                   0.0022
 soc/core.storage[12][5]                                       0.0022
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0022
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0022
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][7]        0.0022
 soc/_00706_                                                   0.0022
 soc/_00665_                                                   0.0022
 soc/_00335_                                                   0.0022
 soc/_06181_                                                   0.0022
 soc/core.mgmtsoc_litespimmap_burst_adr[11]                    0.0022
 soc/_03577_                                                   0.0022
 soc/net2125                                                   0.0022
 housekeeping/net1371                                          0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0022
 soc/_01781_                                                   0.0022
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0022
 housekeeping/wbbd_data[3]                                     0.0022
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0022
 soc/net999                                                    0.0022
 soc/core.RAM128/BLOCK[1].RAM32.Do0[1]                         0.0022
 soc/net1480                                                   0.0022
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0022
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0022
 housekeeping/net2074                                          0.0022
 housekeeping/_0750_                                           0.0022
 soc/_00097_                                                   0.0022
 housekeeping/serial_data_staging_1[4]                         0.0022
 soc/net1589                                                   0.0022
 soc/net1117                                                   0.0022
 soc/_03887_                                                   0.0022
 housekeeping/_0768_                                           0.0022
 soc/_07357_                                                   0.0022
 soc/_00612_                                                   0.0022
 soc/_11376_                                                   0.0022
 soc/_01629_                                                   0.0022
 housekeeping/net1269                                          0.0022
 housekeeping/_0666_                                           0.0022
 soc/_06583_                                                   0.0021
 soc/core.uart_phy_tx_phase[10]                                0.0021
 soc/_01782_                                                   0.0021
 soc/_07964_                                                   0.0021
 soc/_00365_                                                   0.0021
 soc/_04248_                                                   0.0021
 soc/_09229_                                                   0.0021
 soc/core.RAM128/BLOCK[2].RAM32.Do0[16]                        0.0021
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[24]         0.0021
 soc/_02072_                                                   0.0021
 soc/_04025_                                                   0.0021
 soc/_01405_                                                   0.0021
 soc/_06303_                                                   0.0021
 soc/core.interface0_bank_bus_dat_r[24]                        0.0021
 soc/net2565                                                   0.0021
 soc/core.uart_phy_tx_phase[31]                                0.0021
 soc/core.VexRiscv.RegFilePlugin_regFile[29][14]               0.0021
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0021
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0021
 soc/_01017_                                                   0.0021
 housekeeping/_0239_                                           0.0021
 soc/net1007                                                   0.0021
 housekeeping/net1162                                          0.0021
 soc/_11007_                                                   0.0021
 housekeeping/net324                                           0.0021
 housekeeping/net720                                           0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0021
 housekeeping/net1995                                          0.0021
 soc/_13249_                                                   0.0021
 gpio_control_in_1[3]/net56                                    0.0021
 gpio_control_in_2[5]/net56                                    0.0021
 gpio_control_in_2[3]/net56                                    0.0021
 gpio_control_in_2[4]/net56                                    0.0021
 gpio_control_in_2[2]/net56                                    0.0021
 gpio_control_in_2[7]/net56                                    0.0021
 gpio_control_in_2[9]/net56                                    0.0021
 gpio_control_in_1[4]/net56                                    0.0021
 gpio_control_in_2[1]/net56                                    0.0021
 gpio_control_in_2[6]/net56                                    0.0021
 gpio_control_in_2[0]/net56                                    0.0021
 gpio_control_in_2[8]/net56                                    0.0021
 gpio_control_in_1[5]/net56                                    0.0021
 soc/_00243_                                                   0.0021
 housekeeping/net1847                                          0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0021
 soc/net2286                                                   0.0021
 soc/core.uart_phy_tx_count[0]                                 0.0021
 soc/_06306_                                                   0.0021
 soc/_02360_                                                   0.0021
 housekeeping/gpio_configure[13][2]                            0.0021
 soc/core.la_oe_storage[101]                                   0.0021
 soc/core.VexRiscv.RegFilePlugin_regFile[23][4]                0.0021
 soc/_00141_                                                   0.0021
 soc/_05491_                                                   0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0021
 soc/core.RAM128/BLOCK[2].RAM32.Do0[13]                        0.0021
 soc/_04827_                                                   0.0021
 soc/_06953_                                                   0.0021
 soc/core.spi_master_clk_divider1[0]                           0.0021
 housekeeping/_0243_                                           0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0021
 housekeeping/_0549_                                           0.0021
 housekeeping/net1350                                          0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0021
 soc/_10701_                                                   0.0021
 soc/_06433_                                                   0.0021
 soc/net2173                                                   0.0021
 soc/_06602_                                                   0.0021
 soc/net2764                                                   0.0021
 housekeeping/gpio_configure[35][1]                            0.0021
 soc/net2868                                                   0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[19]      0.0021
 soc/_01247_                                                   0.0021
 housekeeping/net1839                                          0.0021
 soc/core.VexRiscv.RegFilePlugin_regFile[24][27]               0.0021
 soc/_09002_                                                   0.0021
 soc/_03206_                                                   0.0021
 soc/_01808_                                                   0.0021
 soc/core.VexRiscv.execute_CsrPlugin_csr_768                   0.0021
 soc/net1423                                                   0.0021
 soc/net4534                                                   0.0021
 soc/_05732_                                                   0.0021
 housekeeping/net326                                           0.0021
 housekeeping/gpio_configure[19][3]                            0.0021
 housekeeping/clk2_output_dest                                 0.0021
 housekeeping/_2510_                                           0.0021
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][11]      0.0021
 soc/_04144_                                                   0.0021
 soc/_00741_                                                   0.0021
 soc/net1053                                                   0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0021
 housekeeping/net909                                           0.0021
 housekeeping/net744                                           0.0021
 soc/net2943                                                   0.0021
 soc/_08909_                                                   0.0021
 soc/net4502                                                   0.0021
 soc/net556                                                    0.0021
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][11]       0.0021
 soc/_02424_                                                   0.0021
 housekeeping/net1334                                          0.0021
 soc/_06946_                                                   0.0021
 soc/_01411_                                                   0.0021
 soc/_04239_                                                   0.0021
 housekeeping/net739                                           0.0021
 housekeeping/gpio_configure[22][12]                           0.0021
 soc/_01066_                                                   0.0021
 soc/_11580_                                                   0.0021
 soc/core.VexRiscv.decode_to_execute_RS1[20]                   0.0021
 soc/_01654_                                                   0.0021
 housekeeping/_0682_                                           0.0021
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0021
 soc/core.VexRiscv.RegFilePlugin_regFile[19][27]               0.0021
 housekeeping/_0177_                                           0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[27]      0.0021
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[13]   0.0021
 housekeeping/net910                                           0.0021
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][6]       0.0021
 housekeeping/mgmt_gpio_data_buf[19]                           0.0021
 soc/_05536_                                                   0.0021
 housekeeping/net1282                                          0.0021
 mgmt_buffers/la_data_in_mprj_bar[43]                          0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0021
 soc/_12465_                                                   0.0021
 housekeeping/gpio_configure[21][1]                            0.0021
 soc/_00625_                                                   0.0021
 soc/_10855_                                                   0.0021
 soc/net2515                                                   0.0021
 soc/_00312_                                                   0.0021
 housekeeping/net1257                                          0.0021
 soc/_00594_                                                   0.0021
 housekeeping/gpio_configure[17][8]                            0.0021
 soc/core.spi_master_clk_divider1[3]                           0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0021
 soc/net1788                                                   0.0021
 soc/_06042_                                                   0.0021
 soc/_11424_                                                   0.0021
 soc/_08476_                                                   0.0021
 soc/_00913_                                                   0.0021
 soc/core.RAM128/BLOCK[2].RAM32.Do0[31]                        0.0021
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][22]      0.0021
 soc/net3660                                                   0.0021
 soc/_07240_                                                   0.0021
 soc/core.VexRiscv.RegFilePlugin_regFile[19][22]               0.0021
 soc/core.storage[14][0]                                       0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0021
 soc/core.mgmtsoc_litespimmap_count[7]                         0.0021
 soc/net137                                                    0.0021
 soc/net3656                                                   0.0021
 housekeeping/net2084                                          0.0021
 soc/_11710_                                                   0.0021
 housekeeping/_2537_                                           0.0021
 housekeeping/net1038                                          0.0021
 soc/_01072_                                                   0.0021
 soc/_07149_                                                   0.0021
 soc/_13673_                                                   0.0021
 soc/_01700_                                                   0.0021
 housekeeping/net1497                                          0.0021
 soc/_00544_                                                   0.0021
 housekeeping/_2487_                                           0.0021
 soc/_02086_                                                   0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0021
 soc/_01834_                                                   0.0021
 gpio_control_bidir_2[1]/net51                                 0.0021
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][17]      0.0021
 soc/core.VexRiscv.RegFilePlugin_regFile[5][5]                 0.0021
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]   0.0021
 housekeeping/_0953_                                           0.0021
 soc/_03814_                                                   0.0021
 soc/net1009                                                   0.0021
 housekeeping/net933                                           0.0021
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][10]       0.0021
 soc/_01090_                                                   0.0021
 soc/_04334_                                                   0.0021
 housekeeping/net1221                                          0.0021
 soc/_01394_                                                   0.0021
 soc/net2863                                                   0.0021
 soc/_08543_                                                   0.0021
 housekeeping/mgmt_gpio_data[11]                               0.0021
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0021
 soc/_01174_                                                   0.0021
 housekeeping/net1922                                          0.0021
 soc/_05634_                                                   0.0021
 mgmt_buffers/la_data_in_enable[71]                            0.0021
 mgmt_buffers/la_data_in_enable[3]                             0.0021
 soc/_07370_                                                   0.0021
 soc/_04072_                                                   0.0021
 soc/_03377_                                                   0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0021
 housekeeping/mgmt_gpio_data[26]                               0.0021
 soc/core.interface0_bank_bus_dat_r[6]                         0.0021
 soc/net3822                                                   0.0021
 mgmt_buffers/net253                                           0.0021
 soc/_04249_                                                   0.0021
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0021
 soc/_10270_                                                   0.0021
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][9]        0.0021
 soc/_02266_                                                   0.0021
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0021
 soc/core.uart_tx_fifo_readable                                0.0021
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][16]       0.0021
 soc/core.mgmtsoc_litespimmap_burst_adr[1]                     0.0021
 soc/core.spi_master_mosi_storage[7]                           0.0021
 soc/_01840_                                                   0.0021
 soc/net2857                                                   0.0021
 soc/net645                                                    0.0021
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN_buf      0.0021
 housekeeping/net332                                           0.0021
 soc/core.RAM128/BLOCK[3].RAM32.Do0[3]                         0.0021
 soc/_04028_                                                   0.0021
 soc/_04401_                                                   0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[8]       0.0021
 soc/net1078                                                   0.0021
 housekeeping/_1516_                                           0.0021
 soc/net1036                                                   0.0021
 housekeeping/_1062_                                           0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0021
 soc/_01272_                                                   0.0021
 soc/_01522_                                                   0.0021
 housekeeping/_0518_                                           0.0021
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN          0.0021
 housekeeping/net971                                           0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0021
 soc/net2812                                                   0.0021
 mgmt_buffers/la_data_in_enable[42]                            0.0021
 housekeeping/gpio_configure[19][5]                            0.0021
 soc/_00571_                                                   0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[13]      0.0021
 soc/_01438_                                                   0.0021
 soc/_02371_                                                   0.0021
 soc/_10160_                                                   0.0021
 soc/_03193_                                                   0.0021
 soc/_04225_                                                   0.0021
 soc/_03258_                                                   0.0021
 housekeeping/net1385                                          0.0021
 soc/net4185                                                   0.0021
 soc/_00433_                                                   0.0021
 gpio_control_in_2[2]/net58                                    0.0021
 gpio_control_in_2[4]/net58                                    0.0021
 gpio_control_in_2[1]/net58                                    0.0021
 gpio_control_in_2[3]/net58                                    0.0021
 gpio_control_in_2[5]/net58                                    0.0021
 gpio_control_in_2[0]/net58                                    0.0021
 gpio_control_in_2[6]/net58                                    0.0021
 gpio_control_in_1[5]/net58                                    0.0021
 housekeeping/net1099                                          0.0021
 soc/net1479                                                   0.0021
 housekeeping/net1512                                          0.0021
 soc/_10769_                                                   0.0021
 soc/_07813_                                                   0.0021
 gpio_control_in_2[4]/shift_register[4]                        0.0021
 gpio_control_in_2[2]/shift_register[4]                        0.0021
 gpio_control_in_2[7]/shift_register[4]                        0.0021
 gpio_control_in_1[2]/shift_register[4]                        0.0021
 gpio_control_bidir_2[0]/shift_register[4]                     0.0021
 gpio_control_in_2[9]/shift_register[4]                        0.0021
 gpio_control_in_1a[5]/shift_register[4]                       0.0021
 gpio_control_in_1[4]/shift_register[4]                        0.0021
 gpio_control_in_2[1]/shift_register[4]                        0.0021
 gpio_control_bidir_2[2]/shift_register[4]                     0.0021
 gpio_control_in_2[6]/shift_register[4]                        0.0021
 gpio_control_in_1[1]/shift_register[4]                        0.0021
 gpio_control_in_2[3]/shift_register[4]                        0.0021
 gpio_control_in_2[8]/shift_register[4]                        0.0021
 gpio_control_in_1a[4]/shift_register[4]                       0.0021
 gpio_control_in_1[3]/shift_register[4]                        0.0021
 gpio_control_in_2[0]/shift_register[4]                        0.0021
 gpio_control_bidir_2[1]/shift_register[4]                     0.0021
 gpio_control_in_2[5]/shift_register[4]                        0.0021
 gpio_control_in_1[0]/shift_register[4]                        0.0021
 gpio_control_in_1[5]/shift_register[4]                        0.0021
 soc/_13255_                                                   0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0021
 soc/_00377_                                                   0.0021
 soc/_12667_                                                   0.0021
 soc/_10793_                                                   0.0021
 soc/net2760                                                   0.0021
 housekeeping/gpio_configure[3][11]                            0.0021
 housekeeping/net267                                           0.0021
 soc/_01488_                                                   0.0021
 soc/core.RAM128/BLOCK[1].RAM32.Do0[3]                         0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0021
 soc/core.VexRiscv.externalInterruptArray_regNext[6]           0.0021
 soc/core.RAM256/BANK128[1].RAM128.Do0[21]                     0.0021
 soc/_00552_                                                   0.0021
 soc/_13571_                                                   0.0021
 mprj_dat_i_core[15]                                           0.0021
 housekeeping/_2739_                                           0.0021
 soc/_07919_                                                   0.0021
 soc/net2485                                                   0.0021
 soc/_02370_                                                   0.0021
 soc/_01156_                                                   0.0021
 soc/net962                                                    0.0021
 housekeeping/_1095_                                           0.0021
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0021
 housekeeping/net329                                           0.0021
 mgmt_buffers/la_data_in_enable[46]                            0.0021
 housekeeping/net1880                                          0.0021
 soc/core.RAM128/BLOCK[0].RAM32.Do0[17]                        0.0021
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0021
 soc/_05357_                                                   0.0021
 soc/_01796_                                                   0.0021
 soc/_06675_                                                   0.0021
 soc/core.la_oe_storage[32]                                    0.0021
 soc/_00366_                                                   0.0021
 soc/_04109_                                                   0.0021
 soc/_01755_                                                   0.0021
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0021
 soc/_10602_                                                   0.0021
 gpio_control_in_1[2]/net56                                    0.0021
 soc/net1988                                                   0.0021
 soc/_03371_                                                   0.0021
 soc/_01406_                                                   0.0021
 soc/_00430_                                                   0.0021
 soc/net4072                                                   0.0021
 housekeeping/net1746                                          0.0021
 soc/_04881_                                                   0.0020
 soc/_06499_                                                   0.0020
 soc/_02630_                                                   0.0020
 soc/_05142_                                                   0.0020
 soc/_06923_                                                   0.0020
 soc/_07514_                                                   0.0020
 housekeeping/net1113                                          0.0020
 housekeeping/gpio_configure[4][9]                             0.0020
 soc/_00587_                                                   0.0020
 soc/core.VexRiscv.RegFilePlugin_regFile[5][16]                0.0020
 soc/core.dbg_uart_tx_count[0]                                 0.0020
 mgmt_buffers/net987                                           0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0020
 soc/net538                                                    0.0020
 soc/_00170_                                                   0.0020
 mgmt_buffers/net192                                           0.0020
 soc/_01103_                                                   0.0020
 soc/net2451                                                   0.0020
 soc/_00529_                                                   0.0020
 soc/_13365_                                                   0.0020
 soc/_03582_                                                   0.0020
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0020
 soc/_00167_                                                   0.0020
 soc/_01674_                                                   0.0020
 housekeeping/net895                                           0.0020
 soc/net4093                                                   0.0020
 soc/_10953_                                                   0.0020
 housekeeping/_0801_                                           0.0020
 housekeeping/net1976                                          0.0020
 housekeeping/_0417_                                           0.0020
 soc/_11454_                                                   0.0020
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0020
 housekeeping/_1501_                                           0.0020
 housekeeping/_2434_                                           0.0020
 soc/_01491_                                                   0.0020
 housekeeping/net1187                                          0.0020
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][3]       0.0020
 housekeeping/_1512_                                           0.0020
 soc/_07192_                                                   0.0020
 soc/net3817                                                   0.0020
 soc/_02542_                                                   0.0020
 housekeeping/net1160                                          0.0020
 soc/net4559                                                   0.0020
 soc/core.storage_1[2][2]                                      0.0020
 housekeeping/net637                                           0.0020
 soc/_04451_                                                   0.0020
 soc/_02507_                                                   0.0020
 soc/_10070_                                                   0.0020
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0020
 soc/_02736_                                                   0.0020
 housekeeping/gpio_configure[26][1]                            0.0020
 soc/_08929_                                                   0.0020
 soc/_01300_                                                   0.0020
 soc/_02596_                                                   0.0020
 soc/_03219_                                                   0.0020
 housekeeping/_2407_                                           0.0020
 soc/_08633_                                                   0.0020
 soc/_10910_                                                   0.0020
 soc/core.mgmtsoc_litespimmap_burst_adr[17]                    0.0020
 soc/_05459_                                                   0.0020
 soc/core.la_ien_storage[52]                                   0.0020
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0020
 soc/core.la_oe_storage[80]                                    0.0020
 soc/_06600_                                                   0.0020
 soc/_00581_                                                   0.0020
 soc/core.interface10_bank_bus_dat_r[26]                       0.0020
 soc/_12205_                                                   0.0020
 soc/_01396_                                                   0.0020
 housekeeping/net953                                           0.0020
 housekeeping/net806                                           0.0020
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[10]   0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[28]      0.0020
 soc/net4420                                                   0.0020
 soc/net3214                                                   0.0020
 housekeeping/gpio_configure[7][9]                             0.0020
 housekeeping/_0621_                                           0.0020
 soc/core.dbg_uart_rx_phase[9]                                 0.0020
 soc/_01677_                                                   0.0020
 soc/core.la_ien_storage[113]                                  0.0020
 mgmt_buffers/la_data_in_enable[109]                           0.0020
 soc/core.uart_rx_fifo_consume[3]                              0.0020
 soc/_00357_                                                   0.0020
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][12]       0.0020
 soc/core.VexRiscv.RegFilePlugin_regFile[30][24]               0.0020
 housekeeping/gpio_configure[7][12]                            0.0020
 soc/_04008_                                                   0.0020
 housekeeping/_1437_                                           0.0020
 soc/_07385_                                                   0.0020
 soc/_07550_                                                   0.0020
 soc/core.mgmtsoc_value[7]                                     0.0020
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0020
 housekeeping/gpio_configure[22][10]                           0.0020
 soc/core.spimaster_storage[11]                                0.0020
 soc/net2241                                                   0.0020
 soc/_05297_                                                   0.0020
 soc/_02412_                                                   0.0020
 soc/_06511_                                                   0.0020
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[27]      0.0020
 housekeeping/_2393_                                           0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[31]      0.0020
 soc/net4704                                                   0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[11]      0.0020
 soc/net2512                                                   0.0020
 housekeeping/_2369_                                           0.0020
 soc/_02478_                                                   0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0020
 soc/_09005_                                                   0.0020
 housekeeping/net1351                                          0.0020
 soc/_09725_                                                   0.0020
 gpio_control_in_1[3]/net57                                    0.0020
 gpio_control_in_1[0]/net57                                    0.0020
 gpio_control_in_1[5]/net57                                    0.0020
 gpio_control_in_1[2]/net57                                    0.0020
 gpio_control_in_2[2]/net57                                    0.0020
 gpio_control_in_2[4]/net57                                    0.0020
 gpio_control_in_1[4]/net57                                    0.0020
 gpio_control_in_2[1]/net57                                    0.0020
 gpio_control_in_2[6]/net57                                    0.0020
 gpio_control_in_1[1]/net57                                    0.0020
 gpio_control_in_2[3]/net57                                    0.0020
 gpio_control_in_2[5]/net57                                    0.0020
 gpio_control_in_2[0]/net57                                    0.0020
 soc/_02228_                                                   0.0020
 soc/net4647                                                   0.0020
 soc/net941                                                    0.0020
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0020
 housekeeping/_0300_                                           0.0020
 housekeeping/_0631_                                           0.0020
 soc/_04482_                                                   0.0020
 soc/_08307_                                                   0.0020
 soc/_07052_                                                   0.0020
 housekeeping/_2498_                                           0.0020
 soc/_09001_                                                   0.0020
 soc/_05040_                                                   0.0020
 soc/_10371_                                                   0.0020
 soc/net4336                                                   0.0020
 soc/_04427_                                                   0.0020
 housekeeping/net1051                                          0.0020
 soc/net1272                                                   0.0020
 soc/net4666                                                   0.0020
 soc/_01927_                                                   0.0020
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0020
 gpio_control_in_2[6]/net50                                    0.0020
 soc/_01858_                                                   0.0020
 soc/_01745_                                                   0.0020
 housekeeping/net391                                           0.0020
 soc/_04160_                                                   0.0020
 soc/net3968                                                   0.0020
 soc/_01277_                                                   0.0020
 soc/_06870_                                                   0.0020
 soc/_04820_                                                   0.0020
 soc/_00281_                                                   0.0020
 soc/_04173_                                                   0.0020
 soc/_01549_                                                   0.0020
 soc/_12119_                                                   0.0020
 soc/core.VexRiscv._zz_lastStageRegFileWrite_payload_address[28]   0.0020
 soc/net4483                                                   0.0020
 soc/net3879                                                   0.0020
 soc/core.VexRiscv._zz_execute_BRANCH_CTRL[1]                  0.0020
 soc/core.multiregimpl98_regs0                                 0.0020
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0020
 housekeeping/net1384                                          0.0020
 soc/_13161_                                                   0.0020
 soc/_04549_                                                   0.0020
 housekeeping/net1175                                          0.0020
 soc/_06376_                                                   0.0020
 housekeeping/_2210_                                           0.0020
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][7]        0.0020
 soc/_00527_                                                   0.0020
 soc/_05649_                                                   0.0020
 soc/_03976_                                                   0.0020
 soc/_01669_                                                   0.0020
 housekeeping/net2083                                          0.0020
 soc/_07954_                                                   0.0020
 soc/core.multiregimpl57_regs0                                 0.0020
 soc/_01428_                                                   0.0020
 soc/_01053_                                                   0.0020
 housekeeping/wbbd_data[1]                                     0.0020
 soc/net4105                                                   0.0020
 soc/net4505                                                   0.0020
 soc/net2899                                                   0.0020
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]   0.0020
 soc/core.VexRiscv.CsrPlugin_mepc[6]                           0.0020
 soc/_01578_                                                   0.0020
 soc/_08565_                                                   0.0020
 soc/_10259_                                                   0.0020
 housekeeping/_0382_                                           0.0020
 soc/_12970_                                                   0.0020
 housekeeping/_0365_                                           0.0020
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0020
 soc/_04207_                                                   0.0020
 soc/core.VexRiscv._zz_execute_SRC2[2]                         0.0020
 mgmt_buffers/la_data_in_enable[76]                            0.0020
 soc/_01518_                                                   0.0020
 housekeeping/net728                                           0.0020
 soc/_12486_                                                   0.0020
 housekeeping/net1716                                          0.0020
 soc/_04909_                                                   0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0020
 soc/_06059_                                                   0.0020
 soc/core.VexRiscv._zz_execute_SRC2[16]                        0.0020
 housekeeping/_0204_                                           0.0020
 soc/_13097_                                                   0.0020
 soc/net647                                                    0.0020
 soc/_04272_                                                   0.0020
 soc/net2518                                                   0.0020
 soc/core.VexRiscv.RegFilePlugin_regFile[24][28]               0.0020
 soc/_12011_                                                   0.0020
 soc/_05972_                                                   0.0020
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[4]       0.0020
 housekeeping/_0233_                                           0.0020
 soc/_02181_                                                   0.0020
 soc/_02403_                                                   0.0020
 soc/net3679                                                   0.0020
 soc/_05320_                                                   0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[18]      0.0020
 soc/_10473_                                                   0.0020
 housekeeping/net1703                                          0.0020
 soc/_00806_                                                   0.0020
 soc/_08960_                                                   0.0020
 soc/_03081_                                                   0.0020
 soc/_11629_                                                   0.0020
 soc/_11947_                                                   0.0020
 housekeeping/net638                                           0.0020
 soc/_04194_                                                   0.0020
 soc/_02322_                                                   0.0020
 soc/_13321_                                                   0.0020
 gpio_control_in_1[0]/net51                                    0.0020
 housekeeping/_2965_                                           0.0020
 soc/_00386_                                                   0.0020
 soc/core.uart_phy_tx_phase[15]                                0.0020
 soc/_03333_                                                   0.0020
 soc/_01841_                                                   0.0020
 housekeeping/net1252                                          0.0020
 soc/_08882_                                                   0.0020
 soc/_04021_                                                   0.0020
 soc/_04124_                                                   0.0020
 soc/net3874                                                   0.0020
 soc/_00250_                                                   0.0020
 soc/_04139_                                                   0.0020
 soc/_01593_                                                   0.0020
 housekeeping/net538                                           0.0020
 soc/_00355_                                                   0.0020
 soc/net3429                                                   0.0020
 soc/net3893                                                   0.0020
 housekeeping/_0397_                                           0.0020
 soc/_09525_                                                   0.0020
 housekeeping/_3057_                                           0.0020
 soc/net3925                                                   0.0020
 housekeeping/_0689_                                           0.0020
 soc/core.la_oe_storage[19]                                    0.0020
 soc/_07362_                                                   0.0020
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0020
 soc/_03781_                                                   0.0020
 soc/_11686_                                                   0.0020
 soc/_01167_                                                   0.0020
 soc/_01330_                                                   0.0020
 housekeeping/gpio_configure[28][9]                            0.0020
 gpio_control_in_1a[3]/net47                                   0.0020
 housekeeping/net607                                           0.0020
 soc/_10821_                                                   0.0020
 soc/_03341_                                                   0.0020
 soc/_07490_                                                   0.0020
 soc/_04843_                                                   0.0020
 soc/_01288_                                                   0.0020
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[11]           0.0020
 soc/_01325_                                                   0.0020
 soc/_01255_                                                   0.0020
 soc/_12969_                                                   0.0020
 housekeeping/mgmt_gpio_data[12]                               0.0020
 soc/net2903                                                   0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[19]      0.0020
 soc/_01628_                                                   0.0020
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0020
 soc/net3244                                                   0.0020
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[20]         0.0020
 soc/_01817_                                                   0.0020
 soc/_05466_                                                   0.0020
 soc/_06159_                                                   0.0020
 soc/core.RAM128/BLOCK[1].RAM32.Do0[2]                         0.0020
 housekeeping/gpio_configure[6][8]                             0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0020
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0020
 housekeeping/wbbd_data[2]                                     0.0020
 soc/net1658                                                   0.0020
 soc/_05593_                                                   0.0020
 soc/_03255_                                                   0.0020
 housekeeping/_0150_                                           0.0020
 soc/_05768_                                                   0.0020
 soc/_05275_                                                   0.0020
 housekeeping/net1683                                          0.0020
 soc/_11973_                                                   0.0020
 soc/_02472_                                                   0.0020
 soc/_06351_                                                   0.0020
 soc/core.VexRiscv.RegFilePlugin_regFile[22][12]               0.0020
 housekeeping/net1554                                          0.0020
 housekeeping/_2161_                                           0.0020
 soc/net3749                                                   0.0019
 soc/net2239                                                   0.0019
 soc/net2233                                                   0.0019
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0019
 soc/_12117_                                                   0.0019
 soc/_02526_                                                   0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0019
 housekeeping/net1924                                          0.0019
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[9]        0.0019
 housekeeping/_2989_                                           0.0019
 soc/_10972_                                                   0.0019
 housekeeping/_1128_                                           0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[7][31]                0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0019
 housekeeping/_2390_                                           0.0019
 soc/_07705_                                                   0.0019
 soc/_01850_                                                   0.0019
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[30]   0.0019
 soc/_01658_                                                   0.0019
 soc/_07060_                                                   0.0019
 soc/_13544_                                                   0.0019
 housekeeping/_2311_                                           0.0019
 soc/_12888_                                                   0.0019
 soc/_04869_                                                   0.0019
 soc/_02174_                                                   0.0019
 housekeeping/net1004                                          0.0019
 soc/net2228                                                   0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[16][19]               0.0019
 housekeeping/_2826_                                           0.0019
 soc/_02043_                                                   0.0019
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[9]   0.0019
 soc/net2626                                                   0.0019
 housekeeping/net1022                                          0.0019
 soc/_01121_                                                   0.0019
 housekeeping/_2705_                                           0.0019
 soc/_01094_                                                   0.0019
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0019
 housekeeping/_1969_                                           0.0019
 soc/net2273                                                   0.0019
 soc/_01872_                                                   0.0019
 housekeeping/_0183_                                           0.0019
 housekeeping/net1323                                          0.0019
 soc/_13451_                                                   0.0019
 soc/_12564_                                                   0.0019
 soc/net970                                                    0.0019
 soc/_00834_                                                   0.0019
 housekeeping/net1286                                          0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[16][13]               0.0019
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[24]       0.0019
 soc/core.VexRiscv.decode_to_execute_RS2[23]                   0.0019
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[15]         0.0019
 soc/core.storage[15][0]                                       0.0019
 soc/_04275_                                                   0.0019
 housekeeping/_0690_                                           0.0019
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][7]    0.0019
 soc/net1248                                                   0.0019
 housekeeping/_2412_                                           0.0019
 housekeeping/_3121_                                           0.0019
 soc/_13182_                                                   0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0019
 housekeeping/gpio_configure[2][8]                             0.0019
 soc/_00242_                                                   0.0019
 mgmt_buffers/la_data_in_enable[84]                            0.0019
 soc/_02404_                                                   0.0019
 soc/_07365_                                                   0.0019
 soc/_06276_                                                   0.0019
 soc/_12015_                                                   0.0019
 soc/_01234_                                                   0.0019
 housekeeping/_0436_                                           0.0019
 soc/core.uart_phy_tx_phase[19]                                0.0019
 soc/core.VexRiscv.when_DebugPlugin_l264                       0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0019
 housekeeping/_3008_                                           0.0019
 soc/_01813_                                                   0.0019
 soc/_04011_                                                   0.0019
 housekeeping/net1587                                          0.0019
 soc/_06992_                                                   0.0019
 soc/_05367_                                                   0.0019
 soc/_06774_                                                   0.0019
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[11]                   0.0019
 soc/_03388_                                                   0.0019
 housekeeping/_2800_                                           0.0019
 housekeeping/_0676_                                           0.0019
 soc/_02752_                                                   0.0019
 soc/net4588                                                   0.0019
 soc/_04012_                                                   0.0019
 housekeeping/wbbd_addr[2]                                     0.0019
 soc/net260                                                    0.0019
 soc/_09127_                                                   0.0019
 soc/net2786                                                   0.0019
 soc/_08027_                                                   0.0019
 soc/_07941_                                                   0.0019
 soc/_02205_                                                   0.0019
 soc/core.multiregimpl9_regs0                                  0.0019
 soc/_09231_                                                   0.0019
 soc/_01921_                                                   0.0019
 housekeeping/_3126_                                           0.0019
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0019
 soc/_09633_                                                   0.0019
 soc/core.mgmtsoc_value[13]                                    0.0019
 soc/_00068_                                                   0.0019
 housekeeping/_1867_                                           0.0019
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[6]   0.0019
 soc/_04254_                                                   0.0019
 soc/_09954_                                                   0.0019
 housekeeping/_1394_                                           0.0019
 soc/_10963_                                                   0.0019
 housekeeping/gpio_configure[7][3]                             0.0019
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][16]       0.0019
 soc/_01906_                                                   0.0019
 housekeeping/_0428_                                           0.0019
 soc/_01581_                                                   0.0019
 soc/_04188_                                                   0.0019
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[2]   0.0019
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0019
 housekeeping/net1358                                          0.0019
 soc/net4145                                                   0.0019
 soc/_04245_                                                   0.0019
 housekeeping/net1386                                          0.0019
 soc/_02000_                                                   0.0019
 soc/_04023_                                                   0.0019
 mgmt_buffers/la_data_in_mprj_bar[41]                          0.0019
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0019
 soc/_06560_                                                   0.0019
 soc/_02093_                                                   0.0019
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0019
 soc/net3187                                                   0.0019
 soc/_08272_                                                   0.0019
 soc/_01218_                                                   0.0019
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][3]    0.0019
 housekeeping/_0208_                                           0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[25][29]               0.0019
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0019
 soc/_04250_                                                   0.0019
 soc/_02524_                                                   0.0019
 housekeeping/net1169                                          0.0019
 housekeeping/net622                                           0.0019
 housekeeping/net1070                                          0.0019
 housekeeping/_0627_                                           0.0019
 soc/_00226_                                                   0.0019
 soc/_03275_                                                   0.0019
 soc/_03793_                                                   0.0019
 housekeeping/net967                                           0.0019
 soc/_02245_                                                   0.0019
 soc/net2882                                                   0.0019
 soc/_13456_                                                   0.0019
 soc/net2341                                                   0.0019
 soc/_07368_                                                   0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[16][15]               0.0019
 housekeeping/net1329                                          0.0019
 soc/_03844_                                                   0.0019
 housekeeping/net1562                                          0.0019
 soc/core.mgmtsoc_value_status[8]                              0.0019
 soc/_00620_                                                   0.0019
 soc/_06677_                                                   0.0019
 soc/core.VexRiscv.execute_to_memory_PC[13]                    0.0019
 housekeeping/_0341_                                           0.0019
 housekeeping/_1380_                                           0.0019
 soc/net1705                                                   0.0019
 housekeeping/gpio_configure[31][12]                           0.0019
 housekeeping/_1496_                                           0.0019
 housekeeping/net1335                                          0.0019
 soc/_04333_                                                   0.0019
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[11]   0.0019
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0019
 soc/_12733_                                                   0.0019
 soc/net4345                                                   0.0019
 soc/net3019                                                   0.0019
 soc/_13102_                                                   0.0019
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_wr                    0.0019
 soc/_00321_                                                   0.0019
 soc/_06202_                                                   0.0019
 soc/_07429_                                                   0.0019
 soc/_01035_                                                   0.0019
 housekeeping/_0383_                                           0.0019
 housekeeping/_1020_                                           0.0019
 soc/_04805_                                                   0.0019
 soc/core.interface7_bank_bus_dat_r[0]                         0.0019
 soc/_01098_                                                   0.0019
 housekeeping/net1567                                          0.0019
 housekeeping/_0661_                                           0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[18][31]               0.0019
 soc/_08997_                                                   0.0019
 housekeeping/gpio_configure[20][4]                            0.0019
 soc/core.VexRiscv._zz_dBus_cmd_payload_data[7]                0.0019
 soc/_06551_                                                   0.0019
 soc/core.RAM128/BLOCK[1].RAM32.Do0[29]                        0.0019
 soc/net2025                                                   0.0019
 soc/_01250_                                                   0.0019
 soc/core.spi_master_control_storage[8]                        0.0019
 soc/_02026_                                                   0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[31][19]               0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[24]      0.0019
 soc/net3861                                                   0.0019
 soc/_05932_                                                   0.0019
 soc/_08402_                                                   0.0019
 soc/_01689_                                                   0.0019
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[11]      0.0019
 soc/_01157_                                                   0.0019
 housekeeping/_2786_                                           0.0019
 mgmt_buffers/net135                                           0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0019
 soc/_06078_                                                   0.0019
 soc/core.storage_1[8][7]                                      0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[19][20]               0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[0][0]                 0.0019
 soc/_07499_                                                   0.0019
 soc/_00378_                                                   0.0019
 soc/_00414_                                                   0.0019
 soc/net567                                                    0.0019
 housekeeping/_2372_                                           0.0019
 housekeeping/_2820_                                           0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[28][29]               0.0019
 soc/_05331_                                                   0.0019
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0019
 housekeeping/net1481                                          0.0019
 soc/_00884_                                                   0.0019
 housekeeping/_0272_                                           0.0019
 soc/net152                                                    0.0019
 housekeeping/_0933_                                           0.0019
 soc/_06279_                                                   0.0019
 soc/_01310_                                                   0.0019
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0019
 soc/_04914_                                                   0.0019
 soc/_04259_                                                   0.0019
 housekeeping/pad_count_2[1]                                   0.0019
 housekeeping/net833                                           0.0019
 housekeeping/_0776_                                           0.0019
 soc/core.multiregimpl113_regs0                                0.0019
 soc/_04304_                                                   0.0019
 soc/net2255                                                   0.0019
 soc/net218                                                    0.0019
 housekeeping/net1787                                          0.0019
 soc/core.interface6_bank_bus_dat_r[27]                        0.0019
 soc/net3258                                                   0.0019
 housekeeping/_1342_                                           0.0019
 soc/_02352_                                                   0.0019
 soc/_06614_                                                   0.0019
 soc/_02934_                                                   0.0019
 soc/_03421_                                                   0.0019
 soc/_01120_                                                   0.0019
 soc/_02216_                                                   0.0019
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][25]       0.0019
 soc/_01467_                                                   0.0019
 soc/_05014_                                                   0.0019
 soc/_12021_                                                   0.0019
 soc/net1226                                                   0.0019
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]   0.0019
 soc/_00435_                                                   0.0019
 soc/_00541_                                                   0.0019
 soc/_10039_                                                   0.0019
 soc/_05279_                                                   0.0019
 mgmt_buffers/net1114                                          0.0019
 soc/core.mgmtsoc_scratch_storage[0]                           0.0019
 soc/net3911                                                   0.0019
 housekeeping/_0512_                                           0.0019
 soc/_01595_                                                   0.0019
 housekeeping/net2045                                          0.0019
 soc/_06005_                                                   0.0019
 housekeeping/_0540_                                           0.0019
 soc/_01866_                                                   0.0019
 soc/_03222_                                                   0.0019
 soc/_10194_                                                   0.0019
 soc/_10700_                                                   0.0019
 soc/_01214_                                                   0.0019
 housekeeping/net894                                           0.0019
 soc/_12709_                                                   0.0019
 soc/_12840_                                                   0.0019
 soc/_08524_                                                   0.0019
 soc/_08735_                                                   0.0019
 housekeeping/_2234_                                           0.0019
 soc/_02454_                                                   0.0019
 soc/net1353                                                   0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0019
 soc/net3682                                                   0.0019
 soc/_09006_                                                   0.0019
 soc/_00602_                                                   0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0019
 soc/_01804_                                                   0.0019
 soc/_01195_                                                   0.0019
 soc/_03929_                                                   0.0019
 housekeeping/_0772_                                           0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0019
 soc/_08843_                                                   0.0019
 soc/_05845_                                                   0.0019
 soc/net2445                                                   0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[2][29]                0.0019
 soc/_01424_                                                   0.0019
 soc/_01364_                                                   0.0019
 housekeeping/_2930_                                           0.0019
 soc/_13181_                                                   0.0019
 soc/net3372                                                   0.0019
 soc/_13390_                                                   0.0019
 soc/_07331_                                                   0.0019
 housekeeping/_2406_                                           0.0019
 soc/net1487                                                   0.0019
 soc/_06311_                                                   0.0019
 gpio_control_bidir_2[2]/net51                                 0.0019
 housekeeping/net904                                           0.0019
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0019
 soc/core.VexRiscv.RegFilePlugin_regFile[18][7]                0.0019
 soc/_09827_                                                   0.0019
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0019
 housekeeping/_0111_                                           0.0019
 soc/_00389_                                                   0.0019
 soc/_09903_                                                   0.0019
 soc/_00567_                                                   0.0019
 soc/_08011_                                                   0.0019
 soc/_12703_                                                   0.0019
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[7]    0.0019
 soc/_00362_                                                   0.0019
 gpio_control_in_1[5]/net50                                    0.0019
 soc/_06105_                                                   0.0019
 housekeeping/_2574_                                           0.0019
 soc/_01751_                                                   0.0019
 housekeeping/_2810_                                           0.0019
 housekeeping/_2114_                                           0.0019
 housekeeping/_1406_                                           0.0019
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0019
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0019
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0019
 soc/net2311                                                   0.0019
 soc/_01768_                                                   0.0018
 housekeeping/net1373                                          0.0018
 housekeeping/_0641_                                           0.0018
 soc/_01865_                                                   0.0018
 soc/_02467_                                                   0.0018
 soc/_09675_                                                   0.0018
 soc/_04095_                                                   0.0018
 soc/core.RAM128/BLOCK[3].RAM32.Do0[31]                        0.0018
 soc/_04365_                                                   0.0018
 soc/_12095_                                                   0.0018
 soc/_02021_                                                   0.0018
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0018
 housekeeping/gpio_configure[35][7]                            0.0018
 soc/_12516_                                                   0.0018
 soc/_09164_                                                   0.0018
 soc/core.mgmtsoc_load_storage[5]                              0.0018
 soc/_01216_                                                   0.0018
 soc/_12984_                                                   0.0018
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[21]      0.0018
 soc/_04350_                                                   0.0018
 soc/core.la_ien_storage[1]                                    0.0018
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[16]      0.0018
 housekeeping/_2003_                                           0.0018
 soc/_01829_                                                   0.0018
 soc/net4539                                                   0.0018
 soc/_00598_                                                   0.0018
 housekeeping/_1505_                                           0.0018
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0018
 soc/_06915_                                                   0.0018
 soc/_05287_                                                   0.0018
 soc/net2229                                                   0.0018
 soc/_02090_                                                   0.0018
 soc/net4387                                                   0.0018
 soc/net4549                                                   0.0018
 soc/_00463_                                                   0.0018
 soc/_00432_                                                   0.0018
 soc/core.multiregimpl128_regs1                                0.0018
 soc/_01067_                                                   0.0018
 gpio_control_bidir_2[0]/net56                                 0.0018
 gpio_control_in_2[7]/net57                                    0.0018
 gpio_control_in_2[8]/net57                                    0.0018
 soc/_01258_                                                   0.0018
 soc/_07037_                                                   0.0018
 mgmt_buffers/net1138                                          0.0018
 housekeeping/net2047                                          0.0018
 housekeeping/_0255_                                           0.0018
 housekeeping/_3030_                                           0.0018
 gpio_control_in_1a[5]/net57                                   0.0018
 soc/net3636                                                   0.0018
 housekeeping/gpio_configure[0][7]                             0.0018
 soc/_00984_                                                   0.0018
 housekeeping/_0159_                                           0.0018
 soc/_01794_                                                   0.0018
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0018
 housekeeping/net1602                                          0.0018
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0018
 soc/_11974_                                                   0.0018
 soc/_10151_                                                   0.0018
 housekeeping/_1294_                                           0.0018
 soc/_02930_                                                   0.0018
 soc/_01724_                                                   0.0018
 mgmt_buffers/la_data_in_enable[74]                            0.0018
 soc/_09810_                                                   0.0018
 housekeeping/_0331_                                           0.0018
 soc/net3252                                                   0.0018
 housekeeping/_1377_                                           0.0018
 soc/_01934_                                                   0.0018
 soc/_04862_                                                   0.0018
 soc/_01820_                                                   0.0018
 soc/_01369_                                                   0.0018
 housekeeping/_2289_                                           0.0018
 soc/_01719_                                                   0.0018
 soc/_11562_                                                   0.0018
 soc/net3863                                                   0.0018
 housekeeping/_0086_                                           0.0018
 soc/core.mgmtsoc_scratch_storage[22]                          0.0018
 soc/_10768_                                                   0.0018
 soc/_11678_                                                   0.0018
 housekeeping/_2039_                                           0.0018
 soc/_01870_                                                   0.0018
 soc/_02048_                                                   0.0018
 soc/_01596_                                                   0.0018
 soc/_02030_                                                   0.0018
 soc/_13516_                                                   0.0018
 soc/_02552_                                                   0.0018
 soc/net2003                                                   0.0018
 soc/_00128_                                                   0.0018
 soc/_01991_                                                   0.0018
 soc/core.gpioin2_gpioin2_mode_storage                         0.0018
 housekeeping/_0422_                                           0.0018
 soc/_03977_                                                   0.0018
 gpio_control_in_1[1]/net56                                    0.0018
 housekeeping/_1511_                                           0.0018
 soc/_05949_                                                   0.0018
 housekeeping/_0573_                                           0.0018
 soc/_01455_                                                   0.0018
 soc/_02024_                                                   0.0018
 housekeeping/net1091                                          0.0018
 soc/_05363_                                                   0.0018
 soc/core.VexRiscv.lastStageIsFiring                           0.0018
 soc/net3043                                                   0.0018
 soc/_13326_                                                   0.0018
 housekeeping/net860                                           0.0018
 mgmt_buffers/la_data_in_enable[96]                            0.0018
 soc/_08354_                                                   0.0018
 soc/net2306                                                   0.0018
 soc/_04136_                                                   0.0018
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0018
 soc/core.mgmtsoc_litespisdrphycore_sr_in[29]                  0.0018
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0018
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[13]      0.0018
 soc/_03940_                                                   0.0018
 soc/_06860_                                                   0.0018
 soc/core.mgmtsoc_litespisdrphycore_sr_out[27]                 0.0018
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0018
 soc/_10603_                                                   0.0018
 soc/_01092_                                                   0.0018
 soc/net2031                                                   0.0018
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[14]              0.0018
 soc/_07126_                                                   0.0018
 soc/_05085_                                                   0.0018
 housekeeping/net321                                           0.0018
 soc/core.dbg_uart_words_count[3]                              0.0018
 soc/_11639_                                                   0.0018
 soc/_01711_                                                   0.0018
 soc/_06220_                                                   0.0018
 soc/_08549_                                                   0.0018
 soc/core.VexRiscv.RegFilePlugin_regFile[17][5]                0.0018
 soc/_05314_                                                   0.0018
 soc/_05181_                                                   0.0018
 housekeeping/net2064                                          0.0018
 housekeeping/_0426_                                           0.0018
 soc/_10419_                                                   0.0018
 soc/_00530_                                                   0.0018
 soc/core.VexRiscv.RegFilePlugin_regFile[12][0]                0.0018
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_address[6]            0.0018
 soc/_03890_                                                   0.0018
 soc/_09008_                                                   0.0018
 soc/_12481_                                                   0.0018
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][21]   0.0018
 housekeeping/net1987                                          0.0018
 soc/core.interface13_bank_bus_dat_r[0]                        0.0018
 gpio_control_in_1[4]/net51                                    0.0018
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0018
 soc/_06749_                                                   0.0018
 soc/core.storage[13][5]                                       0.0018
 housekeeping/_0796_                                           0.0018
 soc/_10863_                                                   0.0018
 soc/_09563_                                                   0.0018
 soc/_05411_                                                   0.0018
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0018
 soc/_01382_                                                   0.0018
 soc/net1811                                                   0.0018
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[6]        0.0018
 soc/_11139_                                                   0.0018
 soc/net3978                                                   0.0018
 soc/_07044_                                                   0.0018
 soc/core.VexRiscv.decode_to_execute_RS1[18]                   0.0018
 soc/_00190_                                                   0.0018
 soc/net1409                                                   0.0018
 soc/_02726_                                                   0.0018
 soc/_02341_                                                   0.0018
 soc/_07537_                                                   0.0018
 housekeeping/_0703_                                           0.0018
 housekeeping/net992                                           0.0018
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][28]       0.0018
 soc/_02618_                                                   0.0018
 soc/core.dbg_uart_tx_phase[28]                                0.0018
 soc/net580                                                    0.0018
 soc/_07609_                                                   0.0018
 housekeeping/gpio_configure[24][8]                            0.0018
 soc/net950                                                    0.0018
 soc/_06532_                                                   0.0018
 housekeeping/net1646                                          0.0018
 soc/_12876_                                                   0.0018
 housekeeping/net276                                           0.0018
 soc/_00390_                                                   0.0018
 soc/_10886_                                                   0.0018
 soc/_06952_                                                   0.0018
 soc/_13461_                                                   0.0018
 soc/net4310                                                   0.0018
 soc/_05951_                                                   0.0018
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][26]       0.0018
 soc/net3397                                                   0.0018
 soc/core.dbg_uart_data[26]                                    0.0018
 soc/_13368_                                                   0.0018
 soc/_07002_                                                   0.0018
 soc/_13218_                                                   0.0018
 soc/core.uart_rx_fifo_level0[4]                               0.0018
 soc/_06097_                                                   0.0018
 soc/_00259_                                                   0.0018
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0018
 soc/_01743_                                                   0.0018
 mgmt_buffers/net1089                                          0.0018
 soc/_01158_                                                   0.0018
 soc/_06247_                                                   0.0018
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]   0.0018
 soc/_01178_                                                   0.0018
 housekeeping/net1316                                          0.0018
 soc/_07162_                                                   0.0018
 housekeeping/net1962                                          0.0018
 soc/_00206_                                                   0.0018
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[8]       0.0018
 soc/net1661                                                   0.0018
 soc/_07818_                                                   0.0018
 soc/_01707_                                                   0.0018
 soc/core.RAM128/BLOCK[0].RAM32.Do0[7]                         0.0018
 housekeeping/net1989                                          0.0018
 housekeeping/_2558_                                           0.0018
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0018
 soc/net1391                                                   0.0018
 soc/_01933_                                                   0.0018
 soc/_03059_                                                   0.0018
 soc/_11373_                                                   0.0018
 soc/core.VexRiscv.RegFilePlugin_regFile[0][18]                0.0018
 soc/_07762_                                                   0.0018
 housekeeping/_0632_                                           0.0018
 soc/_10682_                                                   0.0018
 soc/net1074                                                   0.0018
 housekeeping/_1223_                                           0.0018
 soc/_01501_                                                   0.0018
 housekeeping/net272                                           0.0018
 soc/_12762_                                                   0.0018
 soc/_02356_                                                   0.0018
 soc/_02428_                                                   0.0018
 housekeeping/_0604_                                           0.0018
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0018
 soc/_10902_                                                   0.0018
 soc/net4099                                                   0.0018
 soc/core.VexRiscv.RegFilePlugin_regFile[1][13]                0.0018
 soc/_02018_                                                   0.0018
 housekeeping/net1614                                          0.0018
 soc/_05770_                                                   0.0018
 soc/_08855_                                                   0.0018
 housekeeping/_2024_                                           0.0018
 soc/core.dbg_uart_rx_phase[20]                                0.0018
 soc/core.VexRiscv.RegFilePlugin_regFile[1][27]                0.0018
 soc/_00381_                                                   0.0018
 soc/_00464_                                                   0.0018
 soc/core.RAM128/BLOCK[1].RAM32.Do0[19]                        0.0018
 soc/_02768_                                                   0.0018
 soc/_00683_                                                   0.0018
 soc/_01228_                                                   0.0018
 soc/core.RAM128/BLOCK[0].RAM32.Do0[24]                        0.0018
 soc/_07115_                                                   0.0018
 housekeeping/_0639_                                           0.0018
 housekeeping/_3103_                                           0.0018
 soc/net1521                                                   0.0018
 soc/_08974_                                                   0.0018
 soc/_07374_                                                   0.0018
 soc/net1067                                                   0.0018
 soc/_01732_                                                   0.0018
 housekeeping/_2960_                                           0.0018
 soc/_08287_                                                   0.0018
 soc/core.mgmtsoc_litespisdrphycore_posedge_reg2               0.0018
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0018
 housekeeping/net915                                           0.0018
 soc/_12118_                                                   0.0018
 housekeeping/net1514                                          0.0018
 soc/_11584_                                                   0.0018
 soc/net2886                                                   0.0018
 housekeeping/gpio_configure[22][11]                           0.0018
 soc/net2037                                                   0.0018
 soc/_06222_                                                   0.0018
 soc/_12372_                                                   0.0018
 housekeeping/net568                                           0.0018
 housekeeping/net916                                           0.0018
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[14]   0.0018
 soc/_03046_                                                   0.0018
 soc/core.la_oe_storage[56]                                    0.0018
 soc/core.mgmtsoc_scratch_storage[3]                           0.0018
 soc/net4015                                                   0.0018
 soc/_00687_                                                   0.0018
 housekeeping/_2885_                                           0.0018
 housekeeping/net1313                                          0.0018
 soc/_08347_                                                   0.0018
 soc/net3365                                                   0.0018
 soc/_01819_                                                   0.0018
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0018
 soc/net2165                                                   0.0018
 housekeeping/net1419                                          0.0018
 soc/_02031_                                                   0.0018
 soc/_12207_                                                   0.0018
 soc/net2557                                                   0.0018
 housekeeping/_1237_                                           0.0018
 housekeeping/_1506_                                           0.0018
 soc/_03901_                                                   0.0018
 soc/net3674                                                   0.0018
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[4]       0.0018
 soc/_01749_                                                   0.0018
 housekeeping/_0083_                                           0.0018
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[26]      0.0018
 housekeeping/net1727                                          0.0018
 housekeeping/net1550                                          0.0018
 gpio_control_in_1[5]/net54                                    0.0018
 housekeeping/hkspi.state[4]                                   0.0018
 soc/net2962                                                   0.0018
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[27]      0.0018
 soc/_10703_                                                   0.0018
 gpio_control_in_1[4]/net58                                    0.0018
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0018
 soc/net625                                                    0.0018
 soc/net1964                                                   0.0018
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0018
 soc/_10376_                                                   0.0018
 soc/net3230                                                   0.0018
 housekeeping/_0252_                                           0.0018
 soc/net3730                                                   0.0018
 soc/_08706_                                                   0.0018
 housekeeping/_2193_                                           0.0018
 housekeeping/net662                                           0.0018
 soc/net4670                                                   0.0018
 soc/_07132_                                                   0.0018
 soc/_08169_                                                   0.0018
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[19]   0.0018
 soc/_04866_                                                   0.0018
 soc/net2910                                                   0.0018
 soc/core.gpioin2_gpioin2_trigger_d                            0.0018
 soc/net1637                                                   0.0018
 soc/_01639_                                                   0.0018
 soc/_00107_                                                   0.0018
 soc/core.VexRiscv.decode_to_execute_RS1[2]                    0.0018
 soc/_06046_                                                   0.0018
 soc/_08228_                                                   0.0018
 soc/_07000_                                                   0.0018
 housekeeping/net939                                           0.0018
 housekeeping/_2603_                                           0.0018
 soc/_07510_                                                   0.0018
 soc/net2906                                                   0.0018
 soc/_10838_                                                   0.0018
 soc/_01146_                                                   0.0018
 soc/_05044_                                                   0.0018
 soc/net943                                                    0.0018
 soc/_02505_                                                   0.0017
 housekeeping/net1775                                          0.0017
 soc/net2941                                                   0.0017
 soc/_01037_                                                   0.0017
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][6]       0.0017
 soc/net1540                                                   0.0017
 soc/_11817_                                                   0.0017
 soc/_02587_                                                   0.0017
 soc/_04404_                                                   0.0017
 soc/_11106_                                                   0.0017
 soc/_03389_                                                   0.0017
 soc/_02381_                                                   0.0017
 housekeeping/_0429_                                           0.0017
 soc/_07979_                                                   0.0017
 soc/_03336_                                                   0.0017
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][29]       0.0017
 soc/_01252_                                                   0.0017
 soc/_01261_                                                   0.0017
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0017
 soc/core.mgmtsoc_litespimmap_burst_adr[23]                    0.0017
 housekeeping/net1766                                          0.0017
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[0]   0.0017
 housekeeping/gpio_configure[5][5]                             0.0017
 soc/_10893_                                                   0.0017
 soc/_03729_                                                   0.0017
 gpio_control_in_1a[5]/net51                                   0.0017
 soc/_01543_                                                   0.0017
 soc/_02374_                                                   0.0017
 soc/_12072_                                                   0.0017
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[16]      0.0017
 soc/_01915_                                                   0.0017
 soc/net3168                                                   0.0017
 soc/_00497_                                                   0.0017
 housekeeping/net1361                                          0.0017
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[10]      0.0017
 housekeeping/_2164_                                           0.0017
 soc/_03131_                                                   0.0017
 soc/_04844_                                                   0.0017
 soc/net3588                                                   0.0017
 soc/_02362_                                                   0.0017
 soc/core.la_oe_storage[46]                                    0.0017
 soc/_04829_                                                   0.0017
 soc/_07337_                                                   0.0017
 soc/_08894_                                                   0.0017
 soc/_11893_                                                   0.0017
 housekeeping/net334                                           0.0017
 housekeeping/_2301_                                           0.0017
 soc/_00159_                                                   0.0017
 soc/_01477_                                                   0.0017
 soc/_01505_                                                   0.0017
 soc/_04079_                                                   0.0017
 soc/net2955                                                   0.0017
 soc/core.VexRiscv.RegFilePlugin_regFile[11][29]               0.0017
 soc/_01790_                                                   0.0017
 gpio_control_in_2[7]/net58                                    0.0017
 soc/core.mgmtsoc_reload_storage[17]                           0.0017
 soc/_05467_                                                   0.0017
 soc/core.VexRiscv.RegFilePlugin_regFile[26][1]                0.0017
 housekeeping/_0901_                                           0.0017
 soc/_01089_                                                   0.0017
 housekeeping/net1164                                          0.0017
 soc/net3748                                                   0.0017
 soc/_09922_                                                   0.0017
 soc/core.RAM128/BLOCK[3].RAM32.Do0[30]                        0.0017
 soc/_10974_                                                   0.0017
 soc/_06158_                                                   0.0017
 soc/_03711_                                                   0.0017
 soc/net4577                                                   0.0017
 soc/_06397_                                                   0.0017
 soc/_06783_                                                   0.0017
 soc/_07339_                                                   0.0017
 housekeeping/_0541_                                           0.0017
 soc/core.dbg_uart_rx_phase[17]                                0.0017
 soc/core.multiregimpl20_regs0                                 0.0017
 housekeeping/_0354_                                           0.0017
 gpio_control_in_2[6]/net54                                    0.0017
 housekeeping/serial_data_staging_2[0]                         0.0017
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0017
 soc/_10068_                                                   0.0017
 soc/net1806                                                   0.0017
 soc/net3646                                                   0.0017
 soc/_02407_                                                   0.0017
 soc/_10646_                                                   0.0017
 soc/_10854_                                                   0.0017
 housekeeping/net666                                           0.0017
 soc/_01641_                                                   0.0017
 soc/net3086                                                   0.0017
 housekeeping/_0381_                                           0.0017
 soc/_10533_                                                   0.0017
 housekeeping/net1767                                          0.0017
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[24]      0.0017
 soc/_05885_                                                   0.0017
 soc/_08923_                                                   0.0017
 soc/_04009_                                                   0.0017
 soc/_03708_                                                   0.0017
 soc/_03952_                                                   0.0017
 soc/_04094_                                                   0.0017
 soc/_06331_                                                   0.0017
 soc/_12992_                                                   0.0017
 soc/_01793_                                                   0.0017
 soc/_09981_                                                   0.0017
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]   0.0017
 soc/_11552_                                                   0.0017
 soc/_07603_                                                   0.0017
 soc/core.storage[3][4]                                        0.0017
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[0]   0.0017
 soc/net3480                                                   0.0017
 housekeeping/gpio_configure[13][1]                            0.0017
 soc/core.VexRiscv.execute_to_memory_ALIGNEMENT_FAULT          0.0017
 soc/_05160_                                                   0.0017
 soc/_12001_                                                   0.0017
 soc/core.RAM128/BLOCK[2].RAM32.Do0[3]                         0.0017
 housekeeping/net1168                                          0.0017
 soc/_01914_                                                   0.0017
 soc/_00289_                                                   0.0017
 soc/_06771_                                                   0.0017
 soc/_00185_                                                   0.0017
 soc/_12114_                                                   0.0017
 soc/core.VexRiscv.RegFilePlugin_regFile[17][17]               0.0017
 soc/_12866_                                                   0.0017
 soc/_01534_                                                   0.0017
 soc/net2525                                                   0.0017
 soc/_13363_                                                   0.0017
 soc/net3281                                                   0.0017
 housekeeping/_2203_                                           0.0017
 soc/_09334_                                                   0.0017
 housekeeping/_0638_                                           0.0017
 soc/_03827_                                                   0.0017
 soc/_10843_                                                   0.0017
 soc/net4567                                                   0.0017
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[21]   0.0017
 housekeeping/_0358_                                           0.0017
 soc/_03803_                                                   0.0017
 soc/net2151                                                   0.0017
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0017
 soc/_06840_                                                   0.0017
 soc/_01190_                                                   0.0017
 soc/_03823_                                                   0.0017
 soc/_03900_                                                   0.0017
 soc/_07283_                                                   0.0017
 housekeeping/net1917                                          0.0017
 soc/core.multiregimpl38_regs0                                 0.0017
 soc/core.dbg_uart_rx_phase[5]                                 0.0017
 housekeeping/net1045                                          0.0017
 soc/_02815_                                                   0.0017
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][8]       0.0017
 soc/_08093_                                                   0.0017
 soc/_03831_                                                   0.0017
 soc/_01410_                                                   0.0017
 housekeeping/net1058                                          0.0017
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0017
 housekeeping/_2983_                                           0.0017
 soc/core.spi_master_clk_divider1[8]                           0.0017
 housekeeping/net1978                                          0.0017
 soc/core.VexRiscv.RegFilePlugin_regFile[31][21]               0.0017
 soc/_12971_                                                   0.0017
 soc/_03038_                                                   0.0017
 soc/core.multiregimpl55_regs0                                 0.0017
 housekeeping/_1084_                                           0.0017
 soc/_12027_                                                   0.0017
 housekeeping/net1454                                          0.0017
 soc/_04924_                                                   0.0017
 soc/_12443_                                                   0.0017
 soc/net1810                                                   0.0017
 soc/net1292                                                   0.0017
 soc/_03935_                                                   0.0017
 soc/_04286_                                                   0.0017
 housekeeping/_1860_                                           0.0017
 soc/_02012_                                                   0.0017
 soc/_00692_                                                   0.0017
 soc/net1182                                                   0.0017
 housekeeping/_0514_                                           0.0017
 housekeeping/_2901_                                           0.0017
 soc/_00348_                                                   0.0017
 soc/_03880_                                                   0.0017
 soc/_01119_                                                   0.0017
 soc/_11937_                                                   0.0017
 soc/core.RAM128/BLOCK[2].RAM32.Do0[4]                         0.0017
 mgmt_buffers/la_data_in_enable[101]                           0.0017
 soc/net1717                                                   0.0017
 soc/_13238_                                                   0.0017
 housekeeping/net2088                                          0.0017
 soc/core.la_ien_storage[24]                                   0.0017
 housekeeping/_0754_                                           0.0017
 housekeeping/_1082_                                           0.0017
 housekeeping/_1027_                                           0.0017
 housekeeping/gpio_configure[5][3]                             0.0017
 soc/_04337_                                                   0.0017
 soc/_10247_                                                   0.0017
 soc/_02351_                                                   0.0017
 soc/_03184_                                                   0.0017
 soc/net3170                                                   0.0017
 soc/net1893                                                   0.0017
 housekeeping/_2239_                                           0.0017
 soc/_05788_                                                   0.0017
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0017
 soc/net2282                                                   0.0017
 soc/_07853_                                                   0.0017
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[11]   0.0017
 soc/_02016_                                                   0.0017
 soc/_07124_                                                   0.0017
 soc/_02782_                                                   0.0017
 soc/_04162_                                                   0.0017
 housekeeping/_0701_                                           0.0017
 soc/_02516_                                                   0.0017
 housekeeping/net880                                           0.0017
 soc/_02334_                                                   0.0017
 housekeeping/net1944                                          0.0017
 soc/_03128_                                                   0.0017
 housekeeping/net749                                           0.0017
 housekeeping/_0591_                                           0.0017
 soc/_10241_                                                   0.0017
 soc/_10176_                                                   0.0017
 housekeeping/gpio_configure[34][1]                            0.0017
 soc/core.RAM128/BLOCK[3].RAM32.Do0[26]                        0.0017
 housekeeping/net1625                                          0.0017
 housekeeping/gpio_configure[27][12]                           0.0017
 housekeeping/net590                                           0.0017
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[25]         0.0017
 soc/net3776                                                   0.0017
 housekeeping/gpio_configure[17][2]                            0.0017
 soc/_04861_                                                   0.0017
 soc/net3888                                                   0.0017
 soc/_04719_                                                   0.0017
 housekeeping/gpio_configure[7][8]                             0.0017
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]   0.0017
 soc/core.VexRiscv.RegFilePlugin_regFile[2][1]                 0.0017
 housekeeping/net824                                           0.0017
 soc/_04270_                                                   0.0017
 soc/_06356_                                                   0.0017
 soc/_07171_                                                   0.0017
 housekeeping/mgmt_gpio_data_buf[10]                           0.0017
 soc/core.storage[3][5]                                        0.0017
 soc/_11495_                                                   0.0017
 housekeeping/_2310_                                           0.0017
 soc/net2030                                                   0.0017
 soc/core.VexRiscv.RegFilePlugin_regFile[1][4]                 0.0017
 soc/_11909_                                                   0.0017
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0017
 soc/_05214_                                                   0.0017
 soc/_08350_                                                   0.0017
 soc/_01668_                                                   0.0017
 soc/core.VexRiscv.RegFilePlugin_regFile[13][28]               0.0017
 soc/_00305_                                                   0.0017
 housekeeping/_1938_                                           0.0017
 housekeeping/_1252_                                           0.0017
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][4]       0.0017
 housekeeping/net1819                                          0.0017
 soc/core.mgmtsoc_load_storage[28]                             0.0017
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0017
 soc/_07335_                                                   0.0017
 housekeeping/_0277_                                           0.0017
 soc/_13020_                                                   0.0017
 soc/net3839                                                   0.0017
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0017
 soc/core.mgmtsoc_load_storage[9]                              0.0017
 housekeeping/_1592_                                           0.0017
 soc/_02366_                                                   0.0017
 soc/_01099_                                                   0.0017
 soc/_05691_                                                   0.0017
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]   0.0017
 soc/_08806_                                                   0.0017
 soc/net223                                                    0.0017
 soc/net3889                                                   0.0017
 soc/net3949                                                   0.0017
 soc/net2122                                                   0.0017
 soc/core.interface10_bank_bus_dat_r[1]                        0.0017
 soc/_01379_                                                   0.0017
 soc/_07704_                                                   0.0017
 soc/_09098_                                                   0.0017
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[30]      0.0017
 soc/net2533                                                   0.0017
 soc/_00318_                                                   0.0017
 soc/_10630_                                                   0.0017
 soc/core.VexRiscv.execute_to_memory_PC[19]                    0.0017
 soc/_09868_                                                   0.0017
 soc/_02891_                                                   0.0017
 soc/_02203_                                                   0.0017
 soc/core.multiregimpl81_regs1                                 0.0017
 soc/_01650_                                                   0.0017
 soc/net4576                                                   0.0017
 soc/_11892_                                                   0.0017
 soc/_11148_                                                   0.0017
 gpio_control_in_2[4]/net54                                    0.0017
 gpio_control_in_2[1]/net54                                    0.0017
 soc/_01809_                                                   0.0017
 gpio_control_in_2[2]/net54                                    0.0017
 soc/net1896                                                   0.0017
 soc/_01712_                                                   0.0017
 soc/net2974                                                   0.0017
 soc/_00450_                                                   0.0017
 soc/net1027                                                   0.0017
 soc/net3835                                                   0.0017
 housekeeping/net1405                                          0.0017
 soc/_04408_                                                   0.0017
 soc/_00316_                                                   0.0017
 soc/core.la_ien_storage[57]                                   0.0017
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0017
 gpio_control_in_2[3]/net54                                    0.0017
 soc/_04742_                                                   0.0017
 soc/_06162_                                                   0.0017
 soc/_00096_                                                   0.0017
 soc/_02520_                                                   0.0017
 soc/_02236_                                                   0.0017
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[18]      0.0017
 soc/core.dbg_uart_rx_count[2]                                 0.0017
 gpio_control_in_2[7]/net54                                    0.0017
 soc/_12144_                                                   0.0017
 housekeeping/net1885                                          0.0017
 gpio_control_in_2[5]/net54                                    0.0017
 soc/_13220_                                                   0.0017
 soc/_01649_                                                   0.0017
 housekeeping/_0342_                                           0.0017
 soc/_07857_                                                   0.0017
 housekeeping/net1781                                          0.0017
 gpio_control_in_2[0]/net54                                    0.0017
 soc/net1270                                                   0.0017
 soc/_05937_                                                   0.0017
 soc/_02357_                                                   0.0017
 soc/core.mgmtsoc_scratch_storage[19]                          0.0017
 soc/_01425_                                                   0.0017
 soc/core.VexRiscv.RegFilePlugin_regFile[4][29]                0.0017
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[14]              0.0017
 soc/net4564                                                   0.0017
 soc/core.gpioin4_gpioin4_edge_storage                         0.0017
 housekeeping/net2016                                          0.0017
 soc/_02613_                                                   0.0017
 housekeeping/net1701                                          0.0017
 soc/net1458                                                   0.0017
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][24]      0.0017
 soc/core.VexRiscv.RegFilePlugin_regFile[30][12]               0.0017
 soc/_06884_                                                   0.0017
 soc/_11396_                                                   0.0017
 soc/core.mgmtsoc_vexriscv_transfer_in_progress                0.0017
 housekeeping/net1141                                          0.0017
 soc/_01219_                                                   0.0017
 housekeeping/_3009_                                           0.0017
 soc/_04946_                                                   0.0017
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0017
 soc/_09613_                                                   0.0017
 housekeeping/gpio_configure[33][10]                           0.0017
 soc/core.storage[2][2]                                        0.0017
 housekeeping/_2204_                                           0.0017
 soc/_02253_                                                   0.0017
 soc/core.VexRiscv.CsrPlugin_mtvec_base[17]                    0.0017
 soc/net675                                                    0.0017
 soc/core.mgmtsoc_load_storage[4]                              0.0017
 soc/net1448                                                   0.0017
 soc/_00383_                                                   0.0017
 soc/net1266                                                   0.0017
 housekeeping/net816                                           0.0017
 soc/_02387_                                                   0.0017
 soc/_10731_                                                   0.0017
 soc/_06129_                                                   0.0017
 housekeeping/net802                                           0.0017
 housekeeping/gpio_configure[10][4]                            0.0017
 soc/_01056_                                                   0.0017
 soc/_13509_                                                   0.0017
 housekeeping/_0310_                                           0.0017
 soc/_01357_                                                   0.0017
 soc/net1724                                                   0.0017
 soc/core.RAM256/BANK128[1].RAM128.Do0[9]                      0.0017
 soc/_12033_                                                   0.0017
 soc/_06672_                                                   0.0017
 soc/core.RAM128/BLOCK[1].RAM32.Do0[4]                         0.0017
 housekeeping/_2326_                                           0.0017
 housekeeping/net1077                                          0.0017
 soc/_10813_                                                   0.0017
 soc/_10881_                                                   0.0016
 soc/_10940_                                                   0.0016
 housekeeping/_2618_                                           0.0016
 housekeeping/_0333_                                           0.0016
 soc/_08956_                                                   0.0016
 housekeeping/net657                                           0.0016
 soc/_09830_                                                   0.0016
 soc/net3302                                                   0.0016
 soc/net3530                                                   0.0016
 soc/_04216_                                                   0.0016
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0016
 soc/net1864                                                   0.0016
 soc/_00693_                                                   0.0016
 soc/net3616                                                   0.0016
 soc/_01026_                                                   0.0016
 soc/_02101_                                                   0.0016
 soc/core.spi_master_cs_storage[8]                             0.0016
 housekeeping/_0598_                                           0.0016
 soc/_00615_                                                   0.0016
 housekeeping/net808                                           0.0016
 soc/net3726                                                   0.0016
 soc/net1783                                                   0.0016
 housekeeping/_0692_                                           0.0016
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0016
 housekeeping/gpio_configure[15][3]                            0.0016
 soc/_02471_                                                   0.0016
 soc/_00235_                                                   0.0016
 soc/_06054_                                                   0.0016
 soc/_04148_                                                   0.0016
 soc/net1570                                                   0.0016
 housekeeping/net1241                                          0.0016
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0016
 soc/net2810                                                   0.0016
 soc/_05955_                                                   0.0016
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[11]      0.0016
 soc/_13080_                                                   0.0016
 soc/_01851_                                                   0.0016
 housekeeping/net1285                                          0.0016
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0016
 housekeeping/_2218_                                           0.0016
 soc/_00559_                                                   0.0016
 housekeeping/_2455_                                           0.0016
 soc/_05988_                                                   0.0016
 soc/_02437_                                                   0.0016
 housekeeping/_0338_                                           0.0016
 soc/_12852_                                                   0.0016
 soc/_12534_                                                   0.0016
 housekeeping/gpio_configure[36][1]                            0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[12][25]               0.0016
 soc/_04214_                                                   0.0016
 soc/net3702                                                   0.0016
 housekeeping/_0804_                                           0.0016
 soc/_00254_                                                   0.0016
 soc/_02619_                                                   0.0016
 housekeeping/_2539_                                           0.0016
 housekeeping/_2470_                                           0.0016
 housekeeping/_0855_                                           0.0016
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0016
 soc/_00361_                                                   0.0016
 soc/net4711                                                   0.0016
 soc/_04191_                                                   0.0016
 soc/_11517_                                                   0.0016
 housekeeping/_0500_                                           0.0016
 housekeeping/_2142_                                           0.0016
 soc/_12704_                                                   0.0016
 soc/_12736_                                                   0.0016
 soc/core.gpioin4_enable_storage                               0.0016
 soc/_05519_                                                   0.0016
 housekeeping/net1677                                          0.0016
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[2]   0.0016
 soc/_10231_                                                   0.0016
 soc/_03971_                                                   0.0016
 housekeeping/net669                                           0.0016
 soc/_00458_                                                   0.0016
 soc/net1103                                                   0.0016
 mgmt_buffers/net152                                           0.0016
 mgmt_buffers/la_data_in_enable[7]                             0.0016
 soc/_08961_                                                   0.0016
 soc/_06954_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[9][31]                0.0016
 housekeeping/_0434_                                           0.0016
 soc/net3410                                                   0.0016
 soc/_08556_                                                   0.0016
 soc/net2582                                                   0.0016
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][3]        0.0016
 soc/_02042_                                                   0.0016
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0016
 housekeeping/net1920                                          0.0016
 soc/_11498_                                                   0.0016
 soc/_06456_                                                   0.0016
 soc/_04211_                                                   0.0016
 soc/_01334_                                                   0.0016
 soc/net649                                                    0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[7][15]                0.0016
 soc/_00391_                                                   0.0016
 soc/_13385_                                                   0.0016
 soc/net1983                                                   0.0016
 housekeeping/net497                                           0.0016
 housekeeping/net780                                           0.0016
 soc/net4438                                                   0.0016
 soc/_01604_                                                   0.0016
 soc/_12756_                                                   0.0016
 soc/_02396_                                                   0.0016
 soc/_02331_                                                   0.0016
 soc/_01878_                                                   0.0016
 housekeeping/net795                                           0.0016
 soc/_07771_                                                   0.0016
 soc/_04849_                                                   0.0016
 soc/_04438_                                                   0.0016
 soc/_01184_                                                   0.0016
 soc/net2749                                                   0.0016
 soc/net1071                                                   0.0016
 soc/_07483_                                                   0.0016
 soc/net2776                                                   0.0016
 soc/core.mgmtsoc_litespimmap_burst_adr[13]                    0.0016
 housekeeping/_0970_                                           0.0016
 soc/net1582                                                   0.0016
 soc/_11915_                                                   0.0016
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0016
 soc/core.VexRiscv._zz_execute_SHIFT_CTRL[0]                   0.0016
 soc/_09866_                                                   0.0016
 soc/net2279                                                   0.0016
 soc/_05463_                                                   0.0016
 soc/_02673_                                                   0.0016
 soc/_05066_                                                   0.0016
 gpio_control_in_1[4]/net50                                    0.0016
 soc/_02555_                                                   0.0016
 soc/_06339_                                                   0.0016
 soc/core.dbg_uart_count[8]                                    0.0016
 housekeeping/_0213_                                           0.0016
 housekeeping/_0268_                                           0.0016
 soc/core.dbg_uart_words_count[4]                              0.0016
 soc/_07360_                                                   0.0016
 housekeeping/gpio_configure[6][9]                             0.0016
 soc/net2268                                                   0.0016
 soc/core.RAM256/BANK128[0].RAM128.Do0MUX.SEL1[0]              0.0016
 soc/core.mgmtsoc_scratch_storage[17]                          0.0016
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][24]      0.0016
 housekeeping/net599                                           0.0016
 soc/_01222_                                                   0.0016
 housekeeping/net2035                                          0.0016
 housekeeping/_1798_                                           0.0016
 housekeeping/net1986                                          0.0016
 housekeeping/_0588_                                           0.0016
 soc/_08211_                                                   0.0016
 housekeeping/_1372_                                           0.0016
 soc/_13355_                                                   0.0016
 soc/_00174_                                                   0.0016
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0016
 soc/_12555_                                                   0.0016
 soc/core.RAM128/BLOCK[2].RAM32.Do0[18]                        0.0016
 soc/_05907_                                                   0.0016
 housekeeping/net1428                                          0.0016
 soc/_10299_                                                   0.0016
 soc/_01041_                                                   0.0016
 soc/core.uart_phy_rx_phase[22]                                0.0016
 soc/_03359_                                                   0.0016
 soc/_12746_                                                   0.0016
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[10]              0.0016
 housekeeping/_2038_                                           0.0016
 soc/core.VexRiscv._zz_execute_SRC2[5]                         0.0016
 housekeeping/_2462_                                           0.0016
 soc/_08208_                                                   0.0016
 soc/_02573_                                                   0.0016
 la_data_in_mprj[94]                                           0.0016
 soc/_04711_                                                   0.0016
 housekeeping/net1590                                          0.0016
 soc/core.multiregimpl15_regs1                                 0.0016
 mgmt_buffers/net1083                                          0.0016
 soc/_00601_                                                   0.0016
 soc/_11700_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[6][3]                 0.0016
 soc/_12699_                                                   0.0016
 housekeeping/net1572                                          0.0016
 soc/_06926_                                                   0.0016
 soc/_02733_                                                   0.0016
 soc/_01198_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[28][27]               0.0016
 housekeeping/_2100_                                           0.0016
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0016
 housekeeping/_0605_                                           0.0016
 soc/_08474_                                                   0.0016
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0016
 soc/net3206                                                   0.0016
 soc/_01742_                                                   0.0016
 soc/_01890_                                                   0.0016
 soc/_05669_                                                   0.0016
 housekeeping/_2013_                                           0.0016
 soc/_01212_                                                   0.0016
 soc/_10957_                                                   0.0016
 gpio_control_in_2[9]/net57                                    0.0016
 soc/net4341                                                   0.0016
 soc/net4696                                                   0.0016
 soc/_08082_                                                   0.0016
 housekeeping/_1046_                                           0.0016
 soc/_00270_                                                   0.0016
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]   0.0016
 soc/_07618_                                                   0.0016
 soc/core.litespi_state[1]                                     0.0016
 soc/_01730_                                                   0.0016
 soc/_07586_                                                   0.0016
 soc/_08070_                                                   0.0016
 soc/_07917_                                                   0.0016
 soc/_00707_                                                   0.0016
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[3][31]                0.0016
 soc/_00591_                                                   0.0016
 soc/_12139_                                                   0.0016
 soc/_10306_                                                   0.0016
 soc/_06149_                                                   0.0016
 soc/net2566                                                   0.0016
 soc/net1679                                                   0.0016
 soc/_02593_                                                   0.0016
 soc/net3965                                                   0.0016
 soc/_02506_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[29][8]                0.0016
 housekeeping/_0312_                                           0.0016
 soc/core.VexRiscv._zz_execute_SRC2[25]                        0.0016
 soc/_01390_                                                   0.0016
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0016
 soc/net1000                                                   0.0016
 soc/net884                                                    0.0016
 soc/net3477                                                   0.0016
 soc/_01239_                                                   0.0016
 soc/_10382_                                                   0.0016
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0016
 soc/net4012                                                   0.0016
 soc/_08492_                                                   0.0016
 soc/net3523                                                   0.0016
 soc/_07139_                                                   0.0016
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0016
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[13]   0.0016
 soc/_10891_                                                   0.0016
 soc/_00260_                                                   0.0016
 housekeeping/_2371_                                           0.0016
 soc/net1639                                                   0.0016
 housekeeping/net1215                                          0.0016
 housekeeping/_0795_                                           0.0016
 soc/_12618_                                                   0.0016
 housekeeping/gpio_configure[6][10]                            0.0016
 soc/net2304                                                   0.0016
 soc/core.interface9_bank_bus_dat_r[9]                         0.0016
 soc/_05675_                                                   0.0016
 soc/net2015                                                   0.0016
 soc/_13362_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[16][16]               0.0016
 soc/_06022_                                                   0.0016
 housekeeping/_0586_                                           0.0016
 soc/_05274_                                                   0.0016
 housekeeping/net562                                           0.0016
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[22]   0.0016
 soc/_12509_                                                   0.0016
 soc/_01371_                                                   0.0016
 housekeeping/_1503_                                           0.0016
 soc/_00368_                                                   0.0016
 housekeeping/net1731                                          0.0016
 soc/net2397                                                   0.0016
 soc/core.mgmtsoc_vexriscv_reset_debug_logic                   0.0016
 housekeeping/net1580                                          0.0016
 soc/_01293_                                                   0.0016
 soc/_12245_                                                   0.0016
 soc/_00574_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[17][20]               0.0016
 soc/_00543_                                                   0.0016
 soc/_10091_                                                   0.0016
 soc/_10423_                                                   0.0016
 soc/_08902_                                                   0.0016
 soc/_04713_                                                   0.0016
 housekeeping/net1180                                          0.0016
 housekeeping/_0138_                                           0.0016
 housekeeping/net840                                           0.0016
 housekeeping/_2862_                                           0.0016
 housekeeping/net887                                           0.0016
 housekeeping/_3016_                                           0.0016
 soc/_01029_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[15][25]               0.0016
 soc/_12042_                                                   0.0016
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[11]       0.0016
 soc/_00238_                                                   0.0016
 soc/_12689_                                                   0.0016
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[24]      0.0016
 soc/_02155_                                                   0.0016
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0016
 soc/_09397_                                                   0.0016
 housekeeping/gpio_configure[11][5]                            0.0016
 soc/_13727_                                                   0.0016
 soc/net2401                                                   0.0016
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0016
 soc/_01362_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[3][1]                 0.0016
 soc/_01500_                                                   0.0016
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][19]   0.0016
 soc/_00804_                                                   0.0016
 housekeeping/net1796                                          0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[18][23]               0.0016
 soc/net3487                                                   0.0016
 soc/_03557_                                                   0.0016
 housekeeping/_1983_                                           0.0016
 soc/core.storage_1[11][0]                                     0.0016
 soc/core.mgmtsoc_litespimmap_count[2]                         0.0016
 soc/net2774                                                   0.0016
 soc/core.storage_1[11][6]                                     0.0016
 soc/_00265_                                                   0.0016
 soc/_02239_                                                   0.0016
 soc/_11437_                                                   0.0016
 housekeeping/net1420                                          0.0016
 housekeeping/net153                                           0.0016
 soc/_01475_                                                   0.0016
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][31]      0.0016
 soc/core.multiregimpl31_regs0                                 0.0016
 housekeeping/net1417                                          0.0016
 housekeeping/net1568                                          0.0016
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]   0.0016
 soc/_10358_                                                   0.0016
 soc/_09240_                                                   0.0016
 soc/_10906_                                                   0.0016
 soc/_01602_                                                   0.0016
 soc/_08854_                                                   0.0016
 soc/_05254_                                                   0.0016
 soc/_01278_                                                   0.0016
 soc/_13527_                                                   0.0016
 soc/_10572_                                                   0.0016
 housekeeping/_2853_                                           0.0016
 soc/_10734_                                                   0.0016
 soc/net2541                                                   0.0016
 housekeeping/_0154_                                           0.0016
 soc/_13463_                                                   0.0016
 soc/_02324_                                                   0.0016
 soc/_04338_                                                   0.0016
 soc/_00117_                                                   0.0016
 soc/net2862                                                   0.0016
 soc/_11826_                                                   0.0016
 housekeeping/_0721_                                           0.0016
 soc/_07409_                                                   0.0016
 soc/_04170_                                                   0.0016
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][25]       0.0016
 soc/_11926_                                                   0.0016
 soc/_12219_                                                   0.0016
 soc/_00491_                                                   0.0016
 soc/_01679_                                                   0.0016
 soc/_04212_                                                   0.0016
 soc/net1264                                                   0.0016
 soc/_02364_                                                   0.0016
 soc/_13292_                                                   0.0016
 soc/net4146                                                   0.0016
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[8]       0.0016
 soc/_05118_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[8][25]                0.0016
 soc/_01287_                                                   0.0016
 housekeeping/_2733_                                           0.0016
 soc/net2951                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[23][25]               0.0016
 soc/_01118_                                                   0.0016
 housekeeping/_0141_                                           0.0016
 soc/_10921_                                                   0.0016
 soc/_08323_                                                   0.0016
 soc/_09727_                                                   0.0016
 soc/net1581                                                   0.0016
 soc/net3536                                                   0.0016
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0016
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0016
 mgmt_buffers/net209                                           0.0016
 soc/_07356_                                                   0.0016
 housekeeping/serial_data_staging_2[9]                         0.0016
 housekeeping/net279                                           0.0016
 mgmt_buffers/la_data_in_enable[49]                            0.0016
 soc/net4143                                                   0.0016
 housekeeping/_0716_                                           0.0016
 soc/_04205_                                                   0.0016
 soc/_05259_                                                   0.0016
 soc/_06176_                                                   0.0016
 soc/core.VexRiscv.RegFilePlugin_regFile[10][18]               0.0016
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][10]   0.0016
 housekeeping/_0849_                                           0.0016
 soc/core.mgmtsoc_litespisdrphycore_sr_out[5]                  0.0016
 housekeeping/_2491_                                           0.0016
 soc/_05159_                                                   0.0016
 soc/core.mgmtsoc_litespisdrphycore_sr_out[24]                 0.0015
 gpio_control_bidir_2[1]/net56                                 0.0015
 soc/core.multiregimpl96_regs0                                 0.0015
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0015
 soc/_05358_                                                   0.0015
 soc/net2301                                                   0.0015
 soc/_05813_                                                   0.0015
 soc/core.mgmtsoc_load_storage[14]                             0.0015
 housekeeping/_0877_                                           0.0015
 soc/_00467_                                                   0.0015
 soc/_09139_                                                   0.0015
 soc/core.uart_phy_rx_phase[31]                                0.0015
 mgmt_buffers/la_data_in_mprj_bar[73]                          0.0015
 soc/_04893_                                                   0.0015
 housekeeping/_1368_                                           0.0015
 housekeeping/_1015_                                           0.0015
 soc/_02008_                                                   0.0015
 soc/net2944                                                   0.0015
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0015
 housekeeping/gpio_configure[32][6]                            0.0015
 housekeeping/net2020                                          0.0015
 soc/_05330_                                                   0.0015
 housekeeping/net821                                           0.0015
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[11]      0.0015
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0015
 soc/net1281                                                   0.0015
 soc/_09382_                                                   0.0015
 soc/net3424                                                   0.0015
 soc/_08780_                                                   0.0015
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0015
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][18]       0.0015
 soc/_01608_                                                   0.0015
 soc/net3533                                                   0.0015
 soc/_02348_                                                   0.0015
 housekeeping/_2035_                                           0.0015
 soc/_08659_                                                   0.0015
 soc/_01275_                                                   0.0015
 soc/net2444                                                   0.0015
 housekeeping/_1114_                                           0.0015
 soc/_02343_                                                   0.0015
 soc/net1916                                                   0.0015
 housekeeping/_1230_                                           0.0015
 soc/_01856_                                                   0.0015
 soc/_01556_                                                   0.0015
 housekeeping/net1346                                          0.0015
 soc/_09064_                                                   0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[14][13]               0.0015
 soc/_11405_                                                   0.0015
 soc/_08835_                                                   0.0015
 soc/core.dbg_uart_tx_phase[9]                                 0.0015
 soc/_07629_                                                   0.0015
 soc/core.mgmtsoc_litespimmap_burst_adr[9]                     0.0015
 soc/net1014                                                   0.0015
 soc/_09791_                                                   0.0015
 soc/_06289_                                                   0.0015
 soc/_07778_                                                   0.0015
 housekeeping/gpio_configure[11][11]                           0.0015
 soc/_09193_                                                   0.0015
 soc/net569                                                    0.0015
 housekeeping/gpio_configure[20][6]                            0.0015
 housekeeping/net1244                                          0.0015
 soc/core.la_oe_storage[54]                                    0.0015
 soc/core.dbg_uart_data[23]                                    0.0015
 housekeeping/_0421_                                           0.0015
 soc/_07648_                                                   0.0015
 soc/_07911_                                                   0.0015
 soc/_07877_                                                   0.0015
 soc/_08862_                                                   0.0015
 housekeeping/net1161                                          0.0015
 soc/_04645_                                                   0.0015
 gpio_control_in_1[0]/net56                                    0.0015
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[22]   0.0015
 soc/_02363_                                                   0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[23][0]                0.0015
 soc/_07838_                                                   0.0015
 soc/net3029                                                   0.0015
 soc/core.multiregimpl91_regs0                                 0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[13][19]               0.0015
 soc/net3272                                                   0.0015
 soc/_10844_                                                   0.0015
 soc/_03726_                                                   0.0015
 soc/_13054_                                                   0.0015
 soc/_05822_                                                   0.0015
 housekeeping/net1283                                          0.0015
 soc/_04208_                                                   0.0015
 soc/_07910_                                                   0.0015
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0015
 soc/_11244_                                                   0.0015
 soc/_01483_                                                   0.0015
 soc/core.VexRiscv.CsrPlugin_mtval[10]                         0.0015
 soc/_01451_                                                   0.0015
 soc/net1963                                                   0.0015
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0015
 soc/_07467_                                                   0.0015
 soc/_04537_                                                   0.0015
 housekeeping/_1164_                                           0.0015
 housekeeping/net1154                                          0.0015
 soc/_02088_                                                   0.0015
 soc/_12353_                                                   0.0015
 soc/_10244_                                                   0.0015
 soc/core.VexRiscv._zz_lastStageRegFileWrite_valid             0.0015
 soc/_02463_                                                   0.0015
 gpio_control_in_1[4]/net54                                    0.0015
 soc/_07527_                                                   0.0015
 soc/_03953_                                                   0.0015
 soc/_01213_                                                   0.0015
 soc/_12308_                                                   0.0015
 soc/net2332                                                   0.0015
 soc/_01367_                                                   0.0015
 housekeeping/net1471                                          0.0015
 soc/_07384_                                                   0.0015
 soc/_02456_                                                   0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[30][14]               0.0015
 soc/core.dbg_uart_tx_phase[22]                                0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[18][17]               0.0015
 soc/_05091_                                                   0.0015
 soc/_05610_                                                   0.0015
 soc/net4207                                                   0.0015
 soc/_00138_                                                   0.0015
 housekeeping/hkspi.rdstb                                      0.0015
 housekeeping/_2219_                                           0.0015
 soc/_09313_                                                   0.0015
 soc/_03360_                                                   0.0015
 soc/_08977_                                                   0.0015
 soc/net2253                                                   0.0015
 soc/_05389_                                                   0.0015
 soc/_05452_                                                   0.0015
 soc/_01159_                                                   0.0015
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0015
 soc/core.mgmtsoc_value[12]                                    0.0015
 soc/_06803_                                                   0.0015
 housekeeping/_0088_                                           0.0015
 soc/_08925_                                                   0.0015
 soc/net2567                                                   0.0015
 soc/core.storage[9][7]                                        0.0015
 soc/_00657_                                                   0.0015
 soc/_03636_                                                   0.0015
 soc/_04499_                                                   0.0015
 soc/_07268_                                                   0.0015
 soc/_01360_                                                   0.0015
 soc/_05163_                                                   0.0015
 soc/_13114_                                                   0.0015
 soc/core.RAM128/BLOCK[2].RAM32.Do0[15]                        0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[5][18]                0.0015
 soc/core.interface3_bank_bus_dat_r[22]                        0.0015
 housekeeping/_0094_                                           0.0015
 soc/net4517                                                   0.0015
 soc/_05528_                                                   0.0015
 soc/_03842_                                                   0.0015
 soc/core.RAM128/BLOCK[2].RAM32.Do0[23]                        0.0015
 soc/net2359                                                   0.0015
 soc/_11123_                                                   0.0015
 soc/_01282_                                                   0.0015
 soc/core.mgmtsoc_master_phyconfig_storage[10]                 0.0015
 soc/net4458                                                   0.0015
 soc/net3937                                                   0.0015
 soc/core.storage[10][5]                                       0.0015
 housekeeping/_2968_                                           0.0015
 soc/_07966_                                                   0.0015
 soc/net1208                                                   0.0015
 soc/_11133_                                                   0.0015
 soc/core.mgmtsoc_bus_errors[16]                               0.0015
 soc/_02503_                                                   0.0015
 soc/_12408_                                                   0.0015
 soc/_06980_                                                   0.0015
 soc/_12986_                                                   0.0015
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0015
 housekeeping/net1184                                          0.0015
 soc/core.mgmtsoc_value[24]                                    0.0015
 housekeeping/wbbd_state[6]                                    0.0015
 housekeeping/gpio_configure[36][12]                           0.0015
 soc/_00136_                                                   0.0015
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0015
 soc/_12805_                                                   0.0015
 housekeeping/_1386_                                           0.0015
 soc/_00262_                                                   0.0015
 soc/_01536_                                                   0.0015
 soc/_04629_                                                   0.0015
 soc/core.uart_phy_rx_phase[13]                                0.0015
 soc/_10228_                                                   0.0015
 soc/_05651_                                                   0.0015
 soc/_12939_                                                   0.0015
 soc/_08000_                                                   0.0015
 housekeeping/_0431_                                           0.0015
 soc/_07058_                                                   0.0015
 soc/net2051                                                   0.0015
 soc/_12247_                                                   0.0015
 housekeeping/gpio_configure[12][3]                            0.0015
 soc/_00478_                                                   0.0015
 soc/_06949_                                                   0.0015
 soc/_01607_                                                   0.0015
 soc/_09678_                                                   0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[4][28]                0.0015
 soc/_00698_                                                   0.0015
 soc/_05706_                                                   0.0015
 soc/_13307_                                                   0.0015
 soc/_06686_                                                   0.0015
 soc/_04183_                                                   0.0015
 housekeeping/_1072_                                           0.0015
 housekeeping/mgmt_gpio_data[19]                               0.0015
 soc/_04390_                                                   0.0015
 la_iena_mprj[84]                                              0.0015
 soc/_06006_                                                   0.0015
 soc/net1635                                                   0.0015
 housekeeping/_0302_                                           0.0015
 soc/_06204_                                                   0.0015
 housekeeping/net1198                                          0.0015
 soc/_02196_                                                   0.0015
 soc/net1299                                                   0.0015
 soc/_02257_                                                   0.0015
 soc/net863                                                    0.0015
 soc/_10805_                                                   0.0015
 soc/net3921                                                   0.0015
 soc/net3286                                                   0.0015
 soc/_01605_                                                   0.0015
 soc/core.VexRiscv._zz_execute_SRC2[30]                        0.0015
 housekeeping/_2671_                                           0.0015
 soc/_01562_                                                   0.0015
 housekeeping/gpio_configure[24][3]                            0.0015
 housekeeping/_0459_                                           0.0015
 soc/_12985_                                                   0.0015
 soc/_06714_                                                   0.0015
 soc/_08320_                                                   0.0015
 soc/net616                                                    0.0015
 soc/net2578                                                   0.0015
 soc/_01577_                                                   0.0015
 soc/_02560_                                                   0.0015
 soc/_01666_                                                   0.0015
 soc/_01211_                                                   0.0015
 soc/net3664                                                   0.0015
 soc/_07530_                                                   0.0015
 soc/_01086_                                                   0.0015
 soc/core.mgmtsoc_litespisdrphycore_sr_out[20]                 0.0015
 soc/_02900_                                                   0.0015
 soc/_02728_                                                   0.0015
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0015
 soc/net3633                                                   0.0015
 soc/_04172_                                                   0.0015
 soc/_02264_                                                   0.0015
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0015
 soc/net2593                                                   0.0015
 soc/_06015_                                                   0.0015
 soc/_05790_                                                   0.0015
 soc/_05058_                                                   0.0015
 soc/net3361                                                   0.0015
 soc/_05170_                                                   0.0015
 housekeeping/_0582_                                           0.0015
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[22]                   0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[13][22]               0.0015
 soc/_12748_                                                   0.0015
 soc/_03897_                                                   0.0015
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[17]      0.0015
 soc/net2208                                                   0.0015
 soc/_06599_                                                   0.0015
 soc/_02482_                                                   0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[14][5]                0.0015
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0015
 soc/_04934_                                                   0.0015
 soc/_02197_                                                   0.0015
 soc/_09175_                                                   0.0015
 soc/core.la_oe_storage[63]                                    0.0015
 soc/net49                                                     0.0015
 housekeeping/net1426                                          0.0015
 housekeeping/net1515                                          0.0015
 soc/_02342_                                                   0.0015
 soc/net4331                                                   0.0015
 housekeeping/_0491_                                           0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[3][7]                 0.0015
 housekeeping/_2205_                                           0.0015
 soc/net1698                                                   0.0015
 soc/net1643                                                   0.0015
 soc/net1290                                                   0.0015
 housekeeping/_0470_                                           0.0015
 soc/_03549_                                                   0.0015
 soc/_05458_                                                   0.0015
 soc/net1571                                                   0.0015
 housekeeping/_0211_                                           0.0015
 soc/_02299_                                                   0.0015
 housekeeping/_0995_                                           0.0015
 soc/net3820                                                   0.0015
 soc/_08596_                                                   0.0015
 housekeeping/_1262_                                           0.0015
 soc/net667                                                    0.0015
 soc/_04185_                                                   0.0015
 soc/_09489_                                                   0.0015
 soc/_02323_                                                   0.0015
 soc/net1668                                                   0.0015
 soc/_00280_                                                   0.0015
 soc/_02477_                                                   0.0015
 soc/_11910_                                                   0.0015
 soc/_04158_                                                   0.0015
 soc/net2571                                                   0.0015
 soc/_01888_                                                   0.0015
 soc/_03453_                                                   0.0015
 soc/_08327_                                                   0.0015
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0015
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[26]   0.0015
 soc/_05432_                                                   0.0015
 soc/_06387_                                                   0.0015
 soc/_00418_                                                   0.0015
 soc/_04888_                                                   0.0015
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]   0.0015
 soc/net1531                                                   0.0015
 housekeeping/_1197_                                           0.0015
 soc/_04416_                                                   0.0015
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][30]      0.0015
 soc/_02097_                                                   0.0015
 housekeeping/gpio_configure[3][5]                             0.0015
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[31]      0.0015
 soc/_06999_                                                   0.0015
 soc/core.la_oe_storage[84]                                    0.0015
 soc/_12943_                                                   0.0015
 housekeeping/_0254_                                           0.0015
 soc/net2440                                                   0.0015
 housekeeping/_2760_                                           0.0015
 soc/_01419_                                                   0.0015
 soc/_08004_                                                   0.0015
 soc/_01510_                                                   0.0015
 housekeeping/_0633_                                           0.0015
 housekeeping/_0709_                                           0.0015
 soc/net1777                                                   0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[17][8]                0.0015
 soc/net2975                                                   0.0015
 housekeeping/_1122_                                           0.0015
 soc/net3027                                                   0.0015
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[0]          0.0015
 soc/net577                                                    0.0015
 soc/_07812_                                                   0.0015
 housekeeping/_0705_                                           0.0015
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][14]      0.0015
 soc/core.RAM128/BLOCK[1].RAM32.Do0[12]                        0.0015
 housekeeping/_3017_                                           0.0015
 soc/_05339_                                                   0.0015
 soc/_01365_                                                   0.0015
 soc/_03400_                                                   0.0015
 soc/net2476                                                   0.0015
 soc/_00631_                                                   0.0015
 soc/_02372_                                                   0.0015
 soc/net773                                                    0.0015
 soc/_05498_                                                   0.0015
 soc/net3774                                                   0.0015
 soc/_05916_                                                   0.0015
 soc/_02225_                                                   0.0015
 housekeeping/_0618_                                           0.0015
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0015
 housekeeping/_0652_                                           0.0015
 soc/core.mgmtsoc_value_status[19]                             0.0015
 housekeeping/_0367_                                           0.0015
 soc/net710                                                    0.0015
 soc/_01769_                                                   0.0015
 soc/net1886                                                   0.0015
 soc/_01868_                                                   0.0015
 soc/net2952                                                   0.0015
 housekeeping/_2034_                                           0.0015
 soc/core.uart_phy_tx_phase[13]                                0.0015
 soc/_07782_                                                   0.0015
 soc/_09615_                                                   0.0015
 soc/_05486_                                                   0.0015
 soc/_08306_                                                   0.0015
 soc/_03596_                                                   0.0015
 soc/core.interface9_bank_bus_dat_r[4]                         0.0015
 soc/_10172_                                                   0.0015
 housekeeping/gpio_configure[12][9]                            0.0015
 soc/net1890                                                   0.0015
 soc/_11547_                                                   0.0015
 soc/_09763_                                                   0.0015
 soc/_00732_                                                   0.0015
 housekeeping/_0552_                                           0.0015
 soc/core.VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]   0.0015
 soc/_01226_                                                   0.0015
 soc/net3746                                                   0.0015
 soc/core.multiregimpl120_regs0                                0.0015
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0015
 soc/_10513_                                                   0.0015
 gpio_control_in_2[8]/net54                                    0.0015
 soc/core.VexRiscv.decode_to_execute_SRC2_FORCE_ZERO           0.0015
 soc/_07435_                                                   0.0015
 soc/_01104_                                                   0.0015
 soc/_03352_                                                   0.0015
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0015
 soc/_12023_                                                   0.0015
 soc/_00306_                                                   0.0015
 soc/_12444_                                                   0.0015
 soc/_07237_                                                   0.0015
 soc/core.RAM128/BLOCK[3].RAM32.Do0[22]                        0.0015
 soc/core.VexRiscv.RegFilePlugin_regFile[20][17]               0.0015
 soc/net866                                                    0.0015
 soc/_03960_                                                   0.0015
 soc/_11463_                                                   0.0015
 soc/_02263_                                                   0.0015
 soc/_12882_                                                   0.0015
 soc/_08321_                                                   0.0015
 soc/_01703_                                                   0.0015
 soc/_08498_                                                   0.0015
 soc/_01611_                                                   0.0015
 soc/_01220_                                                   0.0015
 gpio_control_in_2[7]/net50                                    0.0015
 soc/_00372_                                                   0.0015
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[8]   0.0015
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0015
 soc/_12619_                                                   0.0015
 housekeeping/_2840_                                           0.0015
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0015
 housekeeping/net834                                           0.0015
 soc/_08234_                                                   0.0015
 housekeeping/_0308_                                           0.0015
 soc/_01509_                                                   0.0015
 soc/_06549_                                                   0.0015
 soc/_00829_                                                   0.0015
 soc/_04032_                                                   0.0015
 soc/_01610_                                                   0.0015
 soc/core.storage[3][7]                                        0.0015
 soc/_01651_                                                   0.0015
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[15]      0.0015
 soc/_01140_                                                   0.0015
 soc/_06912_                                                   0.0015
 soc/_01494_                                                   0.0015
 soc/_01597_                                                   0.0015
 soc/_01609_                                                   0.0015
 soc/_01175_                                                   0.0015
 soc/net841                                                    0.0015
 housekeeping/net1823                                          0.0015
 soc/_04155_                                                   0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[30]   0.0014
 housekeeping/_0636_                                           0.0014
 soc/_08691_                                                   0.0014
 soc/_10899_                                                   0.0014
 soc/net3735                                                   0.0014
 soc/core.mgmtsoc_value_status[16]                             0.0014
 soc/_08626_                                                   0.0014
 housekeeping/_0644_                                           0.0014
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0014
 soc/net1119                                                   0.0014
 soc/_11818_                                                   0.0014
 soc/net2171                                                   0.0014
 soc/_07109_                                                   0.0014
 housekeeping/_0164_                                           0.0014
 soc/_11103_                                                   0.0014
 soc/_12715_                                                   0.0014
 soc/core.VexRiscv.RegFilePlugin_regFile[4][8]                 0.0014
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[18]      0.0014
 soc/_01697_                                                   0.0014
 soc/_05815_                                                   0.0014
 soc/_00572_                                                   0.0014
 housekeeping/net600                                           0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][19]       0.0014
 soc/_07673_                                                   0.0014
 soc/_11875_                                                   0.0014
 soc/_02313_                                                   0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0014
 soc/net1392                                                   0.0014
 housekeeping/_0858_                                           0.0014
 soc/net3507                                                   0.0014
 housekeeping/_3118_                                           0.0014
 soc/core.mgmtsoc_bus_errors[2]                                0.0014
 housekeeping/_0825_                                           0.0014
 soc/core.VexRiscv.RegFilePlugin_regFile[0][12]                0.0014
 soc/_01664_                                                   0.0014
 soc/net3512                                                   0.0014
 soc/_11015_                                                   0.0014
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[4]               0.0014
 soc/_07869_                                                   0.0014
 soc/core.VexRiscv.RegFilePlugin_regFile[26][7]                0.0014
 soc/core.la_ien_storage[53]                                   0.0014
 soc/_02628_                                                   0.0014
 soc/net2450                                                   0.0014
 soc/_04567_                                                   0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[18]   0.0014
 housekeeping/net1925                                          0.0014
 housekeeping/net333                                           0.0014
 soc/_08401_                                                   0.0014
 housekeeping/_0606_                                           0.0014
 soc/net1098                                                   0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0014
 soc/net1059                                                   0.0014
 soc/_06780_                                                   0.0014
 soc/_06927_                                                   0.0014
 housekeeping/_1362_                                           0.0014
 soc/core.uart_rx_fifo_readable                                0.0014
 soc/_08787_                                                   0.0014
 soc/_01326_                                                   0.0014
 soc/_00417_                                                   0.0014
 soc/core.RAM128/BLOCK[2].RAM32.Do0[29]                        0.0014
 housekeeping/_0521_                                           0.0014
 soc/_01972_                                                   0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][13]      0.0014
 soc/net3462                                                   0.0014
 soc/_03026_                                                   0.0014
 soc/net2880                                                   0.0014
 soc/net3413                                                   0.0014
 soc/net4070                                                   0.0014
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[20]   0.0014
 soc/core.multiregimpl91_regs1                                 0.0014
 soc/_13002_                                                   0.0014
 soc/_09593_                                                   0.0014
 soc/net1407                                                   0.0014
 soc/_08194_                                                   0.0014
 soc/_00928_                                                   0.0014
 soc/_01020_                                                   0.0014
 soc/_02215_                                                   0.0014
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[5]       0.0014
 gpio_control_in_1a[1]/net47                                   0.0014
 gpio_control_in_1a[0]/net47                                   0.0014
 gpio_control_in_1a[2]/net47                                   0.0014
 housekeeping/_0702_                                           0.0014
 housekeeping/_2293_                                           0.0014
 soc/_01547_                                                   0.0014
 soc/_02522_                                                   0.0014
 soc/_03204_                                                   0.0014
 soc/core.mgmtsoc_litespimmap_count[1]                         0.0014
 soc/_11599_                                                   0.0014
 soc/net1471                                                   0.0014
 soc/core.VexRiscv._zz_execute_SRC2[22]                        0.0014
 soc/_12402_                                                   0.0014
 soc/_13027_                                                   0.0014
 soc/net1006                                                   0.0014
 soc/_00403_                                                   0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0014
 soc/net2796                                                   0.0014
 soc/_05715_                                                   0.0014
 soc/core.VexRiscv.RegFilePlugin_regFile[30][26]               0.0014
 soc/_08752_                                                   0.0014
 housekeeping/_0418_                                           0.0014
 soc/_07681_                                                   0.0014
 soc/_03329_                                                   0.0014
 soc/_06235_                                                   0.0014
 soc/_10232_                                                   0.0014
 soc/_00400_                                                   0.0014
 soc/net3081                                                   0.0014
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]   0.0014
 housekeeping/mgmt_gpio_data_buf[12]                           0.0014
 soc/net3852                                                   0.0014
 soc/core.VexRiscv.RegFilePlugin_regFile[6][27]                0.0014
 soc/_12729_                                                   0.0014
 soc/core.VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]   0.0014
 housekeeping/_2419_                                           0.0014
 soc/_07068_                                                   0.0014
 soc/_02508_                                                   0.0014
 soc/_12621_                                                   0.0014
 soc/_12337_                                                   0.0014
 soc/net527                                                    0.0014
 gpio_control_in_1[5]/net52                                    0.0014
 gpio_control_in_1[2]/net52                                    0.0014
 gpio_control_in_2[1]/net52                                    0.0014
 gpio_control_in_1[0]/net52                                    0.0014
 gpio_control_in_2[5]/net52                                    0.0014
 gpio_control_in_2[2]/net52                                    0.0014
 gpio_control_in_2[4]/net52                                    0.0014
 gpio_control_in_1[4]/net52                                    0.0014
 gpio_control_in_2[6]/net52                                    0.0014
 gpio_control_in_1[1]/net52                                    0.0014
 gpio_control_in_2[3]/net52                                    0.0014
 gpio_control_in_2[0]/net52                                    0.0014
 gpio_control_in_1[3]/net52                                    0.0014
 soc/_01412_                                                   0.0014
 soc/net3108                                                   0.0014
 soc/_12355_                                                   0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[12]   0.0014
 housekeeping/net1108                                          0.0014
 soc/_13021_                                                   0.0014
 gpio_control_in_1a[4]/net51                                   0.0014
 soc/_04223_                                                   0.0014
 housekeeping/mgmt_gpio_data[30]                               0.0014
 soc/_12892_                                                   0.0014
 housekeeping/gpio_configure[10][3]                            0.0014
 soc/_06854_                                                   0.0014
 soc/_01640_                                                   0.0014
 soc/_12894_                                                   0.0014
 soc/_09396_                                                   0.0014
 soc/_05739_                                                   0.0014
 housekeeping/net1975                                          0.0014
 soc/core.multiregimpl93_regs1                                 0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[30]   0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[25]      0.0014
 housekeeping/_2198_                                           0.0014
 soc/_01314_                                                   0.0014
 soc/_02740_                                                   0.0014
 soc/_12003_                                                   0.0014
 housekeeping/net1784                                          0.0014
 soc/_12598_                                                   0.0014
 soc/core.storage[0][0]                                        0.0014
 housekeeping/_0473_                                           0.0014
 soc/core.multiregimpl103_regs0                                0.0014
 soc/net90                                                     0.0014
 soc/_09363_                                                   0.0014
 housekeeping/_1154_                                           0.0014
 soc/core.storage[14][2]                                       0.0014
 soc/_09196_                                                   0.0014
 soc/_09160_                                                   0.0014
 soc/_01076_                                                   0.0014
 mgmt_buffers/la_data_in_enable[105]                           0.0014
 soc/_01696_                                                   0.0014
 soc/_05923_                                                   0.0014
 soc/_02069_                                                   0.0014
 soc/net2553                                                   0.0014
 soc/_12865_                                                   0.0014
 housekeeping/net376                                           0.0014
 soc/net2954                                                   0.0014
 soc/net908                                                    0.0014
 housekeeping/_2934_                                           0.0014
 soc/net4317                                                   0.0014
 soc/_02744_                                                   0.0014
 soc/net2091                                                   0.0014
 soc/net1478                                                   0.0014
 housekeeping/net1578                                          0.0014
 soc/_10827_                                                   0.0014
 soc/_10719_                                                   0.0014
 housekeeping/_1715_                                           0.0014
 soc/_12934_                                                   0.0014
 soc/_05787_                                                   0.0014
 housekeeping/net898                                           0.0014
 soc/_11883_                                                   0.0014
 housekeeping/net1319                                          0.0014
 housekeeping/_0219_                                           0.0014
 soc/_01380_                                                   0.0014
 soc/net1291                                                   0.0014
 soc/core.interface10_bank_bus_dat_r[12]                       0.0014
 housekeeping/net1801                                          0.0014
 soc/_13098_                                                   0.0014
 la_data_in_mprj[89]                                           0.0014
 soc/_13625_                                                   0.0014
 soc/net1727                                                   0.0014
 housekeeping/_0332_                                           0.0014
 soc/_03060_                                                   0.0014
 housekeeping/net1306                                          0.0014
 soc/_11274_                                                   0.0014
 soc/_04060_                                                   0.0014
 soc/_07209_                                                   0.0014
 soc/net1789                                                   0.0014
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[7]       0.0014
 soc/core.VexRiscv._zz_execute_SRC2[18]                        0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0014
 soc/_01040_                                                   0.0014
 soc/core.uart_phy_tx_phase[12]                                0.0014
 soc/net2960                                                   0.0014
 soc/net2996                                                   0.0014
 soc/_00865_                                                   0.0014
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0014
 soc/_02160_                                                   0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[26]   0.0014
 soc/core.dbg_uart_count[10]                                   0.0014
 soc/_01672_                                                   0.0014
 gpio_control_in_2[6]/shift_register[2]                        0.0014
 gpio_control_in_2[2]/shift_register[2]                        0.0014
 gpio_control_in_2[7]/shift_register[2]                        0.0014
 gpio_control_in_1a[3]/shift_register[2]                       0.0014
 gpio_control_in_1[2]/shift_register[2]                        0.0014
 gpio_control_bidir_2[0]/shift_register[2]                     0.0014
 gpio_control_in_2[4]/shift_register[2]                        0.0014
 gpio_control_in_2[9]/shift_register[2]                        0.0014
 gpio_control_in_1a[5]/shift_register[2]                       0.0014
 gpio_control_in_1[4]/shift_register[2]                        0.0014
 gpio_control_in_2[1]/shift_register[2]                        0.0014
 gpio_control_bidir_2[2]/shift_register[2]                     0.0014
 gpio_control_in_1[1]/shift_register[2]                        0.0014
 gpio_control_in_2[3]/shift_register[2]                        0.0014
 gpio_control_in_2[8]/shift_register[2]                        0.0014
 gpio_control_in_1a[4]/shift_register[2]                       0.0014
 gpio_control_in_1[3]/shift_register[2]                        0.0014
 gpio_control_in_2[0]/shift_register[2]                        0.0014
 gpio_control_bidir_2[1]/shift_register[2]                     0.0014
 gpio_control_in_2[5]/shift_register[2]                        0.0014
 gpio_control_in_1[0]/shift_register[2]                        0.0014
 gpio_control_in_1[5]/shift_register[2]                        0.0014
 soc/_06270_                                                   0.0014
 soc/_09494_                                                   0.0014
 soc/_05263_                                                   0.0014
 soc/net536                                                    0.0014
 soc/_01541_                                                   0.0014
 housekeeping/net796                                           0.0014
 soc/_09617_                                                   0.0014
 soc/_08850_                                                   0.0014
 soc/_02421_                                                   0.0014
 soc/_08883_                                                   0.0014
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0014
 soc/_02211_                                                   0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][11]   0.0014
 housekeeping/gpio_configure[14][12]                           0.0014
 housekeeping/net595                                           0.0014
 housekeeping/_0261_                                           0.0014
 housekeeping/_2617_                                           0.0014
 soc/_00840_                                                   0.0014
 soc/core.VexRiscv.RegFilePlugin_regFile[7][20]                0.0014
 soc/net670                                                    0.0014
 soc/_06292_                                                   0.0014
 soc/_01387_                                                   0.0014
 soc/_01427_                                                   0.0014
 soc/core.mgmtsoc_litespimmap_burst_adr[28]                    0.0014
 soc/_03685_                                                   0.0014
 soc/_10628_                                                   0.0014
 soc/_05521_                                                   0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][6]        0.0014
 soc/net1402                                                   0.0014
 soc/core.RAM128/BLOCK[2].RAM32.Do0[6]                         0.0014
 mgmt_buffers/net188                                           0.0014
 housekeeping/net1785                                          0.0014
 soc/_09680_                                                   0.0014
 soc/net2978                                                   0.0014
 soc/_05646_                                                   0.0014
 housekeeping/_1109_                                           0.0014
 soc/net2434                                                   0.0014
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0014
 soc/_10148_                                                   0.0014
 soc/_04877_                                                   0.0014
 soc/_04258_                                                   0.0014
 soc/_04051_                                                   0.0014
 soc/_06187_                                                   0.0014
 soc/_13616_                                                   0.0014
 soc/_10552_                                                   0.0014
 soc/_01923_                                                   0.0014
 housekeeping/_2897_                                           0.0014
 soc/_10621_                                                   0.0014
 soc/_06905_                                                   0.0014
 gpio_control_in_1a[5]/net56                                   0.0014
 gpio_control_bidir_2[2]/net56                                 0.0014
 soc/_08810_                                                   0.0014
 soc/_06642_                                                   0.0014
 soc/net2859                                                   0.0014
 housekeeping/_1034_                                           0.0014
 soc/_07786_                                                   0.0014
 soc/_08619_                                                   0.0014
 soc/net1856                                                   0.0014
 soc/net1841                                                   0.0014
 soc/net3899                                                   0.0014
 housekeeping/net2017                                          0.0014
 soc/core.multiregimpl41_regs0                                 0.0014
 soc/_10283_                                                   0.0014
 housekeeping/_0696_                                           0.0014
 housekeeping/_2898_                                           0.0014
 soc/_10647_                                                   0.0014
 soc/_10310_                                                   0.0014
 soc/_01126_                                                   0.0014
 soc/core.RAM128/BLOCK[0].RAM32.Do0[4]                         0.0014
 housekeeping/net1772                                          0.0014
 soc/net940                                                    0.0014
 soc/core.storage[6][6]                                        0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B   0.0014
 soc/core.spi_master_control_storage[3]                        0.0014
 housekeeping/gpio_configure[4][2]                             0.0014
 housekeeping/net1613                                          0.0014
 soc/net1371                                                   0.0014
 soc/net2457                                                   0.0014
 soc/_02965_                                                   0.0014
 soc/net3246                                                   0.0014
 soc/net904                                                    0.0014
 soc/_06255_                                                   0.0014
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0014
 soc/_02616_                                                   0.0014
 soc/_02469_                                                   0.0014
 soc/_02013_                                                   0.0014
 housekeeping/_0234_                                           0.0014
 soc/net4533                                                   0.0014
 housekeeping/_1186_                                           0.0014
 soc/_03476_                                                   0.0014
 housekeeping/_0609_                                           0.0014
 soc/_04266_                                                   0.0014
 soc/net323                                                    0.0014
 housekeeping/_1054_                                           0.0014
 housekeeping/_3108_                                           0.0014
 soc/core.VexRiscv.decode_to_execute_RS2[12]                   0.0014
 soc/_03786_                                                   0.0014
 soc/net1879                                                   0.0014
 soc/_00326_                                                   0.0014
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0014
 soc/_03267_                                                   0.0014
 soc/_00949_                                                   0.0014
 housekeeping/_1551_                                           0.0014
 soc/_04389_                                                   0.0014
 housekeeping/mgmt_gpio_data[34]                               0.0014
 soc/_11119_                                                   0.0014
 soc/_12869_                                                   0.0014
 housekeeping/net495                                           0.0014
 soc/_01047_                                                   0.0014
 housekeeping/gpio_configure[20][1]                            0.0014
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0014
 soc/_05440_                                                   0.0014
 housekeeping/_2226_                                           0.0014
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[23]   0.0014
 housekeeping/_0200_                                           0.0014
 soc/_04435_                                                   0.0014
 soc/_06408_                                                   0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[26]      0.0014
 housekeeping/gpio_configure[19][6]                            0.0014
 housekeeping/_2742_                                           0.0014
 housekeeping/net789                                           0.0014
 soc/_00495_                                                   0.0014
 soc/_00736_                                                   0.0014
 housekeeping/_1982_                                           0.0014
 soc/net1284                                                   0.0014
 soc/_08827_                                                   0.0014
 soc/_01798_                                                   0.0014
 soc/_11388_                                                   0.0014
 soc/net3151                                                   0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[9]       0.0014
 soc/_01902_                                                   0.0014
 soc/net2961                                                   0.0014
 soc/_00934_                                                   0.0014
 soc/_04360_                                                   0.0014
 mgmt_buffers/net193                                           0.0014
 housekeeping/_0173_                                           0.0014
 housekeeping/net1387                                          0.0014
 soc/net592                                                    0.0014
 soc/core.VexRiscv.RegFilePlugin_regFile[12][7]                0.0014
 soc/_03117_                                                   0.0014
 soc/_13401_                                                   0.0014
 housekeeping/_2878_                                           0.0014
 housekeeping/_0533_                                           0.0014
 soc/net3308                                                   0.0014
 soc/_11486_                                                   0.0014
 soc/_01422_                                                   0.0014
 soc/_01705_                                                   0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[17]      0.0014
 soc/net920                                                    0.0014
 soc/_10025_                                                   0.0014
 mgmt_buffers/net226                                           0.0014
 soc/_06283_                                                   0.0014
 soc/_11993_                                                   0.0014
 soc/net3268                                                   0.0014
 soc/_02427_                                                   0.0014
 soc/_04097_                                                   0.0014
 soc/_01002_                                                   0.0014
 housekeeping/_1291_                                           0.0014
 soc/net2856                                                   0.0014
 soc/net2840                                                   0.0014
 soc/_00066_                                                   0.0014
 housekeeping/_0779_                                           0.0014
 housekeeping/_2676_                                           0.0014
 housekeeping/_0930_                                           0.0014
 soc/_09102_                                                   0.0014
 soc/_07455_                                                   0.0014
 soc/core.uart_phy_rx_count[2]                                 0.0014
 soc/_11991_                                                   0.0014
 soc/_05211_                                                   0.0014
 soc/_05751_                                                   0.0014
 gpio_control_in_1[3]/net58                                    0.0014
 soc/_01303_                                                   0.0014
 soc/_08512_                                                   0.0014
 housekeeping/_0128_                                           0.0014
 soc/net2542                                                   0.0014
 soc/_02156_                                                   0.0014
 soc/net1113                                                   0.0014
 soc/core.spi_master_control_storage[9]                        0.0014
 soc/_13290_                                                   0.0014
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[16]   0.0014
 soc/_00210_                                                   0.0014
 housekeeping/gpio_configure[26][0]                            0.0014
 housekeeping/_1158_                                           0.0014
 soc/core.VexRiscv.RegFilePlugin_regFile[1][26]                0.0014
 housekeeping/_0964_                                           0.0014
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[7]        0.0014
 soc/core.VexRiscv.RegFilePlugin_regFile[8][12]                0.0014
 soc/_10556_                                                   0.0014
 soc/_00524_                                                   0.0014
 soc/net2308                                                   0.0014
 soc/_12013_                                                   0.0014
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0014
 housekeeping/_0656_                                           0.0014
 gpio_control_in_2[7]/net53                                    0.0014
 gpio_control_in_2[2]/net53                                    0.0014
 gpio_control_in_2[0]/net53                                    0.0014
 gpio_control_in_2[4]/net53                                    0.0014
 gpio_control_in_2[5]/net53                                    0.0014
 gpio_control_in_2[3]/net53                                    0.0014
 gpio_control_in_2[1]/net53                                    0.0014
 gpio_control_in_2[6]/net53                                    0.0014
 la_data_in_mprj[98]                                           0.0014
 housekeeping/_2689_                                           0.0014
 soc/core.la_ien_storage[29]                                   0.0014
 soc/_06812_                                                   0.0014
 soc/_00900_                                                   0.0014
 soc/_01678_                                                   0.0014
 housekeeping/serial_data_staging_2[2]                         0.0014
 soc/_06659_                                                   0.0014
 soc/_04949_                                                   0.0014
 soc/_02751_                                                   0.0014
 soc/net3319                                                   0.0014
 soc/_07346_                                                   0.0014
 soc/_06012_                                                   0.0014
 housekeeping/_1355_                                           0.0014
 housekeeping/_0122_                                           0.0014
 housekeeping/_0270_                                           0.0014
 gpio_control_in_1[5]/net53                                    0.0014
 soc/_00145_                                                   0.0014
 soc/net3866                                                   0.0014
 mgmt_buffers/net138                                           0.0014
 housekeeping/_3018_                                           0.0014
 soc/_04612_                                                   0.0014
 soc/net150                                                    0.0014
 housekeeping/_1525_                                           0.0014
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0014
 housekeeping/net560                                           0.0014
 soc/_00684_                                                   0.0014
 soc/net3452                                                   0.0014
 soc/_01825_                                                   0.0014
 soc/core.storage[8][2]                                        0.0014
 soc/_03944_                                                   0.0014
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0014
 soc/net1666                                                   0.0014
 soc/_05694_                                                   0.0014
 soc/net1090                                                   0.0014
 soc/net1488                                                   0.0013
 gpio_control_in_1[3]/net50                                    0.0013
 soc/_07943_                                                   0.0013
 soc/_12596_                                                   0.0013
 soc/_02382_                                                   0.0013
 la_iena_mprj[67]                                              0.0013
 soc/_08466_                                                   0.0013
 soc/_09565_                                                   0.0013
 housekeeping/net396                                           0.0013
 gpio_control_in_1[2]/net50                                    0.0013
 soc/_00350_                                                   0.0013
 housekeeping/_0508_                                           0.0013
 housekeeping/mgmt_gpio_data[28]                               0.0013
 housekeeping/_2912_                                           0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[5][31]                0.0013
 soc/_12253_                                                   0.0013
 housekeeping/net876                                           0.0013
 housekeeping/gpio_configure[24][4]                            0.0013
 soc/_00996_                                                   0.0013
 soc/_02260_                                                   0.0013
 gpio_control_in_1[3]/net54                                    0.0013
 soc/core.la_oe_storage[103]                                   0.0013
 housekeeping/net718                                           0.0013
 housekeeping/net760                                           0.0013
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0013
 soc/net3743                                                   0.0013
 soc/net1473                                                   0.0013
 gpio_control_in_1[1]/net50                                    0.0013
 housekeeping/_1417_                                           0.0013
 soc/net2149                                                   0.0013
 soc/net1541                                                   0.0013
 housekeeping/net1588                                          0.0013
 soc/_03908_                                                   0.0013
 soc/_00696_                                                   0.0013
 housekeeping/_0528_                                           0.0013
 soc/_09526_                                                   0.0013
 soc/_00542_                                                   0.0013
 soc/core.interface6_bank_bus_dat_r[29]                        0.0013
 housekeeping/_0450_                                           0.0013
 soc/net3532                                                   0.0013
 soc/_02578_                                                   0.0013
 soc/_06191_                                                   0.0013
 soc/core.RAM128/BLOCK[2].RAM32.Do0[10]                        0.0013
 soc/_06432_                                                   0.0013
 housekeeping/net1088                                          0.0013
 soc/net2835                                                   0.0013
 soc/_06481_                                                   0.0013
 soc/_08239_                                                   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[18][29]               0.0013
 soc/_01552_                                                   0.0013
 soc/net1786                                                   0.0013
 soc/_09187_                                                   0.0013
 soc/net772                                                    0.0013
 housekeeping/_1444_                                           0.0013
 soc/net758                                                    0.0013
 soc/_01676_                                                   0.0013
 soc/_12122_                                                   0.0013
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0013
 soc/net1174                                                   0.0013
 soc/_12138_                                                   0.0013
 housekeeping/_0975_                                           0.0013
 soc/_00370_                                                   0.0013
 soc/_01459_                                                   0.0013
 soc/_00349_                                                   0.0013
 soc/_02232_                                                   0.0013
 housekeeping/net1536                                          0.0013
 soc/net2876                                                   0.0013
 soc/_05335_                                                   0.0013
 soc/_05052_                                                   0.0013
 housekeeping/_3155_                                           0.0013
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[13]              0.0013
 housekeeping/net807                                           0.0013
 housekeeping/_0349_                                           0.0013
 soc/net1630                                                   0.0013
 soc/net3924                                                   0.0013
 soc/_02327_                                                   0.0013
 housekeeping/_0350_                                           0.0013
 soc/_08213_                                                   0.0013
 soc/_06434_                                                   0.0013
 soc/net2847                                                   0.0013
 soc/_02209_                                                   0.0013
 soc/_04773_                                                   0.0013
 soc/net4096                                                   0.0013
 soc/net1370                                                   0.0013
 soc/_00532_                                                   0.0013
 soc/_10815_                                                   0.0013
 soc/net2006                                                   0.0013
 soc/net1087                                                   0.0013
 soc/_01506_                                                   0.0013
 gpio_control_in_1a[5]/net52                                   0.0013
 housekeeping/_0556_                                           0.0013
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0013
 soc/_11667_                                                   0.0013
 soc/core.interface10_bank_bus_dat_r[21]                       0.0013
 housekeeping/net1474                                          0.0013
 mgmt_buffers/net241                                           0.0013
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[25]   0.0013
 housekeeping/_2175_                                           0.0013
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]   0.0013
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0013
 housekeeping/net1483                                          0.0013
 soc/_00539_                                                   0.0013
 soc/_01831_                                                   0.0013
 soc/_01606_                                                   0.0013
 soc/net2368                                                   0.0013
 housekeeping/_0526_                                           0.0013
 soc/_05439_                                                   0.0013
 soc/_09992_                                                   0.0013
 soc/_07880_                                                   0.0013
 soc/core.spi_master_cs_storage[7]                             0.0013
 soc/_12088_                                                   0.0013
 soc/net2168                                                   0.0013
 housekeeping/_0257_                                           0.0013
 soc/_09336_                                                   0.0013
 housekeeping/net1974                                          0.0013
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][0]        0.0013
 soc/_03686_                                                   0.0013
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0013
 housekeeping/_2567_                                           0.0013
 soc/_09146_                                                   0.0013
 housekeeping/_0939_                                           0.0013
 housekeeping/gpio_configure[12][7]                            0.0013
 soc/_00702_                                                   0.0013
 soc/_12459_                                                   0.0013
 housekeeping/_0405_                                           0.0013
 soc/_01071_                                                   0.0013
 soc/_02416_                                                   0.0013
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][13]       0.0013
 soc/net1824                                                   0.0013
 housekeeping/_1289_                                           0.0013
 soc/_03064_                                                   0.0013
 housekeeping/_1222_                                           0.0013
 soc/_10495_                                                   0.0013
 soc/_04371_                                                   0.0013
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[31]         0.0013
 gpio_control_in_1[4]/net53                                    0.0013
 soc/_07084_                                                   0.0013
 soc/_06638_                                                   0.0013
 housekeeping/_2690_                                           0.0013
 soc/net3299                                                   0.0013
 housekeeping/_1560_                                           0.0013
 soc/_11611_                                                   0.0013
 soc/_00908_                                                   0.0013
 soc/_02388_                                                   0.0013
 soc/_03279_                                                   0.0013
 soc/_05418_                                                   0.0013
 soc/_12705_                                                   0.0013
 housekeeping/_0619_                                           0.0013
 soc/_00887_                                                   0.0013
 soc/_00456_                                                   0.0013
 housekeeping/gpio_configure[30][3]                            0.0013
 soc/_01694_                                                   0.0013
 soc/net2986                                                   0.0013
 soc/_02179_                                                   0.0013
 soc/_01403_                                                   0.0013
 soc/_04069_                                                   0.0013
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[28][12]               0.0013
 soc/_01373_                                                   0.0013
 soc/_05683_                                                   0.0013
 soc/net3498                                                   0.0013
 housekeeping/net347                                           0.0013
 soc/_08259_                                                   0.0013
 housekeeping/_2115_                                           0.0013
 soc/_00703_                                                   0.0013
 soc/net2850                                                   0.0013
 housekeeping/_0280_                                           0.0013
 soc/net3298                                                   0.0013
 soc/_03501_                                                   0.0013
 housekeeping/net554                                           0.0013
 housekeeping/_2554_                                           0.0013
 soc/_08881_                                                   0.0013
 soc/core.mgmtsoc_reload_storage[15]                           0.0013
 housekeeping/net1007                                          0.0013
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[26]      0.0013
 soc/core.mgmtsoc_reload_storage[19]                           0.0013
 soc/_03782_                                                   0.0013
 housekeeping/_0727_                                           0.0013
 soc/net3225                                                   0.0013
 soc/net2526                                                   0.0013
 soc/_05100_                                                   0.0013
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][19]       0.0013
 housekeeping/net852                                           0.0013
 soc/_08720_                                                   0.0013
 soc/_05596_                                                   0.0013
 soc/_12642_                                                   0.0013
 housekeeping/_1589_                                           0.0013
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0013
 soc/net1214                                                   0.0013
 soc/core.multiregimpl1_regs1                                  0.0013
 soc/_09841_                                                   0.0013
 soc/net3882                                                   0.0013
 housekeeping/net836                                           0.0013
 housekeeping/wbbd_addr[4]                                     0.0013
 soc/net529                                                    0.0013
 soc/_02957_                                                   0.0013
 soc/_01935_                                                   0.0013
 soc/_03684_                                                   0.0013
 soc/net1707                                                   0.0013
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][4]        0.0013
 soc/net1021                                                   0.0013
 soc/net2723                                                   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[6][31]                0.0013
 soc/_04131_                                                   0.0013
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][16]   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[6][13]                0.0013
 housekeeping/_2242_                                           0.0013
 housekeeping/net258                                           0.0013
 housekeeping/_2168_                                           0.0013
 soc/_06828_                                                   0.0013
 housekeeping/net1597                                          0.0013
 soc/_10179_                                                   0.0013
 housekeeping/_0371_                                           0.0013
 soc/_03285_                                                   0.0013
 soc/_01735_                                                   0.0013
 soc/_13373_                                                   0.0013
 soc/core.dbg_uart_rx_phase[6]                                 0.0013
 soc/core.la_oe_storage[48]                                    0.0013
 soc/_01526_                                                   0.0013
 soc/net600                                                    0.0013
 soc/_08163_                                                   0.0013
 housekeeping/_0730_                                           0.0013
 soc/core.RAM128/Do0MUX.SEL0[2]                                0.0013
 soc/_12936_                                                   0.0013
 soc/net3668                                                   0.0013
 soc/_11964_                                                   0.0013
 soc/core.interface3_bank_bus_dat_r[10]                        0.0013
 soc/_07884_                                                   0.0013
 housekeeping/_0114_                                           0.0013
 soc/_12197_                                                   0.0013
 soc/_08448_                                                   0.0013
 soc/_12184_                                                   0.0013
 housekeeping/net1965                                          0.0013
 soc/_13581_                                                   0.0013
 soc/_06281_                                                   0.0013
 soc/_01551_                                                   0.0013
 soc/core.interface3_bank_bus_dat_r[13]                        0.0013
 housekeeping/gpio_configure[36][8]                            0.0013
 soc/core.uart_tx_fifo_consume[3]                              0.0013
 soc/_03344_                                                   0.0013
 housekeeping/_1462_                                           0.0013
 soc/_09579_                                                   0.0013
 soc/_02521_                                                   0.0013
 soc/_13440_                                                   0.0013
 soc/net982                                                    0.0013
 soc/_04689_                                                   0.0013
 housekeeping/net1457                                          0.0013
 mgmt_buffers/net150                                           0.0013
 housekeeping/net1791                                          0.0013
 housekeeping/_0850_                                           0.0013
 soc/core.mgmtsoc_value[4]                                     0.0013
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0013
 soc/_00126_                                                   0.0013
 soc/_12734_                                                   0.0013
 soc/_00849_                                                   0.0013
 housekeeping/net1396                                          0.0013
 soc/_03346_                                                   0.0013
 soc/net2576                                                   0.0013
 soc/_08890_                                                   0.0013
 soc/_05702_                                                   0.0013
 soc/_10797_                                                   0.0013
 soc/core.uart_pending_r[1]                                    0.0013
 soc/net817                                                    0.0013
 housekeeping/_2665_                                           0.0013
 soc/_09990_                                                   0.0013
 housekeeping/net1266                                          0.0013
 soc/_10968_                                                   0.0013
 soc/_02925_                                                   0.0013
 soc/_07937_                                                   0.0013
 housekeeping/_1129_                                           0.0013
 housekeeping/_0161_                                           0.0013
 housekeeping/_2502_                                           0.0013
 housekeeping/net800                                           0.0013
 soc/_12335_                                                   0.0013
 soc/net1758                                                   0.0013
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0013
 soc/_06060_                                                   0.0013
 housekeeping/_0955_                                           0.0013
 soc/core.uart_phy_tx_phase[5]                                 0.0013
 soc/_05194_                                                   0.0013
 soc/net909                                                    0.0013
 soc/_03191_                                                   0.0013
 soc/_11198_                                                   0.0013
 soc/_05507_                                                   0.0013
 soc/_07350_                                                   0.0013
 housekeeping/net1060                                          0.0013
 soc/_04244_                                                   0.0013
 soc/net1944                                                   0.0013
 soc/_09872_                                                   0.0013
 soc/net2337                                                   0.0013
 housekeeping/_3086_                                           0.0013
 soc/net3764                                                   0.0013
 soc/_06423_                                                   0.0013
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0013
 soc/net2079                                                   0.0013
 soc/_10852_                                                   0.0013
 soc/net2073                                                   0.0013
 housekeeping/gpio_configure[5][6]                             0.0013
 soc/core.RAM128/BLOCK[1].RAM32.Do0[0]                         0.0013
 soc/net531                                                    0.0013
 soc/_07271_                                                   0.0013
 soc/_05149_                                                   0.0013
 soc/_03178_                                                   0.0013
 soc/_09140_                                                   0.0013
 soc/_10949_                                                   0.0013
 soc/_06011_                                                   0.0013
 soc/_01063_                                                   0.0013
 soc/_07046_                                                   0.0013
 soc/net1911                                                   0.0013
 housekeeping/_1607_                                           0.0013
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[6]       0.0013
 soc/_03512_                                                   0.0013
 soc/_01886_                                                   0.0013
 soc/net2752                                                   0.0013
 soc/net1137                                                   0.0013
 soc/_06695_                                                   0.0013
 soc/net925                                                    0.0013
 soc/net1374                                                   0.0013
 soc/_06687_                                                   0.0013
 housekeeping/_0565_                                           0.0013
 housekeeping/net604                                           0.0013
 soc/_02091_                                                   0.0013
 soc/_08871_                                                   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[24][8]                0.0013
 housekeeping/net1733                                          0.0013
 soc/_05419_                                                   0.0013
 soc/_01420_                                                   0.0013
 soc/_06010_                                                   0.0013
 soc/_07042_                                                   0.0013
 soc/_01025_                                                   0.0013
 soc/_00886_                                                   0.0013
 housekeeping/net1056                                          0.0013
 soc/net3463                                                   0.0013
 soc/net1093                                                   0.0013
 soc/net3935                                                   0.0013
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0013
 soc/net1181                                                   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[13][5]                0.0013
 soc/net2870                                                   0.0013
 soc/net3886                                                   0.0013
 soc/net2580                                                   0.0013
 soc/_04186_                                                   0.0013
 soc/net3559                                                   0.0013
 soc/_01635_                                                   0.0013
 soc/_03825_                                                   0.0013
 soc/_06196_                                                   0.0013
 soc/core.RAM128/BLOCK[1].RAM32.Do0[11]                        0.0013
 soc/_04787_                                                   0.0013
 soc/_05963_                                                   0.0013
 soc/_01274_                                                   0.0013
 housekeeping/_1493_                                           0.0013
 housekeeping/_0616_                                           0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[13][7]                0.0013
 soc/_01736_                                                   0.0013
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[9]       0.0013
 soc/net2889                                                   0.0013
 mgmt_buffers/mprj_dat_i_core_bar[26]                          0.0013
 soc/net590                                                    0.0013
 soc/net798                                                    0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[6][5]                 0.0013
 gpio_control_in_2[9]/net54                                    0.0013
 housekeeping/net1188                                          0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[16][7]                0.0013
 soc/_13388_                                                   0.0013
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0013
 soc/_06813_                                                   0.0013
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0013
 soc/_03658_                                                   0.0013
 soc/_01210_                                                   0.0013
 soc/core.la_oe_storage[111]                                   0.0013
 soc/_01128_                                                   0.0013
 soc/_11688_                                                   0.0013
 soc/net508                                                    0.0013
 soc/_00195_                                                   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[26][14]               0.0013
 soc/_12489_                                                   0.0013
 soc/core.multiregimpl61_regs1                                 0.0013
 soc/core.slave_sel_r[5]                                       0.0013
 housekeeping/net614                                           0.0013
 soc/_09482_                                                   0.0013
 housekeeping/_1336_                                           0.0013
 soc/_03674_                                                   0.0013
 soc/net589                                                    0.0013
 soc/net1481                                                   0.0013
 gpio_control_in_1a[4]/net56                                   0.0013
 soc/net775                                                    0.0013
 housekeeping/_1002_                                           0.0013
 soc/core.spi_master_cs_storage[15]                            0.0013
 soc/_03328_                                                   0.0013
 soc/_01785_                                                   0.0013
 soc/net1512                                                   0.0013
 soc/_01016_                                                   0.0013
 soc/core.mgmtsoc_bus_errors[5]                                0.0013
 soc/_02800_                                                   0.0013
 soc/_01345_                                                   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[17][11]               0.0013
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0013
 soc/_01141_                                                   0.0013
 soc/_13242_                                                   0.0013
 housekeeping/net773                                           0.0013
 soc/core.storage[10][0]                                       0.0013
 soc/_06188_                                                   0.0013
 soc/_08084_                                                   0.0013
 soc/_02053_                                                   0.0013
 soc/core.dbg_uart_length[1]                                   0.0013
 housekeeping/_1532_                                           0.0013
 mgmt_buffers/la_data_in_mprj_bar[45]                          0.0013
 soc/net2433                                                   0.0013
 housekeeping/net723                                           0.0013
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][15]       0.0013
 soc/_06849_                                                   0.0013
 soc/core.multiregimpl72_regs0                                 0.0013
 housekeeping/_0478_                                           0.0013
 housekeeping/_1146_                                           0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[7][23]                0.0013
 soc/net3331                                                   0.0013
 soc/net605                                                    0.0013
 soc/net1956                                                   0.0013
 soc/_02433_                                                   0.0013
 soc/_12750_                                                   0.0013
 housekeeping/_2384_                                           0.0013
 housekeeping/_2512_                                           0.0013
 soc/core.mgmtsoc_reload_storage[11]                           0.0013
 housekeeping/net1364                                          0.0013
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[6]   0.0013
 soc/_10001_                                                   0.0013
 housekeeping/net1138                                          0.0013
 housekeeping/net337                                           0.0013
 soc/_08434_                                                   0.0013
 soc/_01995_                                                   0.0013
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[1][0]                 0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[9][13]                0.0013
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[25]      0.0013
 soc/_01135_                                                   0.0013
 soc/core.VexRiscv.RegFilePlugin_regFile[3][25]                0.0013
 mprj_dat_i_core[11]                                           0.0013
 soc/net1004                                                   0.0013
 housekeeping/net1923                                          0.0012
 soc/core.gpioin0_pending_re                                   0.0012
 soc/_09948_                                                   0.0012
 soc/net1538                                                   0.0012
 housekeeping/_0683_                                           0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[27][29]               0.0012
 soc/_05840_                                                   0.0012
 housekeeping/_0325_                                           0.0012
 soc/_00468_                                                   0.0012
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0012
 soc/_07568_                                                   0.0012
 soc/_07885_                                                   0.0012
 soc/_01853_                                                   0.0012
 soc/_08964_                                                   0.0012
 housekeeping/net2043                                          0.0012
 soc/_13404_                                                   0.0012
 soc/_05817_                                                   0.0012
 soc/_05398_                                                   0.0012
 housekeeping/_1705_                                           0.0012
 soc/core.multiregimpl116_regs0                                0.0012
 soc/core.storage[13][3]                                       0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[24]      0.0012
 housekeeping/_0106_                                           0.0012
 soc/net2012                                                   0.0012
 soc/core.count[11]                                            0.0012
 soc/_04876_                                                   0.0012
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[23]   0.0012
 soc/core.mgmtsoc_value_status[6]                              0.0012
 soc/net544                                                    0.0012
 housekeeping/_2755_                                           0.0012
 soc/_11322_                                                   0.0012
 soc/_02169_                                                   0.0012
 soc/_10948_                                                   0.0012
 housekeeping/gpio_configure[18][5]                            0.0012
 soc/_05470_                                                   0.0012
 soc/_00049_                                                   0.0012
 soc/net1085                                                   0.0012
 soc/_01917_                                                   0.0012
 housekeeping/net782                                           0.0012
 soc/_06755_                                                   0.0012
 soc/core.VexRiscv.CsrPlugin_mtvec_base[1]                     0.0012
 soc/_00697_                                                   0.0012
 soc/_06439_                                                   0.0012
 housekeeping/_0192_                                           0.0012
 soc/_05733_                                                   0.0012
 soc/_12975_                                                   0.0012
 soc/_04988_                                                   0.0012
 soc/_01670_                                                   0.0012
 soc/_11986_                                                   0.0012
 soc/_02297_                                                   0.0012
 soc/_13070_                                                   0.0012
 housekeeping/_2764_                                           0.0012
 soc/core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[3]   0.0012
 soc/net2010                                                   0.0012
 housekeeping/_2777_                                           0.0012
 soc/_12945_                                                   0.0012
 soc/core.la_oe_storage[115]                                   0.0012
 soc/_12821_                                                   0.0012
 soc/net2540                                                   0.0012
 soc/_01723_                                                   0.0012
 mgmt_buffers/net2310                                          0.0012
 soc/_00104_                                                   0.0012
 mprj_dat_i_core[18]                                           0.0012
 soc/core.uart_rx_fifo_produce[1]                              0.0012
 soc/_06092_                                                   0.0012
 soc/_04118_                                                   0.0012
 soc/_06753_                                                   0.0012
 soc/_08175_                                                   0.0012
 mgmt_buffers/la_data_in_enable[59]                            0.0012
 housekeeping/_2857_                                           0.0012
 housekeeping/gpio_configure[34][3]                            0.0012
 soc/net1552                                                   0.0012
 soc/net3204                                                   0.0012
 gpio_control_in_2[7]/net52                                    0.0012
 gpio_control_in_2[8]/net52                                    0.0012
 soc/_04808_                                                   0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[7][24]                0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0012
 soc/net3004                                                   0.0012
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[16]   0.0012
 soc/_02649_                                                   0.0012
 soc/_06156_                                                   0.0012
 housekeeping/_2702_                                           0.0012
 soc/core.storage_1[1][3]                                      0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[1][17]                0.0012
 housekeeping/gpio_configure[6][6]                             0.0012
 soc/net3946                                                   0.0012
 soc/_11067_                                                   0.0012
 housekeeping/net1524                                          0.0012
 housekeeping/net1873                                          0.0012
 soc/_09157_                                                   0.0012
 soc/core.mgmtsoc_litespisdrphycore_sr_in[9]                   0.0012
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]   0.0012
 soc/core.storage[12][7]                                       0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[21]      0.0012
 soc/net1228                                                   0.0012
 soc/_08901_                                                   0.0012
 soc/_01792_                                                   0.0012
 soc/net2820                                                   0.0012
 soc/_04274_                                                   0.0012
 soc/_04968_                                                   0.0012
 housekeeping/_1777_                                           0.0012
 soc/net2458                                                   0.0012
 soc/net1702                                                   0.0012
 soc/_12109_                                                   0.0012
 soc/_04117_                                                   0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[30][3]                0.0012
 soc/_08497_                                                   0.0012
 soc/_06064_                                                   0.0012
 housekeeping/_1937_                                           0.0012
 soc/net919                                                    0.0012
 soc/core.la_ien_storage[22]                                   0.0012
 housekeeping/_2046_                                           0.0012
 housekeeping/_2061_                                           0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[15][9]                0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[18]      0.0012
 soc/_02431_                                                   0.0012
 soc/_03607_                                                   0.0012
 soc/_03701_                                                   0.0012
 soc/net3049                                                   0.0012
 soc/net3986                                                   0.0012
 housekeeping/net1112                                          0.0012
 soc/_09192_                                                   0.0012
 housekeeping/_1242_                                           0.0012
 soc/_02272_                                                   0.0012
 housekeeping/_1953_                                           0.0012
 soc/_03659_                                                   0.0012
 soc/net1485                                                   0.0012
 soc/_01337_                                                   0.0012
 housekeeping/net1170                                          0.0012
 soc/_12927_                                                   0.0012
 housekeeping/_1403_                                           0.0012
 soc/_06025_                                                   0.0012
 soc/net1775                                                   0.0012
 gpio_control_in_2[8]/net53                                    0.0012
 soc/_05946_                                                   0.0012
 housekeeping/gpio_configure[15][8]                            0.0012
 soc/net1329                                                   0.0012
 soc/_02418_                                                   0.0012
 housekeeping/_1572_                                           0.0012
 soc/net4100                                                   0.0012
 soc/_10014_                                                   0.0012
 soc/_01535_                                                   0.0012
 soc/_03739_                                                   0.0012
 la_iena_mprj[101]                                             0.0012
 soc/_06391_                                                   0.0012
 housekeeping/_0357_                                           0.0012
 soc/_12363_                                                   0.0012
 soc/_01088_                                                   0.0012
 soc/net2455                                                   0.0012
 soc/_01708_                                                   0.0012
 housekeeping/_0767_                                           0.0012
 housekeeping/net1013                                          0.0012
 housekeeping/_1007_                                           0.0012
 housekeeping/_0542_                                           0.0012
 housekeeping/serial_bb_data_1                                 0.0012
 housekeeping/net1902                                          0.0012
 soc/_10433_                                                   0.0012
 soc/_08333_                                                   0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0012
 housekeeping/net1460                                          0.0012
 soc/_10293_                                                   0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[22][29]               0.0012
 soc/core.multiregimpl90_regs0                                 0.0012
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0012
 housekeeping/net1402                                          0.0012
 soc/net2897                                                   0.0012
 soc/core.VexRiscv.CsrPlugin_mtvec_base[15]                    0.0012
 soc/_11203_                                                   0.0012
 soc/_07395_                                                   0.0012
 soc/net923                                                    0.0012
 housekeeping/_0180_                                           0.0012
 housekeeping/mgmt_gpio_data_buf[2]                            0.0012
 soc/_05102_                                                   0.0012
 soc/_09070_                                                   0.0012
 soc/_02902_                                                   0.0012
 soc/core.mgmtsoc_bus_errors[17]                               0.0012
 soc/_04834_                                                   0.0012
 soc/net4033                                                   0.0012
 soc/_05316_                                                   0.0012
 soc/_11009_                                                   0.0012
 soc/_01031_                                                   0.0012
 soc/_02270_                                                   0.0012
 housekeeping/_0362_                                           0.0012
 soc/_06581_                                                   0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0012
 soc/net1191                                                   0.0012
 housekeeping/_0267_                                           0.0012
 soc/_02483_                                                   0.0012
 housekeeping/_0816_                                           0.0012
 soc/_10288_                                                   0.0012
 housekeeping/_3144_                                           0.0012
 soc/core.RAM128/BLOCK[1].RAM32.Do0[13]                        0.0012
 housekeeping/_2438_                                           0.0012
 soc/_06183_                                                   0.0012
 soc/_01877_                                                   0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[18]      0.0012
 housekeeping/gpio_configure[25][5]                            0.0012
 soc/_13055_                                                   0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[25]      0.0012
 soc/net1753                                                   0.0012
 soc/net992                                                    0.0012
 soc/_03473_                                                   0.0012
 soc/_03559_                                                   0.0012
 soc/_11712_                                                   0.0012
 housekeeping/_2745_                                           0.0012
 soc/net1515                                                   0.0012
 soc/_02525_                                                   0.0012
 soc/_01311_                                                   0.0012
 soc/net2843                                                   0.0012
 housekeeping/_1358_                                           0.0012
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][27]      0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0012
 soc/_01637_                                                   0.0012
 soc/core.mgmtsoc_litespimmap_burst_adr[19]                    0.0012
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][20]       0.0012
 soc/_13417_                                                   0.0012
 soc/_09902_                                                   0.0012
 soc/core.RAM256/BANK128[1].RAM128.Do0[8]                      0.0012
 soc/core.VexRiscv.externalInterrupt                           0.0012
 soc/core.RAM256/BANK128[0].RAM128.Do0MUX.SEL1[1]              0.0012
 housekeeping/net1322                                          0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0012
 housekeeping/net415                                           0.0012
 housekeeping/net296                                           0.0012
 soc/_09091_                                                   0.0012
 housekeeping/_1451_                                           0.0012
 housekeeping/_1213_                                           0.0012
 soc/_02038_                                                   0.0012
 soc/_03877_                                                   0.0012
 soc/net2715                                                   0.0012
 soc/_10223_                                                   0.0012
 housekeeping/net1637                                          0.0012
 soc/net3836                                                   0.0012
 soc/_06508_                                                   0.0012
 housekeeping/_2144_                                           0.0012
 soc/_13596_                                                   0.0012
 soc/_05125_                                                   0.0012
 mgmt_buffers/net173                                           0.0012
 mgmt_buffers/la_data_in_mprj_bar[31]                          0.0012
 soc/core.VexRiscv.execute_to_memory_PC[6]                     0.0012
 soc/_04041_                                                   0.0012
 housekeeping/net1071                                          0.0012
 soc/core.uart_phy_tx_tick                                     0.0012
 housekeeping/net745                                           0.0012
 soc/_02134_                                                   0.0012
 soc/_06879_                                                   0.0012
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[25]                 0.0012
 soc/_01807_                                                   0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[22][17]               0.0012
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[1]               0.0012
 housekeeping/_2566_                                           0.0012
 housekeeping/_0926_                                           0.0012
 soc/core.dbg_uart_tx_phase[8]                                 0.0012
 soc/_00445_                                                   0.0012
 soc/_12938_                                                   0.0012
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0012
 soc/_07269_                                                   0.0012
 soc/net1195                                                   0.0012
 soc/_02355_                                                   0.0012
 soc/_05512_                                                   0.0012
 soc/_08688_                                                   0.0012
 soc/net822                                                    0.0012
 housekeeping/_0675_                                           0.0012
 soc/net1912                                                   0.0012
 soc/_04510_                                                   0.0012
 mgmt_buffers/net139                                           0.0012
 housekeeping/_1485_                                           0.0012
 housekeeping/net1492                                          0.0012
 soc/net2865                                                   0.0012
 soc/_10493_                                                   0.0012
 soc/_01193_                                                   0.0012
 soc/_07067_                                                   0.0012
 soc/core.RAM128/BLOCK[3].RAM32.Do0[7]                         0.0012
 soc/_01084_                                                   0.0012
 housekeeping/_0917_                                           0.0012
 soc/_02548_                                                   0.0012
 soc/_12096_                                                   0.0012
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0012
 housekeeping/_1670_                                           0.0012
 soc/_07407_                                                   0.0012
 gpio_control_in_1[5]/shift_register[8]                        0.0012
 gpio_control_in_2[0]/shift_register[8]                        0.0012
 soc/core.dbg_uart_tx_phase[27]                                0.0012
 housekeeping/_0423_                                           0.0012
 soc/core.spi_master_clk_divider1[15]                          0.0012
 housekeeping/_2468_                                           0.0012
 soc/_05095_                                                   0.0012
 housekeeping/_0136_                                           0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0012
 soc/net3207                                                   0.0012
 soc/_04126_                                                   0.0012
 soc/_02859_                                                   0.0012
 housekeeping/net969                                           0.0012
 soc/net2267                                                   0.0012
 soc/_04197_                                                   0.0012
 soc/net3770                                                   0.0012
 soc/_00771_                                                   0.0012
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0012
 soc/core.mgmtsoc_value[23]                                    0.0012
 soc/_04751_                                                   0.0012
 housekeeping/_1339_                                           0.0012
 mprj_dat_i_core[10]                                           0.0012
 soc/_05005_                                                   0.0012
 soc/_02019_                                                   0.0012
 housekeeping/_0284_                                           0.0012
 soc/_09377_                                                   0.0012
 soc/_07120_                                                   0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0012
 soc/_03663_                                                   0.0012
 soc/_09915_                                                   0.0012
 housekeeping/_1487_                                           0.0012
 soc/_06403_                                                   0.0012
 mgmt_buffers/mprj_dat_i_core_bar[20]                          0.0012
 mgmt_buffers/la_data_in_mprj_bar[55]                          0.0012
 housekeeping/_1316_                                           0.0012
 housekeeping/_0706_                                           0.0012
 soc/net1741                                                   0.0012
 soc/_02383_                                                   0.0012
 soc/_09731_                                                   0.0012
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0012
 soc/_11351_                                                   0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[29]      0.0012
 housekeeping/xfer_state[2]                                    0.0012
 soc/net989                                                    0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[31][6]                0.0012
 housekeeping/_2170_                                           0.0012
 soc/_09626_                                                   0.0012
 soc/core.RAM128/BLOCK[1].RAM32.Do0[6]                         0.0012
 soc/_05612_                                                   0.0012
 housekeeping/net1649                                          0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[21][28]               0.0012
 soc/_00292_                                                   0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[21][19]               0.0012
 soc/_05447_                                                   0.0012
 soc/_00247_                                                   0.0012
 soc/net4650                                                   0.0012
 soc/_07988_                                                   0.0012
 soc/core.RAM256/BANK128[1].RAM128.Do0MUX.SEL0[2]              0.0012
 soc/net2728                                                   0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[24]      0.0012
 housekeeping/net2042                                          0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0012
 soc/_08528_                                                   0.0012
 soc/_06132_                                                   0.0012
 soc/net576                                                    0.0012
 mgmt_buffers/net171                                           0.0012
 soc/_00885_                                                   0.0012
 housekeeping/net804                                           0.0012
 soc/net326                                                    0.0012
 soc/_12511_                                                   0.0012
 soc/_00768_                                                   0.0012
 gpio_control_in_1a[3]/shift_register[4]                       0.0012
 soc/_12287_                                                   0.0012
 soc/net3162                                                   0.0012
 soc/net1651                                                   0.0012
 soc/_11311_                                                   0.0012
 housekeeping/gpio_configure[0][4]                             0.0012
 soc/core.multiregimpl4_regs0                                  0.0012
 soc/net1175                                                   0.0012
 housekeeping/net1095                                          0.0012
 soc/_08921_                                                   0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[1]       0.0012
 housekeeping/_0403_                                           0.0012
 soc/_02233_                                                   0.0012
 soc/net2448                                                   0.0012
 soc/_00660_                                                   0.0012
 housekeeping/net1761                                          0.0012
 housekeeping/_0169_                                           0.0012
 soc/_07592_                                                   0.0012
 soc/_12007_                                                   0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0012
 soc/net1154                                                   0.0012
 soc/_10584_                                                   0.0012
 soc/net1082                                                   0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[20]      0.0012
 soc/_05520_                                                   0.0012
 soc/net2855                                                   0.0012
 soc/_07473_                                                   0.0012
 soc/net606                                                    0.0012
 soc/_03154_                                                   0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[19]      0.0012
 soc/_06606_                                                   0.0012
 soc/core.la_ien_storage[69]                                   0.0012
 soc/core.multiregimpl19_regs0                                 0.0012
 soc/net2509                                                   0.0012
 soc/_01770_                                                   0.0012
 soc/net3831                                                   0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[19][15]               0.0012
 soc/net3832                                                   0.0012
 soc/_05599_                                                   0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[3][14]                0.0012
 soc/_02645_                                                   0.0012
 soc/net1987                                                   0.0012
 soc/core.RAM256/BANK128[1].RAM128.Do0MUX.SEL0[0]              0.0012
 soc/net2716                                                   0.0012
 soc/_04089_                                                   0.0012
 housekeeping/_0872_                                           0.0012
 soc/_06978_                                                   0.0012
 soc/_01493_                                                   0.0012
 soc/_05368_                                                   0.0012
 soc/core.storage[3][1]                                        0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[22][8]                0.0012
 soc/net2480                                                   0.0012
 soc/net3868                                                   0.0012
 soc/core.mgmtsoc_litespimmap_burst_adr[10]                    0.0012
 soc/_05405_                                                   0.0012
 soc/net2004                                                   0.0012
 soc/net1977                                                   0.0012
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[7]            0.0012
 soc/_01710_                                                   0.0012
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][6]        0.0012
 housekeeping/_0315_                                           0.0012
 soc/_13600_                                                   0.0012
 soc/_05300_                                                   0.0012
 housekeeping/_0316_                                           0.0012
 soc/_02002_                                                   0.0012
 soc/_00099_                                                   0.0012
 soc/core.RAM128/BLOCK[2].RAM32.Do0[2]                         0.0012
 mgmt_buffers/net679                                           0.0012
 housekeeping/_0149_                                           0.0012
 soc/_02442_                                                   0.0012
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0012
 soc/_07263_                                                   0.0012
 soc/_01874_                                                   0.0012
 soc/_13083_                                                   0.0012
 housekeeping/_2583_                                           0.0012
 housekeeping/_0186_                                           0.0012
 housekeeping/_2080_                                           0.0012
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[24]   0.0012
 soc/_00352_                                                   0.0012
 housekeeping/_3062_                                           0.0012
 soc/_06398_                                                   0.0012
 housekeeping/_2333_                                           0.0012
 soc/_03849_                                                   0.0012
 soc/net3171                                                   0.0012
 soc/_09393_                                                   0.0012
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0012
 housekeeping/net1906                                          0.0012
 soc/_06655_                                                   0.0012
 soc/core.slave_sel_r[3]                                       0.0012
 soc/_01115_                                                   0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[7][12]                0.0012
 housekeeping/_1388_                                           0.0012
 housekeeping/gpio_configure[15][2]                            0.0012
 soc/net1949                                                   0.0012
 soc/core.mgmtsoc_bus_errors[12]                               0.0012
 soc/_12148_                                                   0.0012
 soc/net2017                                                   0.0012
 soc/_00618_                                                   0.0012
 soc/_03504_                                                   0.0012
 soc/core.VexRiscv.RegFilePlugin_regFile[11][16]               0.0012
 soc/net4007                                                   0.0012
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[14]         0.0012
 soc/net3549                                                   0.0012
 soc/_05111_                                                   0.0012
 soc/_03808_                                                   0.0012
 soc/_05245_                                                   0.0012
 soc/_01896_                                                   0.0012
 soc/_01981_                                                   0.0012
 housekeeping/_0503_                                           0.0012
 soc/_10301_                                                   0.0012
 housekeeping/_0456_                                           0.0012
 soc/_07260_                                                   0.0012
 housekeeping/_0505_                                           0.0012
 soc/net545                                                    0.0012
 soc/_10745_                                                   0.0012
 housekeeping/_0497_                                           0.0012
 mgmt_buffers/net142                                           0.0012
 housekeeping/_2551_                                           0.0011
 soc/_02099_                                                   0.0011
 housekeeping/gpio_configure[5][10]                            0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[0][22]                0.0011
 soc/_02626_                                                   0.0011
 soc/_10242_                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[2][0]                 0.0011
 soc/_00576_                                                   0.0011
 soc/_00708_                                                   0.0011
 soc/net2590                                                   0.0011
 soc/_02063_                                                   0.0011
 soc/_03006_                                                   0.0011
 soc/_07560_                                                   0.0011
 soc/_02386_                                                   0.0011
 housekeeping/_2946_                                           0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0011
 housekeeping/_1881_                                           0.0011
 mgmt_buffers/net453                                           0.0011
 housekeeping/_2233_                                           0.0011
 soc/_12428_                                                   0.0011
 housekeeping/gpio_configure[32][8]                            0.0011
 housekeeping/_1553_                                           0.0011
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][27]      0.0011
 soc/_10515_                                                   0.0011
 soc/net3271                                                   0.0011
 soc/net1167                                                   0.0011
 soc/_08963_                                                   0.0011
 housekeeping/net283                                           0.0011
 housekeeping/_0345_                                           0.0011
 soc/net2529                                                   0.0011
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][24]   0.0011
 soc/_01956_                                                   0.0011
 housekeeping/_1535_                                           0.0011
 soc/net1344                                                   0.0011
 soc/core.la_oe_storage[53]                                    0.0011
 soc/net2544                                                   0.0011
 housekeeping/_2971_                                           0.0011
 soc/net1118                                                   0.0011
 housekeeping/_1019_                                           0.0011
 housekeeping/net625                                           0.0011
 soc/net1598                                                   0.0011
 la_data_in_mprj[100]                                          0.0011
 soc/core.uart_phy_rx_phase[29]                                0.0011
 soc/_05901_                                                   0.0011
 soc/_12116_                                                   0.0011
 housekeeping/gpio_configure[12][12]                           0.0011
 soc/net1404                                                   0.0011
 soc/_08986_                                                   0.0011
 gpio_control_bidir_1[1]/net47                                 0.0011
 soc/core.spi_master_clk_divider1[13]                          0.0011
 soc/core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[14]   0.0011
 soc/core.storage[4][0]                                        0.0011
 soc/net1537                                                   0.0011
 soc/_09612_                                                   0.0011
 soc/_10315_                                                   0.0011
 soc/_05968_                                                   0.0011
 soc/net3763                                                   0.0011
 soc/_02138_                                                   0.0011
 housekeeping/_2413_                                           0.0011
 soc/_00705_                                                   0.0011
 soc/net3622                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[21][13]               0.0011
 soc/_04674_                                                   0.0011
 soc/_05527_                                                   0.0011
 housekeeping/_0685_                                           0.0011
 soc/_01997_                                                   0.0011
 soc/_00353_                                                   0.0011
 soc/_06233_                                                   0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0   0.0011
 soc/_00592_                                                   0.0011
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[3]        0.0011
 soc/_01283_                                                   0.0011
 housekeeping/_2629_                                           0.0011
 soc/_11049_                                                   0.0011
 soc/net1506                                                   0.0011
 soc/_10029_                                                   0.0011
 housekeeping/net1122                                          0.0011
 soc/_06524_                                                   0.0011
 mgmt_buffers/la_data_in_enable[69]                            0.0011
 housekeeping/_1387_                                           0.0011
 soc/_11428_                                                   0.0011
 soc/net3655                                                   0.0011
 soc/_04737_                                                   0.0011
 gpio_control_in_2[8]/net58                                    0.0011
 housekeeping/_2969_                                           0.0011
 soc/_08631_                                                   0.0011
 soc/net2823                                                   0.0011
 soc/core.gpioin4_gpioin4_trigger_d                            0.0011
 soc/net800                                                    0.0011
 soc/_11687_                                                   0.0011
 housekeeping/_0309_                                           0.0011
 soc/net2247                                                   0.0011
 soc/net934                                                    0.0011
 soc/_12234_                                                   0.0011
 soc/_03374_                                                   0.0011
 housekeeping/_3101_                                           0.0011
 soc/_02568_                                                   0.0011
 soc/net1434                                                   0.0011
 soc/_06285_                                                   0.0011
 gpio_control_in_2[2]/shift_register[10]                       0.0011
 gpio_control_in_2[7]/shift_register[10]                       0.0011
 gpio_control_in_1a[3]/shift_register[10]                      0.0011
 gpio_control_in_1[2]/shift_register[10]                       0.0011
 gpio_control_bidir_2[0]/shift_register[10]                    0.0011
 gpio_control_in_2[4]/shift_register[10]                       0.0011
 gpio_control_in_2[9]/shift_register[10]                       0.0011
 gpio_control_in_1a[5]/shift_register[10]                      0.0011
 gpio_control_in_1[4]/shift_register[10]                       0.0011
 gpio_control_in_2[1]/shift_register[10]                       0.0011
 gpio_control_bidir_2[2]/shift_register[10]                    0.0011
 gpio_control_in_1[1]/shift_register[10]                       0.0011
 gpio_control_in_2[3]/shift_register[10]                       0.0011
 gpio_control_in_2[8]/shift_register[10]                       0.0011
 gpio_control_in_1[3]/shift_register[10]                       0.0011
 gpio_control_in_1a[4]/shift_register[10]                      0.0011
 gpio_control_in_2[0]/shift_register[10]                       0.0011
 gpio_control_bidir_2[1]/shift_register[10]                    0.0011
 gpio_control_in_2[5]/shift_register[10]                       0.0011
 gpio_control_in_1[0]/shift_register[10]                       0.0011
 gpio_control_in_2[6]/shift_register[10]                       0.0011
 gpio_control_in_1[5]/shift_register[10]                       0.0011
 soc/_02142_                                                   0.0011
 soc/core.mgmtsoc_litespisdrphycore_storage[0]                 0.0011
 soc/_06917_                                                   0.0011
 soc/net4071                                                   0.0011
 housekeeping/net1644                                          0.0011
 soc/_02576_                                                   0.0011
 hk_dat_i[27]                                                  0.0011
 soc/_10645_                                                   0.0011
 housekeeping/_0134_                                           0.0011
 housekeeping/gpio_configure[18][1]                            0.0011
 gpio_control_in_1[2]/net54                                    0.0011
 soc/_11122_                                                   0.0011
 housekeeping/net1959                                          0.0011
 soc/net3808                                                   0.0011
 soc/_00379_                                                   0.0011
 housekeeping/net1147                                          0.0011
 soc/_03731_                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[27][27]               0.0011
 soc/_02447_                                                   0.0011
 soc/_04085_                                                   0.0011
 soc/net783                                                    0.0011
 housekeeping/_3154_                                           0.0011
 soc/_06467_                                                   0.0011
 soc/_05873_                                                   0.0011
 soc/_03780_                                                   0.0011
 housekeeping/net1742                                          0.0011
 soc/_04081_                                                   0.0011
 soc/net1304                                                   0.0011
 soc/_11914_                                                   0.0011
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[13]         0.0011
 housekeeping/_1038_                                           0.0011
 soc/_02734_                                                   0.0011
 soc/core.multiregimpl71_regs0                                 0.0011
 gpio_control_in_1[3]/net53                                    0.0011
 soc/_12664_                                                   0.0011
 soc/_12991_                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[29][12]               0.0011
 soc/net2956                                                   0.0011
 soc/_03846_                                                   0.0011
 soc/core.RAM128/BLOCK[0].RAM32.Do0[13]                        0.0011
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[17]      0.0011
 housekeeping/net820                                           0.0011
 soc/_01548_                                                   0.0011
 housekeeping/hkspi.odata[4]                                   0.0011
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][10]       0.0011
 housekeeping/_0306_                                           0.0011
 soc/_01473_                                                   0.0011
 housekeeping/net115                                           0.0011
 soc/_07989_                                                   0.0011
 soc/_01799_                                                   0.0011
 soc/_10632_                                                   0.0011
 soc/_00812_                                                   0.0011
 soc/net1745                                                   0.0011
 soc/_02312_                                                   0.0011
 housekeeping/_1859_                                           0.0011
 soc/net899                                                    0.0011
 soc/_03891_                                                   0.0011
 soc/core.dbg_uart_length[3]                                   0.0011
 soc/core.multiregimpl129_regs0                                0.0011
 soc/_09960_                                                   0.0011
 soc/_11458_                                                   0.0011
 housekeeping/_1790_                                           0.0011
 soc/_05983_                                                   0.0011
 soc/core.mgmtsoc_litespimmap_burst_adr[15]                    0.0011
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0011
 soc/_12034_                                                   0.0011
 soc/_11988_                                                   0.0011
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][6]        0.0011
 soc/net1435                                                   0.0011
 housekeeping/net1174                                          0.0011
 soc/core.spi_master_cs_storage[5]                             0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0011
 soc/_01758_                                                   0.0011
 soc/core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]   0.0011
 soc/_04976_                                                   0.0011
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0011
 soc/net2805                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[29][27]               0.0011
 soc/_05184_                                                   0.0011
 soc/_02889_                                                   0.0011
 soc/net2265                                                   0.0011
 soc/_06032_                                                   0.0011
 soc/net1558                                                   0.0011
 soc/net985                                                    0.0011
 housekeeping/_0551_                                           0.0011
 soc/_09283_                                                   0.0011
 soc/net769                                                    0.0011
 soc/core.la_oe_storage[77]                                    0.0011
 housekeeping/_2634_                                           0.0011
 soc/_06437_                                                   0.0011
 housekeeping/_0253_                                           0.0011
 soc/_03321_                                                   0.0011
 soc/net1194                                                   0.0011
 soc/_00844_                                                   0.0011
 soc/_08349_                                                   0.0011
 soc/core.multiregimpl16_regs0                                 0.0011
 soc/_04825_                                                   0.0011
 soc/net2284                                                   0.0011
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[29]         0.0011
 housekeeping/_0617_                                           0.0011
 soc/_00899_                                                   0.0011
 housekeeping/net499                                           0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[2][30]                0.0011
 soc/net819                                                    0.0011
 soc/_13145_                                                   0.0011
 soc/_01791_                                                   0.0011
 housekeeping/gpio_configure[27][4]                            0.0011
 soc/_02126_                                                   0.0011
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0011
 soc/net1361                                                   0.0011
 housekeeping/gpio_configure[25][8]                            0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[31]      0.0011
 soc/_04500_                                                   0.0011
 mgmt_buffers/la_data_in_enable[90]                            0.0011
 soc/_07312_                                                   0.0011
 soc/core.la_oe_storage[34]                                    0.0011
 housekeeping/net1719                                          0.0011
 soc/core.VexRiscv.decode_to_execute_RS1[6]                    0.0011
 housekeeping/net1182                                          0.0011
 soc/_08046_                                                   0.0011
 soc/_08418_                                                   0.0011
 soc/_04290_                                                   0.0011
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[0]       0.0011
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0011
 soc/_11997_                                                   0.0011
 soc/_09826_                                                   0.0011
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]   0.0011
 soc/_08331_                                                   0.0011
 soc/_04588_                                                   0.0011
 soc/_01150_                                                   0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[1]       0.0011
 soc/_02622_                                                   0.0011
 housekeeping/_0226_                                           0.0011
 soc/net3818                                                   0.0011
 soc/_00921_                                                   0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[16]      0.0011
 soc/_00197_                                                   0.0011
 soc/core.mgmtsoc_litespisdrphycore_sr_in[3]                   0.0011
 soc/_11499_                                                   0.0011
 soc/_09374_                                                   0.0011
 housekeeping/_0811_                                           0.0011
 soc/_12365_                                                   0.0011
 soc/net1075                                                   0.0011
 soc/core.la_ien_storage[13]                                   0.0011
 soc/_13413_                                                   0.0011
 soc/core.RAM128/BLOCK[3].RAM32.Do0[15]                        0.0011
 soc/_06510_                                                   0.0011
 housekeeping/net591                                           0.0011
 soc/_05157_                                                   0.0011
 soc/_01171_                                                   0.0011
 soc/_05977_                                                   0.0011
 soc/_02226_                                                   0.0011
 soc/_08200_                                                   0.0011
 housekeeping/_2615_                                           0.0011
 soc/net2767                                                   0.0011
 housekeeping/net422                                           0.0011
 soc/_02875_                                                   0.0011
 housekeeping/net1752                                          0.0011
 soc/_06558_                                                   0.0011
 housekeeping/_0911_                                           0.0011
 soc/_00978_                                                   0.0011
 hk_dat_i[28]                                                  0.0011
 soc/_02579_                                                   0.0011
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0011
 soc/_04694_                                                   0.0011
 soc/_04626_                                                   0.0011
 soc/_05475_                                                   0.0011
 housekeeping/net1383                                          0.0011
 soc/_02911_                                                   0.0011
 soc/_00264_                                                   0.0011
 soc/net887                                                    0.0011
 soc/net4398                                                   0.0011
 soc/_12747_                                                   0.0011
 soc/_04280_                                                   0.0011
 soc/_01242_                                                   0.0011
 housekeeping/_0372_                                           0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0011
 soc/_11794_                                                   0.0011
 soc/_02243_                                                   0.0011
 soc/_06058_                                                   0.0011
 soc/core.mgmtsoc_bus_errors[24]                               0.0011
 housekeeping/net1704                                          0.0011
 housekeeping/_0532_                                           0.0011
 soc/_05349_                                                   0.0011
 housekeeping/_0959_                                           0.0011
 soc/net2915                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[19][5]                0.0011
 soc/core.mgmtsoc_master_phyconfig_storage[22]                 0.0011
 housekeeping/_3150_                                           0.0011
 soc/_05806_                                                   0.0011
 soc/_05054_                                                   0.0011
 soc/_09548_                                                   0.0011
 soc/_01200_                                                   0.0011
 housekeeping/_0144_                                           0.0011
 soc/_12537_                                                   0.0011
 soc/net2219                                                   0.0011
 soc/_12146_                                                   0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0011
 soc/core.mgmtsoc_litespimmap_storage[0]                       0.0011
 soc/_03841_                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[0][28]                0.0011
 soc/_12141_                                                   0.0011
 soc/_00401_                                                   0.0011
 soc/core.mgmtsoc_litespisdrphycore_sr_in[13]                  0.0011
 housekeeping/_1580_                                           0.0011
 soc/_11801_                                                   0.0011
 soc/_04947_                                                   0.0011
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0011
 housekeeping/_0612_                                           0.0011
 soc/core.mgmtsoc_value_status[20]                             0.0011
 soc/_06873_                                                   0.0011
 soc/_06039_                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[4][13]                0.0011
 soc/_04123_                                                   0.0011
 soc/_00481_                                                   0.0011
 housekeeping/net858                                           0.0011
 soc/core.dbg_uart_data[19]                                    0.0011
 soc/_09286_                                                   0.0011
 soc/net2900                                                   0.0011
 soc/_10137_                                                   0.0011
 soc/core.VexRiscv._zz_execute_ALU_BITWISE_CTRL[0]             0.0011
 soc/_02455_                                                   0.0011
 la_iena_mprj[103]                                             0.0011
 soc/_03515_                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[22][10]               0.0011
 soc/net2470                                                   0.0011
 soc/_04803_                                                   0.0011
 soc/_04643_                                                   0.0011
 soc/_03054_                                                   0.0011
 soc/net2825                                                   0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0011
 soc/_05168_                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[21][10]               0.0011
 soc/_02349_                                                   0.0011
 housekeeping/_2595_                                           0.0011
 housekeeping/gpio_configure[20][9]                            0.0011
 soc/_10648_                                                   0.0011
 housekeeping/net817                                           0.0011
 soc/_04325_                                                   0.0011
 soc/_13227_                                                   0.0011
 soc/_00053_                                                   0.0011
 soc/_00560_                                                   0.0011
 housekeeping/net980                                           0.0011
 soc/net3475                                                   0.0011
 soc/_08241_                                                   0.0011
 housekeeping/_0193_                                           0.0011
 soc/_00067_                                                   0.0011
 soc/net2498                                                   0.0011
 soc/_02221_                                                   0.0011
 housekeeping/_0000_                                           0.0011
 soc/_12448_                                                   0.0011
 housekeeping/_2299_                                           0.0011
 soc/_04087_                                                   0.0011
 soc/net2008                                                   0.0011
 la_iena_mprj[87]                                              0.0011
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[8]       0.0011
 soc/core.VexRiscv.memory_arbitration_isValid                  0.0011
 soc/net1282                                                   0.0011
 soc/net3025                                                   0.0011
 soc/_06381_                                                   0.0011
 soc/net2537                                                   0.0011
 soc/_03735_                                                   0.0011
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0011
 mgmt_buffers/la_data_in_mprj_bar[42]                          0.0011
 housekeeping/_2330_                                           0.0011
 soc/_05121_                                                   0.0011
 housekeeping/gpio_configure[29][11]                           0.0011
 soc/_02788_                                                   0.0011
 housekeeping/_1824_                                           0.0011
 soc/core.RAM128/BLOCK[3].RAM32.Do0[8]                         0.0011
 housekeeping/gpio_configure[9][10]                            0.0011
 housekeeping/gpio_configure[21][10]                           0.0011
 mgmt_buffers/la_data_in_enable[10]                            0.0011
 soc/net2538                                                   0.0011
 gpio_control_in_2[9]/net52                                    0.0011
 soc/core.spi_master_clk_divider1[5]                           0.0011
 soc/_10391_                                                   0.0011
 soc/_03010_                                                   0.0011
 soc/_01660_                                                   0.0011
 soc/_12867_                                                   0.0011
 soc/net896                                                    0.0011
 soc/_05921_                                                   0.0011
 soc/_05012_                                                   0.0011
 soc/_12624_                                                   0.0011
 soc/_01074_                                                   0.0011
 soc/_03466_                                                   0.0011
 soc/net1155                                                   0.0011
 housekeeping/net815                                           0.0011
 soc/_12066_                                                   0.0011
 soc/_02354_                                                   0.0011
 soc/net2217                                                   0.0011
 soc/_07703_                                                   0.0011
 housekeeping/_1549_                                           0.0011
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B   0.0011
 soc/net1954                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[27][13]               0.0011
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0011
 soc/_03330_                                                   0.0011
 soc/net1779                                                   0.0011
 housekeeping/_1716_                                           0.0011
 housekeeping/_0475_                                           0.0011
 soc/net2234                                                   0.0011
 housekeeping/_0587_                                           0.0011
 soc/_08111_                                                   0.0011
 soc/_01714_                                                   0.0011
 soc/core.VexRiscv.execute_to_memory_PC[25]                    0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[8][31]                0.0011
 soc/_10860_                                                   0.0011
 soc/_00847_                                                   0.0011
 housekeeping/net1217                                          0.0011
 soc/_10739_                                                   0.0011
 soc/core.mgmtsoc_bus_errors[0]                                0.0011
 soc/net4086                                                   0.0011
 soc/_03475_                                                   0.0011
 soc/_07832_                                                   0.0011
 housekeeping/gpio_configure[25][12]                           0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[3]       0.0011
 soc/net1719                                                   0.0011
 soc/_04154_                                                   0.0011
 soc/net2800                                                   0.0011
 soc/_09116_                                                   0.0011
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0011
 soc/_00855_                                                   0.0011
 soc/_04020_                                                   0.0011
 housekeeping/_2737_                                           0.0011
 housekeeping/gpio_configure[17][12]                           0.0011
 soc/_04129_                                                   0.0011
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0011
 soc/_07380_                                                   0.0011
 soc/net2695                                                   0.0011
 soc/_09994_                                                   0.0011
 soc/_00973_                                                   0.0011
 soc/core.la_ien_storage[50]                                   0.0011
 soc/net1740                                                   0.0011
 soc/_03978_                                                   0.0011
 soc/_09558_                                                   0.0011
 soc/_11994_                                                   0.0011
 soc/_00232_                                                   0.0011
 soc/_11872_                                                   0.0011
 soc/_03761_                                                   0.0011
 housekeeping/_2858_                                           0.0011
 soc/_02009_                                                   0.0011
 soc/_04707_                                                   0.0011
 soc/_02249_                                                   0.0011
 soc/_08629_                                                   0.0011
 la_data_in_mprj[113]                                          0.0011
 soc/core.spi_master_miso[2]                                   0.0011
 housekeeping/_2868_                                           0.0011
 soc/_07382_                                                   0.0011
 soc/_09877_                                                   0.0011
 soc/_03335_                                                   0.0011
 soc/net1942                                                   0.0011
 housekeeping/_0452_                                           0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[8][5]                 0.0011
 soc/_05356_                                                   0.0011
 soc/core.uart_phy_tx_phase[22]                                0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[18][22]               0.0011
 soc/_10383_                                                   0.0011
 soc/_00611_                                                   0.0011
 soc/core.la_ien_storage[89]                                   0.0011
 soc/_12092_                                                   0.0011
 soc/_01489_                                                   0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[20][20]               0.0011
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[19]      0.0011
 soc/_03592_                                                   0.0011
 mgmt_buffers/la_data_in_mprj_bar[65]                          0.0011
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][12]   0.0011
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[13]       0.0011
 soc/_01748_                                                   0.0011
 housekeeping/net963                                           0.0011
 soc/_08316_                                                   0.0011
 soc/_10303_                                                   0.0011
 housekeeping/_0782_                                           0.0011
 soc/core.VexRiscv.RegFilePlugin_regFile[27][17]               0.0011
 soc/_03653_                                                   0.0011
 soc/_00328_                                                   0.0010
 soc/_12611_                                                   0.0010
 soc/_13046_                                                   0.0010
 soc/_12589_                                                   0.0010
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[12]           0.0010
 soc/net2054                                                   0.0010
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[15]      0.0010
 housekeeping/net352                                           0.0010
 soc/_01497_                                                   0.0010
 soc/_03710_                                                   0.0010
 soc/_12646_                                                   0.0010
 soc/core.la_ien_storage[5]                                    0.0010
 soc/_02738_                                                   0.0010
 soc/_12288_                                                   0.0010
 soc/_13441_                                                   0.0010
 soc/_05422_                                                   0.0010
 housekeeping/net999                                           0.0010
 soc/core.VexRiscv.lastStagePc[22]                             0.0010
 soc/_12228_                                                   0.0010
 soc/_02833_                                                   0.0010
 soc/_07343_                                                   0.0010
 soc/_13258_                                                   0.0010
 soc/_13186_                                                   0.0010
 soc/_01565_                                                   0.0010
 soc/_00416_                                                   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[16][17]               0.0010
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[3]   0.0010
 soc/_02325_                                                   0.0010
 soc/_07039_                                                   0.0010
 soc/net3650                                                   0.0010
 soc/_09720_                                                   0.0010
 housekeeping/_1967_                                           0.0010
 soc/_10332_                                                   0.0010
 housekeeping/_2643_                                           0.0010
 soc/_03818_                                                   0.0010
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[28]                   0.0010
 soc/net1952                                                   0.0010
 soc/core.dbg_uart_tx_phase[21]                                0.0010
 soc/_00835_                                                   0.0010
 soc/_05122_                                                   0.0010
 soc/_02408_                                                   0.0010
 soc/core.mgmtsoc_load_storage[8]                              0.0010
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[27]              0.0010
 soc/_05895_                                                   0.0010
 soc/_02539_                                                   0.0010
 housekeeping/_0251_                                           0.0010
 soc/_08946_                                                   0.0010
 housekeeping/gpio_configure[31][9]                            0.0010
 soc/net3053                                                   0.0010
 housekeeping/net1044                                          0.0010
 housekeeping/_2718_                                           0.0010
 soc/_00923_                                                   0.0010
 housekeeping/net1016                                          0.0010
 housekeeping/net1450                                          0.0010
 soc/_03738_                                                   0.0010
 soc/_08177_                                                   0.0010
 soc/_09087_                                                   0.0010
 la_data_in_mprj[114]                                          0.0010
 soc/_06293_                                                   0.0010
 soc/_12740_                                                   0.0010
 soc/net1646                                                   0.0010
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][9]        0.0010
 soc/_09569_                                                   0.0010
 housekeeping/_0766_                                           0.0010
 soc/_05748_                                                   0.0010
 housekeeping/net811                                           0.0010
 soc/_13420_                                                   0.0010
 soc/net3076                                                   0.0010
 soc/_09755_                                                   0.0010
 housekeeping/net408                                           0.0010
 housekeeping/net2038                                          0.0010
 housekeeping/_0012_                                           0.0010
 soc/_01393_                                                   0.0010
 housekeeping/gpio_configure[14][9]                            0.0010
 housekeeping/net1064                                          0.0010
 soc/_09913_                                                   0.0010
 soc/_03850_                                                   0.0010
 soc/_11827_                                                   0.0010
 housekeeping/net889                                           0.0010
 soc/net232                                                    0.0010
 soc/_00597_                                                   0.0010
 soc/net1647                                                   0.0010
 soc/_09479_                                                   0.0010
 soc/_01572_                                                   0.0010
 la_data_in_mprj[102]                                          0.0010
 soc/_08803_                                                   0.0010
 soc/_12918_                                                   0.0010
 soc/_06948_                                                   0.0010
 soc/_11488_                                                   0.0010
 soc/_02658_                                                   0.0010
 soc/_05643_                                                   0.0010
 soc/_12673_                                                   0.0010
 soc/net548                                                    0.0010
 soc/_13520_                                                   0.0010
 soc/_10056_                                                   0.0010
 housekeeping/_1974_                                           0.0010
 soc/_02140_                                                   0.0010
 gpio_control_in_2[9]/net53                                    0.0010
 soc/_11019_                                                   0.0010
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[7]   0.0010
 soc/net1097                                                   0.0010
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0010
 gpio_control_in_1a[2]/shift_register[2]                       0.0010
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0010
 soc/_12955_                                                   0.0010
 soc/_12405_                                                   0.0010
 housekeeping/gpio_configure[14][11]                           0.0010
 soc/_10620_                                                   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[27][6]                0.0010
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][13]      0.0010
 soc/_01366_                                                   0.0010
 housekeeping/_0614_                                           0.0010
 soc/_03092_                                                   0.0010
 soc/_10878_                                                   0.0010
 housekeeping/_0988_                                           0.0010
 soc/_09370_                                                   0.0010
 soc/_09998_                                                   0.0010
 housekeeping/gpio_configure[15][11]                           0.0010
 soc/_08377_                                                   0.0010
 housekeeping/_0946_                                           0.0010
 soc/_09057_                                                   0.0010
 soc/_05930_                                                   0.0010
 soc/_12026_                                                   0.0010
 soc/_12997_                                                   0.0010
 soc/_08991_                                                   0.0010
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[4]    0.0010
 soc/_00649_                                                   0.0010
 soc/_04971_                                                   0.0010
 housekeeping/mgmt_gpio_data_buf[14]                           0.0010
 housekeeping/net1728                                          0.0010
 soc/_03550_                                                   0.0010
 housekeeping/net1929                                          0.0010
 mgmt_buffers/net154                                           0.0010
 soc/_06991_                                                   0.0010
 soc/_02247_                                                   0.0010
 soc/_07819_                                                   0.0010
 soc/_13026_                                                   0.0010
 mgmt_buffers/net248                                           0.0010
 soc/_06959_                                                   0.0010
 soc/_02017_                                                   0.0010
 gpio_control_in_1[5]/net46                                    0.0010
 gpio_control_in_2[2]/net46                                    0.0010
 gpio_control_in_2[7]/net46                                    0.0010
 gpio_control_in_2[3]/net46                                    0.0010
 gpio_control_in_2[5]/net46                                    0.0010
 gpio_control_in_2[4]/net46                                    0.0010
 gpio_control_in_2[1]/net46                                    0.0010
 gpio_control_in_2[0]/net46                                    0.0010
 gpio_control_in_2[6]/net46                                    0.0010
 soc/_00225_                                                   0.0010
 soc/_01145_                                                   0.0010
 soc/_05218_                                                   0.0010
 soc/_09481_                                                   0.0010
 soc/_08661_                                                   0.0010
 soc/core.RAM128/BLOCK[3].RAM32.Do0[21]                        0.0010
 soc/_11216_                                                   0.0010
 housekeeping/_2347_                                           0.0010
 soc/_03599_                                                   0.0010
 soc/_11061_                                                   0.0010
 soc/net2616                                                   0.0010
 soc/_04150_                                                   0.0010
 soc/_00332_                                                   0.0010
 soc/_00076_                                                   0.0010
 soc/_06402_                                                   0.0010
 soc/_06167_                                                   0.0010
 soc/_07844_                                                   0.0010
 soc/_00298_                                                   0.0010
 soc/_13219_                                                   0.0010
 housekeeping/_0516_                                           0.0010
 housekeeping/_2757_                                           0.0010
 soc/_01988_                                                   0.0010
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0010
 soc/net4186                                                   0.0010
 soc/_12175_                                                   0.0010
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[22]      0.0010
 housekeeping/_0133_                                           0.0010
 soc/net1561                                                   0.0010
 soc/_07661_                                                   0.0010
 housekeeping/net327                                           0.0010
 soc/net253                                                    0.0010
 soc/_04753_                                                   0.0010
 soc/_11041_                                                   0.0010
 soc/_13289_                                                   0.0010
 soc/_02044_                                                   0.0010
 soc/net2604                                                   0.0010
 soc/core.mgmtsoc_scratch_storage[20]                          0.0010
 soc/net4064                                                   0.0010
 soc/core.RAM256/BANK128[1].RAM128.Do0[4]                      0.0010
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[11]      0.0010
 soc/_04090_                                                   0.0010
 soc/net2794                                                   0.0010
 soc/_08043_                                                   0.0010
 soc/_11860_                                                   0.0010
 soc/_00976_                                                   0.0010
 housekeeping/_0242_                                           0.0010
 soc/net4181                                                   0.0010
 soc/core.RAM128/BLOCK[2].RAM32.Do0[12]                        0.0010
 soc/core.multiregimpl67_regs1                                 0.0010
 soc/_11555_                                                   0.0010
 housekeeping/_3060_                                           0.0010
 soc/net2260                                                   0.0010
 soc/_07617_                                                   0.0010
 soc/net1678                                                   0.0010
 mgmt_buffers/net1480                                          0.0010
 soc/_08657_                                                   0.0010
 soc/net1212                                                   0.0010
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]   0.0010
 soc/net4002                                                   0.0010
 soc/core.VexRiscv._zz_execute_SRC2[26]                        0.0010
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][6]        0.0010
 soc/_12377_                                                   0.0010
 gpio_control_in_1[2]/net53                                    0.0010
 soc/_04625_                                                   0.0010
 soc/_08482_                                                   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[19][30]               0.0010
 soc/_07087_                                                   0.0010
 la_iena_mprj[104]                                             0.0010
 housekeeping/net905                                           0.0010
 soc/_07391_                                                   0.0010
 housekeeping/_0366_                                           0.0010
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[6]       0.0010
 soc/_02730_                                                   0.0010
 soc/_09218_                                                   0.0010
 soc/net2980                                                   0.0010
 soc/_11379_                                                   0.0010
 soc/_08922_                                                   0.0010
 soc/core.VexRiscv.DebugPlugin_disableEbreak                   0.0010
 soc/_00585_                                                   0.0010
 soc/_09107_                                                   0.0010
 housekeeping/_1486_                                           0.0010
 soc/_12672_                                                   0.0010
 soc/net1846                                                   0.0010
 soc/net1517                                                   0.0010
 housekeeping/gpio_configure[33][8]                            0.0010
 soc/_06469_                                                   0.0010
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[4]   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[0][4]                 0.0010
 soc/_12374_                                                   0.0010
 soc/_01912_                                                   0.0010
 soc/core.multiregimpl79_regs0                                 0.0010
 soc/_00419_                                                   0.0010
 housekeeping/_0113_                                           0.0010
 soc/net1384                                                   0.0010
 soc/_09653_                                                   0.0010
 soc/_00536_                                                   0.0010
 soc/_01753_                                                   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[20][30]               0.0010
 soc/_10130_                                                   0.0010
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]   0.0010
 soc/core.RAM128/Do0MUX.SEL1[0]                                0.0010
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0010
 soc/core.VexRiscv._zz_execute_SRC2[23]                        0.0010
 soc/_05581_                                                   0.0010
 soc/_00140_                                                   0.0010
 soc/_05270_                                                   0.0010
 soc/_04115_                                                   0.0010
 soc/_06893_                                                   0.0010
 soc/_05525_                                                   0.0010
 soc/_05940_                                                   0.0010
 soc/_11475_                                                   0.0010
 soc/net3253                                                   0.0010
 soc/_10759_                                                   0.0010
 soc/_04592_                                                   0.0010
 housekeeping/_0577_                                           0.0010
 housekeeping/_0324_                                           0.0010
 housekeeping/gpio_configure[9][3]                             0.0010
 soc/_06576_                                                   0.0010
 la_iena_mprj[98]                                              0.0010
 soc/_01492_                                                   0.0010
 soc/net498                                                    0.0010
 soc/_00227_                                                   0.0010
 housekeeping/_0441_                                           0.0010
 soc/net1929                                                   0.0010
 housekeeping/gpio_configure[9][5]                             0.0010
 soc/_02466_                                                   0.0010
 soc/core.interface10_bank_bus_dat_r[11]                       0.0010
 soc/_04298_                                                   0.0010
 soc/core.VexRiscv.CsrPlugin_mstatus_MIE                       0.0010
 soc/_09640_                                                   0.0010
 soc/_00554_                                                   0.0010
 soc/_08374_                                                   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[3][22]                0.0010
 housekeeping/_2672_                                           0.0010
 soc/_07640_                                                   0.0010
 soc/core.multiregimpl54_regs0                                 0.0010
 housekeeping/gpio_configure[7][0]                             0.0010
 soc/core.gpioin5_pending_re                                   0.0010
 soc/net127                                                    0.0010
 soc/_02739_                                                   0.0010
 housekeeping/net137                                           0.0010
 soc/net1350                                                   0.0010
 soc/_02317_                                                   0.0010
 soc/core.mgmtsoc_load_storage[20]                             0.0010
 mgmt_buffers/net647                                           0.0010
 soc/_03073_                                                   0.0010
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0010
 housekeeping/net770                                           0.0010
 soc/_01964_                                                   0.0010
 soc/_04574_                                                   0.0010
 gpio_control_in_1a[3]/net56                                   0.0010
 soc/_00191_                                                   0.0010
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[6]       0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[27][12]               0.0010
 soc/_06683_                                                   0.0010
 soc/_04646_                                                   0.0010
 soc/_08996_                                                   0.0010
 housekeeping/_1354_                                           0.0010
 housekeeping/gpio_configure[20][5]                            0.0010
 soc/_03936_                                                   0.0010
 soc/net1612                                                   0.0010
 soc/net2546                                                   0.0010
 soc/core.storage_1[2][0]                                      0.0010
 housekeeping/_0199_                                           0.0010
 soc/_04620_                                                   0.0010
 housekeeping/net1030                                          0.0010
 housekeeping/net1620                                          0.0010
 housekeeping/_2206_                                           0.0010
 soc/_01963_                                                   0.0010
 soc/_12051_                                                   0.0010
 soc/_03834_                                                   0.0010
 soc/_08277_                                                   0.0010
 soc/_02315_                                                   0.0010
 soc/_07602_                                                   0.0010
 housekeeping/gpio_configure[3][7]                             0.0010
 housekeeping/gpio_configure[23][11]                           0.0010
 soc/net1725                                                   0.0010
 soc/core.interface0_bank_bus_dat_r[14]                        0.0010
 soc/_10934_                                                   0.0010
 soc/net1920                                                   0.0010
 soc/_12834_                                                   0.0010
 housekeeping/_1482_                                           0.0010
 soc/net961                                                    0.0010
 soc/_01359_                                                   0.0010
 soc/_06864_                                                   0.0010
 soc/_04806_                                                   0.0010
 soc/_00322_                                                   0.0010
 soc/_01634_                                                   0.0010
 soc/core.RAM256/BANK128[1].RAM128.Do0[13]                     0.0010
 soc/_12396_                                                   0.0010
 soc/_04356_                                                   0.0010
 soc/_05654_                                                   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[3][21]                0.0010
 soc/_05167_                                                   0.0010
 housekeeping/_2395_                                           0.0010
 soc/core.count[17]                                            0.0010
 soc/net2930                                                   0.0010
 housekeeping/gpio_configure[31][3]                            0.0010
 soc/_08310_                                                   0.0010
 soc/_03875_                                                   0.0010
 soc/_03294_                                                   0.0010
 soc/_12910_                                                   0.0010
 housekeeping/mgmt_gpio_data[27]                               0.0010
 soc/net3080                                                   0.0010
 soc/_01160_                                                   0.0010
 soc/_06379_                                                   0.0010
 soc/_04436_                                                   0.0010
 soc/_04374_                                                   0.0010
 soc/core.storage[12][4]                                       0.0010
 housekeeping/xfer_count[2]                                    0.0010
 soc/_02286_                                                   0.0010
 soc/_00837_                                                   0.0010
 soc/_06372_                                                   0.0010
 soc/net2467                                                   0.0010
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]   0.0010
 soc/net2522                                                   0.0010
 soc/_02750_                                                   0.0010
 soc/_13403_                                                   0.0010
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][12]       0.0010
 soc/_08075_                                                   0.0010
 soc/_04135_                                                   0.0010
 housekeeping/net1555                                          0.0010
 soc/_08755_                                                   0.0010
 soc/net3072                                                   0.0010
 soc/core.multiregimpl129_regs1                                0.0010
 housekeeping/_1346_                                           0.0010
 housekeeping/mgmt_gpio_data_buf[23]                           0.0010
 soc/_08733_                                                   0.0010
 soc/_07156_                                                   0.0010
 soc/_04064_                                                   0.0010
 soc/core.dbg_uart_rx_phase[26]                                0.0010
 soc/_02666_                                                   0.0010
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_address[5]            0.0010
 soc/_11925_                                                   0.0010
 soc/_11868_                                                   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[13][25]               0.0010
 soc/_13469_                                                   0.0010
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][8]       0.0010
 mgmt_buffers/la_data_in_enable[16]                            0.0010
 soc/_12917_                                                   0.0010
 soc/_02635_                                                   0.0010
 soc/_01528_                                                   0.0010
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[22]      0.0010
 soc/_11503_                                                   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[10][25]               0.0010
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0010
 housekeeping/_0320_                                           0.0010
 soc/_03561_                                                   0.0010
 soc/_01202_                                                   0.0010
 soc/_07634_                                                   0.0010
 soc/_11474_                                                   0.0010
 housekeeping/_2160_                                           0.0010
 soc/core.uart_rx_fifo_level0[2]                               0.0010
 soc/_12261_                                                   0.0010
 housekeeping/_2447_                                           0.0010
 mgmt_buffers/la_data_in_enable[127]                           0.0010
 soc/net3548                                                   0.0010
 soc/net1991                                                   0.0010
 housekeeping/_0771_                                           0.0010
 soc/_06232_                                                   0.0010
 soc/core.la_ien_storage[14]                                   0.0010
 soc/_01302_                                                   0.0010
 soc/net3184                                                   0.0010
 soc/_00344_                                                   0.0010
 housekeeping/net443                                           0.0010
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[2]   0.0010
 soc/_06393_                                                   0.0010
 soc/_02461_                                                   0.0010
 soc/_00255_                                                   0.0010
 soc/_08988_                                                   0.0010
 soc/_12539_                                                   0.0010
 soc/_11967_                                                   0.0010
 soc/_02540_                                                   0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[8][23]                0.0010
 housekeeping/net340                                           0.0010
 soc/core.VexRiscv.RegFilePlugin_regFile[25][28]               0.0010
 soc/net1905                                                   0.0010
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0010
 soc/_09742_                                                   0.0010
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0010
 soc/_08874_                                                   0.0010
 soc/_04107_                                                   0.0010
 soc/net523                                                    0.0010
 soc/_12858_                                                   0.0010
 housekeeping/net632                                           0.0010
 soc/net1804                                                   0.0010
 soc/_10625_                                                   0.0010
 gpio_control_bidir_2[0]/net54                                 0.0010
 soc/_13014_                                                   0.0010
 housekeeping/net1020                                          0.0010
 soc/net2574                                                   0.0010
 housekeeping/_2306_                                           0.0010
 mprj_dat_i_core[4]                                            0.0010
 soc/_12958_                                                   0.0010
 soc/_12421_                                                   0.0010
 soc/net979                                                    0.0010
 soc/_00549_                                                   0.0010
 soc/core.dbg_uart_count[3]                                    0.0010
 soc/core.la_ien_storage[108]                                  0.0010
 soc/core.interface3_bank_bus_dat_r[27]                        0.0010
 soc/net1183                                                   0.0010
 user_irq[1]                                                   0.0010
 soc/_06095_                                                   0.0010
 soc/net2276                                                   0.0010
 housekeeping/_2427_                                           0.0010
 soc/core.mgmtsoc_scratch_storage[10]                          0.0010
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]   0.0010
 housekeeping/_0224_                                           0.0010
 soc/net1903                                                   0.0010
 mgmt_buffers/net1120                                          0.0010
 soc/_05175_                                                   0.0010
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0009
 housekeeping/gpio_configure[26][7]                            0.0009
 soc/_04878_                                                   0.0009
 housekeeping/gpio_configure[15][7]                            0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[25][10]               0.0009
 soc/_01797_                                                   0.0009
 soc/net1076                                                   0.0009
 housekeeping/net304                                           0.0009
 soc/_05323_                                                   0.0009
 soc/_04446_                                                   0.0009
 soc/_08666_                                                   0.0009
 housekeeping/_0343_                                           0.0009
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[12]      0.0009
 soc/_00617_                                                   0.0009
 soc/net3853                                                   0.0009
 soc/_12716_                                                   0.0009
 housekeeping/net439                                           0.0009
 soc/_06226_                                                   0.0009
 soc/net2472                                                   0.0009
 soc/_11609_                                                   0.0009
 soc/net2517                                                   0.0009
 soc/_04469_                                                   0.0009
 housekeeping/serial_bb_clock                                  0.0009
 soc/_08837_                                                   0.0009
 soc/_07757_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[4][26]                0.0009
 soc/_09824_                                                   0.0009
 soc/_01508_                                                   0.0009
 soc/_12572_                                                   0.0009
 soc/net1715                                                   0.0009
 housekeeping/_0602_                                           0.0009
 housekeeping/net884                                           0.0009
 soc/_00668_                                                   0.0009
 soc/net1548                                                   0.0009
 mgmt_buffers/net212                                           0.0009
 soc/net3026                                                   0.0009
 housekeeping/_0232_                                           0.0009
 soc/net3485                                                   0.0009
 soc/_03066_                                                   0.0009
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[18]       0.0009
 soc/net2009                                                   0.0009
 soc/_08924_                                                   0.0009
 soc/_01864_                                                   0.0009
 housekeeping/gpio_configure[14][8]                            0.0009
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0009
 soc/_01397_                                                   0.0009
 housekeeping/net320                                           0.0009
 soc/_00137_                                                   0.0009
 soc/_06073_                                                   0.0009
 housekeeping/net1462                                          0.0009
 soc/net1516                                                   0.0009
 housekeeping/net1745                                          0.0009
 housekeeping/net1092                                          0.0009
 housekeeping/_1484_                                           0.0009
 housekeeping/_3156_                                           0.0009
 soc/_01309_                                                   0.0009
 soc/_03417_                                                   0.0009
 soc/_10142_                                                   0.0009
 soc/_05269_                                                   0.0009
 soc/_06316_                                                   0.0009
 soc/_08504_                                                   0.0009
 soc/_02121_                                                   0.0009
 soc/_02871_                                                   0.0009
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0009
 soc/_03195_                                                   0.0009
 soc/_12265_                                                   0.0009
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][27]   0.0009
 housekeeping/_2459_                                           0.0009
 gpio_control_in_2[0]/net50                                    0.0009
 soc/net1352                                                   0.0009
 la_iena_mprj[125]                                             0.0009
 soc/_11378_                                                   0.0009
 soc/_01338_                                                   0.0009
 soc/_04326_                                                   0.0009
 housekeeping/net318                                           0.0009
 soc/_03403_                                                   0.0009
 soc/_02983_                                                   0.0009
 soc/_11803_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[2][28]                0.0009
 housekeeping/_1463_                                           0.0009
 soc/_02073_                                                   0.0009
 soc/_12387_                                                   0.0009
 soc/_06018_                                                   0.0009
 housekeeping/gpio_configure[23][9]                            0.0009
 soc/core.storage[0][3]                                        0.0009
 soc/_07437_                                                   0.0009
 soc/_07827_                                                   0.0009
 housekeeping/net1081                                          0.0009
 soc/core.uart_phy_tx_count[3]                                 0.0009
 soc/_08312_                                                   0.0009
 soc/net188                                                    0.0009
 soc/_03520_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[0][30]                0.0009
 soc/_03895_                                                   0.0009
 housekeeping/_0894_                                           0.0009
 soc/_00073_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[31][8]                0.0009
 soc/core.multiregimpl62_regs0                                 0.0009
 housekeeping/_2382_                                           0.0009
 soc/_02195_                                                   0.0009
 soc/_00966_                                                   0.0009
 soc/_04375_                                                   0.0009
 soc/net988                                                    0.0009
 soc/core.storage[6][4]                                        0.0009
 housekeeping/net1103                                          0.0009
 soc/net3755                                                   0.0009
 mgmt_buffers/net701                                           0.0009
 soc/_11572_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[0][31]                0.0009
 soc/_06556_                                                   0.0009
 soc/_04575_                                                   0.0009
 soc/_03342_                                                   0.0009
 soc/_02316_                                                   0.0009
 soc/_05861_                                                   0.0009
 soc/_08470_                                                   0.0009
 soc/_08987_                                                   0.0009
 soc/_06851_                                                   0.0009
 soc/_03573_                                                   0.0009
 housekeeping/hkspi.fixed[1]                                   0.0009
 soc/_07430_                                                   0.0009
 soc/_01389_                                                   0.0009
 soc/_09092_                                                   0.0009
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0009
 housekeeping/_0904_                                           0.0009
 soc/_06026_                                                   0.0009
 soc/net2902                                                   0.0009
 soc/core.RAM256/BANK128[1].RAM128.Do0[26]                     0.0009
 soc/_01828_                                                   0.0009
 soc/_01939_                                                   0.0009
 housekeeping/net1271                                          0.0009
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0009
 soc/_08186_                                                   0.0009
 soc/_08792_                                                   0.0009
 soc/_03541_                                                   0.0009
 soc/_10432_                                                   0.0009
 housekeeping/_0797_                                           0.0009
 soc/_04561_                                                   0.0009
 soc/_12442_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[30][30]               0.0009
 soc/_12313_                                                   0.0009
 soc/_09905_                                                   0.0009
 soc/_00201_                                                   0.0009
 soc/_05002_                                                   0.0009
 soc/net4153                                                   0.0009
 soc/net3038                                                   0.0009
 la_iena_mprj[108]                                             0.0009
 soc/_10294_                                                   0.0009
 soc/_09953_                                                   0.0009
 soc/_05197_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[16][21]               0.0009
 soc/net2482                                                   0.0009
 housekeeping/_0024_                                           0.0009
 housekeeping/_0659_                                           0.0009
 housekeeping/_0878_                                           0.0009
 soc/_07424_                                                   0.0009
 housekeeping/_2827_                                           0.0009
 soc/core.dbg_uart_rx_phase[22]                                0.0009
 housekeeping/_0593_                                           0.0009
 housekeeping/net977                                           0.0009
 soc/_04133_                                                   0.0009
 soc/_12214_                                                   0.0009
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[26]      0.0009
 soc/_07940_                                                   0.0009
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][21]       0.0009
 soc/_12348_                                                   0.0009
 housekeeping/net1758                                          0.0009
 soc/_06277_                                                   0.0009
 soc/_03604_                                                   0.0009
 soc/_13131_                                                   0.0009
 soc/_11692_                                                   0.0009
 housekeeping/_0217_                                           0.0009
 soc/_03111_                                                   0.0009
 soc/_08844_                                                   0.0009
 housekeeping/_2624_                                           0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[25][25]               0.0009
 soc/_04796_                                                   0.0009
 soc/_10882_                                                   0.0009
 housekeeping/_0495_                                           0.0009
 soc/_05750_                                                   0.0009
 soc/_12274_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[29][19]               0.0009
 housekeeping/_2008_                                           0.0009
 soc/_00205_                                                   0.0009
 soc/_01642_                                                   0.0009
 soc/_11802_                                                   0.0009
 soc/_05060_                                                   0.0009
 soc/_02606_                                                   0.0009
 soc/_10108_                                                   0.0009
 soc/_02423_                                                   0.0009
 soc/net1868                                                   0.0009
 soc/_04132_                                                   0.0009
 soc/_04664_                                                   0.0009
 soc/_02206_                                                   0.0009
 soc/_12400_                                                   0.0009
 soc/core.VexRiscv.CsrPlugin_hadException                      0.0009
 housekeeping/_0419_                                           0.0009
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[10].TE_B   0.0009
 housekeeping/net1343                                          0.0009
 soc/_05939_                                                   0.0009
 soc/net2500                                                   0.0009
 soc/_11306_                                                   0.0009
 soc/_06901_                                                   0.0009
 soc/_13108_                                                   0.0009
 housekeeping/_3037_                                           0.0009
 soc/_02353_                                                   0.0009
 soc/_04633_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[9][1]                 0.0009
 housekeeping/_1156_                                           0.0009
 soc/_01463_                                                   0.0009
 soc/_03734_                                                   0.0009
 soc/_03492_                                                   0.0009
 soc/core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0      0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[6][26]                0.0009
 soc/_02912_                                                   0.0009
 housekeeping/_0527_                                           0.0009
 housekeeping/net1140                                          0.0009
 housekeeping/net141                                           0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[16][27]               0.0009
 housekeeping/_0664_                                           0.0009
 housekeeping/_1499_                                           0.0009
 soc/_01166_                                                   0.0009
 soc/net3799                                                   0.0009
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[15]              0.0009
 soc/net3360                                                   0.0009
 soc/_04822_                                                   0.0009
 soc/_09852_                                                   0.0009
 soc/_07805_                                                   0.0009
 soc/_04780_                                                   0.0009
 soc/_00795_                                                   0.0009
 soc/_10412_                                                   0.0009
 soc/_09912_                                                   0.0009
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0009
 soc/net2588                                                   0.0009
 soc/_06354_                                                   0.0009
 soc/_02845_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[17][12]               0.0009
 soc/_13443_                                                   0.0009
 soc/net3005                                                   0.0009
 housekeeping/gpio_configure[5][7]                             0.0009
 soc/_13619_                                                   0.0009
 soc/_03688_                                                   0.0009
 soc/_01976_                                                   0.0009
 soc/_01759_                                                   0.0009
 soc/_01008_                                                   0.0009
 soc/_11109_                                                   0.0009
 soc/_00271_                                                   0.0009
 soc/_05687_                                                   0.0009
 soc/core.RAM256/BANK128[1].RAM128.Do0MUX.SEL1[0]              0.0009
 housekeeping/gpio_configure[21][8]                            0.0009
 soc/net2936                                                   0.0009
 soc/_09977_                                                   0.0009
 soc/_01523_                                                   0.0009
 housekeeping/net323                                           0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[15][7]                0.0009
 soc/_01913_                                                   0.0009
 soc/_04448_                                                   0.0009
 soc/_11655_                                                   0.0009
 housekeeping/_1552_                                           0.0009
 gpio_control_in_1a[5]/net54                                   0.0009
 soc/_08113_                                                   0.0009
 soc/_02081_                                                   0.0009
 soc/net1825                                                   0.0009
 soc/_05134_                                                   0.0009
 soc/_06834_                                                   0.0009
 soc/_04598_                                                   0.0009
 housekeeping/_2452_                                           0.0009
 soc/core.mgmtsoc_master_tx_fifo_source_payload_len[5]         0.0009
 soc/_01238_                                                   0.0009
 soc/_10422_                                                   0.0009
 housekeeping/net1948                                          0.0009
 soc/_06136_                                                   0.0009
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0009
 soc/core.mgmtsoc_master_tx_fifo_source_payload_len[0]         0.0009
 soc/_02426_                                                   0.0009
 soc/_06644_                                                   0.0009
 housekeeping/net1551                                          0.0009
 housekeeping/net300                                           0.0009
 soc/core.mgmtsoc_value[26]                                    0.0009
 housekeeping/_2467_                                           0.0009
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[23]      0.0009
 soc/_09871_                                                   0.0009
 hk_cyc_o                                                      0.0009
 housekeeping/_2421_                                           0.0009
 soc/_08260_                                                   0.0009
 soc/_08501_                                                   0.0009
 housekeeping/_0764_                                           0.0009
 soc/_07441_                                                   0.0009
 soc/core.storage_1[2][6]                                      0.0009
 soc/_03450_                                                   0.0009
 soc/_05396_                                                   0.0009
 soc/_09553_                                                   0.0009
 soc/_08664_                                                   0.0009
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[26].A                    0.0009
 soc/net3896                                                   0.0009
 housekeeping/net132                                           0.0009
 housekeeping/_0414_                                           0.0009
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]   0.0009
 soc/_01533_                                                   0.0009
 soc/core.la_oe_storage[76]                                    0.0009
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[20]      0.0009
 soc/_06478_                                                   0.0009
 gpio_control_in_1a[3]/net51                                   0.0009
 soc/_03391_                                                   0.0009
 soc/_11443_                                                   0.0009
 housekeeping/_1010_                                           0.0009
 soc/_12083_                                                   0.0009
 soc/_01655_                                                   0.0009
 soc/_09555_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[27][14]               0.0009
 soc/_00818_                                                   0.0009
 soc/_03578_                                                   0.0009
 soc/_12395_                                                   0.0009
 gpio_control_in_1[1]/net54                                    0.0009
 housekeeping/_0288_                                           0.0009
 soc/_03339_                                                   0.0009
 soc/_01054_                                                   0.0009
 housekeeping/gpio_configure[37][8]                            0.0009
 housekeeping/net1456                                          0.0009
 gpio_control_in_1a[0]/net54                                   0.0009
 soc/_06048_                                                   0.0009
 soc/_07668_                                                   0.0009
 soc/_00156_                                                   0.0009
 soc/_02795_                                                   0.0009
 gpio_control_in_1a[1]/net54                                   0.0009
 soc/_06300_                                                   0.0009
 soc/_09881_                                                   0.0009
 soc/net994                                                    0.0009
 soc/net709                                                    0.0009
 soc/_04812_                                                   0.0009
 housekeeping/_1071_                                           0.0009
 soc/net530                                                    0.0009
 soc/_10279_                                                   0.0009
 housekeeping/_0084_                                           0.0009
 soc/_00424_                                                   0.0009
 housekeeping/_0140_                                           0.0009
 soc/_03784_                                                   0.0009
 soc/_00905_                                                   0.0009
 soc/_10904_                                                   0.0009
 housekeeping/_2405_                                           0.0009
 soc/_12551_                                                   0.0009
 soc/_00595_                                                   0.0009
 soc/_06319_                                                   0.0009
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[30].A                    0.0009
 housekeeping/net979                                           0.0009
 gpio_control_bidir_2[1]/net54                                 0.0009
 mgmt_buffers/net1021                                          0.0009
 soc/core.mgmtsoc_value_status[28]                             0.0009
 soc/_01959_                                                   0.0009
 soc/net2966                                                   0.0009
 housekeeping/_1455_                                           0.0009
 soc/_10087_                                                   0.0009
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][10]       0.0009
 soc/_00427_                                                   0.0009
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]   0.0009
 soc/net875                                                    0.0009
 housekeeping/_1182_                                           0.0009
 soc/core.VexRiscv.CsrPlugin_mtval[14]                         0.0009
 soc/_10181_                                                   0.0009
 soc/_04078_                                                   0.0009
 gpio_control_in_1[0]/net54                                    0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[30][29]               0.0009
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]   0.0009
 gpio_control_in_1a[2]/net54                                   0.0009
 gpio_control_in_1a[3]/net54                                   0.0009
 housekeeping/_1990_                                           0.0009
 gpio_control_in_1a[4]/net54                                   0.0009
 soc/_04036_                                                   0.0009
 housekeeping/net1                                             0.0009
 soc/_02632_                                                   0.0009
 soc/_05075_                                                   0.0009
 housekeeping/_0490_                                           0.0009
 housekeeping/_0427_                                           0.0009
 soc/_06476_                                                   0.0009
 soc/_00449_                                                   0.0009
 soc/_03243_                                                   0.0009
 soc/_08015_                                                   0.0009
 soc/_12559_                                                   0.0009
 soc/_06641_                                                   0.0009
 soc/_01003_                                                   0.0009
 soc/_12075_                                                   0.0009
 housekeeping/gpio_configure[16][1]                            0.0009
 soc/_13210_                                                   0.0009
 soc/_08427_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[12][18]               0.0009
 soc/_06756_                                                   0.0009
 soc/_08467_                                                   0.0009
 housekeeping/_0704_                                           0.0009
 soc/net2585                                                   0.0009
 soc/_04143_                                                   0.0009
 soc/_02280_                                                   0.0009
 soc/_05336_                                                   0.0009
 soc/_09551_                                                   0.0009
 soc/_01006_                                                   0.0009
 housekeeping/_2839_                                           0.0009
 soc/_10206_                                                   0.0009
 soc/_05312_                                                   0.0009
 soc/core.VexRiscv._zz_execute_SRC2[7]                         0.0009
 soc/_08708_                                                   0.0009
 soc/_02191_                                                   0.0009
 soc/_12742_                                                   0.0009
 housekeeping/gpio_configure[8][9]                             0.0009
 soc/_01217_                                                   0.0009
 soc/net3780                                                   0.0009
 soc/_07772_                                                   0.0009
 soc/_00105_                                                   0.0009
 soc/_02256_                                                   0.0009
 soc/_03925_                                                   0.0009
 soc/_11528_                                                   0.0009
 soc/_02617_                                                   0.0009
 soc/_13534_                                                   0.0009
 housekeeping/net1985                                          0.0009
 mprj_dat_i_core[3]                                            0.0009
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[10].TE_B   0.0009
 soc/_09379_                                                   0.0009
 soc/net3406                                                   0.0009
 soc/_06591_                                                   0.0009
 soc/_01521_                                                   0.0009
 soc/_09295_                                                   0.0009
 soc/_10535_                                                   0.0009
 soc/net1505                                                   0.0009
 soc/core.RAM128/BLOCK[3].RAM32.Do0[10]                        0.0009
 housekeeping/net1765                                          0.0009
 soc/_09751_                                                   0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[3][15]                0.0009
 soc/core.RAM128/BLOCK[1].RAM32.Do0[21]                        0.0009
 soc/_05828_                                                   0.0009
 gpio_control_in_1[2]/net58                                    0.0009
 soc/_10300_                                                   0.0009
 soc/core.mgmtsoc_load_storage[17]                             0.0009
 mgmt_buffers/net1078                                          0.0009
 mgmt_buffers/la_data_in_mprj_bar[79]                          0.0009
 soc/_00261_                                                   0.0009
 soc/_12905_                                                   0.0009
 housekeeping/_0669_                                           0.0009
 soc/_01516_                                                   0.0009
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[5]   0.0009
 soc/_11468_                                                   0.0009
 soc/_12678_                                                   0.0009
 soc/_03351_                                                   0.0009
 soc/_03690_                                                   0.0009
 soc/_03777_                                                   0.0009
 soc/_12082_                                                   0.0009
 soc/_09039_                                                   0.0009
 soc/_02954_                                                   0.0009
 mgmt_buffers/net613                                           0.0009
 soc/net242                                                    0.0009
 soc/_03323_                                                   0.0009
 soc/_03886_                                                   0.0009
 housekeeping/_0118_                                           0.0009
 soc/_10239_                                                   0.0009
 soc/_01096_                                                   0.0009
 mgmt_buffers/la_data_in_enable[70]                            0.0009
 housekeeping/gpio_configure[0][10]                            0.0009
 soc/net2536                                                   0.0009
 soc/_00967_                                                   0.0009
 soc/net3277                                                   0.0009
 soc/_09276_                                                   0.0009
 soc/_01843_                                                   0.0009
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0009
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][20]   0.0009
 housekeeping/net1392                                          0.0009
 soc/_10100_                                                   0.0009
 soc/net1744                                                   0.0009
 soc/net2511                                                   0.0009
 soc/_08746_                                                   0.0009
 soc/_03816_                                                   0.0009
 soc/net4187                                                   0.0009
 soc/_06530_                                                   0.0009
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[5]       0.0009
 soc/_00439_                                                   0.0009
 gpio_control_in_1a[2]/shift_register[10]                      0.0009
 soc/core.dbg_uart_tx_phase[16]                                0.0009
 housekeeping/_1712_                                           0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[13][27]               0.0009
 housekeeping/_0340_                                           0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[4][12]                0.0009
 soc/_02556_                                                   0.0009
 soc/_05079_                                                   0.0009
 mgmt_buffers/net1034                                          0.0009
 soc/core.VexRiscv.RegFilePlugin_regFile[22][14]               0.0009
 soc/_01284_                                                   0.0009
 soc/_04210_                                                   0.0009
 soc/core.storage[2][5]                                        0.0009
 soc/net3058                                                   0.0009
 soc/_05584_                                                   0.0008
 soc/_11666_                                                   0.0008
 gpio_control_bidir_2[2]/net54                                 0.0008
 soc/_01663_                                                   0.0008
 soc/_12920_                                                   0.0008
 soc/_06242_                                                   0.0008
 soc/net1042                                                   0.0008
 soc/core.multiregimpl46_regs1                                 0.0008
 soc/_00762_                                                   0.0008
 soc/_10662_                                                   0.0008
 soc/_01168_                                                   0.0008
 soc/core.RAM128/BLOCK[2].RAM32.Do0[0]                         0.0008
 housekeeping/_3114_                                           0.0008
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[20]         0.0008
 soc/net2581                                                   0.0008
 soc/_03000_                                                   0.0008
 mgmt_buffers/net624                                           0.0008
 housekeeping/_0480_                                           0.0008
 mgmt_buffers/net182                                           0.0008
 soc/_02265_                                                   0.0008
 soc/_00505_                                                   0.0008
 soc/_12757_                                                   0.0008
 soc/net1045                                                   0.0008
 housekeeping/net386                                           0.0008
 soc/_11917_                                                   0.0008
 soc/_02747_                                                   0.0008
 housekeeping/_2785_                                           0.0008
 soc/_12568_                                                   0.0008
 soc/_12315_                                                   0.0008
 housekeeping/net434                                           0.0008
 soc/net542                                                    0.0008
 soc/_03622_                                                   0.0008
 soc/_00686_                                                   0.0008
 housekeeping/_0135_                                           0.0008
 soc/_12597_                                                   0.0008
 soc/core.storage[4][4]                                        0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[25][17]               0.0008
 soc/_09190_                                                   0.0008
 soc/_10116_                                                   0.0008
 soc/net1933                                                   0.0008
 soc/_13606_                                                   0.0008
 housekeeping/wbbd_addr[5]                                     0.0008
 soc/net2878                                                   0.0008
 soc/_01805_                                                   0.0008
 soc/net2922                                                   0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[4][15]                0.0008
 soc/_05068_                                                   0.0008
 housekeeping/net1023                                          0.0008
 housekeeping/_3113_                                           0.0008
 soc/_12201_                                                   0.0008
 mgmt_buffers/la_data_in_enable[80]                            0.0008
 soc/_00165_                                                   0.0008
 soc/net1848                                                   0.0008
 housekeeping/_0222_                                           0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[3][27]                0.0008
 soc/_05016_                                                   0.0008
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][18]       0.0008
 soc/_03614_                                                   0.0008
 housekeeping/_0295_                                           0.0008
 soc/_11554_                                                   0.0008
 housekeeping/_0670_                                           0.0008
 soc/_00164_                                                   0.0008
 soc/core.VexRiscv.execute_to_memory_MEMORY_ENABLE             0.0008
 soc/net1697                                                   0.0008
 soc/net2619                                                   0.0008
 soc/_06480_                                                   0.0008
 housekeeping/_0719_                                           0.0008
 housekeeping/net731                                           0.0008
 soc/_01861_                                                   0.0008
 soc/_07114_                                                   0.0008
 housekeeping/_0424_                                           0.0008
 soc/_04413_                                                   0.0008
 soc/core.RAM128/BLOCK[3].RAM32.Do0[14]                        0.0008
 housekeeping/_3078_                                           0.0008
 housekeeping/_1136_                                           0.0008
 soc/_12151_                                                   0.0008
 mgmt_buffers/la_data_in_mprj_bar[83]                          0.0008
 soc/_11173_                                                   0.0008
 housekeeping/net1957                                          0.0008
 soc/net1412                                                   0.0008
 soc/_06104_                                                   0.0008
 soc/_12186_                                                   0.0008
 soc/net3280                                                   0.0008
 soc/_11331_                                                   0.0008
 soc/_10908_                                                   0.0008
 soc/_03233_                                                   0.0008
 soc/net2552                                                   0.0008
 soc/_01726_                                                   0.0008
 soc/_11569_                                                   0.0008
 soc/_04357_                                                   0.0008
 soc/_05915_                                                   0.0008
 housekeeping/net146                                           0.0008
 soc/_07118_                                                   0.0008
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][9]    0.0008
 soc/_01698_                                                   0.0008
 soc/_07577_                                                   0.0008
 soc/_13330_                                                   0.0008
 soc/core.mgmtsoc_reload_storage[18]                           0.0008
 housekeeping/net1451                                          0.0008
 soc/_05890_                                                   0.0008
 housekeeping/_0236_                                           0.0008
 soc/_00273_                                                   0.0008
 soc/_06608_                                                   0.0008
 soc/_10425_                                                   0.0008
 mgmt_buffers/net250                                           0.0008
 soc/net2973                                                   0.0008
 soc/_11077_                                                   0.0008
 housekeeping/_2855_                                           0.0008
 gpio_control_in_1a[2]/shift_register[4]                       0.0008
 soc/_05585_                                                   0.0008
 housekeeping/net355                                           0.0008
 soc/_05667_                                                   0.0008
 soc/_01298_                                                   0.0008
 soc/_01461_                                                   0.0008
 mgmt_buffers/user_irq_bar[1]                                  0.0008
 soc/_13306_                                                   0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[3][24]                0.0008
 gpio_control_in_2[2]/shift_register[7]                        0.0008
 gpio_control_in_2[7]/shift_register[7]                        0.0008
 gpio_control_bidir_2[0]/shift_register[7]                     0.0008
 gpio_control_bidir_2[2]/shift_register[7]                     0.0008
 gpio_control_in_1a[2]/shift_register[7]                       0.0008
 gpio_control_in_2[8]/shift_register[7]                        0.0008
 gpio_control_in_1a[4]/shift_register[7]                       0.0008
 gpio_control_bidir_2[1]/shift_register[7]                     0.0008
 gpio_control_in_2[5]/shift_register[7]                        0.0008
 gpio_control_in_1[5]/shift_register[7]                        0.0008
 gpio_control_in_1a[3]/shift_register[7]                       0.0008
 gpio_control_in_1[2]/shift_register[7]                        0.0008
 gpio_control_in_2[4]/shift_register[7]                        0.0008
 gpio_control_in_2[9]/shift_register[7]                        0.0008
 gpio_control_in_1a[5]/shift_register[7]                       0.0008
 gpio_control_in_1[4]/shift_register[7]                        0.0008
 gpio_control_in_2[1]/shift_register[7]                        0.0008
 gpio_control_in_2[6]/shift_register[7]                        0.0008
 gpio_control_in_1[1]/shift_register[7]                        0.0008
 gpio_control_in_2[3]/shift_register[7]                        0.0008
 gpio_control_in_1[3]/shift_register[7]                        0.0008
 gpio_control_in_2[0]/shift_register[7]                        0.0008
 gpio_control_in_1[0]/shift_register[7]                        0.0008
 soc/_12290_                                                   0.0008
 soc/net1525                                                   0.0008
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][23]      0.0008
 soc/_00889_                                                   0.0008
 soc/_12332_                                                   0.0008
 soc/net2274                                                   0.0008
 soc/_01339_                                                   0.0008
 housekeeping/_2191_                                           0.0008
 soc/_04145_                                                   0.0008
 soc/_06995_                                                   0.0008
 housekeeping/net263                                           0.0008
 mgmt_buffers/la_data_in_enable[79]                            0.0008
 la_iena_mprj[126]                                             0.0008
 soc/_11403_                                                   0.0008
 soc/_10329_                                                   0.0008
 housekeeping/_1500_                                           0.0008
 soc/_01947_                                                   0.0008
 soc/_07957_                                                   0.0008
 gpio_control_bidir_2[2]/net53                                 0.0008
 gpio_control_in_1[1]/net53                                    0.0008
 gpio_control_bidir_2[1]/net53                                 0.0008
 gpio_control_bidir_2[0]/net53                                 0.0008
 gpio_control_in_1[0]/net53                                    0.0008
 gpio_control_in_1a[5]/net53                                   0.0008
 soc/core.multiregimpl17_regs0                                 0.0008
 housekeeping/_0109_                                           0.0008
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0008
 housekeeping/_0271_                                           0.0008
 soc/_00981_                                                   0.0008
 soc/_04874_                                                   0.0008
 housekeeping/net1611                                          0.0008
 soc/_06166_                                                   0.0008
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[14]      0.0008
 soc/_06138_                                                   0.0008
 soc/_10629_                                                   0.0008
 gpio_control_in_1[4]/net46                                    0.0008
 housekeeping/_2996_                                           0.0008
 soc/core.spi_master_cs_storage[3]                             0.0008
 soc/core.RAM128/BLOCK[0].RAM32.Do0[1]                         0.0008
 housekeeping/_0263_                                           0.0008
 soc/core.dbg_uart_rx_phase[10]                                0.0008
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0008
 housekeeping/_0654_                                           0.0008
 soc/core.mgmtsoc_master_phyconfig_storage[17]                 0.0008
 soc/_06251_                                                   0.0008
 housekeeping/_0507_                                           0.0008
 soc/_05053_                                                   0.0008
 soc/_10866_                                                   0.0008
 soc/net1701                                                   0.0008
 soc/_12055_                                                   0.0008
 soc/_04287_                                                   0.0008
 soc/_12397_                                                   0.0008
 soc/core.RAM128/BLOCK[3].RAM32.Do0[18]                        0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[31][27]               0.0008
 soc/core.RAM256/BANK128[1].RAM128.Do0[30]                     0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[23][12]               0.0008
 soc/_09516_                                                   0.0008
 soc/_11032_                                                   0.0008
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[16]   0.0008
 soc/_06089_                                                   0.0008
 soc/net3291                                                   0.0008
 soc/_01646_                                                   0.0008
 soc/_01116_                                                   0.0008
 housekeeping/net107                                           0.0008
 soc/_07566_                                                   0.0008
 soc/_00171_                                                   0.0008
 soc/_07645_                                                   0.0008
 soc/net1901                                                   0.0008
 soc/_08480_                                                   0.0008
 soc/_06447_                                                   0.0008
 soc/_05809_                                                   0.0008
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][23]       0.0008
 soc/_07235_                                                   0.0008
 soc/_09046_                                                   0.0008
 soc/core.dbg_uart_length[2]                                   0.0008
 soc/_11625_                                                   0.0008
 housekeeping/net1990                                          0.0008
 soc/core.mgmtsoc_bus_errors[19]                               0.0008
 soc/core.la_oe_storage[74]                                    0.0008
 soc/_01117_                                                   0.0008
 soc/_06662_                                                   0.0008
 housekeeping/_1418_                                           0.0008
 soc/_07183_                                                   0.0008
 soc/net1602                                                   0.0008
 soc/_07999_                                                   0.0008
 soc/_02937_                                                   0.0008
 soc/_02049_                                                   0.0008
 soc/net1197                                                   0.0008
 soc/_10131_                                                   0.0008
 housekeeping/_1514_                                           0.0008
 soc/_01845_                                                   0.0008
 soc/_11767_                                                   0.0008
 soc/_02901_                                                   0.0008
 housekeeping/net103                                           0.0008
 housekeeping/gpio_configure[12][5]                            0.0008
 soc/net269                                                    0.0008
 soc/_02429_                                                   0.0008
 soc/_01519_                                                   0.0008
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[30]      0.0008
 soc/core.VexRiscv.CsrPlugin_mtvec_base[25]                    0.0008
 soc/_11736_                                                   0.0008
 housekeeping/_3160_                                           0.0008
 soc/core.spi_master_miso_data[1]                              0.0008
 housekeeping/_0660_                                           0.0008
 soc/net2227                                                   0.0008
 soc/_09530_                                                   0.0008
 housekeeping/serial_data_staging_1[11]                        0.0008
 housekeeping/_1433_                                           0.0008
 soc/net2446                                                   0.0008
 soc/_03562_                                                   0.0008
 housekeeping/_1518_                                           0.0008
 soc/net2132                                                   0.0008
 housekeeping/net1585                                          0.0008
 soc/_01414_                                                   0.0008
 housekeeping/_0791_                                           0.0008
 soc/_09682_                                                   0.0008
 housekeeping/net1953                                          0.0008
 hk_ack_i                                                      0.0008
 soc/_03795_                                                   0.0008
 soc/_01656_                                                   0.0008
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[31]                   0.0008
 soc/_07466_                                                   0.0008
 soc/_00334_                                                   0.0008
 housekeeping/_2668_                                           0.0008
 housekeeping/gpio_configure[33][9]                            0.0008
 soc/_04351_                                                   0.0008
 soc/_06782_                                                   0.0008
 soc/_03440_                                                   0.0008
 mgmt_buffers/la_data_in_enable[65]                            0.0008
 soc/_09253_                                                   0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[28][17]               0.0008
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][11]       0.0008
 soc/_09063_                                                   0.0008
 housekeeping/serial_data_staging_2[12]                        0.0008
 soc/_07574_                                                   0.0008
 housekeeping/gpio_configure[26][5]                            0.0008
 soc/_11699_                                                   0.0008
 soc/net2782                                                   0.0008
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[0]       0.0008
 soc/_07521_                                                   0.0008
 soc/_04679_                                                   0.0008
 soc/_09343_                                                   0.0008
 soc/_09882_                                                   0.0008
 soc/_06260_                                                   0.0008
 soc/net2355                                                   0.0008
 soc/_10841_                                                   0.0008
 soc/_08758_                                                   0.0008
 soc/_10757_                                                   0.0008
 soc/_09798_                                                   0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[10][31]               0.0008
 mgmt_buffers/net147                                           0.0008
 soc/_10903_                                                   0.0008
 soc/_11316_                                                   0.0008
 soc/_12060_                                                   0.0008
 soc/_00363_                                                   0.0008
 gpio_control_in_2[2]/shift_register[3]                        0.0008
 gpio_control_in_2[7]/shift_register[3]                        0.0008
 gpio_control_in_1a[3]/shift_register[3]                       0.0008
 gpio_control_in_1[2]/shift_register[3]                        0.0008
 gpio_control_bidir_2[0]/shift_register[3]                     0.0008
 gpio_control_in_2[4]/shift_register[3]                        0.0008
 gpio_control_in_1a[0]/shift_register[3]                       0.0008
 gpio_control_in_2[9]/shift_register[3]                        0.0008
 gpio_control_in_1a[5]/shift_register[3]                       0.0008
 gpio_control_in_1[4]/shift_register[3]                        0.0008
 gpio_control_in_2[1]/shift_register[3]                        0.0008
 gpio_control_bidir_2[2]/shift_register[3]                     0.0008
 gpio_control_in_1a[2]/shift_register[3]                       0.0008
 gpio_control_in_1[1]/shift_register[3]                        0.0008
 gpio_control_in_2[3]/shift_register[3]                        0.0008
 gpio_control_in_2[8]/shift_register[3]                        0.0008
 gpio_control_in_1[3]/shift_register[3]                        0.0008
 gpio_control_in_1a[4]/shift_register[3]                       0.0008
 gpio_control_in_2[0]/shift_register[3]                        0.0008
 gpio_control_bidir_2[1]/shift_register[3]                     0.0008
 gpio_control_in_2[5]/shift_register[3]                        0.0008
 gpio_control_in_1a[1]/shift_register[3]                       0.0008
 gpio_control_in_1[0]/shift_register[3]                        0.0008
 gpio_control_bidir_1[1]/shift_register[3]                     0.0008
 gpio_control_in_1[5]/shift_register[3]                        0.0008
 gpio_control_bidir_1[0]/shift_register[3]                     0.0008
 gpio_control_in_2[6]/shift_register[3]                        0.0008
 soc/_09138_                                                   0.0008
 soc/_03148_                                                   0.0008
 housekeeping/gpio_configure[18][11]                           0.0008
 soc/_00780_                                                   0.0008
 soc/_12164_                                                   0.0008
 soc/net1729                                                   0.0008
 soc/_10375_                                                   0.0008
 soc/_03044_                                                   0.0008
 soc/core.multiregimpl61_regs0                                 0.0008
 soc/_01106_                                                   0.0008
 soc/_06083_                                                   0.0008
 soc/_09703_                                                   0.0008
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[31]      0.0008
 housekeeping/net368                                           0.0008
 soc/_08795_                                                   0.0008
 soc/_09026_                                                   0.0008
 soc/_11456_                                                   0.0008
 soc/_11570_                                                   0.0008
 soc/_06751_                                                   0.0008
 soc/_04234_                                                   0.0008
 housekeeping/_0553_                                           0.0008
 soc/net3013                                                   0.0008
 soc/_09418_                                                   0.0008
 soc/_00667_                                                   0.0008
 soc/_03107_                                                   0.0008
 housekeeping/_0572_                                           0.0008
 soc/_04930_                                                   0.0008
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[28]      0.0008
 la_iena_mprj[94]                                              0.0008
 housekeeping/_2267_                                           0.0008
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[7]       0.0008
 housekeeping/_1846_                                           0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[16][20]               0.0008
 soc/_00919_                                                   0.0008
 la_iena_mprj[91]                                              0.0008
 soc/_12452_                                                   0.0008
 soc/core.mgmtsoc_bus_errors[30]                               0.0008
 soc/_08346_                                                   0.0008
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0008
 soc/_10639_                                                   0.0008
 soc/_01657_                                                   0.0008
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[12]   0.0008
 soc/_11146_                                                   0.0008
 soc/_08716_                                                   0.0008
 soc/_11847_                                                   0.0008
 soc/_12087_                                                   0.0008
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[13]                   0.0008
 housekeeping/_2535_                                           0.0008
 housekeeping/net108                                           0.0008
 soc/_10195_                                                   0.0008
 housekeeping/gpio_configure[8][3]                             0.0008
 soc/_12638_                                                   0.0008
 soc/_12763_                                                   0.0008
 soc/_12275_                                                   0.0008
 soc/net2280                                                   0.0008
 soc/_13454_                                                   0.0008
 soc/_01772_                                                   0.0008
 la_iena_mprj[92]                                              0.0008
 soc/_12514_                                                   0.0008
 soc/_09957_                                                   0.0008
 soc/_12988_                                                   0.0008
 soc/_13033_                                                   0.0008
 housekeeping/net691                                           0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[8][26]                0.0008
 soc/_09392_                                                   0.0008
 soc/net997                                                    0.0008
 soc/_10995_                                                   0.0008
 housekeeping/_0583_                                           0.0008
 soc/_12301_                                                   0.0008
 soc/net296                                                    0.0008
 soc/_06792_                                                   0.0008
 housekeeping/_2194_                                           0.0008
 housekeeping/net387                                           0.0008
 housekeeping/_2230_                                           0.0008
 soc/_09394_                                                   0.0008
 housekeeping/_0665_                                           0.0008
 soc/_09337_                                                   0.0008
 soc/_11754_                                                   0.0008
 mgmt_buffers/la_data_in_enable[38]                            0.0008
 soc/net2798                                                   0.0008
 housekeeping/gpio_configure[13][9]                            0.0008
 soc/_00588_                                                   0.0008
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[28]      0.0008
 housekeeping/_1849_                                           0.0008
 soc/core.dbg_uart_rx_phase[8]                                 0.0008
 soc/_13126_                                                   0.0008
 soc/net2456                                                   0.0008
 soc/_02564_                                                   0.0008
 soc/_04900_                                                   0.0008
 soc/core.mgmtsoc_load_storage[2]                              0.0008
 soc/_10649_                                                   0.0008
 soc/_05148_                                                   0.0008
 soc/_00666_                                                   0.0008
 housekeeping/_1283_                                           0.0008
 soc/_06671_                                                   0.0008
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][12]   0.0008
 housekeeping/net1630                                          0.0008
 housekeeping/net114                                           0.0008
 soc/_01765_                                                   0.0008
 mgmt_buffers/net665                                           0.0008
 housekeeping/_0714_                                           0.0008
 soc/core.la_ien_storage[66]                                   0.0008
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][5]       0.0008
 soc/net1520                                                   0.0008
 soc/_01281_                                                   0.0008
 soc/net2243                                                   0.0008
 soc/_03134_                                                   0.0008
 soc/_05508_                                                   0.0008
 housekeeping/_3006_                                           0.0008
 soc/_11597_                                                   0.0008
 mgmt_buffers/net199                                           0.0008
 soc/_12530_                                                   0.0008
 gpio_control_in_1a[1]/net56                                   0.0008
 gpio_control_in_1a[2]/net56                                   0.0008
 soc/core.dbg_uart_rx_phase[31]                                0.0008
 soc/_05291_                                                   0.0008
 soc/_12595_                                                   0.0008
 soc/_10727_                                                   0.0008
 mgmt_buffers/net1476                                          0.0008
 soc/_12658_                                                   0.0008
 gpio_control_bidir_1[0]/net47                                 0.0008
 housekeeping/_2873_                                           0.0008
 soc/core.mgmtsoc_scratch_storage[15]                          0.0008
 housekeeping/net1332                                          0.0008
 housekeeping/net1710                                          0.0008
 soc/_06722_                                                   0.0008
 soc/_08734_                                                   0.0008
 soc/_01209_                                                   0.0008
 soc/_05354_                                                   0.0008
 soc/_00425_                                                   0.0008
 soc/_05059_                                                   0.0008
 soc/_05959_                                                   0.0008
 soc/_05670_                                                   0.0008
 soc/_03691_                                                   0.0008
 soc/_01971_                                                   0.0008
 soc/_03162_                                                   0.0008
 soc/core.mgmtsoc_value_status[30]                             0.0008
 soc/_04709_                                                   0.0008
 soc/_10575_                                                   0.0008
 soc/_08513_                                                   0.0008
 soc/net3030                                                   0.0008
 soc/_12446_                                                   0.0008
 soc/net2510                                                   0.0008
 soc/_02118_                                                   0.0008
 soc/_09381_                                                   0.0008
 soc/_08461_                                                   0.0008
 housekeeping/gpio_configure[2][4]                             0.0008
 soc/core.storage[8][0]                                        0.0008
 soc/_09235_                                                   0.0008
 soc/_08214_                                                   0.0008
 soc/_08240_                                                   0.0008
 soc/_01942_                                                   0.0008
 soc/_02105_                                                   0.0008
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]   0.0008
 soc/_01839_                                                   0.0008
 soc/_08289_                                                   0.0008
 soc/_00760_                                                   0.0008
 soc/core.RAM256/BANK128[1].RAM128.Do0MUX.SEL1[3]              0.0008
 housekeeping/net1747                                          0.0008
 soc/_07361_                                                   0.0008
 soc/_02884_                                                   0.0008
 housekeeping/net548                                           0.0008
 soc/_07958_                                                   0.0008
 soc/core.multiregimpl59_regs0                                 0.0008
 soc/_01665_                                                   0.0008
 soc/core.mgmtsoc_litespimmap_burst_adr[16]                    0.0008
 soc/_10200_                                                   0.0008
 soc/_01763_                                                   0.0008
 soc/_12562_                                                   0.0008
 soc/_13726_                                                   0.0008
 housekeeping/_0274_                                           0.0008
 soc/_00501_                                                   0.0008
 soc/_02039_                                                   0.0008
 soc/_09928_                                                   0.0008
 housekeeping/_0105_                                           0.0008
 soc/_06622_                                                   0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[16][11]               0.0008
 soc/_12959_                                                   0.0008
 soc/_02300_                                                   0.0008
 soc/core.la_ien_storage[104]                                  0.0008
 housekeeping/gpio_configure[9][8]                             0.0008
 soc/_10456_                                                   0.0008
 soc/_07848_                                                   0.0008
 soc/_11848_                                                   0.0008
 soc/net3221                                                   0.0008
 soc/_06766_                                                   0.0008
 soc/net3619                                                   0.0008
 soc/_02917_                                                   0.0008
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[17]      0.0008
 soc/_06193_                                                   0.0008
 soc/_05917_                                                   0.0008
 housekeeping/_2933_                                           0.0008
 soc/_08225_                                                   0.0008
 soc/_09921_                                                   0.0008
 soc/_11850_                                                   0.0008
 soc/_10125_                                                   0.0008
 soc/_11201_                                                   0.0008
 soc/_06737_                                                   0.0008
 soc/_13120_                                                   0.0008
 soc/_01954_                                                   0.0008
 soc/_13060_                                                   0.0008
 housekeeping/_2576_                                           0.0008
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[24][14]               0.0008
 soc/core.mgmtsoc_scratch_storage[14]                          0.0008
 soc/_05185_                                                   0.0008
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[14]      0.0008
 housekeeping/_1527_                                           0.0008
 soc/_11079_                                                   0.0008
 soc/_01034_                                                   0.0008
 housekeeping/_1253_                                           0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[24][23]               0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[14][15]               0.0008
 soc/net1681                                                   0.0008
 soc/_06099_                                                   0.0008
 soc/_05731_                                                   0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[17][16]               0.0008
 soc/_00454_                                                   0.0008
 housekeeping/_2507_                                           0.0008
 housekeeping/_2154_                                           0.0008
 soc/_10377_                                                   0.0008
 soc/_08652_                                                   0.0008
 soc/_11523_                                                   0.0008
 soc/_08050_                                                   0.0008
 soc/_05141_                                                   0.0008
 soc/_00074_                                                   0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[17][28]               0.0008
 housekeeping/_1581_                                           0.0008
 soc/_13074_                                                   0.0008
 soc/_01482_                                                   0.0008
 soc/_01709_                                                   0.0008
 soc/_04660_                                                   0.0008
 soc/_10834_                                                   0.0008
 soc/core.storage[10][3]                                       0.0008
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[0]       0.0008
 housekeeping/net1997                                          0.0008
 housekeeping/serial_data_staging_2[5]                         0.0008
 soc/_08022_                                                   0.0008
 soc/_13065_                                                   0.0008
 soc/core.VexRiscv.RegFilePlugin_regFile[0][29]                0.0008
 soc/net1132                                                   0.0008
 soc/_12107_                                                   0.0007
 la_iena_mprj[95]                                              0.0007
 soc/_13491_                                                   0.0007
 housekeeping/gpio_configure[19][2]                            0.0007
 soc/_04985_                                                   0.0007
 soc/_12432_                                                   0.0007
 housekeeping/_0455_                                           0.0007
 soc/net782                                                    0.0007
 housekeeping/_0413_                                           0.0007
 housekeeping/_1361_                                           0.0007
 housekeeping/gpio_configure[20][2]                            0.0007
 soc/_12140_                                                   0.0007
 soc/_05137_                                                   0.0007
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[14]      0.0007
 housekeeping/_1278_                                           0.0007
 soc/core.spi_master_miso_data[7]                              0.0007
 housekeeping/net1304                                          0.0007
 soc/core.VexRiscv.CsrPlugin_mcause_exceptionCode[0]           0.0007
 housekeeping/_1494_                                           0.0007
 soc/_05716_                                                   0.0007
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[1]          0.0007
 soc/net2158                                                   0.0007
 soc/_00251_                                                   0.0007
 soc/_00523_                                                   0.0007
 soc/_13539_                                                   0.0007
 soc/net3061                                                   0.0007
 soc/_11162_                                                   0.0007
 soc/_05018_                                                   0.0007
 soc/_06297_                                                   0.0007
 housekeeping/net1545                                          0.0007
 housekeeping/_0722_                                           0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[3][3]                 0.0007
 soc/net2883                                                   0.0007
 soc/_06207_                                                   0.0007
 housekeeping/_0145_                                           0.0007
 housekeeping/net1698                                          0.0007
 housekeeping/net331                                           0.0007
 soc/_03639_                                                   0.0007
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0007
 housekeeping/_0396_                                           0.0007
 soc/_05033_                                                   0.0007
 soc/_02798_                                                   0.0007
 housekeeping/net583                                           0.0007
 soc/_09828_                                                   0.0007
 soc/_03325_                                                   0.0007
 soc/core.dbg_uart_tx_phase[19]                                0.0007
 housekeeping/net1609                                          0.0007
 soc/_05176_                                                   0.0007
 soc/_10850_                                                   0.0007
 soc/_02046_                                                   0.0007
 soc/_09697_                                                   0.0007
 soc/_03106_                                                   0.0007
 soc/_06085_                                                   0.0007
 gpio_control_in_2[8]/net46                                    0.0007
 housekeeping/net1914                                          0.0007
 housekeeping/mgmt_gpio_data_buf[15]                           0.0007
 mgmt_buffers/la_data_in_enable[53]                            0.0007
 soc/_03301_                                                   0.0007
 soc/core.multiregimpl74_regs0                                 0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][18]      0.0007
 soc/_03390_                                                   0.0007
 housekeeping/_2249_                                           0.0007
 soc/_03689_                                                   0.0007
 soc/_06790_                                                   0.0007
 soc/_08378_                                                   0.0007
 soc/_06096_                                                   0.0007
 soc/_02441_                                                   0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[0][26]                0.0007
 soc/_01197_                                                   0.0007
 soc/_11769_                                                   0.0007
 soc/core.gpioin2_gpioin2_in_pads_n_d                          0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][24]      0.0007
 housekeeping/_2294_                                           0.0007
 soc/net2153                                                   0.0007
 mgmt_buffers/la_data_in_enable[62]                            0.0007
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0007
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[26]      0.0007
 soc/_12707_                                                   0.0007
 soc/_11419_                                                   0.0007
 soc/_05448_                                                   0.0007
 soc/_04791_                                                   0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][31]       0.0007
 soc/_04848_                                                   0.0007
 housekeeping/_2145_                                           0.0007
 soc/_12291_                                                   0.0007
 soc/net2881                                                   0.0007
 soc/_01045_                                                   0.0007
 soc/_00023_                                                   0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[15][12]               0.0007
 soc/_03153_                                                   0.0007
 soc/_08777_                                                   0.0007
 soc/_12607_                                                   0.0007
 housekeeping/_1667_                                           0.0007
 housekeeping/_1779_                                           0.0007
 soc/_08818_                                                   0.0007
 soc/_02135_                                                   0.0007
 soc/_02633_                                                   0.0007
 housekeeping/_0691_                                           0.0007
 soc/_07663_                                                   0.0007
 soc/_01837_                                                   0.0007
 soc/_07894_                                                   0.0007
 soc/_05136_                                                   0.0007
 soc/_10941_                                                   0.0007
 soc/_05065_                                                   0.0007
 soc/core.VexRiscv.execute_to_memory_PC[9]                     0.0007
 soc/core.multiregimpl44_regs1                                 0.0007
 soc/_03149_                                                   0.0007
 soc/_01280_                                                   0.0007
 soc/_08368_                                                   0.0007
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]   0.0007
 soc/_06765_                                                   0.0007
 soc/net3079                                                   0.0007
 soc/net3964                                                   0.0007
 soc/_12361_                                                   0.0007
 housekeeping/serial_data_staging_2[8]                         0.0007
 soc/_12636_                                                   0.0007
 soc/net1216                                                   0.0007
 soc/_02725_                                                   0.0007
 soc/net827                                                    0.0007
 soc/_00535_                                                   0.0007
 soc/_11805_                                                   0.0007
 soc/_12180_                                                   0.0007
 housekeeping/_0875_                                           0.0007
 soc/_00359_                                                   0.0007
 soc/_10532_                                                   0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][18]       0.0007
 housekeeping/_0060_                                           0.0007
 soc/net2938                                                   0.0007
 soc/_13024_                                                   0.0007
 soc/net1923                                                   0.0007
 soc/_12342_                                                   0.0007
 housekeeping/_2894_                                           0.0007
 soc/net1752                                                   0.0007
 soc/_02952_                                                   0.0007
 housekeeping/_0215_                                           0.0007
 soc/_04456_                                                   0.0007
 soc/net2531                                                   0.0007
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0007
 soc/_03446_                                                   0.0007
 soc/_12631_                                                   0.0007
 la_data_in_mprj[101]                                          0.0007
 soc/_07994_                                                   0.0007
 soc/_09198_                                                   0.0007
 soc/net106                                                    0.0007
 soc/_04195_                                                   0.0007
 soc/_03902_                                                   0.0007
 housekeeping/_2657_                                           0.0007
 soc/core.multiregimpl52_regs1                                 0.0007
 soc/_09049_                                                   0.0007
 housekeeping/_2654_                                           0.0007
 soc/_00882_                                                   0.0007
 housekeeping/_0359_                                           0.0007
 housekeeping/_2704_                                           0.0007
 soc/_06390_                                                   0.0007
 soc/_06534_                                                   0.0007
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0007
 mgmt_buffers/mprj_dat_i_core_bar[24]                          0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[27][5]                0.0007
 soc/_04506_                                                   0.0007
 soc/core.gpioin0_gpioin0_trigger_d                            0.0007
 mgmt_buffers/la_data_in_enable[43]                            0.0007
 mprj_dat_i_core[6]                                            0.0007
 soc/_06571_                                                   0.0007
 soc/_09509_                                                   0.0007
 soc/_13487_                                                   0.0007
 soc/_03347_                                                   0.0007
 soc/_06831_                                                   0.0007
 soc/_01869_                                                   0.0007
 soc/_11045_                                                   0.0007
 soc/_12978_                                                   0.0007
 soc/net3200                                                   0.0007
 soc/_05391_                                                   0.0007
 soc/_10509_                                                   0.0007
 soc/net4013                                                   0.0007
 soc/_03694_                                                   0.0007
 housekeeping/net1723                                          0.0007
 soc/_00878_                                                   0.0007
 soc/net315                                                    0.0007
 soc/_02385_                                                   0.0007
 soc/_00132_                                                   0.0007
 housekeeping/_0188_                                           0.0007
 soc/_02558_                                                   0.0007
 soc/_09452_                                                   0.0007
 housekeeping/_0210_                                           0.0007
 soc/_05183_                                                   0.0007
 soc/_10097_                                                   0.0007
 soc/_11283_                                                   0.0007
 soc/_04005_                                                   0.0007
 soc/_09405_                                                   0.0007
 housekeeping/gpio_configure[13][5]                            0.0007
 soc/_09783_                                                   0.0007
 soc/_12017_                                                   0.0007
 soc/_00891_                                                   0.0007
 housekeeping/net379                                           0.0007
 soc/_07227_                                                   0.0007
 soc/_05151_                                                   0.0007
 soc/_03143_                                                   0.0007
 soc/_03892_                                                   0.0007
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[30]              0.0007
 soc/_03836_                                                   0.0007
 soc/_12259_                                                   0.0007
 soc/_02132_                                                   0.0007
 soc/_02631_                                                   0.0007
 soc/net1908                                                   0.0007
 soc/_05328_                                                   0.0007
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[23]      0.0007
 gpio_control_in_1a[0]/net56                                   0.0007
 housekeeping/_1452_                                           0.0007
 soc/net1726                                                   0.0007
 housekeeping/_1041_                                           0.0007
 soc/_09575_                                                   0.0007
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[28]           0.0007
 housekeeping/_1556_                                           0.0007
 housekeeping/_0827_                                           0.0007
 soc/_04442_                                                   0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[21][5]                0.0007
 soc/_12409_                                                   0.0007
 soc/_02491_                                                   0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[15][17]               0.0007
 soc/_12305_                                                   0.0007
 soc/net889                                                    0.0007
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[31]       0.0007
 soc/_13304_                                                   0.0007
 housekeeping/net154                                           0.0007
 housekeeping/_0124_                                           0.0007
 housekeeping/_2056_                                           0.0007
 soc/_01299_                                                   0.0007
 soc/_01291_                                                   0.0007
 soc/core.storage[0][2]                                        0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][23]       0.0007
 soc/core.multiregimpl79_regs1                                 0.0007
 soc/_05333_                                                   0.0007
 soc/_11714_                                                   0.0007
 soc/_00876_                                                   0.0007
 soc/net3007                                                   0.0007
 soc/_08266_                                                   0.0007
 soc/_08340_                                                   0.0007
 housekeeping/_2707_                                           0.0007
 soc/_06114_                                                   0.0007
 housekeeping/_0485_                                           0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[23][22]               0.0007
 soc/_09910_                                                   0.0007
 soc/_00938_                                                   0.0007
 soc/_02435_                                                   0.0007
 soc/_09221_                                                   0.0007
 soc/_04802_                                                   0.0007
 soc/net1357                                                   0.0007
 soc/_06799_                                                   0.0007
 soc/_04718_                                                   0.0007
 soc/_08967_                                                   0.0007
 soc/_09844_                                                   0.0007
 soc/_04283_                                                   0.0007
 gpio_control_bidir_1[1]/net54                                 0.0007
 soc/_00469_                                                   0.0007
 soc/net3138                                                   0.0007
 soc/_06357_                                                   0.0007
 soc/net3213                                                   0.0007
 housekeeping/_0501_                                           0.0007
 soc/_12877_                                                   0.0007
 soc/_09790_                                                   0.0007
 housekeeping/_2950_                                           0.0007
 soc/_12415_                                                   0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][27]       0.0007
 soc/_02585_                                                   0.0007
 soc/net1244                                                   0.0007
 housekeeping/_2030_                                           0.0007
 soc/_04739_                                                   0.0007
 housekeeping/_1858_                                           0.0007
 soc/_07674_                                                   0.0007
 housekeeping/_0220_                                           0.0007
 soc/net1641                                                   0.0007
 soc/_04746_                                                   0.0007
 housekeeping/_2376_                                           0.0007
 soc/_08400_                                                   0.0007
 soc/_11457_                                                   0.0007
 soc/_08247_                                                   0.0007
 soc/_09934_                                                   0.0007
 soc/_03570_                                                   0.0007
 soc/_02255_                                                   0.0007
 soc/_01539_                                                   0.0007
 soc/_00557_                                                   0.0007
 soc/net1713                                                   0.0007
 soc/_07578_                                                   0.0007
 soc/_03597_                                                   0.0007
 soc/_01553_                                                   0.0007
 soc/_06781_                                                   0.0007
 soc/net619                                                    0.0007
 soc/_08251_                                                   0.0007
 soc/core.la_ien_storage[85]                                   0.0007
 soc/_09627_                                                   0.0007
 soc/_06075_                                                   0.0007
 soc/_06575_                                                   0.0007
 la_iena_mprj[106]                                             0.0007
 soc/_09472_                                                   0.0007
 soc/_06081_                                                   0.0007
 soc/_00836_                                                   0.0007
 soc/_05786_                                                   0.0007
 soc/_00508_                                                   0.0007
 soc/_00519_                                                   0.0007
 housekeeping/net1116                                          0.0007
 soc/_01331_                                                   0.0007
 soc/_11656_                                                   0.0007
 soc/_12224_                                                   0.0007
 soc/_00881_                                                   0.0007
 housekeeping/gpio_configure[24][7]                            0.0007
 soc/_05802_                                                   0.0007
 housekeeping/net1608                                          0.0007
 soc/core.la_oe_storage[44]                                    0.0007
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0007
 soc/_05112_                                                   0.0007
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[30]                   0.0007
 gpio_control_in_2[9]/net58                                    0.0007
 soc/core.la_ien_storage[67]                                   0.0007
 housekeeping/hkspi.addr[3]                                    0.0007
 soc/_12798_                                                   0.0007
 soc/net2523                                                   0.0007
 soc/_03353_                                                   0.0007
 housekeeping/_0256_                                           0.0007
 soc/core.multiregimpl33_regs0                                 0.0007
 soc/net2203                                                   0.0007
 housekeeping/_1999_                                           0.0007
 soc/_07653_                                                   0.0007
 housekeeping/gpio_configure[24][6]                            0.0007
 soc/_08634_                                                   0.0007
 soc/_02074_                                                   0.0007
 soc/_05094_                                                   0.0007
 housekeeping/net1400                                          0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[11][12]               0.0007
 soc/_12328_                                                   0.0007
 soc/_00972_                                                   0.0007
 soc/_12440_                                                   0.0007
 soc/_06822_                                                   0.0007
 soc/_01531_                                                   0.0007
 soc/core.mgmtsoc_scratch_storage[1]                           0.0007
 soc/_04515_                                                   0.0007
 soc/_01059_                                                   0.0007
 soc/_13057_                                                   0.0007
 soc/_12344_                                                   0.0007
 soc/_04916_                                                   0.0007
 housekeeping/_2746_                                           0.0007
 soc/_02114_                                                   0.0007
 soc/_12690_                                                   0.0007
 soc/net788                                                    0.0007
 soc/_01153_                                                   0.0007
 housekeeping/serial_bb_load                                   0.0007
 soc/_04127_                                                   0.0007
 soc/_12160_                                                   0.0007
 housekeeping/_1883_                                           0.0007
 soc/_07912_                                                   0.0007
 soc/_05260_                                                   0.0007
 soc/_10641_                                                   0.0007
 housekeeping/_2471_                                           0.0007
 soc/core.dbg_uart_count[15]                                   0.0007
 soc/_12035_                                                   0.0007
 soc/_08648_                                                   0.0007
 soc/_02248_                                                   0.0007
 housekeeping/_0318_                                           0.0007
 soc/net1229                                                   0.0007
 soc/_02807_                                                   0.0007
 housekeeping/net79                                            0.0007
 housekeeping/xfer_count[3]                                    0.0007
 soc/_06703_                                                   0.0007
 soc/_03832_                                                   0.0007
 soc/_04991_                                                   0.0007
 housekeeping/_1193_                                           0.0007
 housekeeping/net135                                           0.0007
 soc/core.storage[12][1]                                       0.0007
 soc/_00793_                                                   0.0007
 soc/_06004_                                                   0.0007
 soc/_10046_                                                   0.0007
 soc/core.storage_1[0][2]                                      0.0007
 soc/_07493_                                                   0.0007
 soc/_09255_                                                   0.0007
 soc/core.RAM128/BLOCK[1].RAM32.Do0[20]                        0.0007
 soc/_13354_                                                   0.0007
 soc/_11275_                                                   0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][14]       0.0007
 housekeeping/_1892_                                           0.0007
 soc/net2049                                                   0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[22][23]               0.0007
 soc/_12853_                                                   0.0007
 housekeeping/_0895_                                           0.0007
 soc/_01014_                                                   0.0007
 soc/net13                                                     0.0007
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[28]      0.0007
 housekeeping/_2664_                                           0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[0][10]                0.0007
 soc/_11922_                                                   0.0007
 soc/_06053_                                                   0.0007
 soc/_01889_                                                   0.0007
 soc/_11657_                                                   0.0007
 soc/core.VexRiscv.RegFilePlugin_regFile[23][3]                0.0007
 soc/_12835_                                                   0.0007
 soc/core.storage_1[0][5]                                      0.0007
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[13]      0.0007
 soc/core.RAM128/BLOCK[1].RAM32.Do0[22]                        0.0007
 soc/_08520_                                                   0.0007
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_address[7]            0.0007
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[4]       0.0007
 soc/_08781_                                                   0.0007
 soc/_12058_                                                   0.0007
 housekeeping/_2201_                                           0.0007
 soc/core.storage[7][2]                                        0.0007
 soc/_09814_                                                   0.0007
 housekeeping/_3079_                                           0.0007
 soc/net3478                                                   0.0007
 soc/_07421_                                                   0.0007
 soc/_12737_                                                   0.0007
 soc/_08139_                                                   0.0007
 soc/net916                                                    0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][4]        0.0007
 soc/net2086                                                   0.0007
 soc/_07967_                                                   0.0007
 soc/_03007_                                                   0.0007
 soc/_07387_                                                   0.0007
 soc/_13538_                                                   0.0007
 soc/core.dbg_uart_data[31]                                    0.0007
 housekeeping/_0103_                                           0.0007
 soc/_07730_                                                   0.0007
 soc/_00904_                                                   0.0007
 soc/_05765_                                                   0.0007
 housekeeping/_1564_                                           0.0007
 soc/core.VexRiscv.when_DebugPlugin_l261_1                     0.0007
 soc/_01586_                                                   0.0007
 soc/net1425                                                   0.0007
 soc/_11902_                                                   0.0007
 housekeeping/net1121                                          0.0007
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[22]         0.0007
 soc/_01259_                                                   0.0007
 soc/net2834                                                   0.0007
 soc/_04243_                                                   0.0007
 housekeeping/_0555_                                           0.0007
 housekeeping/net1418                                          0.0007
 soc/_01332_                                                   0.0007
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[20]   0.0007
 soc/_10525_                                                   0.0007
 housekeeping/_0175_                                           0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][22]       0.0007
 soc/_10944_                                                   0.0007
 housekeeping/clknet_1_1__leaf_wbbd_sck                        0.0007
 soc/_00644_                                                   0.0007
 soc/_11112_                                                   0.0007
 soc/_01587_                                                   0.0007
 soc/_11043_                                                   0.0007
 soc/_11193_                                                   0.0007
 la_iena_mprj[89]                                              0.0007
 soc/_00392_                                                   0.0007
 soc/_12674_                                                   0.0007
 housekeeping/mgmt_gpio_data_buf[8]                            0.0007
 soc/_08191_                                                   0.0007
 soc/_08430_                                                   0.0007
 soc/_02115_                                                   0.0007
 soc/_01599_                                                   0.0007
 soc/_10365_                                                   0.0007
 soc/_03226_                                                   0.0007
 soc/_11093_                                                   0.0007
 soc/_09597_                                                   0.0007
 housekeeping/_0745_                                           0.0007
 soc/_00382_                                                   0.0007
 soc/_02967_                                                   0.0007
 soc/_07431_                                                   0.0007
 soc/_10042_                                                   0.0007
 soc/_06688_                                                   0.0007
 soc/_00240_                                                   0.0007
 housekeeping/_0712_                                           0.0007
 housekeeping/net138                                           0.0007
 soc/_08094_                                                   0.0007
 soc/_09444_                                                   0.0007
 housekeeping/_3025_                                           0.0007
 housekeeping/_2875_                                           0.0007
 soc/net3159                                                   0.0007
 soc/net2583                                                   0.0007
 soc/_07956_                                                   0.0007
 soc/_11659_                                                   0.0007
 soc/_05224_                                                   0.0007
 soc/net1563                                                   0.0007
 housekeeping/_1426_                                           0.0007
 housekeeping/net1946                                          0.0007
 housekeeping/_2738_                                           0.0007
 soc/_04532_                                                   0.0007
 soc/_06165_                                                   0.0007
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]   0.0007
 soc/_04710_                                                   0.0007
 soc/_00422_                                                   0.0007
 soc/net1945                                                   0.0007
 soc/_11088_                                                   0.0007
 soc/_05933_                                                   0.0007
 housekeeping/_1023_                                           0.0007
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[23]      0.0007
 housekeeping/_0481_                                           0.0007
 soc/_11276_                                                   0.0007
 mgmt_buffers/la_data_in_mprj_bar[19]                          0.0007
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][26]   0.0007
 gpio_control_in_1a[4]/net52                                   0.0007
 soc/_09589_                                                   0.0007
 soc/_00405_                                                   0.0007
 housekeeping/_0370_                                           0.0007
 soc/_10369_                                                   0.0007
 soc/_01898_                                                   0.0007
 soc/_04807_                                                   0.0007
 housekeeping/net116                                           0.0007
 soc/_13205_                                                   0.0007
 soc/_07557_                                                   0.0007
 soc/_02040_                                                   0.0007
 soc/core.dbg_uart_tx_count[3]                                 0.0007
 soc/_08381_                                                   0.0007
 soc/_02062_                                                   0.0007
 soc/_05502_                                                   0.0007
 housekeeping/_0125_                                           0.0007
 soc/_10588_                                                   0.0007
 soc/core.uart_rx_fifo_level0[3]                               0.0007
 soc/net983                                                    0.0007
 housekeeping/_3014_                                           0.0007
 soc/_03810_                                                   0.0007
 soc/_05378_                                                   0.0007
 soc/net303                                                    0.0007
 soc/_01806_                                                   0.0007
 soc/_05083_                                                   0.0007
 soc/_07144_                                                   0.0007
 soc/_00756_                                                   0.0007
 soc/_10482_                                                   0.0007
 soc/_02141_                                                   0.0007
 soc/_01091_                                                   0.0007
 soc/_08258_                                                   0.0007
 soc/_08971_                                                   0.0007
 soc/_02832_                                                   0.0007
 soc/net2788                                                   0.0007
 housekeeping/_1573_                                           0.0007
 soc/_12981_                                                   0.0007
 soc/_13062_                                                   0.0007
 soc/net958                                                    0.0007
 soc/_08184_                                                   0.0007
 housekeeping/_1954_                                           0.0007
 soc/net176                                                    0.0007
 housekeeping/_2276_                                           0.0007
 soc/_04450_                                                   0.0006
 soc/_06704_                                                   0.0006
 soc/_00801_                                                   0.0006
 mgmt_buffers/net235                                           0.0006
 gpio_control_in_1a[4]/net53                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[1][30]                0.0006
 soc/_12121_                                                   0.0006
 soc/_03626_                                                   0.0006
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][8]       0.0006
 housekeeping/_2439_                                           0.0006
 soc/_02361_                                                   0.0006
 soc/core.multiregimpl10_regs0                                 0.0006
 soc/_09475_                                                   0.0006
 mgmt_buffers/la_data_in_enable[48]                            0.0006
 soc/_07390_                                                   0.0006
 soc/_12680_                                                   0.0006
 soc/_05707_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[31][13]               0.0006
 soc/_11126_                                                   0.0006
 soc/net3797                                                   0.0006
 housekeeping/gpio_configure[6][0]                             0.0006
 soc/_08273_                                                   0.0006
 soc/_03598_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[0][25]                0.0006
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0006
 soc/_12436_                                                   0.0006
 housekeeping/net1482                                          0.0006
 soc/_05325_                                                   0.0006
 soc/_03819_                                                   0.0006
 soc/net3720                                                   0.0006
 soc/_00802_                                                   0.0006
 soc/_01952_                                                   0.0006
 soc/_06336_                                                   0.0006
 soc/_00954_                                                   0.0006
 housekeeping/hkspi.pre_pass_thru_mgmt                         0.0006
 soc/net4076                                                   0.0006
 soc/_12590_                                                   0.0006
 soc/_06521_                                                   0.0006
 soc/_01102_                                                   0.0006
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[23]              0.0006
 housekeeping/_3151_                                           0.0006
 housekeeping/_1389_                                           0.0006
 soc/_11870_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[11][30]               0.0006
 soc/_01052_                                                   0.0006
 soc/_03327_                                                   0.0006
 housekeeping/_2792_                                           0.0006
 soc/_02537_                                                   0.0006
 soc/core.multiregimpl23_regs0                                 0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[26][22]               0.0006
 housekeeping/_0184_                                           0.0006
 soc/_12213_                                                   0.0006
 soc/_02430_                                                   0.0006
 soc/_05296_                                                   0.0006
 la_data_in_mprj[127]                                          0.0006
 housekeeping/_2064_                                           0.0006
 soc/_09514_                                                   0.0006
 soc/_12136_                                                   0.0006
 soc/_11087_                                                   0.0006
 soc/_00827_                                                   0.0006
 soc/net1421                                                   0.0006
 soc/_10442_                                                   0.0006
 soc/_09428_                                                   0.0006
 soc/_01575_                                                   0.0006
 soc/_02982_                                                   0.0006
 soc/net2982                                                   0.0006
 soc/_02981_                                                   0.0006
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[16]   0.0006
 soc/_12456_                                                   0.0006
 soc/_12891_                                                   0.0006
 soc/core.VexRiscv.CsrPlugin_mtval[13]                         0.0006
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[21]                   0.0006
 soc/_04953_                                                   0.0006
 housekeeping/_1522_                                           0.0006
 housekeeping/_0686_                                           0.0006
 soc/net3775                                                   0.0006
 soc/net1836                                                   0.0006
 housekeeping/net118                                           0.0006
 housekeeping/_0191_                                           0.0006
 soc/_10035_                                                   0.0006
 soc/_11720_                                                   0.0006
 housekeeping/hkspi.addr[7]                                    0.0006
 housekeeping/_0265_                                           0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[30][22]               0.0006
 housekeeping/_2613_                                           0.0006
 soc/_06341_                                                   0.0006
 soc/_04708_                                                   0.0006
 housekeeping/_0462_                                           0.0006
 soc/net1051                                                   0.0006
 soc/_03840_                                                   0.0006
 soc/_11675_                                                   0.0006
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][11]      0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[31][11]               0.0006
 housekeeping/_0718_                                           0.0006
 soc/_13216_                                                   0.0006
 soc/net1894                                                   0.0006
 housekeeping/_0487_                                           0.0006
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0006
 mgmt_buffers/net187                                           0.0006
 soc/_02369_                                                   0.0006
 housekeeping/_1878_                                           0.0006
 housekeeping/_0793_                                           0.0006
 housekeeping/_0201_                                           0.0006
 housekeeping/_0562_                                           0.0006
 housekeeping/_0695_                                           0.0006
 soc/_06996_                                                   0.0006
 soc/_03250_                                                   0.0006
 mgmt_buffers/la_data_in_mprj_bar[72]                          0.0006
 soc/_07027_                                                   0.0006
 soc/_03011_                                                   0.0006
 soc/net2252                                                   0.0006
 soc/net1919                                                   0.0006
 housekeeping/net1424                                          0.0006
 soc/_07177_                                                   0.0006
 soc/core.multiregimpl65_regs0                                 0.0006
 la_data_in_mprj[91]                                           0.0006
 soc/_12351_                                                   0.0006
 soc/_04944_                                                   0.0006
 soc/_01179_                                                   0.0006
 soc/_05566_                                                   0.0006
 soc/_02450_                                                   0.0006
 soc/_12582_                                                   0.0006
 soc/net911                                                    0.0006
 housekeeping/net317                                           0.0006
 soc/net3305                                                   0.0006
 soc/_01139_                                                   0.0006
 soc/_07127_                                                   0.0006
 soc/_05851_                                                   0.0006
 housekeeping/_0723_                                           0.0006
 housekeeping/_1374_                                           0.0006
 housekeeping/_3109_                                           0.0006
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0006
 soc/_01725_                                                   0.0006
 housekeeping/_0763_                                           0.0006
 soc/_02569_                                                   0.0006
 soc/_00639_                                                   0.0006
 soc/_13199_                                                   0.0006
 soc/_04865_                                                   0.0006
 soc/_05964_                                                   0.0006
 soc/_09414_                                                   0.0006
 soc/net3236                                                   0.0006
 housekeeping/_2994_                                           0.0006
 soc/net1627                                                   0.0006
 soc/_08205_                                                   0.0006
 la_iena_mprj[110]                                             0.0006
 soc/_01862_                                                   0.0006
 soc/_09540_                                                   0.0006
 soc/_04536_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[13][20]               0.0006
 soc/net4619                                                   0.0006
 soc/_05574_                                                   0.0006
 housekeeping/_0584_                                           0.0006
 soc/net4388                                                   0.0006
 soc/_03776_                                                   0.0006
 soc/core.storage_1[0][0]                                      0.0006
 soc/_13158_                                                   0.0006
 soc/net1005                                                   0.0006
 soc/_04982_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[27][28]               0.0006
 soc/net1653                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[15][8]                0.0006
 soc/_05453_                                                   0.0006
 la_data_in_mprj[120]                                          0.0006
 soc/_13475_                                                   0.0006
 soc/_06972_                                                   0.0006
 soc/net935                                                    0.0006
 housekeeping/net902                                           0.0006
 soc/_03680_                                                   0.0006
 soc/_11135_                                                   0.0006
 soc/_12523_                                                   0.0006
 soc/core.multiregimpl78_regs0                                 0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[5][14]                0.0006
 soc/_02293_                                                   0.0006
 housekeeping/gpio_configure[15][6]                            0.0006
 soc/_07623_                                                   0.0006
 housekeeping/_0662_                                           0.0006
 soc/_00987_                                                   0.0006
 soc/_02963_                                                   0.0006
 soc/_05093_                                                   0.0006
 soc/net3727                                                   0.0006
 soc/_12553_                                                   0.0006
 soc/_07535_                                                   0.0006
 soc/_05918_                                                   0.0006
 soc/_11513_                                                   0.0006
 soc/_06168_                                                   0.0006
 soc/_06550_                                                   0.0006
 mgmt_buffers/la_data_in_enable[20]                            0.0006
 soc/_12086_                                                   0.0006
 gpio_control_in_1a[1]/shift_register[2]                       0.0006
 soc/_09968_                                                   0.0006
 soc/_12846_                                                   0.0006
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0006
 soc/_00685_                                                   0.0006
 soc/_10612_                                                   0.0006
 soc/_10741_                                                   0.0006
 soc/net1710                                                   0.0006
 soc/_01005_                                                   0.0006
 soc/_00313_                                                   0.0006
 soc/_10609_                                                   0.0006
 soc/_03677_                                                   0.0006
 soc/_06243_                                                   0.0006
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][27]       0.0006
 soc/_05023_                                                   0.0006
 soc/_06154_                                                   0.0006
 soc/net1243                                                   0.0006
 soc/_01423_                                                   0.0006
 soc/_03699_                                                   0.0006
 housekeeping/net913                                           0.0006
 soc/_12749_                                                   0.0006
 soc/_06144_                                                   0.0006
 housekeeping/_1341_                                           0.0006
 soc/_05242_                                                   0.0006
 soc/_04228_                                                   0.0006
 soc/_03835_                                                   0.0006
 soc/net1461                                                   0.0006
 soc/_12569_                                                   0.0006
 housekeeping/net109                                           0.0006
 housekeeping/net2024                                          0.0006
 soc/_11941_                                                   0.0006
 soc/core.mgmtsoc_value_status[10]                             0.0006
 soc/_08944_                                                   0.0006
 housekeeping/_1132_                                           0.0006
 housekeeping/_0651_                                           0.0006
 soc/_00257_                                                   0.0006
 soc/_13431_                                                   0.0006
 soc/_10063_                                                   0.0006
 soc/_12370_                                                   0.0006
 soc/_03190_                                                   0.0006
 soc/_03608_                                                   0.0006
 housekeeping/_0409_                                           0.0006
 soc/_09911_                                                   0.0006
 soc/_06660_                                                   0.0006
 housekeeping/_1123_                                           0.0006
 soc/_02741_                                                   0.0006
 soc/_11506_                                                   0.0006
 soc/_10271_                                                   0.0006
 soc/core.storage[2][7]                                        0.0006
 soc/_06578_                                                   0.0006
 soc/_05485_                                                   0.0006
 soc/_00578_                                                   0.0006
 soc/_07691_                                                   0.0006
 soc/_04252_                                                   0.0006
 soc/_05565_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[3][26]                0.0006
 soc/_07273_                                                   0.0006
 soc/_00866_                                                   0.0006
 soc/_07622_                                                   0.0006
 soc/_07528_                                                   0.0006
 soc/_09839_                                                   0.0006
 housekeeping/_2325_                                           0.0006
 soc/_13296_                                                   0.0006
 soc/_09373_                                                   0.0006
 soc/_01133_                                                   0.0006
 soc/net1079                                                   0.0006
 soc/_07619_                                                   0.0006
 soc/_06463_                                                   0.0006
 soc/_08426_                                                   0.0006
 housekeeping/gpio_configure[1][10]                            0.0006
 soc/_09624_                                                   0.0006
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[15]   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[7][13]                0.0006
 soc/_07569_                                                   0.0006
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][17]       0.0006
 soc/_01754_                                                   0.0006
 housekeeping/_0672_                                           0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[6][17]                0.0006
 soc/net1586                                                   0.0006
 soc/_08275_                                                   0.0006
 soc/_03538_                                                   0.0006
 housekeeping/net302                                           0.0006
 soc/_11844_                                                   0.0006
 soc/_02643_                                                   0.0006
 soc/_01304_                                                   0.0006
 soc/net932                                                    0.0006
 soc/_06745_                                                   0.0006
 soc/_10988_                                                   0.0006
 soc/core.multiregimpl46_regs0                                 0.0006
 soc/_02242_                                                   0.0006
 soc/_12723_                                                   0.0006
 soc/core.VexRiscv.execute_CsrPlugin_csr_772                   0.0006
 soc/_12496_                                                   0.0006
 housekeeping/_1356_                                           0.0006
 soc/_01821_                                                   0.0006
 soc/net265                                                    0.0006
 soc/net1859                                                   0.0006
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][3]    0.0006
 soc/net621                                                    0.0006
 soc/core.interface0_bank_bus_dat_r[15]                        0.0006
 soc/_08322_                                                   0.0006
 soc/_01756_                                                   0.0006
 soc/_11839_                                                   0.0006
 soc/_13485_                                                   0.0006
 housekeeping/_1085_                                           0.0006
 housekeeping/_2697_                                           0.0006
 soc/core.RAM128/BLOCK[0].RAM32.Do0[2]                         0.0006
 soc/_07939_                                                   0.0006
 soc/_10549_                                                   0.0006
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][29]      0.0006
 soc/_06874_                                                   0.0006
 soc/net981                                                    0.0006
 soc/_04637_                                                   0.0006
 soc/_05543_                                                   0.0006
 la_data_in_mprj[97]                                           0.0006
 gpio_control_in_1a[4]/net57                                   0.0006
 soc/_06856_                                                   0.0006
 housekeeping/_0292_                                           0.0006
 la_data_in_mprj[96]                                           0.0006
 soc/_08218_                                                   0.0006
 soc/_12778_                                                   0.0006
 housekeeping/net586                                           0.0006
 soc/_01335_                                                   0.0006
 housekeeping/_2252_                                           0.0006
 soc/_05906_                                                   0.0006
 soc/_04590_                                                   0.0006
 soc/_12161_                                                   0.0006
 soc/core.dbg_uart_rx_phase[21]                                0.0006
 soc/core.RAM256/BANK128[0].RAM128.Do0MUX.SEL0[2]              0.0006
 soc/_07117_                                                   0.0006
 soc/_06885_                                                   0.0006
 housekeeping/net1225                                          0.0006
 soc/_10178_                                                   0.0006
 soc/_09490_                                                   0.0006
 soc/_00647_                                                   0.0006
 mgmt_buffers/la_data_in_enable[106]                           0.0006
 soc/_11117_                                                   0.0006
 soc/_13524_                                                   0.0006
 housekeeping/gpio_configure[3][9]                             0.0006
 soc/net3090                                                   0.0006
 soc/_02802_                                                   0.0006
 soc/_09836_                                                   0.0006
 soc/_12048_                                                   0.0006
 soc/_06210_                                                   0.0006
 soc/_05326_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[26][8]                0.0006
 soc/_11531_                                                   0.0006
 soc/_06547_                                                   0.0006
 soc/_13488_                                                   0.0006
 soc/_01317_                                                   0.0006
 housekeeping/_0410_                                           0.0006
 mgmt_buffers/la_data_in_mprj_bar[44]                          0.0006
 housekeeping/_2721_                                           0.0006
 housekeeping/serial_data_staging_2[6]                         0.0006
 soc/_08718_                                                   0.0006
 soc/_08421_                                                   0.0006
 soc/_00759_                                                   0.0006
 soc/_07777_                                                   0.0006
 soc/_05222_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[15][26]               0.0006
 soc/_02400_                                                   0.0006
 soc/core.memdat_1[0]                                          0.0006
 housekeeping/net1390                                          0.0006
 housekeeping/_0056_                                           0.0006
 soc/_01452_                                                   0.0006
 housekeeping/_2749_                                           0.0006
 soc/_13506_                                                   0.0006
 housekeeping/serial_data_staging_1[7]                         0.0006
 soc/_04887_                                                   0.0006
 soc/_13138_                                                   0.0006
 housekeeping/_0218_                                           0.0006
 soc/core.multiregimpl80_regs0                                 0.0006
 soc/_08246_                                                   0.0006
 soc/_10353_                                                   0.0006
 mgmt_buffers/la_data_in_mprj_bar[54]                          0.0006
 housekeeping/_0484_                                           0.0006
 soc/net1320                                                   0.0006
 soc/core.interface0_bank_bus_dat_r[7]                         0.0006
 soc/_00777_                                                   0.0006
 soc/_10398_                                                   0.0006
 soc/_13203_                                                   0.0006
 soc/_05348_                                                   0.0006
 soc/_01625_                                                   0.0006
 housekeeping/_3021_                                           0.0006
 soc/_13135_                                                   0.0006
 soc/_12561_                                                   0.0006
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[19]   0.0006
 soc/_04727_                                                   0.0006
 housekeeping/_2514_                                           0.0006
 housekeeping/net1019                                          0.0006
 soc/net1556                                                   0.0006
 soc/_08943_                                                   0.0006
 soc/_01583_                                                   0.0006
 soc/_06023_                                                   0.0006
 soc/_00084_                                                   0.0006
 soc/_10431_                                                   0.0006
 soc/_05637_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[4][19]                0.0006
 soc/_09182_                                                   0.0006
 soc/_07100_                                                   0.0006
 soc/_12570_                                                   0.0006
 soc/net2549                                                   0.0006
 soc/net2977                                                   0.0006
 soc/_05628_                                                   0.0006
 soc/_07008_                                                   0.0006
 soc/_07369_                                                   0.0006
 soc/net2543                                                   0.0006
 soc/_01495_                                                   0.0006
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0   0.0006
 soc/net3754                                                   0.0006
 soc/_03055_                                                   0.0006
 soc/_08362_                                                   0.0006
 soc/_02765_                                                   0.0006
 soc/_09080_                                                   0.0006
 soc/_09916_                                                   0.0006
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[19]              0.0006
 housekeeping/_2623_                                           0.0006
 soc/core.VexRiscv.CsrPlugin_mtvec_base[22]                    0.0006
 mgmt_buffers/mprj_dat_i_core_bar[28]                          0.0006
 housekeeping/_1012_                                           0.0006
 soc/core.VexRiscv.CsrPlugin_mstatus_MPP[0]                    0.0006
 housekeeping/net1315                                          0.0006
 soc/_06626_                                                   0.0006
 soc/_00380_                                                   0.0006
 soc/_05082_                                                   0.0006
 soc/_01594_                                                   0.0006
 user_irq[2]                                                   0.0006
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][20]      0.0006
 housekeeping/_0524_                                           0.0006
 soc/_12725_                                                   0.0006
 soc/_03201_                                                   0.0006
 soc/_04033_                                                   0.0006
 soc/core.VexRiscv.execute_to_memory_PC[7]                     0.0006
 housekeeping/_2907_                                           0.0006
 gpio_control_in_1[3]/net46                                    0.0006
 soc/_05792_                                                   0.0006
 soc/_00198_                                                   0.0006
 soc/_06008_                                                   0.0006
 soc/_04752_                                                   0.0006
 soc/_13067_                                                   0.0006
 housekeeping/_0982_                                           0.0006
 housekeeping/_2433_                                           0.0006
 soc/_00477_                                                   0.0006
 housekeeping/_1507_                                           0.0006
 soc/core.storage[6][3]                                        0.0006
 soc/_02662_                                                   0.0006
 housekeeping/net514                                           0.0006
 mgmt_buffers/la_data_in_mprj_bar[12]                          0.0006
 housekeeping/_0231_                                           0.0006
 soc/net2562                                                   0.0006
 soc/_02531_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[8][27]                0.0006
 soc/net1982                                                   0.0006
 housekeeping/_0601_                                           0.0006
 soc/core.spi_master_clk_divider1[12]                          0.0006
 housekeeping/gpio_configure[34][5]                            0.0006
 soc/_04913_                                                   0.0006
 housekeeping/_0352_                                           0.0006
 soc/_11356_                                                   0.0006
 soc/_11092_                                                   0.0006
 soc/_06750_                                                   0.0006
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[3]       0.0006
 soc/_03300_                                                   0.0006
 housekeeping/_0868_                                           0.0006
 soc/_01395_                                                   0.0006
 housekeeping/_2759_                                           0.0006
 soc/_04122_                                                   0.0006
 soc/_05850_                                                   0.0006
 soc/_10198_                                                   0.0006
 soc/_07105_                                                   0.0006
 soc/_10617_                                                   0.0006
 soc/_00203_                                                   0.0006
 soc/_01137_                                                   0.0006
 housekeeping/_2411_                                           0.0006
 soc/_11815_                                                   0.0006
 soc/_09424_                                                   0.0006
 housekeeping/_0862_                                           0.0006
 mgmt_buffers/mprj_dat_i_core_bar[27]                          0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[6][7]                 0.0006
 soc/_13115_                                                   0.0006
 housekeeping/net1967                                          0.0006
 soc/_01207_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[25][22]               0.0006
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[14]   0.0006
 soc/_05903_                                                   0.0006
 soc/_04912_                                                   0.0006
 housekeeping/_0461_                                           0.0006
 soc/_09759_                                                   0.0006
 soc/_02066_                                                   0.0006
 soc/_02015_                                                   0.0006
 soc/_03787_                                                   0.0006
 soc/_05226_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[17][13]               0.0006
 soc/_11540_                                                   0.0006
 soc/net3002                                                   0.0006
 soc/_09427_                                                   0.0006
 soc/_05496_                                                   0.0006
 soc/_06816_                                                   0.0006
 soc/_11179_                                                   0.0006
 soc/core.mgmtsoc_value_status[2]                              0.0006
 housekeeping/_0301_                                           0.0006
 soc/_09891_                                                   0.0006
 soc/_09527_                                                   0.0006
 soc/_06896_                                                   0.0006
 housekeeping/_1713_                                           0.0006
 soc/_06512_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[27][30]               0.0006
 housekeeping/net1208                                          0.0006
 soc/_00476_                                                   0.0006
 housekeeping/_0753_                                           0.0006
 soc/_09016_                                                   0.0006
 soc/net905                                                    0.0006
 housekeeping/_2644_                                           0.0006
 soc/_03253_                                                   0.0006
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][30]       0.0006
 soc/_11000_                                                   0.0006
 soc/_04038_                                                   0.0006
 soc/_13286_                                                   0.0006
 soc/net1807                                                   0.0006
 soc/_05636_                                                   0.0006
 soc/core.VexRiscv._zz_lastStageRegFileWrite_payload_address[13]   0.0006
 housekeeping/_0378_                                           0.0006
 soc/_01540_                                                   0.0006
 housekeeping/_2896_                                           0.0006
 soc/_12528_                                                   0.0006
 soc/_05342_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[2][21]                0.0006
 housekeeping/_2237_                                           0.0006
 soc/_05021_                                                   0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[4][14]                0.0006
 soc/core.mgmtsoc_litespimmap_burst_adr[18]                    0.0006
 soc/_10615_                                                   0.0006
 soc/_00626_                                                   0.0006
 housekeeping/_3142_                                           0.0006
 soc/_08576_                                                   0.0006
 housekeeping/_1873_                                           0.0006
 soc/_04922_                                                   0.0006
 soc/_12622_                                                   0.0006
 soc/_00986_                                                   0.0006
 housekeeping/_1335_                                           0.0006
 soc/_04522_                                                   0.0006
 soc/_03718_                                                   0.0006
 soc/_09820_                                                   0.0006
 soc/_11520_                                                   0.0006
 soc/net1937                                                   0.0006
 housekeeping/_0364_                                           0.0006
 soc/_06501_                                                   0.0006
 soc/_06055_                                                   0.0006
 soc/_12546_                                                   0.0006
 soc/_06497_                                                   0.0006
 housekeeping/net104                                           0.0006
 soc/_03112_                                                   0.0006
 soc/_02936_                                                   0.0006
 soc/_03150_                                                   0.0006
 mgmt_buffers/net189                                           0.0006
 soc/_03188_                                                   0.0006
 soc/_06565_                                                   0.0006
 housekeeping/net1250                                          0.0006
 housekeeping/_2461_                                           0.0006
 soc/_06979_                                                   0.0006
 soc/_07876_                                                   0.0006
 soc/_02464_                                                   0.0006
 soc/_01478_                                                   0.0006
 soc/net2965                                                   0.0006
 housekeeping/_1174_                                           0.0006
 soc/core.VexRiscv.RegFilePlugin_regFile[13][15]               0.0006
 soc/_03385_                                                   0.0006
 housekeeping/net1889                                          0.0006
 soc/_03244_                                                   0.0006
 soc/_12662_                                                   0.0006
 soc/_09342_                                                   0.0006
 mgmt_buffers/la_data_in_mprj_bar[35]                          0.0006
 soc/_10012_                                                   0.0006
 soc/_06224_                                                   0.0006
 soc/_09595_                                                   0.0005
 soc/_02417_                                                   0.0005
 soc/_04176_                                                   0.0005
 soc/net3753                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[5][15]                0.0005
 soc/_03293_                                                   0.0005
 soc/_04815_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][25]       0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[17][19]               0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][17]      0.0005
 housekeeping/_1250_                                           0.0005
 soc/_00284_                                                   0.0005
 housekeeping/net531                                           0.0005
 soc/net1025                                                   0.0005
 soc/net2508                                                   0.0005
 soc/_00276_                                                   0.0005
 soc/net3133                                                   0.0005
 housekeeping/_1307_                                           0.0005
 housekeeping/serial_bb_data_2                                 0.0005
 soc/net1091                                                   0.0005
 soc/_06805_                                                   0.0005
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[10]       0.0005
 soc/_00990_                                                   0.0005
 soc/net2596                                                   0.0005
 soc/_00204_                                                   0.0005
 soc/_01778_                                                   0.0005
 soc/_04526_                                                   0.0005
 soc/_04523_                                                   0.0005
 soc/_05199_                                                   0.0005
 soc/_00010_                                                   0.0005
 soc/net2779                                                   0.0005
 housekeeping/_0530_                                           0.0005
 soc/_05842_                                                   0.0005
 soc/_13029_                                                   0.0005
 soc/_12849_                                                   0.0005
 housekeeping/gpio_configure[23][12]                           0.0005
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[3]               0.0005
 housekeeping/_3032_                                           0.0005
 soc/net1543                                                   0.0005
 soc/_07282_                                                   0.0005
 soc/_05710_                                                   0.0005
 soc/_05701_                                                   0.0005
 soc/_05036_                                                   0.0005
 soc/_09468_                                                   0.0005
 housekeeping/net606                                           0.0005
 soc/_12960_                                                   0.0005
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[22]      0.0005
 soc/_13204_                                                   0.0005
 soc/_03824_                                                   0.0005
 housekeeping/_0610_                                           0.0005
 soc/_10890_                                                   0.0005
 housekeeping/net1310                                          0.0005
 soc/_09590_                                                   0.0005
 soc/_11662_                                                   0.0005
 soc/_03609_                                                   0.0005
 soc/_11118_                                                   0.0005
 soc/_13005_                                                   0.0005
 soc/_00982_                                                   0.0005
 soc/_00774_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[22][24]               0.0005
 soc/_00384_                                                   0.0005
 housekeeping/net1491                                          0.0005
 soc/_00488_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[9][30]                0.0005
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]   0.0005
 housekeeping/net1281                                          0.0005
 soc/_01860_                                                   0.0005
 housekeeping/pad_count_1[3]                                   0.0005
 soc/_04236_                                                   0.0005
 housekeeping/_0808_                                           0.0005
 soc/_02434_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[12][8]                0.0005
 soc/_04693_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[10][12]               0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][25]   0.0005
 housekeeping/_2021_                                           0.0005
 soc/_05107_                                                   0.0005
 soc/net3942                                                   0.0005
 soc/_04103_                                                   0.0005
 housekeeping/_0746_                                           0.0005
 mprj_dat_i_core[1]                                            0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][12]       0.0005
 soc/net1046                                                   0.0005
 soc/_13129_                                                   0.0005
 soc/net2923                                                   0.0005
 soc/_11602_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][15]       0.0005
 housekeeping/_0279_                                           0.0005
 housekeeping/net398                                           0.0005
 soc/_13710_                                                   0.0005
 soc/_04957_                                                   0.0005
 mgmt_buffers/net191                                           0.0005
 soc/_09850_                                                   0.0005
 housekeeping/net791                                           0.0005
 soc/_11083_                                                   0.0005
 soc/_00412_                                                   0.0005
 soc/core.interface10_bank_bus_dat_r[2]                        0.0005
 soc/_09669_                                                   0.0005
 soc/_09256_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[23][7]                0.0005
 soc/_04576_                                                   0.0005
 soc/_06452_                                                   0.0005
 soc/_07589_                                                   0.0005
 mgmt_buffers/la_data_in_enable[47]                            0.0005
 soc/_01125_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[12][26]               0.0005
 soc/_01007_                                                   0.0005
 soc/_02890_                                                   0.0005
 soc/core.multiregimpl44_regs0                                 0.0005
 soc/_11319_                                                   0.0005
 soc/_12887_                                                   0.0005
 soc/_10635_                                                   0.0005
 soc/net2296                                                   0.0005
 housekeeping/_2303_                                           0.0005
 soc/_08993_                                                   0.0005
 soc/_00936_                                                   0.0005
 soc/_05924_                                                   0.0005
 soc/_10005_                                                   0.0005
 soc/_02045_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[2][12]                0.0005
 soc/_10516_                                                   0.0005
 housekeeping/_1819_                                           0.0005
 soc/_02367_                                                   0.0005
 soc/_06077_                                                   0.0005
 soc/_12741_                                                   0.0005
 soc/net3719                                                   0.0005
 soc/_03657_                                                   0.0005
 soc/_03760_                                                   0.0005
 soc/_02760_                                                   0.0005
 housekeeping/net930                                           0.0005
 housekeeping/_0812_                                           0.0005
 soc/_11719_                                                   0.0005
 soc/net2381                                                   0.0005
 housekeeping/_0412_                                           0.0005
 soc/_07082_                                                   0.0005
 soc/_09061_                                                   0.0005
 soc/_09880_                                                   0.0005
 soc/_10135_                                                   0.0005
 soc/_01472_                                                   0.0005
 soc/_09415_                                                   0.0005
 soc/_12535_                                                   0.0005
 soc/_06609_                                                   0.0005
 soc/_07856_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[1][15]                0.0005
 housekeeping/mgmt_gpio_data_buf[9]                            0.0005
 soc/_13025_                                                   0.0005
 soc/net314                                                    0.0005
 soc/_09257_                                                   0.0005
 soc/_00212_                                                   0.0005
 soc/_03455_                                                   0.0005
 soc/_08341_                                                   0.0005
 housekeeping/net1665                                          0.0005
 soc/_00220_                                                   0.0005
 housekeeping/_0027_                                           0.0005
 soc/_08995_                                                   0.0005
 housekeeping/_2546_                                           0.0005
 soc/_12585_                                                   0.0005
 housekeeping/_0327_                                           0.0005
 soc/_00441_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[10][16]               0.0005
 housekeeping/mgmt_gpio_data[18]                               0.0005
 soc/_05024_                                                   0.0005
 soc/core.uart_rx_fifo_produce[0]                              0.0005
 soc/_04529_                                                   0.0005
 housekeeping/_0451_                                           0.0005
 soc/_08293_                                                   0.0005
 soc/_12724_                                                   0.0005
 soc/_06382_                                                   0.0005
 soc/_01319_                                                   0.0005
 soc/_12633_                                                   0.0005
 soc/_06719_                                                   0.0005
 soc/_05746_                                                   0.0005
 soc/_06221_                                                   0.0005
 housekeeping/_2484_                                           0.0005
 soc/net4082                                                   0.0005
 housekeeping/_0625_                                           0.0005
 housekeeping/_2192_                                           0.0005
 soc/_07820_                                                   0.0005
 soc/_09738_                                                   0.0005
 housekeeping/_0453_                                           0.0005
 soc/_07148_                                                   0.0005
 housekeeping/_1914_                                           0.0005
 soc/_02998_                                                   0.0005
 housekeeping/net875                                           0.0005
 housekeeping/_2248_                                           0.0005
 housekeeping/net629                                           0.0005
 soc/_10947_                                                   0.0005
 soc/_02460_                                                   0.0005
 soc/_06461_                                                   0.0005
 la_iena_mprj[102]                                             0.0005
 soc/_02586_                                                   0.0005
 soc/_04467_                                                   0.0005
 soc/_11030_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[10][15]               0.0005
 soc/_09778_                                                   0.0005
 soc/_00826_                                                   0.0005
 soc/_02330_                                                   0.0005
 soc/_03788_                                                   0.0005
 soc/_06548_                                                   0.0005
 soc/_12098_                                                   0.0005
 housekeeping/net650                                           0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[29][23]               0.0005
 soc/_08500_                                                   0.0005
 housekeeping/net1440                                          0.0005
 soc/_10469_                                                   0.0005
 housekeeping/_0783_                                           0.0005
 soc/_03465_                                                   0.0005
 soc/_03797_                                                   0.0005
 soc/_02285_                                                   0.0005
 housekeeping/_2939_                                           0.0005
 soc/_10867_                                                   0.0005
 soc/_00724_                                                   0.0005
 mgmt_buffers/la_data_in_enable[64]                            0.0005
 housekeeping/_0225_                                           0.0005
 soc/_11479_                                                   0.0005
 soc/_06664_                                                   0.0005
 housekeeping/_1200_                                           0.0005
 soc/_12020_                                                   0.0005
 soc/_02146_                                                   0.0005
 soc/_11296_                                                   0.0005
 soc/_10978_                                                   0.0005
 housekeeping/_0335_                                           0.0005
 soc/_13479_                                                   0.0005
 soc/_03666_                                                   0.0005
 housekeeping/serial_data_staging_1[8]                         0.0005
 housekeeping/_0563_                                           0.0005
 soc/_09101_                                                   0.0005
 soc/_06120_                                                   0.0005
 housekeeping/_2929_                                           0.0005
 soc/_00044_                                                   0.0005
 soc/_03995_                                                   0.0005
 soc/_00465_                                                   0.0005
 soc/core.spi_master_control_storage[6]                        0.0005
 soc/net3309                                                   0.0005
 soc/_06736_                                                   0.0005
 soc/_06152_                                                   0.0005
 soc/_06587_                                                   0.0005
 soc/_05780_                                                   0.0005
 soc/_04534_                                                   0.0005
 soc/core.multiregimpl59_regs1                                 0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[28][15]               0.0005
 housekeeping/_1461_                                           0.0005
 soc/_08496_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[16][29]               0.0005
 soc/net2802                                                   0.0005
 soc/_04987_                                                   0.0005
 soc/_06126_                                                   0.0005
 soc/net3169                                                   0.0005
 soc/_10763_                                                   0.0005
 soc/core.mgmtsoc_scratch_storage[4]                           0.0005
 soc/_03794_                                                   0.0005
 housekeeping/_0223_                                           0.0005
 soc/_12457_                                                   0.0005
 housekeeping/net1606                                          0.0005
 soc/net316                                                    0.0005
 soc/_12401_                                                   0.0005
 soc/_03404_                                                   0.0005
 soc/_06068_                                                   0.0005
 housekeeping/_1097_                                           0.0005
 soc/_02676_                                                   0.0005
 soc/_06502_                                                   0.0005
 housekeeping/_0064_                                           0.0005
 soc/_09645_                                                   0.0005
 housekeeping/_1441_                                           0.0005
 soc/_07693_                                                   0.0005
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[14]       0.0005
 soc/core.gpioin3_gpioin3_trigger_d                            0.0005
 housekeeping/_0678_                                           0.0005
 soc/net739                                                    0.0005
 soc/_12593_                                                   0.0005
 gpio_control_in_1a[1]/shift_register[7]                       0.0005
 soc/_08454_                                                   0.0005
 soc/_10465_                                                   0.0005
 soc/_12527_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][20]   0.0005
 housekeeping/_0298_                                           0.0005
 soc/_05492_                                                   0.0005
 soc/_10781_                                                   0.0005
 soc/_05258_                                                   0.0005
 mgmt_buffers/la_data_in_mprj_bar[5]                           0.0005
 soc/_12720_                                                   0.0005
 soc/_02218_                                                   0.0005
 soc/_13192_                                                   0.0005
 soc/net3486                                                   0.0005
 soc/_08590_                                                   0.0005
 soc/_10618_                                                   0.0005
 soc/net1429                                                   0.0005
 soc/net1790                                                   0.0005
 soc/_07128_                                                   0.0005
 soc/_10870_                                                   0.0005
 mgmt_buffers/net907                                           0.0005
 soc/_01911_                                                   0.0005
 soc/_06223_                                                   0.0005
 soc/_13505_                                                   0.0005
 soc/net3947                                                   0.0005
 soc/_04923_                                                   0.0005
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[10]      0.0005
 soc/_06863_                                                   0.0005
 soc/_03623_                                                   0.0005
 soc/_11265_                                                   0.0005
 soc/_10496_                                                   0.0005
 soc/_06359_                                                   0.0005
 soc/net3426                                                   0.0005
 soc/_05606_                                                   0.0005
 soc/_00457_                                                   0.0005
 soc/_12807_                                                   0.0005
 soc/_08599_                                                   0.0005
 housekeeping/mgmt_gpio_data[5]                                0.0005
 soc/_05567_                                                   0.0005
 soc/_03322_                                                   0.0005
 soc/_05688_                                                   0.0005
 housekeeping/_2874_                                           0.0005
 soc/_12758_                                                   0.0005
 housekeeping/_2713_                                           0.0005
 gpio_control_in_1[1]/net58                                    0.0005
 gpio_control_in_1[0]/net58                                    0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[25][23]               0.0005
 housekeeping/_2980_                                           0.0005
 soc/_10141_                                                   0.0005
 soc/_13196_                                                   0.0005
 soc/_10167_                                                   0.0005
 soc/core.mgmtsoc_value_status[13]                             0.0005
 soc/_05129_                                                   0.0005
 housekeeping/_2985_                                           0.0005
 soc/_07456_                                                   0.0005
 soc/_08088_                                                   0.0005
 soc/_09429_                                                   0.0005
 soc/_02796_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][29]       0.0005
 soc/_00408_                                                   0.0005
 soc/_09212_                                                   0.0005
 soc/_05544_                                                   0.0005
 gpio_control_bidir_1[0]/net54                                 0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[28][23]               0.0005
 housekeeping/net580                                           0.0005
 soc/_08264_                                                   0.0005
 soc/_12403_                                                   0.0005
 soc/core.mgmtsoc_bus_errors[3]                                0.0005
 soc/_12376_                                                   0.0005
 soc/_09009_                                                   0.0005
 mgmt_buffers/net888                                           0.0005
 soc/net3761                                                   0.0005
 soc/_05570_                                                   0.0005
 soc/_07412_                                                   0.0005
 housekeeping/net1738                                          0.0005
 mgmt_buffers/la_data_in_mprj_bar[0]                           0.0005
 soc/_08630_                                                   0.0005
 soc/core.uart_rx_fifo_consume[2]                              0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[20][16]               0.0005
 soc/_06139_                                                   0.0005
 soc/core.multiregimpl67_regs0                                 0.0005
 housekeeping/_2499_                                           0.0005
 soc/_07590_                                                   0.0005
 la_iena_mprj[100]                                             0.0005
 soc/_07898_                                                   0.0005
 soc/net1202                                                   0.0005
 housekeeping/net1087                                          0.0005
 soc/core.storage[7][5]                                        0.0005
 soc/_12864_                                                   0.0005
 soc/_09929_                                                   0.0005
 soc/_05745_                                                   0.0005
 soc/_09919_                                                   0.0005
 soc/_13568_                                                   0.0005
 soc/_09559_                                                   0.0005
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[19]              0.0005
 soc/_10057_                                                   0.0005
 soc/_12745_                                                   0.0005
 soc/net267                                                    0.0005
 soc/net1172                                                   0.0005
 housekeeping/net293                                           0.0005
 soc/_01879_                                                   0.0005
 soc/_01579_                                                   0.0005
 soc/_00839_                                                   0.0005
 housekeeping/_0468_                                           0.0005
 soc/_01975_                                                   0.0005
 soc/_08510_                                                   0.0005
 soc/_05942_                                                   0.0005
 soc/_07059_                                                   0.0005
 soc/net3752                                                   0.0005
 soc/_09890_                                                   0.0005
 soc/_03621_                                                   0.0005
 soc/_03367_                                                   0.0005
 soc/_13528_                                                   0.0005
 soc/_06657_                                                   0.0005
 soc/_13166_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][20]      0.0005
 soc/_05588_                                                   0.0005
 soc/net2953                                                   0.0005
 soc/_00244_                                                   0.0005
 soc/_13130_                                                   0.0005
 soc/_11949_                                                   0.0005
 la_data_in_mprj[105]                                          0.0005
 soc/_03393_                                                   0.0005
 soc/_04622_                                                   0.0005
 soc/_08203_                                                   0.0005
 housekeeping/_1311_                                           0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[27][24]               0.0005
 soc/_03574_                                                   0.0005
 soc/_06692_                                                   0.0005
 soc/net4107                                                   0.0005
 soc/_04761_                                                   0.0005
 housekeeping/mgmt_gpio_data_buf[7]                            0.0005
 soc/_13589_                                                   0.0005
 housekeeping/_3039_                                           0.0005
 soc/_13234_                                                   0.0005
 soc/net1510                                                   0.0005
 housekeeping/net1513                                          0.0005
 soc/net1185                                                   0.0005
 soc/_09719_                                                   0.0005
 soc/_09963_                                                   0.0005
 soc/_13183_                                                   0.0005
 housekeeping/_2953_                                           0.0005
 mgmt_buffers/la_data_in_mprj_bar[88]                          0.0005
 soc/_06795_                                                   0.0005
 soc/_12406_                                                   0.0005
 soc/_03444_                                                   0.0005
 housekeeping/_2092_                                           0.0005
 soc/_08771_                                                   0.0005
 soc/_02278_                                                   0.0005
 soc/_04514_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[12][28]               0.0005
 soc/_05758_                                                   0.0005
 housekeeping/_0216_                                           0.0005
 la_data_in_mprj[116]                                          0.0005
 soc/_11810_                                                   0.0005
 housekeeping/hkspi.fixed[0]                                   0.0005
 soc/_04858_                                                   0.0005
 soc/_10453_                                                   0.0005
 soc/net2913                                                   0.0005
 soc/_03733_                                                   0.0005
 soc/_05116_                                                   0.0005
 soc/_09466_                                                   0.0005
 soc/core.VexRiscv.execute_to_memory_PC[22]                    0.0005
 soc/_05830_                                                   0.0005
 housekeeping/_1961_                                           0.0005
 soc/_02801_                                                   0.0005
 soc/_04819_                                                   0.0005
 soc/_06770_                                                   0.0005
 soc/_10037_                                                   0.0005
 soc/_11192_                                                   0.0005
 soc/_12874_                                                   0.0005
 soc/_09639_                                                   0.0005
 soc/_04433_                                                   0.0005
 soc/core.RAM128/BLOCK[0].RAM32.Do0[28]                        0.0005
 soc/_08189_                                                   0.0005
 soc/_12404_                                                   0.0005
 housekeeping/_0620_                                           0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[18][24]               0.0005
 soc/_13567_                                                   0.0005
 housekeeping/_2850_                                           0.0005
 soc/_05945_                                                   0.0005
 soc/core.interface10_bank_bus_dat_r[7]                        0.0005
 soc/net1484                                                   0.0005
 la_iena_mprj[83]                                              0.0005
 soc/_07161_                                                   0.0005
 soc/_04378_                                                   0.0005
 soc/_12904_                                                   0.0005
 soc/_08491_                                                   0.0005
 soc/_07265_                                                   0.0005
 soc/_06735_                                                   0.0005
 soc/_07411_                                                   0.0005
 housekeeping/_2146_                                           0.0005
 soc/_10591_                                                   0.0005
 housekeeping/_2748_                                           0.0005
 housekeeping/_0165_                                           0.0005
 soc/_05869_                                                   0.0005
 soc/net3189                                                   0.0005
 housekeeping/wbbd_addr[3]                                     0.0005
 soc/_05514_                                                   0.0005
 soc/_01996_                                                   0.0005
 soc/net1010                                                   0.0005
 soc/_04471_                                                   0.0005
 soc/net1917                                                   0.0005
 housekeeping/_2918_                                           0.0005
 housekeeping/_2208_                                           0.0005
 soc/_08216_                                                   0.0005
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[14]           0.0005
 housekeeping/_0802_                                           0.0005
 soc/_13310_                                                   0.0005
 housekeeping/_0735_                                           0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[22][30]               0.0005
 soc/_09434_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][28]      0.0005
 soc/_09512_                                                   0.0005
 housekeeping/net1293                                          0.0005
 housekeeping/_2244_                                           0.0005
 soc/_04102_                                                   0.0005
 soc/_08166_                                                   0.0005
 soc/_06699_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[26][17]               0.0005
 housekeeping/_3157_                                           0.0005
 soc/_10309_                                                   0.0005
 soc/_05833_                                                   0.0005
 soc/_04792_                                                   0.0005
 housekeeping/net402                                           0.0005
 soc/_06582_                                                   0.0005
 soc/_07464_                                                   0.0005
 gpio_control_in_2[9]/net46                                    0.0005
 housekeeping/_1464_                                           0.0005
 soc/_03099_                                                   0.0005
 housekeeping/_0059_                                           0.0005
 housekeeping/net759                                           0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[11][13]               0.0005
 soc/_06029_                                                   0.0005
 soc/_07711_                                                   0.0005
 soc/core.VexRiscv.CsrPlugin_mtval[30]                         0.0005
 soc/core.gpioin0_gpioin0_in_pads_n_d                          0.0005
 soc/_00942_                                                   0.0005
 soc/_06072_                                                   0.0005
 housekeeping/_2556_                                           0.0005
 soc/_06199_                                                   0.0005
 housekeeping/_1051_                                           0.0005
 soc/_05120_                                                   0.0005
 soc/_13282_                                                   0.0005
 housekeeping/_2726_                                           0.0005
 soc/net2474                                                   0.0005
 soc/_05427_                                                   0.0005
 soc/_09623_                                                   0.0005
 soc/net2527                                                   0.0005
 soc/_12850_                                                   0.0005
 soc/_10729_                                                   0.0005
 soc/_12558_                                                   0.0005
 soc/_09120_                                                   0.0005
 soc/_12605_                                                   0.0005
 soc/_04610_                                                   0.0005
 housekeeping/_0749_                                           0.0005
 mgmt_buffers/la_data_in_enable[30]                            0.0005
 soc/_09541_                                                   0.0005
 housekeeping/_2454_                                           0.0005
 soc/_04741_                                                   0.0005
 soc/_05407_                                                   0.0005
 soc/_07264_                                                   0.0005
 mgmt_buffers/la_data_in_enable[51]                            0.0005
 soc/_06984_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][23]       0.0005
 soc/core.spi_master_miso[0]                                   0.0005
 soc/_10568_                                                   0.0005
 soc/_06818_                                                   0.0005
 soc/_04242_                                                   0.0005
 soc/_06658_                                                   0.0005
 soc/_08778_                                                   0.0005
 soc/_05926_                                                   0.0005
 soc/_10751_                                                   0.0005
 housekeeping/_0626_                                           0.0005
 housekeeping/_0129_                                           0.0005
 soc/_06161_                                                   0.0005
 soc/_11532_                                                   0.0005
 soc/_08568_                                                   0.0005
 housekeeping/_3061_                                           0.0005
 soc/core.dbg_uart_rx_data[3]                                  0.0005
 soc/_10245_                                                   0.0005
 soc/net297                                                    0.0005
 soc/_06515_                                                   0.0005
 soc/_03728_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][12]       0.0005
 housekeeping/_2529_                                           0.0005
 housekeeping/_1033_                                           0.0005
 housekeeping/_0120_                                           0.0005
 soc/_03804_                                                   0.0005
 soc/_01636_                                                   0.0005
 soc/_06570_                                                   0.0005
 soc/_05460_                                                   0.0005
 soc/_06419_                                                   0.0005
 soc/_09356_                                                   0.0005
 soc/_12449_                                                   0.0005
 soc/_10650_                                                   0.0005
 soc/_10394_                                                   0.0005
 soc/_02679_                                                   0.0005
 mgmt_buffers/net700                                           0.0005
 soc/_06406_                                                   0.0005
 soc/_05864_                                                   0.0005
 soc/_13483_                                                   0.0005
 soc/_09376_                                                   0.0005
 soc/_02294_                                                   0.0005
 soc/_12695_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][14]   0.0005
 soc/_09031_                                                   0.0005
 soc/_02997_                                                   0.0005
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][25]      0.0005
 soc/_06810_                                                   0.0005
 soc/_05228_                                                   0.0005
 soc/_01619_                                                   0.0005
 soc/_05037_                                                   0.0005
 soc/_12369_                                                   0.0005
 housekeeping/_3093_                                           0.0005
 soc/net1107                                                   0.0005
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]   0.0005
 mgmt_buffers/mprj_dat_i_core_bar[21]                          0.0005
 soc/_12529_                                                   0.0005
 soc/_09867_                                                   0.0005
 mgmt_buffers/net214                                           0.0005
 soc/_06531_                                                   0.0005
 soc/core.multiregimpl53_regs0                                 0.0005
 soc/net968                                                    0.0005
 soc/_00979_                                                   0.0005
 housekeeping/_0879_                                           0.0005
 soc/_13285_                                                   0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[8][16]                0.0005
 soc/core.VexRiscv.RegFilePlugin_regFile[29][16]               0.0005
 soc/_03612_                                                   0.0005
 hk_dat_i[4]                                                   0.0005
 soc/_03223_                                                   0.0005
 housekeeping/_0594_                                           0.0005
 soc/_12702_                                                   0.0004
 housekeeping/_3159_                                           0.0004
 soc/_06269_                                                   0.0004
 soc/_07158_                                                   0.0004
 housekeeping/_0112_                                           0.0004
 mgmt_buffers/net211                                           0.0004
 soc/_10191_                                                   0.0004
 housekeeping/_1578_                                           0.0004
 hk_dat_i[1]                                                   0.0004
 soc/_08941_                                                   0.0004
 soc/_07682_                                                   0.0004
 soc/_12272_                                                   0.0004
 soc/_11028_                                                   0.0004
 soc/_10600_                                                   0.0004
 soc/_11153_                                                   0.0004
 soc/_05504_                                                   0.0004
 soc/_12371_                                                   0.0004
 soc/_10576_                                                   0.0004
 soc/_00998_                                                   0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[4][20]                0.0004
 soc/_08444_                                                   0.0004
 la_data_in_mprj[124]                                          0.0004
 soc/_05545_                                                   0.0004
 soc/_13455_                                                   0.0004
 housekeeping/_1438_                                           0.0004
 soc/_11563_                                                   0.0004
 soc/_05078_                                                   0.0004
 soc/_06974_                                                   0.0004
 soc/_04489_                                                   0.0004
 soc/_07524_                                                   0.0004
 soc/_03703_                                                   0.0004
 soc/net1755                                                   0.0004
 soc/_11734_                                                   0.0004
 soc/_07488_                                                   0.0004
 housekeeping/_0443_                                           0.0004
 soc/net3295                                                   0.0004
 soc/_03185_                                                   0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[29][25]               0.0004
 housekeeping/_0991_                                           0.0004
 soc/_03037_                                                   0.0004
 soc/_04997_                                                   0.0004
 soc/_10403_                                                   0.0004
 soc/_06106_                                                   0.0004
 soc/_09959_                                                   0.0004
 soc/_09037_                                                   0.0004
 soc/core.multiregimpl85_regs1                                 0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][14]   0.0004
 soc/_06344_                                                   0.0004
 gpio_control_in_1a[0]/shift_register[2]                       0.0004
 gpio_control_bidir_1[1]/shift_register[2]                     0.0004
 gpio_control_bidir_1[0]/shift_register[2]                     0.0004
 soc/_10497_                                                   0.0004
 soc/_09017_                                                   0.0004
 mgmt_buffers/net881                                           0.0004
 soc/_05061_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][3]        0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[25][20]               0.0004
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[31]   0.0004
 soc/core.multiregimpl97_regs0                                 0.0004
 soc/_03472_                                                   0.0004
 la_data_in_mprj[110]                                          0.0004
 soc/_08563_                                                   0.0004
 soc/_05086_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[27]   0.0004
 mgmt_buffers/net213                                           0.0004
 soc/_06802_                                                   0.0004
 mgmt_buffers/user_irq_enable[0]                               0.0004
 gpio_control_in_1a[5]/net58                                   0.0004
 soc/core.interface0_bank_bus_dat_r[12]                        0.0004
 housekeeping/_2304_                                           0.0004
 soc/_00856_                                                   0.0004
 soc/_13185_                                                   0.0004
 soc/_10399_                                                   0.0004
 housekeeping/_0329_                                           0.0004
 soc/_05958_                                                   0.0004
 mgmt_buffers/net885                                           0.0004
 soc/_06157_                                                   0.0004
 soc/_00653_                                                   0.0004
 soc/_12880_                                                   0.0004
 soc/_03635_                                                   0.0004
 soc/_00963_                                                   0.0004
 soc/_12167_                                                   0.0004
 soc/_02926_                                                   0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[9][25]                0.0004
 soc/_11101_                                                   0.0004
 soc/_12935_                                                   0.0004
 soc/_03411_                                                   0.0004
 soc/core.multiregimpl58_regs0                                 0.0004
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]   0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[3][8]                 0.0004
 soc/_05592_                                                   0.0004
 soc/_05428_                                                   0.0004
 soc/_07784_                                                   0.0004
 soc/_12518_                                                   0.0004
 soc/net313                                                    0.0004
 housekeeping/hkspi.count[0]                                   0.0004
 soc/core.mgmtsoc_pending_re                                   0.0004
 soc/_07532_                                                   0.0004
 housekeeping/_0363_                                           0.0004
 soc/_05420_                                                   0.0004
 soc/_05843_                                                   0.0004
 housekeeping/hkspi.addr[6]                                    0.0004
 soc/core.dbg_uart_tx_phase[11]                                0.0004
 soc/_03590_                                                   0.0004
 soc/_10458_                                                   0.0004
 housekeeping/_1841_                                           0.0004
 soc/_02065_                                                   0.0004
 housekeeping/_0457_                                           0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[31][30]               0.0004
 soc/_02307_                                                   0.0004
 gpio_control_bidir_1[1]/net56                                 0.0004
 soc/_04315_                                                   0.0004
 soc/_11896_                                                   0.0004
 housekeeping/_1210_                                           0.0004
 housekeeping/_2002_                                           0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][0]    0.0004
 soc/_03494_                                                   0.0004
 soc/_05442_                                                   0.0004
 soc/_10120_                                                   0.0004
 soc/_05201_                                                   0.0004
 soc/net244                                                    0.0004
 soc/net2822                                                   0.0004
 soc/_05681_                                                   0.0004
 housekeeping/net440                                           0.0004
 soc/net348                                                    0.0004
 soc/_09786_                                                   0.0004
 soc/_04307_                                                   0.0004
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]   0.0004
 soc/_12416_                                                   0.0004
 soc/_09935_                                                   0.0004
 housekeeping/_2106_                                           0.0004
 soc/_10060_                                                   0.0004
 mgmt_buffers/la_data_in_enable[121]                           0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][5]        0.0004
 soc/_03008_                                                   0.0004
 soc/_06718_                                                   0.0004
 housekeeping/net1005                                          0.0004
 soc/_02820_                                                   0.0004
 soc/_09515_                                                   0.0004
 soc/_11038_                                                   0.0004
 housekeeping/_2375_                                           0.0004
 soc/_06386_                                                   0.0004
 housekeeping/_2859_                                           0.0004
 soc/_11624_                                                   0.0004
 soc/_07657_                                                   0.0004
 soc/_13136_                                                   0.0004
 soc/_07651_                                                   0.0004
 soc/_03638_                                                   0.0004
 soc/_13248_                                                   0.0004
 soc/_06509_                                                   0.0004
 soc/_13232_                                                   0.0004
 soc/_09943_                                                   0.0004
 soc/_07545_                                                   0.0004
 soc/_08029_                                                   0.0004
 housekeeping/_0065_                                           0.0004
 soc/_06179_                                                   0.0004
 soc/_02301_                                                   0.0004
 soc/_03392_                                                   0.0004
 soc/_11560_                                                   0.0004
 soc/_07546_                                                   0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[29][5]                0.0004
 soc/core.dbg_uart_tx_phase[12]                                0.0004
 housekeeping/_2761_                                           0.0004
 housekeeping/_1031_                                           0.0004
 soc/core.VexRiscv.CsrPlugin_mtvec_base[16]                    0.0004
 la_iena_mprj[124]                                             0.0004
 soc/_07872_                                                   0.0004
 soc/_03488_                                                   0.0004
 soc/_06848_                                                   0.0004
 soc/_13266_                                                   0.0004
 soc/_12556_                                                   0.0004
 soc/_11549_                                                   0.0004
 soc/_04777_                                                   0.0004
 soc/_02292_                                                   0.0004
 soc/_03518_                                                   0.0004
 soc/_05169_                                                   0.0004
 soc/_00133_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][27]       0.0004
 housekeeping/_2190_                                           0.0004
 soc/_07070_                                                   0.0004
 soc/_12681_                                                   0.0004
 housekeeping/_1989_                                           0.0004
 soc/_00671_                                                   0.0004
 soc/_03706_                                                   0.0004
 soc/core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]     0.0004
 soc/_05546_                                                   0.0004
 housekeeping/_0368_                                           0.0004
 soc/_00783_                                                   0.0004
 soc/net1736                                                   0.0004
 soc/_13459_                                                   0.0004
 soc/_12450_                                                   0.0004
 housekeeping/net558                                           0.0004
 housekeeping/_0170_                                           0.0004
 soc/_08138_                                                   0.0004
 soc/_10809_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][29]       0.0004
 soc/net2950                                                   0.0004
 soc/_02122_                                                   0.0004
 soc/_13618_                                                   0.0004
 soc/_07422_                                                   0.0004
 soc/_09462_                                                   0.0004
 soc/net353                                                    0.0004
 soc/core.storage[7][6]                                        0.0004
 housekeeping/_2337_                                           0.0004
 soc/_00897_                                                   0.0004
 soc/_04892_                                                   0.0004
 soc/_12542_                                                   0.0004
 housekeeping/_2062_                                           0.0004
 housekeeping/mgmt_gpio_data_buf[21]                           0.0004
 mgmt_buffers/la_data_in_mprj_bar[32]                          0.0004
 soc/_03284_                                                   0.0004
 soc/_09027_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][7]        0.0004
 soc/_12030_                                                   0.0004
 soc/_06035_                                                   0.0004
 housekeeping/_0891_                                           0.0004
 soc/net243                                                    0.0004
 soc/_02929_                                                   0.0004
 mgmt_buffers/net672                                           0.0004
 soc/_07034_                                                   0.0004
 housekeeping/_3029_                                           0.0004
 soc/_06470_                                                   0.0004
 soc/_13157_                                                   0.0004
 soc/_09321_                                                   0.0004
 housekeeping/_1004_                                           0.0004
 soc/_09560_                                                   0.0004
 soc/core.RAM128/BLOCK[2].RAM32.Do0[20]                        0.0004
 soc/_05229_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][0]        0.0004
 soc/_07103_                                                   0.0004
 soc/net1553                                                   0.0004
 soc/_07525_                                                   0.0004
 soc/_04814_                                                   0.0004
 soc/core.spi_master_mosi_data[2]                              0.0004
 soc/_03709_                                                   0.0004
 soc/_03203_                                                   0.0004
 soc/_06919_                                                   0.0004
 soc/_11366_                                                   0.0004
 soc/_06710_                                                   0.0004
 soc/_06553_                                                   0.0004
 soc/_00950_                                                   0.0004
 soc/_06246_                                                   0.0004
 soc/_09150_                                                   0.0004
 housekeeping/net119                                           0.0004
 soc/core.multiregimpl65_regs1                                 0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][5]       0.0004
 soc/_09749_                                                   0.0004
 housekeeping/_2031_                                           0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[9][27]                0.0004
 mgmt_buffers/net132                                           0.0004
 soc/net2011                                                   0.0004
 soc/_09320_                                                   0.0004
 housekeeping/_1854_                                           0.0004
 soc/core.la_oe_storage[59]                                    0.0004
 soc/_08910_                                                   0.0004
 soc/_06484_                                                   0.0004
 soc/_02310_                                                   0.0004
 soc/_03798_                                                   0.0004
 soc/net1188                                                   0.0004
 soc/_06013_                                                   0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[22][27]               0.0004
 soc/_10959_                                                   0.0004
 soc/_11598_                                                   0.0004
 housekeeping/gpio_configure[37][3]                            0.0004
 soc/core.interface9_bank_bus_dat_r[0]                         0.0004
 soc/_05554_                                                   0.0004
 soc/net2490                                                   0.0004
 soc/_10982_                                                   0.0004
 soc/_05262_                                                   0.0004
 soc/_06962_                                                   0.0004
 soc/_00824_                                                   0.0004
 soc/_06951_                                                   0.0004
 soc/_03072_                                                   0.0004
 housekeeping/_2847_                                           0.0004
 soc/_03461_                                                   0.0004
 soc/_11505_                                                   0.0004
 soc/_10601_                                                   0.0004
 soc/_08245_                                                   0.0004
 soc/_05730_                                                   0.0004
 soc/_11497_                                                   0.0004
 soc/_11695_                                                   0.0004
 soc/_12273_                                                   0.0004
 soc/_09758_                                                   0.0004
 soc/_02582_                                                   0.0004
 soc/_02946_                                                   0.0004
 soc/_09355_                                                   0.0004
 soc/_09817_                                                   0.0004
 soc/net1809                                                   0.0004
 soc/_08826_                                                   0.0004
 soc/_12701_                                                   0.0004
 soc/_04797_                                                   0.0004
 mgmt_buffers/net243                                           0.0004
 soc/_08335_                                                   0.0004
 soc/_03656_                                                   0.0004
 soc/_10839_                                                   0.0004
 soc/_05997_                                                   0.0004
 hk_dat_i[3]                                                   0.0004
 soc/_07254_                                                   0.0004
 housekeeping/_1436_                                           0.0004
 housekeeping/_1422_                                           0.0004
 soc/_00763_                                                   0.0004
 housekeeping/_0016_                                           0.0004
 soc/_04701_                                                   0.0004
 soc/_12340_                                                   0.0004
 soc/_07878_                                                   0.0004
 soc/core.VexRiscv.CsrPlugin_mtvec_base[5]                     0.0004
 soc/_11680_                                                   0.0004
 soc/_04901_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][11]   0.0004
 soc/net3203                                                   0.0004
 soc/_03068_                                                   0.0004
 hk_dat_i[10]                                                  0.0004
 soc/_12438_                                                   0.0004
 housekeeping/_0599_                                           0.0004
 soc/_11212_                                                   0.0004
 soc/_10096_                                                   0.0004
 housekeeping/_2430_                                           0.0004
 soc/net3301                                                   0.0004
 soc/_04800_                                                   0.0004
 soc/_11945_                                                   0.0004
 soc/_06024_                                                   0.0004
 soc/_02938_                                                   0.0004
 soc/_02945_                                                   0.0004
 soc/net38                                                     0.0004
 housekeeping/_1536_                                           0.0004
 soc/_00658_                                                   0.0004
 soc/net1761                                                   0.0004
 soc/_05494_                                                   0.0004
 soc/_06103_                                                   0.0004
 soc/_11426_                                                   0.0004
 soc/_11539_                                                   0.0004
 soc/_08646_                                                   0.0004
 soc/_10196_                                                   0.0004
 housekeeping/_1480_                                           0.0004
 soc/_08148_                                                   0.0004
 soc/_03506_                                                   0.0004
 soc/_12623_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][11]       0.0004
 soc/_11793_                                                   0.0004
 soc/_02928_                                                   0.0004
 housekeeping/_1465_                                           0.0004
 soc/_09825_                                                   0.0004
 soc/_05995_                                                   0.0004
 soc/_10530_                                                   0.0004
 soc/_13287_                                                   0.0004
 soc/_06142_                                                   0.0004
 soc/net3137                                                   0.0004
 soc/_08197_                                                   0.0004
 mgmt_buffers/net697                                           0.0004
 housekeeping/net1493                                          0.0004
 soc/_11731_                                                   0.0004
 soc/_06307_                                                   0.0004
 housekeeping/_2020_                                           0.0004
 soc/_05189_                                                   0.0004
 soc/_10440_                                                   0.0004
 soc/core.storage_1[11][3]                                     0.0004
 mgmt_buffers/net144                                           0.0004
 soc/_09141_                                                   0.0004
 soc/_11665_                                                   0.0004
 soc/_04663_                                                   0.0004
 soc/_11616_                                                   0.0004
 soc/_04581_                                                   0.0004
 soc/_12994_                                                   0.0004
 soc/_04477_                                                   0.0004
 housekeeping/_1224_                                           0.0004
 soc/_12231_                                                   0.0004
 soc/_07891_                                                   0.0004
 soc/_01900_                                                   0.0004
 soc/_00743_                                                   0.0004
 soc/_05404_                                                   0.0004
 soc/_06918_                                                   0.0004
 soc/_12418_                                                   0.0004
 soc/_01009_                                                   0.0004
 soc/_10324_                                                   0.0004
 soc/_03683_                                                   0.0004
 soc/_07637_                                                   0.0004
 soc/_12972_                                                   0.0004
 housekeeping/_3134_                                           0.0004
 soc/_05285_                                                   0.0004
 soc/_11089_                                                   0.0004
 soc/_13556_                                                   0.0004
 soc/_06304_                                                   0.0004
 soc/_13446_                                                   0.0004
 soc/_06625_                                                   0.0004
 housekeeping/_3096_                                           0.0004
 soc/_04490_                                                   0.0004
 soc/_05986_                                                   0.0004
 soc/_00895_                                                   0.0004
 soc/net3011                                                   0.0004
 soc/_09604_                                                   0.0004
 soc/_03593_                                                   0.0004
 soc/_12610_                                                   0.0004
 la_data_in_mprj[107]                                          0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][9]    0.0004
 soc/_05563_                                                   0.0004
 soc/_03730_                                                   0.0004
 soc/_10405_                                                   0.0004
 soc/_13149_                                                   0.0004
 soc/_03655_                                                   0.0004
 housekeeping/net363                                           0.0004
 soc/core.VexRiscv.CsrPlugin_mtvec_base[3]                     0.0004
 soc/_09572_                                                   0.0004
 soc/_03304_                                                   0.0004
 soc/net2564                                                   0.0004
 soc/_05303_                                                   0.0004
 soc/_12602_                                                   0.0004
 la_iena_mprj[107]                                             0.0004
 soc/_13278_                                                   0.0004
 soc/_00094_                                                   0.0004
 soc/net1887                                                   0.0004
 soc/_08365_                                                   0.0004
 mgmt_buffers/la_data_in_mprj_bar[71]                          0.0004
 soc/_03145_                                                   0.0004
 soc/net2858                                                   0.0004
 soc/_02993_                                                   0.0004
 soc/_06634_                                                   0.0004
 la_data_in_mprj[92]                                           0.0004
 soc/_00864_                                                   0.0004
 soc/_02808_                                                   0.0004
 soc/net2077                                                   0.0004
 soc/_09908_                                                   0.0004
 soc/net980                                                    0.0004
 soc/_02977_                                                   0.0004
 soc/_02688_                                                   0.0004
 soc/_04473_                                                   0.0004
 soc/_12467_                                                   0.0004
 housekeeping/_1367_                                           0.0004
 soc/_06544_                                                   0.0004
 soc/_08147_                                                   0.0004
 soc/_11836_                                                   0.0004
 soc/_09932_                                                   0.0004
 housekeeping/_3024_                                           0.0004
 la_data_in_mprj[111]                                          0.0004
 soc/_03452_                                                   0.0004
 soc/_00785_                                                   0.0004
 soc/_13569_                                                   0.0004
 soc/_07789_                                                   0.0004
 soc/_12281_                                                   0.0004
 soc/_09201_                                                   0.0004
 housekeeping/net1302                                          0.0004
 soc/_12159_                                                   0.0004
 soc/_06175_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][22]   0.0004
 soc/net3423                                                   0.0004
 housekeeping/_0440_                                           0.0004
 mgmt_buffers/net239                                           0.0004
 mprj_dat_i_core[5]                                            0.0004
 soc/_12454_                                                   0.0004
 soc/_05495_                                                   0.0004
 soc/_00791_                                                   0.0004
 soc/_11884_                                                   0.0004
 soc/_04508_                                                   0.0004
 soc/core.VexRiscv.RegFilePlugin_regFile[7][6]                 0.0004
 gpio_control_bidir_1[0]/shift_register[7]                     0.0004
 gpio_control_bidir_1[1]/shift_register[7]                     0.0004
 soc/net239                                                    0.0004
 gpio_control_in_1a[0]/shift_register[7]                       0.0004
 soc/net3722                                                   0.0004
 soc/_07795_                                                   0.0004
 soc/_10409_                                                   0.0004
 soc/_08989_                                                   0.0004
 housekeeping/_2620_                                           0.0004
 soc/_06459_                                                   0.0004
 soc/_05327_                                                   0.0004
 soc/_03376_                                                   0.0004
 soc/_13179_                                                   0.0004
 soc/_00079_                                                   0.0004
 soc/_05878_                                                   0.0004
 soc/_01011_                                                   0.0004
 soc/_04717_                                                   0.0004
 soc/_11542_                                                   0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][5]        0.0004
 soc/_10321_                                                   0.0004
 soc/_13397_                                                   0.0004
 soc/_13513_                                                   0.0004
 housekeeping/_0407_                                           0.0004
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[29]      0.0004
 soc/_12996_                                                   0.0004
 soc/_09767_                                                   0.0004
 soc/net1359                                                   0.0004
 housekeeping/_3088_                                           0.0004
 soc/_13605_                                                   0.0004
 soc/_12726_                                                   0.0004
 housekeeping/_0030_                                           0.0004
 soc/_08462_                                                   0.0004
 soc/_08669_                                                   0.0004
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[8]               0.0004
 soc/_09022_                                                   0.0004
 soc/_09487_                                                   0.0004
 soc/_06967_                                                   0.0004
 soc/_12967_                                                   0.0004
 soc/_10851_                                                   0.0004
 housekeeping/_2637_                                           0.0004
 soc/_06143_                                                   0.0004
 housekeeping/_2825_                                           0.0004
 soc/_05438_                                                   0.0004
 soc/_07581_                                                   0.0004
 housekeeping/net1878                                          0.0004
 mgmt_buffers/net247                                           0.0004
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][19]      0.0004
 soc/_00069_                                                   0.0004
 soc/_13515_                                                   0.0004
 soc/_00086_                                                   0.0004
 soc/net3667                                                   0.0004
 soc/_03181_                                                   0.0004
 soc/_04330_                                                   0.0004
 soc/_05782_                                                   0.0004
 soc/_09059_                                                   0.0004
 soc/_10316_                                                   0.0004
 soc/_10491_                                                   0.0004
 soc/_02345_                                                   0.0004
 soc/_00906_                                                   0.0004
 housekeeping/_2695_                                           0.0004
 soc/_05656_                                                   0.0004
 soc/_05631_                                                   0.0004
 soc/_07928_                                                   0.0004
 soc/_05106_                                                   0.0004
 soc/_12532_                                                   0.0004
 soc/_09700_                                                   0.0004
 soc/_11006_                                                   0.0004
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[26]         0.0004
 soc/net3059                                                   0.0004
 soc/core.interface3_bank_bus_dat_r[26]                        0.0004
 soc/_03806_                                                   0.0004
 mprj_dat_i_core[2]                                            0.0004
 soc/_02102_                                                   0.0004
 mgmt_buffers/net677                                           0.0004
 soc/_09769_                                                   0.0004
 soc/_06740_                                                   0.0004
 housekeeping/net1963                                          0.0004
 soc/_08663_                                                   0.0004
 soc/_05740_                                                   0.0003
 housekeeping/_2922_                                           0.0003
 soc/net3190                                                   0.0003
 soc/_00650_                                                   0.0003
 soc/_00877_                                                   0.0003
 soc/_00871_                                                   0.0003
 soc/_03790_                                                   0.0003
 soc/_11105_                                                   0.0003
 soc/_13250_                                                   0.0003
 soc/_00779_                                                   0.0003
 soc/net2575                                                   0.0003
 mgmt_buffers/mprj_dat_i_core_bar[15]                          0.0003
 soc/_02296_                                                   0.0003
 soc/_03166_                                                   0.0003
 housekeeping/_0515_                                           0.0003
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[31]         0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[19][24]               0.0003
 housekeeping/_0002_                                           0.0003
 soc/_13400_                                                   0.0003
 housekeeping/net374                                           0.0003
 soc/_11350_                                                   0.0003
 soc/_10775_                                                   0.0003
 soc/_13444_                                                   0.0003
 soc/_11566_                                                   0.0003
 soc/net4206                                                   0.0003
 mgmt_buffers/net244                                           0.0003
 housekeeping/_3127_                                           0.0003
 mgmt_buffers/net216                                           0.0003
 soc/_06468_                                                   0.0003
 housekeeping/_3068_                                           0.0003
 housekeeping/_2340_                                           0.0003
 soc/net1526                                                   0.0003
 housekeeping/_3053_                                           0.0003
 housekeeping/_0311_                                           0.0003
 soc/_11370_                                                   0.0003
 soc/_03302_                                                   0.0003
 soc/_06415_                                                   0.0003
 soc/_08625_                                                   0.0003
 soc/_05497_                                                   0.0003
 housekeeping/_2243_                                           0.0003
 soc/_06229_                                                   0.0003
 soc/net1782                                                   0.0003
 soc/_10124_                                                   0.0003
 soc/net1652                                                   0.0003
 housekeeping/_0053_                                           0.0003
 soc/_05595_                                                   0.0003
 housekeeping/_0624_                                           0.0003
 soc/_02944_                                                   0.0003
 soc/_11315_                                                   0.0003
 soc/net357                                                    0.0003
 soc/_03507_                                                   0.0003
 housekeeping/_1412_                                           0.0003
 housekeeping/_1424_                                           0.0003
 housekeeping/_2417_                                           0.0003
 mgmt_buffers/mprj_dat_i_core_bar[11]                          0.0003
 housekeeping/_1907_                                           0.0003
 housekeeping/_1369_                                           0.0003
 soc/_05347_                                                   0.0003
 soc/_02288_                                                   0.0003
 soc/_08821_                                                   0.0003
 soc/_08604_                                                   0.0003
 housekeeping/_1708_                                           0.0003
 soc/_02289_                                                   0.0003
 soc/_03716_                                                   0.0003
 soc/_05441_                                                   0.0003
 soc/_04725_                                                   0.0003
 mgmt_buffers/net201                                           0.0003
 soc/_09480_                                                   0.0003
 soc/_10597_                                                   0.0003
 housekeeping/_1371_                                           0.0003
 soc/_13142_                                                   0.0003
 soc/_13303_                                                   0.0003
 housekeeping/_2217_                                           0.0003
 housekeeping/net805                                           0.0003
 housekeeping/_3091_                                           0.0003
 housekeeping/_1866_                                           0.0003
 soc/_08793_                                                   0.0003
 housekeeping/net672                                           0.0003
 soc/_06249_                                                   0.0003
 soc/_09264_                                                   0.0003
 soc/_11416_                                                   0.0003
 soc/_02041_                                                   0.0003
 housekeeping/_2744_                                           0.0003
 soc/_03847_                                                   0.0003
 soc/_00968_                                                   0.0003
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][26]      0.0003
 soc/_09801_                                                   0.0003
 soc/_13500_                                                   0.0003
 housekeeping/_0731_                                           0.0003
 housekeeping/_0072_                                           0.0003
 soc/_09014_                                                   0.0003
 soc/_01953_                                                   0.0003
 housekeeping/_1273_                                           0.0003
 soc/_02484_                                                   0.0003
 soc/_12319_                                                   0.0003
 soc/_02139_                                                   0.0003
 soc/_03116_                                                   0.0003
 housekeeping/_3110_                                           0.0003
 soc/_10548_                                                   0.0003
 soc/_06739_                                                   0.0003
 soc/_11880_                                                   0.0003
 soc/_12041_                                                   0.0003
 soc/_12669_                                                   0.0003
 soc/_03369_                                                   0.0003
 soc/_04864_                                                   0.0003
 soc/_06203_                                                   0.0003
 soc/_09340_                                                   0.0003
 soc/net2992                                                   0.0003
 soc/net3618                                                   0.0003
 housekeeping/_1183_                                           0.0003
 soc/_10566_                                                   0.0003
 soc/_06416_                                                   0.0003
 soc/_06557_                                                   0.0003
 housekeeping/_3041_                                           0.0003
 housekeeping/net133                                           0.0003
 soc/_12833_                                                   0.0003
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][22]       0.0003
 soc/_12533_                                                   0.0003
 soc/_10424_                                                   0.0003
 soc/_03648_                                                   0.0003
 soc/net279                                                    0.0003
 soc/_03672_                                                   0.0003
 housekeeping/_2949_                                           0.0003
 soc/_10461_                                                   0.0003
 soc/_10520_                                                   0.0003
 soc/_12628_                                                   0.0003
 soc/_09608_                                                   0.0003
 soc/_00823_                                                   0.0003
 soc/_11262_                                                   0.0003
 mgmt_buffers/net252                                           0.0003
 soc/net922                                                    0.0003
 soc/_03208_                                                   0.0003
 soc/_03759_                                                   0.0003
 soc/_04850_                                                   0.0003
 soc/_00970_                                                   0.0003
 soc/net3670                                                   0.0003
 soc/_08677_                                                   0.0003
 gpio_control_in_1a[1]/shift_register[10]                      0.0003
 soc/net331                                                    0.0003
 housekeeping/_2627_                                           0.0003
 soc/_05990_                                                   0.0003
 soc/_01733_                                                   0.0003
 soc/_01970_                                                   0.0003
 mgmt_buffers/net242                                           0.0003
 soc/_11795_                                                   0.0003
 soc/_11321_                                                   0.0003
 soc/_00749_                                                   0.0003
 housekeeping/_3052_                                           0.0003
 soc/_07305_                                                   0.0003
 housekeeping/_0756_                                           0.0003
 housekeeping/_2727_                                           0.0003
 soc/net336                                                    0.0003
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][23]   0.0003
 soc/_02001_                                                   0.0003
 soc/_07708_                                                   0.0003
 soc/_11516_                                                   0.0003
 mgmt_buffers/mprj_dat_i_core_bar[30]                          0.0003
 soc/_06752_                                                   0.0003
 soc/core.mgmtsoc_reload_storage[2]                            0.0003
 soc/_07815_                                                   0.0003
 soc/_06020_                                                   0.0003
 soc/_09082_                                                   0.0003
 housekeeping/gpio_configure[15][12]                           0.0003
 housekeeping/_2285_                                           0.0003
 soc/_07096_                                                   0.0003
 soc/_06895_                                                   0.0003
 soc/_06523_                                                   0.0003
 soc/_07420_                                                   0.0003
 housekeeping/_2202_                                           0.0003
 soc/_11310_                                                   0.0003
 soc/_08073_                                                   0.0003
 mgmt_buffers/net667                                           0.0003
 soc/_02309_                                                   0.0003
 soc/_01887_                                                   0.0003
 soc/_02485_                                                   0.0003
 soc/_07056_                                                   0.0003
 soc/_04539_                                                   0.0003
 soc/_03783_                                                   0.0003
 soc/_00870_                                                   0.0003
 soc/_06986_                                                   0.0003
 housekeeping/_2942_                                           0.0003
 soc/_12307_                                                   0.0003
 soc/_11735_                                                   0.0003
 soc/_05912_                                                   0.0003
 soc/_10656_                                                   0.0003
 soc/_03762_                                                   0.0003
 la_data_in_mprj[126]                                          0.0003
 soc/net2519                                                   0.0003
 soc/_03517_                                                   0.0003
 mgmt_buffers/net236                                           0.0003
 mprj_dat_i_core[7]                                            0.0003
 soc/_05800_                                                   0.0003
 soc/_07993_                                                   0.0003
 soc/_05572_                                                   0.0003
 housekeeping/_0921_                                           0.0003
 soc/_05249_                                                   0.0003
 soc/_09209_                                                   0.0003
 housekeeping/_3147_                                           0.0003
 soc/_13572_                                                   0.0003
 soc/_11490_                                                   0.0003
 soc/_10454_                                                   0.0003
 la_iena_mprj[99]                                              0.0003
 housekeeping/_0923_                                           0.0003
 soc/_05212_                                                   0.0003
 soc/_05979_                                                   0.0003
 soc/_03714_                                                   0.0003
 housekeeping/_2070_                                           0.0003
 soc/_10452_                                                   0.0003
 housekeeping/_1169_                                           0.0003
 soc/_08976_                                                   0.0003
 soc/_13295_                                                   0.0003
 mgmt_buffers/mprj_dat_i_core_bar[17]                          0.0003
 soc/_02117_                                                   0.0003
 soc/_06639_                                                   0.0003
 soc/_00880_                                                   0.0003
 soc/_02284_                                                   0.0003
 housekeeping/_3145_                                           0.0003
 soc/_05696_                                                   0.0003
 soc/_08947_                                                   0.0003
 soc/_06574_                                                   0.0003
 soc/_06535_                                                   0.0003
 soc/_06259_                                                   0.0003
 soc/net546                                                    0.0003
 soc/_09574_                                                   0.0003
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[30]      0.0003
 soc/_04735_                                                   0.0003
 housekeeping/_2662_                                           0.0003
 soc/_12439_                                                   0.0003
 la_iena_mprj[120]                                             0.0003
 soc/_03067_                                                   0.0003
 soc/_08137_                                                   0.0003
 soc/_06027_                                                   0.0003
 housekeeping/_2670_                                           0.0003
 soc/_12318_                                                   0.0003
 soc/_10099_                                                   0.0003
 soc/_03464_                                                   0.0003
 soc/_06472_                                                   0.0003
 soc/_09391_                                                   0.0003
 soc/_09887_                                                   0.0003
 soc/_05304_                                                   0.0003
 soc/_09641_                                                   0.0003
 soc/net1670                                                   0.0003
 soc/_04292_                                                   0.0003
 soc/_10460_                                                   0.0003
 soc/_03605_                                                   0.0003
 soc/_06170_                                                   0.0003
 soc/core.VexRiscv.CsrPlugin_mtvec_base[14]                    0.0003
 housekeeping/net162                                           0.0003
 soc/_03057_                                                   0.0003
 soc/net2824                                                   0.0003
 gpio_control_in_1a[3]/net53                                   0.0003
 housekeeping/_1915_                                           0.0003
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][7]        0.0003
 housekeeping/_3139_                                           0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[8][19]                0.0003
 soc/_09849_                                                   0.0003
 soc/net319                                                    0.0003
 soc/_11931_                                                   0.0003
 la_iena_mprj[118]                                             0.0003
 soc/net1884                                                   0.0003
 soc/_06362_                                                   0.0003
 soc/_05445_                                                   0.0003
 soc/_05879_                                                   0.0003
 soc/_02229_                                                   0.0003
 soc/_03349_                                                   0.0003
 housekeeping/_0740_                                           0.0003
 soc/net3250                                                   0.0003
 soc/_10085_                                                   0.0003
 soc/_07794_                                                   0.0003
 housekeeping/_1950_                                           0.0003
 soc/_05238_                                                   0.0003
 mgmt_buffers/net675                                           0.0003
 soc/_05551_                                                   0.0003
 housekeeping/_0290_                                           0.0003
 soc/_05819_                                                   0.0003
 soc/_04171_                                                   0.0003
 housekeeping/_0448_                                           0.0003
 soc/_10485_                                                   0.0003
 soc/_02440_                                                   0.0003
 soc/_03802_                                                   0.0003
 housekeeping/_2464_                                           0.0003
 soc/_03483_                                                   0.0003
 mgmt_buffers/net180                                           0.0003
 soc/_08907_                                                   0.0003
 soc/_08757_                                                   0.0003
 soc/_08505_                                                   0.0003
 soc/_06301_                                                   0.0003
 housekeeping/_2068_                                           0.0003
 soc/_12963_                                                   0.0003
 hk_dat_i[0]                                                   0.0003
 housekeeping/_0713_                                           0.0003
 gpio_control_in_1a[2]/net51                                   0.0003
 housekeeping/net325                                           0.0003
 soc/_08802_                                                   0.0003
 housekeeping/_1931_                                           0.0003
 soc/_12990_                                                   0.0003
 soc/_02287_                                                   0.0003
 soc/_04964_                                                   0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[5][27]                0.0003
 soc/_06460_                                                   0.0003
 soc/_00939_                                                   0.0003
 housekeeping/_2414_                                           0.0003
 soc/_06238_                                                   0.0003
 soc/_05791_                                                   0.0003
 soc/_03402_                                                   0.0003
 soc/net322                                                    0.0003
 housekeeping/_1408_                                           0.0003
 soc/_12198_                                                   0.0003
 soc/_12554_                                                   0.0003
 soc/_03358_                                                   0.0003
 la_iena_mprj[123]                                             0.0003
 soc/_08665_                                                   0.0003
 soc/_03158_                                                   0.0003
 soc/_05663_                                                   0.0003
 soc/_06589_                                                   0.0003
 soc/_11284_                                                   0.0003
 soc/_06892_                                                   0.0003
 soc/_05164_                                                   0.0003
 soc/core.VexRiscv.execute_to_memory_PC[16]                    0.0003
 soc/_11957_                                                   0.0003
 soc/_08413_                                                   0.0003
 soc/_13499_                                                   0.0003
 soc/core.multiregimpl77_regs0                                 0.0003
 housekeeping/_1379_                                           0.0003
 mgmt_buffers/la_data_in_enable[52]                            0.0003
 soc/_12266_                                                   0.0003
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[7]       0.0003
 soc/_05030_                                                   0.0003
 soc/_11689_                                                   0.0003
 soc/_12106_                                                   0.0003
 soc/net2976                                                   0.0003
 mgmt_buffers/net903                                           0.0003
 soc/_09582_                                                   0.0003
 soc/_11483_                                                   0.0003
 soc/_05655_                                                   0.0003
 soc/_05537_                                                   0.0003
 soc/_09787_                                                   0.0003
 soc/_00070_                                                   0.0003
 soc/_07447_                                                   0.0003
 soc/_11607_                                                   0.0003
 soc/_10214_                                                   0.0003
 mgmt_buffers/net698                                           0.0003
 soc/_07873_                                                   0.0003
 soc/_10755_                                                   0.0003
 soc/_12157_                                                   0.0003
 soc/_13243_                                                   0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[14][20]               0.0003
 soc/_05007_                                                   0.0003
 soc/_08276_                                                   0.0003
 housekeeping/_0493_                                           0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[23][10]               0.0003
 soc/_03215_                                                   0.0003
 soc/_11900_                                                   0.0003
 hk_dat_i[17]                                                  0.0003
 soc/_04608_                                                   0.0003
 soc/_05050_                                                   0.0003
 hk_dat_i[16]                                                  0.0003
 soc/_00902_                                                   0.0003
 soc/_07701_                                                   0.0003
 soc/_00810_                                                   0.0003
 housekeeping/_0020_                                           0.0003
 soc/_11690_                                                   0.0003
 soc/_10477_                                                   0.0003
 soc/_08584_                                                   0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[31][28]               0.0003
 soc/_13191_                                                   0.0003
 soc/_06441_                                                   0.0003
 soc/_12676_                                                   0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[2][31]                0.0003
 soc/_01013_                                                   0.0003
 mgmt_buffers/net671                                           0.0003
 soc/_11729_                                                   0.0003
 soc/_12366_                                                   0.0003
 soc/_05281_                                                   0.0003
 mgmt_buffers/mprj_dat_i_core_bar[18]                          0.0003
 housekeeping/_2974_                                           0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[17][27]               0.0003
 soc/_12022_                                                   0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[11][8]                0.0003
 soc/_05724_                                                   0.0003
 soc/_12137_                                                   0.0003
 soc/_11237_                                                   0.0003
 soc/_06383_                                                   0.0003
 soc/_06702_                                                   0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[3][30]                0.0003
 soc/_04631_                                                   0.0003
 housekeeping/net702                                           0.0003
 soc/_05991_                                                   0.0003
 mgmt_buffers/mprj_dat_i_core_bar[12]                          0.0003
 soc/_11246_                                                   0.0003
 soc/_10328_                                                   0.0003
 soc/_10545_                                                   0.0003
 soc/_07621_                                                   0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[17][21]               0.0003
 soc/_04928_                                                   0.0003
 soc/_05856_                                                   0.0003
 soc/_12441_                                                   0.0003
 soc/_02003_                                                   0.0003
 soc/_07635_                                                   0.0003
 soc/_03345_                                                   0.0003
 soc/_06727_                                                   0.0003
 soc/_12995_                                                   0.0003
 soc/_10378_                                                   0.0003
 soc/_11494_                                                   0.0003
 soc/_06052_                                                   0.0003
 soc/_05074_                                                   0.0003
 soc/_06843_                                                   0.0003
 housekeeping/_2235_                                           0.0003
 soc/_12588_                                                   0.0003
 soc/_06400_                                                   0.0003
 soc/_06869_                                                   0.0003
 soc/_13247_                                                   0.0003
 soc/_09776_                                                   0.0003
 soc/_03500_                                                   0.0003
 soc/_05896_                                                   0.0003
 housekeeping/_0865_                                           0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[2][24]                0.0003
 soc/_08595_                                                   0.0003
 la_data_in_mprj[121]                                          0.0003
 soc/net879                                                    0.0003
 soc/_06900_                                                   0.0003
 soc/_12714_                                                   0.0003
 soc/_02876_                                                   0.0003
 soc/_12890_                                                   0.0003
 gpio_control_in_1[2]/net46                                    0.0003
 soc/_11096_                                                   0.0003
 soc/_02969_                                                   0.0003
 soc/_08294_                                                   0.0003
 soc/_03491_                                                   0.0003
 soc/_11459_                                                   0.0003
 soc/_12267_                                                   0.0003
 housekeeping/_1504_                                           0.0003
 soc/_00915_                                                   0.0003
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[19]      0.0003
 soc/_11557_                                                   0.0003
 soc/_00728_                                                   0.0003
 la_data_in_mprj[122]                                          0.0003
 soc/_02291_                                                   0.0003
 soc/_03627_                                                   0.0003
 soc/_11001_                                                   0.0003
 housekeeping/_0747_                                           0.0003
 soc/_03140_                                                   0.0003
 soc/_02812_                                                   0.0003
 soc/core.spi_master_control_storage[4]                        0.0003
 soc/_02940_                                                   0.0003
 soc/net3757                                                   0.0003
 housekeeping/_0980_                                           0.0003
 soc/core.multiregimpl80_regs1                                 0.0003
 soc/_06098_                                                   0.0003
 soc/_05110_                                                   0.0003
 soc/_12954_                                                   0.0003
 gpio_control_in_1a[0]/shift_register[10]                      0.0003
 soc/_06906_                                                   0.0003
 housekeeping/_2555_                                           0.0003
 soc/_03679_                                                   0.0003
 soc/_13022_                                                   0.0003
 soc/_00893_                                                   0.0003
 soc/_06367_                                                   0.0003
 soc/_13495_                                                   0.0003
 soc/_01974_                                                   0.0003
 soc/core.VexRiscv.RegFilePlugin_regFile[7][17]                0.0003
 soc/_03078_                                                   0.0003
 soc/_09055_                                                   0.0003
 soc/_13435_                                                   0.0003
 soc/_13162_                                                   0.0002
 soc/_07683_                                                   0.0002
 soc/_03419_                                                   0.0002
 soc/_12768_                                                   0.0002
 soc/_09646_                                                   0.0002
 soc/_00803_                                                   0.0002
 soc/_04855_                                                   0.0002
 soc/_02955_                                                   0.0002
 soc/_03640_                                                   0.0002
 soc/_06361_                                                   0.0002
 soc/_08390_                                                   0.0002
 soc/_05966_                                                   0.0002
 housekeeping/_2350_                                           0.0002
 soc/_07897_                                                   0.0002
 soc/_04896_                                                   0.0002
 soc/_11711_                                                   0.0002
 soc/_04993_                                                   0.0002
 soc/_09012_                                                   0.0002
 soc/_00920_                                                   0.0002
 soc/_12461_                                                   0.0002
 soc/_02822_                                                   0.0002
 soc/_00654_                                                   0.0002
 soc/_00655_                                                   0.0002
 housekeeping/pad_count_1[4]                                   0.0002
 soc/_05231_                                                   0.0002
 soc/net1492                                                   0.0002
 housekeeping/_0815_                                           0.0002
 soc/_03016_                                                   0.0002
 soc/_04811_                                                   0.0002
 soc/_02906_                                                   0.0002
 soc/_03310_                                                   0.0002
 soc/_12666_                                                   0.0002
 soc/_12185_                                                   0.0002
 soc/_09471_                                                   0.0002
 soc/_06518_                                                   0.0002
 soc/_03434_                                                   0.0002
 soc/_10284_                                                   0.0002
 soc/_13049_                                                   0.0002
 soc/_12685_                                                   0.0002
 soc/_11108_                                                   0.0002
 soc/_04577_                                                   0.0002
 soc/_09367_                                                   0.0002
 housekeeping/net1216                                          0.0002
 soc/_05888_                                                   0.0002
 housekeeping/_3122_                                           0.0002
 soc/_03613_                                                   0.0002
 soc/_03348_                                                   0.0002
 housekeeping/_0942_                                           0.0002
 soc/_09557_                                                   0.0002
 soc/_06666_                                                   0.0002
 soc/_13194_                                                   0.0002
 mgmt_buffers/mprj_dat_i_core_bar[13]                          0.0002
 soc/_06346_                                                   0.0002
 soc/core.mgmtsoc_value_status[17]                             0.0002
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[24]   0.0002
 soc/_03652_                                                   0.0002
 soc/_03445_                                                   0.0002
 housekeeping/net1561                                          0.0002
 housekeeping/_2385_                                           0.0002
 soc/_13059_                                                   0.0002
 soc/_06680_                                                   0.0002
 soc/_12054_                                                   0.0002
 soc/_10966_                                                   0.0002
 hk_dat_i[5]                                                   0.0002
 soc/_05455_                                                   0.0002
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[9]    0.0002
 debug_in                                                      0.0002
 soc/_09614_                                                   0.0002
 soc/_02949_                                                   0.0002
 soc/net32                                                     0.0002
 soc/core.VexRiscv.RegFilePlugin_regFile[22][16]               0.0002
 mgmt_buffers/net652                                           0.0002
 housekeeping/_2861_                                           0.0002
 soc/_02984_                                                   0.0002
 soc/_03235_                                                   0.0002
 housekeeping/_2531_                                           0.0002
 soc/core.storage_1[4][0]                                      0.0002
 housekeeping/net1312                                          0.0002
 soc/_11741_                                                   0.0002
 soc/_01882_                                                   0.0002
 spi_sdi                                                       0.0002
 soc/_06661_                                                   0.0002
 mgmt_buffers/net886                                           0.0002
 soc/_09210_                                                   0.0002
 soc/_00927_                                                   0.0002
 soc/_00999_                                                   0.0002
 soc/_10889_                                                   0.0002
 soc/_06486_                                                   0.0002
 soc/_05374_                                                   0.0002
 housekeeping/_2871_                                           0.0002
 soc/net876                                                    0.0002
 soc/_02290_                                                   0.0002
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][18]   0.0002
 soc/_05221_                                                   0.0002
 housekeeping/_0608_                                           0.0002
 housekeeping/_1299_                                           0.0002
 soc/_00918_                                                   0.0002
 soc/_10173_                                                   0.0002
 soc/_02960_                                                   0.0002
 soc/_13008_                                                   0.0002
 hk_dat_i[6]                                                   0.0002
 housekeeping/_0344_                                           0.0002
 soc/_07868_                                                   0.0002
 soc/_04524_                                                   0.0002
 soc/_04974_                                                   0.0002
 housekeeping/net1894                                          0.0002
 soc/core.VexRiscv.RegFilePlugin_regFile[30][28]               0.0002
 soc/_03303_                                                   0.0002
 soc/_06017_                                                   0.0002
 soc/_10887_                                                   0.0002
 soc/_11843_                                                   0.0002
 soc/_12235_                                                   0.0002
 soc/_12914_                                                   0.0002
 soc/_05785_                                                   0.0002
 housekeeping/net120                                           0.0002
 soc/_11111_                                                   0.0002
 soc/_06697_                                                   0.0002
 soc/_07800_                                                   0.0002
 soc/_08237_                                                   0.0002
 soc/_11492_                                                   0.0002
 soc/_10909_                                                   0.0002
 soc/_00833_                                                   0.0002
 soc/_00959_                                                   0.0002
 housekeeping/_2429_                                           0.0002
 soc/_04465_                                                   0.0002
 soc/_04303_                                                   0.0002
 soc/_04349_                                                   0.0002
 soc/_13622_                                                   0.0002
 soc/_06445_                                                   0.0002
 soc/_06438_                                                   0.0002
 soc/_13433_                                                   0.0002
 housekeeping/net139                                           0.0002
 mgmt_buffers/mprj_dat_i_core_bar[7]                           0.0002
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][0]        0.0002
 soc/_01949_                                                   0.0002
 soc/_05630_                                                   0.0002
 soc/_06707_                                                   0.0002
 soc/_04618_                                                   0.0002
 soc/_06904_                                                   0.0002
 soc/_11786_                                                   0.0002
 soc/_04729_                                                   0.0002
 soc/core.VexRiscv.CsrPlugin_mtvec_base[21]                    0.0002
 soc/_12983_                                                   0.0002
 soc/_04470_                                                   0.0002
 soc/_03568_                                                   0.0002
 soc/_06643_                                                   0.0002
 soc/_09876_                                                   0.0002
 soc/_03316_                                                   0.0002
 soc/_00917_                                                   0.0002
 soc/_10962_                                                   0.0002
 soc/_04511_                                                   0.0002
 soc/_02961_                                                   0.0002
 soc/_13489_                                                   0.0002
 soc/_00977_                                                   0.0002
 housekeeping/hkspi.odata[2]                                   0.0002
 housekeeping/net1679                                          0.0002
 housekeeping/_0908_                                           0.0002
 soc/_06151_                                                   0.0002
 soc/_06491_                                                   0.0002
 soc/_00888_                                                   0.0002
 soc/_10512_                                                   0.0002
 soc/_03792_                                                   0.0002
 gpio_control_in_1a[1]/shift_register[4]                       0.0002
 soc/_12178_                                                   0.0002
 housekeeping/_0741_                                           0.0002
 soc/_09985_                                                   0.0002
 soc/_08966_                                                   0.0002
 soc/_05836_                                                   0.0002
 soc/_10229_                                                   0.0002
 soc/_06821_                                                   0.0002
 housekeeping/_0590_                                           0.0002
 housekeeping/_0897_                                           0.0002
 housekeeping/net501                                           0.0002
 housekeeping/serial_bb_resetn                                 0.0002
 soc/_00974_                                                   0.0002
 soc/_08014_                                                   0.0002
 soc/_06164_                                                   0.0002
 soc/_06632_                                                   0.0002
 soc/_05506_                                                   0.0002
 soc/_03232_                                                   0.0002
 soc/_10112_                                                   0.0002
 soc/_12961_                                                   0.0002
 soc/core.storage[3][2]                                        0.0002
 soc/_10542_                                                   0.0002
 soc/_03736_                                                   0.0002
 housekeeping/net394                                           0.0002
 soc/_06676_                                                   0.0002
 soc/_03076_                                                   0.0002
 soc/_00912_                                                   0.0002
 soc/_05914_                                                   0.0002
 soc/_06337_                                                   0.0002
 soc/_03290_                                                   0.0002
 soc/_05340_                                                   0.0002
 soc/_04782_                                                   0.0002
 soc/_03660_                                                   0.0002
 soc/_05550_                                                   0.0002
 soc/_06624_                                                   0.0002
 soc/_07652_                                                   0.0002
 soc/_10268_                                                   0.0002
 soc/_08122_                                                   0.0002
 soc/_04652_                                                   0.0002
 soc/_13088_                                                   0.0002
 soc/_07793_                                                   0.0002
 soc/_13482_                                                   0.0002
 soc/_13477_                                                   0.0002
 soc/_06763_                                                   0.0002
 soc/_12637_                                                   0.0002
 soc/_03754_                                                   0.0002
 gpio_control_bidir_1[0]/net56                                 0.0002
 soc/_06266_                                                   0.0002
 soc/_08975_                                                   0.0002
 soc/_03522_                                                   0.0002
 soc/_06629_                                                   0.0002
 soc/_06420_                                                   0.0002
 soc/net3084                                                   0.0002
 soc/_05868_                                                   0.0002
 soc/_06033_                                                   0.0002
 soc/_05076_                                                   0.0002
 soc/_03470_                                                   0.0002
 soc/_04783_                                                   0.0002
 soc/_08519_                                                   0.0002
 housekeeping/net1232                                          0.0002
 soc/_10265_                                                   0.0002
 soc/_03015_                                                   0.0002
 soc/_07744_                                                   0.0002
 soc/_02496_                                                   0.0002
 soc/_00820_                                                   0.0002
 soc/_13424_                                                   0.0002
 soc/_00733_                                                   0.0002
 soc/_03082_                                                   0.0002
 soc/_03061_                                                   0.0002
 soc/_03356_                                                   0.0002
 soc/net851                                                    0.0002
 soc/_05114_                                                   0.0002
 soc/_08984_                                                   0.0002
 soc/_08760_                                                   0.0002
 soc/_06322_                                                   0.0002
 soc/_10322_                                                   0.0002
 soc/_03617_                                                   0.0002
 gpio_control_in_1a[4]/net58                                   0.0002
 housekeeping/net1336                                          0.0002
 soc/_03746_                                                   0.0002
 soc/_10592_                                                   0.0002
 soc/_12084_                                                   0.0002
 soc/_06585_                                                   0.0002
 soc/_08672_                                                   0.0002
 housekeeping/net1398                                          0.0001
 soc/_05046_                                                   0.0001
 soc/_13256_                                                   0.0001
 soc/_06835_                                                   0.0001
 housekeeping/net1725                                          0.0001
 soc/_03343_                                                   0.0001
 soc/_05481_                                                   0.0001
 soc/_00772_                                                   0.0001
 soc/_05607_                                                   0.0001
 soc/_00916_                                                   0.0001
 soc/_06000_                                                   0.0001
 housekeeping/_2773_                                           0.0001
 soc/_03650_                                                   0.0001
 soc/_03324_                                                   0.0001
 soc/_03700_                                                   0.0001
 soc/net854                                                    0.0001
 housekeeping/gpio_configure[34][8]                            0.0001
 housekeeping/_0589_                                           0.0001
 housekeeping/net1380                                          0.0001
 housekeeping/_0957_                                           0.0001
 housekeeping/_0474_                                           0.0001
 housekeeping/net1047                                          0.0001
 housekeeping/_0189_                                           0.0001
 housekeeping/net1556                                          0.0001
 gpio_control_in_2[8]/net50                                    0.0001
 housekeeping/_0107_                                           0.0001
 housekeeping/net412                                           0.0001
 housekeeping/net1276                                          0.0001
 housekeeping/net1509                                          0.0001
 housekeeping/_0137_                                           0.0001
 housekeeping/gpio_configure[15][10]                           0.0001
 housekeeping/net1214                                          0.0001
 soc/core.la_oe_storage[38]                                    0.0001
 housekeeping/_0313_                                           0.0001
 housekeeping/_0126_                                           0.0001
 housekeeping/_0127_                                           0.0001
 housekeeping/_0196_                                           0.0000
 gpio_control_bidir_2[0]/net52                                 0.0000
 gpio_control_bidir_2[0]/net46                                 0.0000
 housekeeping/_0523_                                           0.0000
 housekeeping/net1735                                          0.0000
 housekeeping/_0486_                                           0.0000
 gpio_control_bidir_2[0]/net58                                 0.0000
 housekeeping/net674                                           0.0000
 housekeeping/_0519_                                           0.0000
 housekeeping/_0146_                                           0.0000
 housekeeping/net543                                           0.0000
 housekeeping/net1093                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1576                                          0.0000
 housekeeping/net1548                                         -0.0000
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[29]             -0.0000
 housekeeping/net1532                                         -0.0000
 mprj_dat_i_core[9]                                           -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.la_ien_storage[27]                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[17][15]              -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 mprj_dat_i_core[0]                                           -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][15]       0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_08032_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_11717_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[1].X   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_08425_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[16].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_10018_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.DebugPlugin_busReadDataReg[24]             -0.0000
 soc/_10634_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_08196_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[3].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[23][30]              -0.0000
 soc/core.uart_phy_rx_phase[19]                               -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_08598_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[27].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net1760                                                  -0.0000
 soc/_08593_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_10607_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net1649                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net1636                                                  -0.0000
 soc/net1634                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net1629                                                  -0.0000
 soc/net1620                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[21].X  -0.0000
 soc/_02092_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_09621_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_08577_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net1599                                                  -0.0000
 soc/net1591                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[8]  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[16].X  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][5]       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_08154_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_10582_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.mgmtsoc_litespisdrphycore_sr_in[1]                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/net1382                                                  -0.0000
 soc/core.dbg_uart_tx_phase[6]                                 0.0000
 soc/_08550_                                                  -0.0000
 soc/_10981_                                                  -0.0000
 soc/_07295_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_07291_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1277                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net1276                                                  -0.0000
 soc/net1231                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_08538_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[21]         0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[27].X  -0.0000
 soc/_08516_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[3]   0.0000
 soc/core.dbg_uart_tx_phase[3]                                -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[23].X  -0.0000
 soc/_08083_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.uart_phy_rx_phase[10]                               -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.dbg_uart_tx_phase[1]                                -0.0000
 soc/_08065_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.spi_master_clk_divider1[14]                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_08263_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[25][8]               -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_08257_                                                  -0.0000
 soc/core.spi_master_clk_divider1[11]                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.spi_master_clk_divider1[10]                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.mgmtsoc_scratch_storage[31]                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net1506                                         -0.0000
 housekeeping/_1671_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[7].X                    -0.0000
 housekeeping/net936                                           0.0000
 housekeeping/net926                                           0.0000
 soc/core.VexRiscv.CsrPlugin_mtval[19]                        -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1433                                         -0.0000
 housekeeping/net1431                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net389                                          -0.0000
 housekeeping/_0445_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[11].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[23].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/_0442_                                          -0.0000
 housekeeping/_0653_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net888                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net864                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.CsrPlugin_mtval[17]                        -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.A0BUF[2].X                    -0.0000
 housekeeping/_1711_                                          -0.0000
 housekeeping/net822                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/_1397_                                          -0.0000
 housekeeping/net1363                                         -0.0000
 soc/core.VexRiscv._zz_writeBack_ENV_CTRL[1]                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/net1337                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_3149_                                          -0.0000
 housekeeping/_1869_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[11][26]              -0.0000
 soc/core.spi_master_control_storage[13]                      -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_0438_                                          -0.0000
 housekeeping/_0649_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0646_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv._zz_writeBack_ENV_CTRL[0]                  -0.0000
 housekeeping/net784                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net778                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net730                                          -0.0000
 housekeeping/net714                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv._zz_execute_SRC2_CTRL[1]                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_0163_                                          -0.0000
 housekeeping/_0162_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_1590_                                          -0.0000
 housekeeping/net1798                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1203                                          0.0000
 housekeeping/net1760                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[28].X  -0.0000
 housekeeping/net1732                                          0.0000
 housekeeping/net1726                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net671                                          -0.0000
 housekeeping/net661                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net655                                          -0.0000
 housekeeping/net649                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net603                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_0157_                                          -0.0000
 soc/core.VexRiscv._zz_execute_SRC2_CTRL[0]                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1185                                         -0.0000
 housekeeping/net1172                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/_1582_                                          -0.0000
 housekeeping/net1137                                          0.0000
 housekeeping/net1115                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net2741                                                  -0.0000
 housekeeping/net1656                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net1628                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.CsrPlugin_mtval[12]                        -0.0000
 housekeeping/net561                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net547                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[30].X  -0.0000
 housekeeping/net535                                          -0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_len[3]         0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net515                                           0.0000
 housekeeping/net511                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net506                                          -0.0000
 housekeeping/_0148_                                          -0.0000
 soc/core.VexRiscv.CsrPlugin_mtval[11]                        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/net1083                                          0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_len[2]        -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net1036                                          0.0000
 housekeeping/net1010                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[7].X                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1574                                          0.0000
 housekeeping/net1534                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net1522                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[29].A  -0.0000
 soc/_10048_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_08233_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[17].X                   -0.0000
 soc/_08023_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[24].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[3].X  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[23][20]               0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_10009_                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_mtvec_base[7]                     0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[6][16]               -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][26]      0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1970                                                  -0.0000
 soc/net1960                                                  -0.0000
 soc/core.interface5_bank_bus_dat_r[0]                        -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net1957                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_mtvec_base[6]                    -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_08394_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[6][15]                0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1808                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_11448_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[17].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net1665                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_mtvec_base[4]                    -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.mgmtsoc_bus_errors[26]                              -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.storage_1[14][0]                                     0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net1572                                                  -0.0000
 soc/_02089_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.mgmtsoc_bus_errors[25]                              -0.0000
 soc/_08351_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[30].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_08558_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[7].X                    -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]     0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_09177_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_08965_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_08544_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_08537_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_09999_                                                  -0.0000
 soc/core.mgmtsoc_scratch_storage[27]                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.mgmtsoc_scratch_storage[24]                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[16].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_08511_                                                  -0.0000
 soc/_09979_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_11145_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_08290_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_09965_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[11][19]              -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_08284_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[13].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.storage[14][7]                                      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_address[4]           -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.multiregimpl66_regs1                                -0.0000
 housekeeping/_1517_                                          -0.0000
 soc/core.multiregimpl81_regs0                                 0.0000
 housekeeping/net990                                          -0.0000
 housekeeping/net976                                           0.0000
 soc/core.multiregimpl66_regs0                                 0.0000
 housekeeping/net970                                           0.0000
 housekeeping/net962                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[19][8]               -0.0000
 housekeeping/net960                                           0.0000
 housekeeping/net958                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net932                                           0.0000
 housekeeping/net922                                           0.0000
 housekeeping/_1778_                                          -0.0000
 housekeeping/net912                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net900                                          -0.0000
 soc/core.storage[9][6]                                       -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0132_                                          -0.0000
 soc/core.storage[14][5]                                      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_address[2]           -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[8].A                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net1459                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_0181_                                          -0.0000
 housekeeping/_1669_                                          -0.0000
 housekeeping/net1425                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[31].A  -0.0000
 housekeeping/net1421                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.spi_master_cs_storage[9]                             0.0000
 housekeeping/net1411                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net1409                                          0.0000
 housekeeping/net1401                                          0.0000
 housekeeping/_0603_                                          -0.0000
 housekeeping/_1241_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[28].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_3153_                                           0.0000
 housekeeping/_0444_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net896                                          -0.0000
 housekeeping/net892                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net890                                           0.0000
 housekeeping/net878                                           0.0000
 housekeeping/net872                                           0.0000
 housekeeping/net862                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0650_                                          -0.0000
 housekeeping/_0708_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_0707_                                           0.0000
 housekeeping/net828                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_1710_                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[23][16]               0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net814                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[16].X  -0.0000
 housekeeping/_0178_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net1399                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0176_                                           0.0000
 housekeeping/net1379                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net1375                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[4].X  -0.0000
 housekeeping/_0174_                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1357                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1353                                          0.0000
 housekeeping/net1349                                         -0.0000
 housekeeping/net1347                                         -0.0000
 housekeeping/_0172_                                          -0.0000
 housekeeping/net1898                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1886                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_1075_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net794                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.spi_master_cs_storage[6]                            -0.0000
 housekeeping/net776                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net764                                          -0.0000
 housekeeping/net756                                           0.0000
 housekeeping/net752                                           0.0000
 soc/core.la_ien_storage[7]                                    0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net734                                           0.0000
 housekeeping/net716                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net710                                           0.0000
 housekeeping/net704                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0538_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[2][8]                -0.0000
 housekeeping/_0534_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net1299                                         -0.0000
 housekeeping/net1295                                          0.0000
 housekeeping/_0379_                                          -0.0000
 housekeeping/_1595_                                          -0.0000
 housekeeping/net1273                                          0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[23][13]              -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net1255                                          0.0000
 housekeeping/net1237                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net1792                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net1209                                          0.0000
 housekeeping/net1205                                          0.0000
 housekeeping/net163                                          -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][4]   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[27].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3373                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net1740                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1722                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net1720                                          0.0000
 housekeeping/net1718                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[0].A  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1714                                          0.0000
 housekeeping/net1712                                         -0.0000
 housekeeping/net1706                                          0.0000
 housekeeping/net689                                          -0.0000
 housekeeping/_0420_                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net677                                           0.0000
 housekeeping/_0477_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net667                                           0.0000
 housekeeping/_0688_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net653                                           0.0000
 housekeeping/net645                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net642                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net628                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_0472_                                          -0.0000
 housekeeping/net611                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[23].X  -0.0000
 housekeeping/net609                                           0.0000
 housekeeping/net605                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.la_ien_storage[3]                                   -0.0000
 housekeeping/net1199                                          0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[0][23]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net1193                                         -0.0000
 housekeeping/_1586_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net1178                                          0.0000
 housekeeping/net1176                                          0.0000
 soc/core.multiregimpl0_regs1                                 -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/net1166                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net1151                                         -0.0000
 soc/core.spi_master_cs_storage[1]                            -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net1139                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net1127                                          0.0000
 housekeeping/net1125                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.WEBUF[0].A                     0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[18].A  -0.0000
 housekeeping/net1696                                          0.0000
 housekeeping/net1694                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net1111                                         -0.0000
 housekeeping/net1684                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net1680                                          0.0000
 housekeeping/net1672                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net1664                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[13].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1650                                          0.0000
 housekeeping/_0993_                                           0.0000
 housekeeping/net1642                                         -0.0000
 housekeeping/_1843_                                          -0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_width[3]      -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_1842_                                          -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][14]      0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net572                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0726_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net1097                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/_0724_                                           0.0000
 housekeeping/net1065                                          0.0000
 housekeeping/net1061                                          0.0000
 housekeeping/net1053                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/_1571_                                          -0.0000
 housekeeping/net1034                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net1594                                          0.0000
 housekeeping/net1008                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net1584                                          0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_width[1]      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net1570                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1560                                          0.0000
 housekeeping/net1552                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1542                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[25].X                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[23].X  -0.0000
 soc/core.storage[0][5]                                       -0.0000
 soc/core.spimaster_storage[6]                                -0.0000
 soc/net2389                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net2349                                                  -0.0000
 soc/_09907_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.spimaster_storage[5]                                 0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_13164_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[24].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net2052                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.spimaster_storage[3]                                -0.0000
 soc/core.mgmtsoc_vexriscv_i_cmd_valid                        -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_08411_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net1973                                                  -0.0000
 soc/net1971                                                  -0.0000
 soc/net1967                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/net1961                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/net1958                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_08396_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.spimaster_storage[1]                                -0.0000
 soc/_07553_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_08386_                                                  -0.0000
 soc/net1765                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net1669                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.storage_1[4][5]                                     -0.0000
 soc/net1650                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net1596                                                  -0.0000
 soc/net1590                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.multiregimpl39_regs0                                -0.0000
 soc/_08570_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_09829_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[5].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_08356_                                                  -0.0000
 soc/_08143_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_08557_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.mgmtsoc_scratch_storage[13]                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.mgmtsoc_scratch_storage[12]                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[30].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.decode_to_execute_RS1[29]                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_09986_                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_08071_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[1].X  -0.0000
 soc/core.VexRiscv.decode_to_execute_RS1[28]                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_08475_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_09930_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[0].X                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[20].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[16][25]              -0.0000
 housekeeping/net1510                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net1504                                          0.0000
 housekeeping/_0458_                                          -0.0000
 housekeeping/_1675_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_1519_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_0454_                                           0.0000
 soc/core.VexRiscv.decode_to_execute_RS1[25]                  -0.0000
 housekeeping/net998                                          -0.0000
 housekeeping/_1303_                                           0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[16][24]              -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net986                                          -0.0000
 housekeeping/net982                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net964                                           0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][3]      -0.0000
 housekeeping/net956                                           0.0000
 housekeeping/net952                                          -0.0000
 soc/core.VexRiscv.decode_to_execute_RS1[24]                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_0717_                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][23]       0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_0715_                                           0.0000
 housekeeping/net918                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0502_                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[28][26]              -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1484                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_0398_                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net1467                                          0.0000
 soc/core.mgmtsoc_litespimmap_count[4]                        -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[30].X  -0.0000
 housekeeping/_0550_                                          -0.0000
 housekeeping/_0395_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][0]       -0.0000
 housekeeping/net1437                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net1435                                         -0.0000
 soc/core.mgmtsoc_litespimmap_count[3]                        -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net870                                           0.0000
 housekeeping/_1502_                                          -0.0000
 housekeeping/net856                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[0].X                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[26].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net2674                                                  -0.0000
 housekeeping/net850                                           0.0000
 housekeeping/net846                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.mgmtsoc_litespimmap_count[0]                        -0.0000
 housekeeping/net838                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[0][16]               -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_0492_                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[28][20]              -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_1399_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_0548_                                          -0.0000
 housekeeping/_0546_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0545_                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[21][7]               -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_1026_                                          -0.0000
 housekeeping/net1367                                          0.0000
 housekeeping/net1345                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net1331                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.multiregimpl119_regs0                               -0.0000
 housekeeping/_1658_                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[5][30]                0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[16].X  -0.0000
 housekeeping/net1317                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net1303                                         -0.0000
 housekeeping/_1077_                                          -0.0000
 housekeeping/_1288_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_0437_                                          -0.0000
 housekeeping/_1653_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_1286_                                          -0.0000
 housekeeping/_0435_                                           0.0000
 soc/core.multiregimpl11_regs0                                -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/_0645_                                          -0.0000
 housekeeping/_0432_                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net798                                           0.0000
 housekeeping/net792                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[6].X  -0.0000
 housekeeping/_1282_                                          -0.0000
 housekeeping/net1806                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net1804                                         -0.0000
 housekeeping/net786                                           0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[21][3]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0430_                                          -0.0000
 housekeeping/_0642_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net696                                                   -0.0000
 housekeeping/net762                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0640_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net736                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_0483_                                          -0.0000
 housekeeping/net726                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0482_                                           0.0000
 housekeeping/_0694_                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0693_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[2].X                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[2].X  -0.0000
 housekeeping/net1291                                          0.0000
 soc/core.VexRiscv._zz_execute_SRC2[20]                       -0.0000
 housekeeping/net1279                                          0.0000
 housekeeping/net1277                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[20].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1243                                         -0.0000
 housekeeping/net1239                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.WEBUF[2].A                     0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net1233                                         -0.0000
 housekeeping/_0585_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1227                                          0.0000
 housekeeping/net1223                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1790                                          0.0000
 housekeeping/net1211                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net1207                                         -0.0000
 housekeeping/net1201                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net1778                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net608                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[21].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[26].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net1754                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net603                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net1734                                         -0.0000
 housekeeping/net1730                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net136                                          -0.0000
 housekeeping/_0635_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[27].X  -0.0000
 housekeeping/_1061_                                          -0.0000
 housekeeping/_0634_                                          -0.0000
 soc/core.VexRiscv.lastStagePc[29]                            -0.0000
 housekeeping/net1708                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.lastStagePc[28]                             0.0000
 housekeeping/_1271_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net679                                           0.0000
 housekeeping/_1116_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net651                                           0.0000
 housekeeping/_0687_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_0108_                                          -0.0000
 housekeeping/net634                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net624                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net601                                           0.0000
 housekeeping/_2383_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_1375_                                          -0.0000
 housekeeping/net1191                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/_0522_                                          -0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[6]       -0.0000
 housekeeping/_0579_                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0520_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0576_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0575_                                          -0.0000
 housekeeping/net1123                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_0574_                                          -0.0000
 housekeeping/net1119                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.A0BUF[1].X  -0.0000
 soc/core.multiregimpl82_regs1                                 0.0000
 housekeeping/net1690                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1688                                          0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[4]       -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[15].X  -0.0000
 housekeeping/net1678                                          0.0000
 soc/core.VexRiscv.decode_to_execute_RS1[16]                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[2].X                    -0.0000
 housekeeping/net1660                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[28][19]               0.0000
 housekeeping/net1632                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net1624                                          0.0000
 housekeeping/net1622                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net1616                                          0.0000
 housekeeping/net1612                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net592                                          -0.0000
 housekeeping/_1108_                                          -0.0000
 housekeeping/net587                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_1840_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net553                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_1524_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_0517_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[11].X  -0.0000
 housekeeping/_1520_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0513_                                          -0.0000
 housekeeping/net1089                                          0.0000
 housekeeping/net1085                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[1]       -0.0000
 housekeeping/net1073                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_0569_                                           0.0000
 housekeeping/_0568_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0510_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_0567_                                           0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[16][12]               0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/_0566_                                           0.0000
 housekeeping/_2422_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[0]       -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net1012                                         -0.0000
 housekeeping/_2420_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1586                                          0.0000
 housekeeping/net1002                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_0408_                                          -0.0000
 housekeeping/net1566                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1564                                          0.0000
 housekeeping/net1558                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net1540                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1538                                         -0.0000
 housekeeping/net1528                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.decode_to_execute_RS1[10]                  -0.0000
 soc/core.spi_master_mosi_data[3]                             -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1518                                          0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[28][13]              -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[30]        -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[25].X                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_08445_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net4401                                                  -0.0000
 soc/_09906_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net2222                                                  -0.0000
 soc/net2218                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[7][8]                -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[5][20]                0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_12314_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[2].X                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[7][5]                -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/net1989                                                  -0.0000
 soc/net1985                                                  -0.0000
 soc/net591                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net587                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[1].X  -0.0000
 soc/net586                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.CsrPlugin_mepc[1]                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_02311_                                                  -0.0000
 soc/net581                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[23].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net2632                                                  -0.0000
 soc/_13714_                                                  -0.0000
 soc/_13692_                                                  -0.0000
 soc/_03566_                                                  -0.0000
 soc/core.VexRiscv._zz_execute_SRC2[13]                        0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]  -0.0000
 soc/net579                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_02306_                                                  -0.0000
 soc/_02305_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_02302_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[3].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_02298_                                                  -0.0000
 soc/_02295_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_02078_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[2].X                    -0.0000
 soc/_07715_                                                  -0.0000
 soc/_09807_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_08749_                                                  -0.0000
 soc/_10967_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net564                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_03487_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_03484_                                                  -0.0000
 soc/_03480_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net558                                                    0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net554                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net553                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net550                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[17].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[30].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.storage[5][5]                                        0.0000
 soc/net541                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net1508                                          0.0000
 housekeeping/net1500                                         -0.0000
 soc/net540                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net2612                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net2032                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0085_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net984                                           0.0000
 housekeeping/_1302_                                          -0.0000
 soc/net537                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net974                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net946                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net920                                           0.0000
 housekeeping/net914                                           0.0000
 housekeeping/net906                                           0.0000
 housekeeping/_0559_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[1].X   0.0000
 housekeeping/_0558_                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_0922_                                          -0.0000
 housekeeping/_0187_                                          -0.0000
 soc/net526                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1494                                          0.0000
 soc/net524                                                   -0.0000
 housekeeping/net1475                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[11].X  -0.0000
 housekeeping/net1463                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net1461                                          0.0000
 housekeeping/net1455                                         -0.0000
 housekeeping/net1453                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net1449                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net1445                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[9].X  -0.0000
 housekeeping/net1427                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net513                                                   -0.0000
 soc/net512                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net362                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net361                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/_0657_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[26].X  -0.0000
 housekeeping/_0499_                                          -0.0000
 housekeeping/_0286_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_0498_                                          -0.0000
 housekeeping/_0285_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net866                                           0.0000
 housekeeping/net848                                           0.0000
 housekeeping/net844                                          -0.0000
 soc/core.storage[5][1]                                       -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.lastStagePc[19]                            -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_2404_                                          -0.0000
 housekeeping/_1398_                                          -0.0000
 housekeeping/_0334_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[23].A                   -0.0000
 soc/core.slave_sel_r[6]                                      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net1395                                         -0.0000
 housekeeping/net1381                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.lastStagePc[18]                            -0.0000
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_1391_                                          -0.0000
 housekeeping/net1359                                          0.0000
 housekeeping/_0597_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1341                                          0.0000
 housekeeping/net1339                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_0595_                                          -0.0000
 housekeeping/net1327                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net1311                                         -0.0000
 housekeeping/net1884                                         -0.0000
 housekeeping/net1301                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0592_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_0221_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net1800                                         -0.0000
 housekeeping/net766                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net748                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net722                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_2396_                                          -0.0000
 housekeeping/_1332_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[2].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_2391_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net1287                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1275                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[27].X  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][8]        0.0000
 housekeeping/net1267                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net1261                                          0.0000
 housekeeping/net1251                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[4].X  -0.0000
 housekeeping/net1249                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_1069_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1782                                         -0.0000
 housekeeping/net1780                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1774                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_1066_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_0214_                                          -0.0000
 housekeeping/net1756                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net1750                                          0.0000
 housekeeping/net1748                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1744                                          0.0000
 housekeeping/net1736                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net125                                          -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][5]        0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net685                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][20]       0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[24]         0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/_0264_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_2388_                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[22][22]               0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_2387_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_1323_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[1].X  -0.0000
 housekeeping/_0681_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0680_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_1165_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_2380_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net1189                                          0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][26]     -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net1155                                          0.0000
 housekeeping/_1216_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1131                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_0207_                                          -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][25]      0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net1107                                          0.0000
 housekeeping/net1682                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_0206_                                          -0.0000
 housekeeping/net1676                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/_0205_                                          -0.0000
 housekeeping/_0629_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net1648                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[5][13]               -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1618                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1610                                          0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[5][12]               -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net1604                                         -0.0000
 housekeeping/_0623_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_0622_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[13].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[27].X  -0.0000
 housekeeping/_0679_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_0466_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_0464_                                           0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][9]       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_1313_                                          -0.0000
 housekeeping/_0307_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.mgmtsoc_master_rx_fifo_source_payload_data[23]      -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[23].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[19].A                   -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][7]       -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net1075                                          0.0000
 housekeeping/net1059                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1032                                          0.0000
 housekeeping/_0353_                                          -0.0000
 housekeeping/net1024                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0564_                                          -0.0000
 housekeeping/net1018                                          0.0000
 housekeeping/net1000                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_0986_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[12].A  -0.0000
 housekeeping/_0560_                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_1410_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1526                                          0.0000
 soc/net486                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1516                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net2425                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][2]       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_03631_                                                  -0.0000
 soc/_03630_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[28].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net2250                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net2242                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][0]       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.multiregimpl14_regs0                                -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[25].X                   -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[10][19]              -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net2190                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/net2135                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[29].A  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net4376                                                   0.0000
 soc/_12302_                                                  -0.0000
 soc/_03595_                                                  -0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[19]         0.0000
 soc/net1990                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net1986                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[18]        -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[3].X  -0.0000
 soc/_09863_                                                  -0.0000
 soc/_03588_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][13]      -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[24].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[16]        -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[10][10]              -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_03571_                                                  -0.0000
 soc/net1766                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net1703                                                  -0.0000
 soc/net1700                                                  -0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[14]         0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[23].X  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][19]      0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[13]        -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_03137_                                                  -0.0000
 soc/_03135_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_03133_                                                  -0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[11]         0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_02082_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][15]     -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_10789_                                                  -0.0000
 soc/_10785_                                                  -0.0000
 soc/_02077_                                                  -0.0000
 soc/_02076_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_09818_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_07718_                                                  -0.0000
 soc/core.multiregimpl36_regs0                                -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[21].X                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net4360                                                  -0.0000
 soc/_09147_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_07677_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.interface9_bank_bus_dat_r[3]                        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[2].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[0].X   0.0000
 soc/core.interface9_bank_bus_dat_r[1]                         0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_07658_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_07440_                                                  -0.0000
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_10490_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[30].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_0400_                                          -0.0000
 soc/core.interface0_bank_bus_dat_r[9]                        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0299_                                          -0.0000
 housekeeping/_1515_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_0296_                                          -0.0000
 housekeeping/_0294_                                          -0.0000
 housekeeping/_0293_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/_1510_                                          -0.0000
 housekeeping/net934                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.A0BUF[1].X  -0.0000
 housekeeping/_0348_                                          -0.0000
 housekeeping/_0347_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_0925_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_1563_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[3].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.storage[15][6]                                       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_0394_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[13].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/_1666_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_1509_                                           0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][28]      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_1558_                                          -0.0000
 housekeeping/_2409_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/_1554_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 housekeeping/_0121_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_2401_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/_0968_                                          -0.0000
 soc/core.interface0_bank_bus_dat_r[5]                         0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[0]  -0.0000
 housekeeping/_0966_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.spi_master_clk_divider1[1]                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0960_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/net772                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.interface0_bank_bus_dat_r[4]                        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_0117_                                          -0.0000
 housekeeping/_2397_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_0116_                                           0.0000
 housekeeping/_1120_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[20]   0.0000
 housekeeping/_0322_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.interface0_bank_bus_dat_r[3]                        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/_0798_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/_0794_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[8].X  -0.0000
 housekeeping/_1489_                                          -0.0000
 housekeeping/_1488_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_0269_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[15][23]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/_0319_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_0314_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net4356                                                   0.0000
 housekeeping/net253                                           0.0000
 housekeeping/_0944_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[4].X  -0.0000
 housekeeping/_0941_                                          -0.0000
 housekeeping/_0361_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[3][5]                 0.0000
 housekeeping/_0202_                                           0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[15][20]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net1634                                          0.0000
 housekeeping/_1319_                                           0.0000
 housekeeping/_1470_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[27][23]              -0.0000
 soc/core.VexRiscv._zz_execute_BRANCH_CTRL[0]                 -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_0303_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/_0147_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 housekeeping/_0935_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0143_                                           0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[27][20]              -0.0000
 housekeeping/_1360_                                           0.0000
 housekeeping/_0142_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/_0198_                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[11][7]               -0.0000
 soc/core.storage[1][5]                                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[3].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0195_                                          -0.0000
 housekeeping/_1837_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_0406_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[25].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_0404_                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[4][30]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 ser_rx                                                       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.spimaster_state[1]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[2].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[7]                     -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[5]                     -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[3]                     -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[1]                     -0.0000
 soc/core.spimaster_state[0]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[31]                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[27]                    -0.0000
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[27]                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[22]                     0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[18]                     0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[15]                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[12]                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[10]                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.Do0[30]                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.Do0[19]                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.VexRiscv._zz_execute_SRC1_CTRL[1]                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_04050_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[3].X  -0.0000
 soc/_03633_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[2]          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03620_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net2246                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/net2236                                                  -0.0000
 soc/net2232                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_12957_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[3].X   0.0000
 soc/core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_03406_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.VexRiscv.decode_to_execute_RS2[28]                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[20].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.mgmtsoc_reset_re                                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][6]        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[15].X  -0.0000
 soc/core.VexRiscv.decode_to_execute_RS2[27]                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net2138                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_08627_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[14].A  -0.0000
 soc/net1992                                                  -0.0000
 soc/core.uart_phy_tx_phase[30]                               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net1946                                                  -0.0000
 soc/net1943                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/net1927                                                  -0.0000
 soc/core.interface10_bank_bus_dat_r[18]                      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_12299_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_12293_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_09861_                                                  -0.0000
 soc/_08815_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03583_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net1882                                                  -0.0000
 soc/core.interface10_bank_bus_dat_r[17]                      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.uart_rx_fifo_level0[1]                              -0.0000
 soc/_03160_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_12285_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[15][19]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_03157_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_08805_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/net1704                                                  -0.0000
 soc/core.VexRiscv.execute_to_memory_PC[8]                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_12278_                                                  -0.0000
 soc/_09843_                                                  -0.0000
 soc/core.uart_rx_fifo_level0[0]                              -0.0000
 soc/_09842_                                                  -0.0000
 soc/_03146_                                                  -0.0000
 soc/net1699                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net1692                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_03138_                                                  -0.0000
 soc/_08158_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[5].X  -0.0000
 soc/_08782_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.interface10_bank_bus_dat_r[15]                      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net1420                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_02075_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_03532_                                                  -0.0000
 soc/_07717_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_08547_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/net3355                                                  -0.0000
 soc/_08124_                                                   0.0000
 soc/net3341                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[25].X  -0.0000
 soc/core.interface10_bank_bus_dat_r[14]                      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.decode_to_execute_RS2[21]                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[15][16]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_10749_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_09764_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[15][15]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_09757_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03469_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_03451_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.A0BUF[0].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_03449_                                                   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][13]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[4].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[27][16]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[22][7]               -0.0000
 housekeeping/_3162_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_1562_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/net1499                                          0.0000
 housekeeping/_0399_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 housekeeping/_1087_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_1295_                                          -0.0000
 housekeeping/_1559_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_1555_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0916_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/_0969_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_1865_                                          -0.0000
 housekeeping/_1497_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/_1492_                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[4][23]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[21].X  -0.0000
 housekeeping/_0909_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_1543_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/_0951_                                          -0.0000
 housekeeping/_1220_                                          -0.0000
 housekeeping/net124                                          -0.0000
 housekeeping/_1115_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_1633_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.interface3_bank_bus_dat_r[20]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/net577                                          -0.0000
 housekeeping/_1529_                                          -0.0000
 housekeeping/_2379_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[15].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.Do0MUX.SEL0[3]             -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.Do0MUX.SEL0[1]             -0.0000
 soc/core.RAM256/BANK128[0].RAM128.Do0MUX.SEL0[0]             -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0MUX.SEL0[3]             -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[8].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0MUX.SEL0[1]             -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_10468_                                                  -0.0000
 soc/core.spi_master_cs_storage[14]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_09499_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_03632_                                                  -0.0000
 soc/core.mgmtsoc_litespimmap_burst_adr[25]                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[11].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net2302                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_03207_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.spi_master_cs_storage[10]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.mgmtsoc_litespimmap_burst_adr[22]                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_03618_                                                   0.0000
 soc/net2191                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/net2180                                                  -0.0000
 soc/net2163                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net2137                                                  -0.0000
 soc/_08002_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.mgmtsoc_litespimmap_burst_adr[20]                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_09885_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.dbg_uart_tx_data[4]                                 -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.execute_to_memory_PC[24]                    0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.la_oe_storage[8]                                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[6].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/net1926                                                  -0.0000
 soc/core.storage_1[11][2]                                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net1910                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/net1906                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_12922_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_01073_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/net1898                                                  -0.0000
 soc/net1892                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net1883                                                  -0.0000
 soc/_01069_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.CsrPlugin_mtvec_base[28]                    0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_03774_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[5].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.A0BUF[3].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_08363_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_09822_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[21].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[31]  -0.0000
 soc/_03539_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_03326_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.A0BUF[0].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03317_                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_mtvec_base[24]                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_03315_                                                  -0.0000
 soc/_03312_                                                  -0.0000
 soc/net3348                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[17].X  -0.0000
 soc/net3342                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_mtvec_base[23]                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_09587_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_00579_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[21][23]              -0.0000
 soc/_03277_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_03471_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.CsrPlugin_mtvec_base[20]                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.A0BUF[1].X                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_03467_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_03462_                                                  -0.0000
 soc/_08484_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[4][16]                0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_03457_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[11].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_12993_                                                  -0.0000
 soc/core.uart_rx_fifo_produce[3]                             -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][25]     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.uart_rx_fifo_produce[2]                             -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.interface3_bank_bus_dat_r[14]                       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 mgmt_buffers/mprj_dat_i_core_bar[8]                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[3].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 mgmt_buffers/mprj_dat_i_core_bar[2]                          -0.0000
 mgmt_buffers/mprj_dat_i_core_bar[0]                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_0929_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_0972_                                          -0.0000
 housekeeping/net1994                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net1943                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/_3141_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/_3137_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/net123                                          -0.0000
 housekeeping/net122                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[9].X  -0.0000
 housekeeping/net112                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_1110_                                          -0.0000
 housekeeping/net1159                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net567                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/_0830_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.A0BUF[2].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net519                                          -0.0000
 housekeeping/_2374_                                          -0.0000
 housekeeping/_0882_                                          -0.0000
 housekeeping/_1048_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[28].X  -0.0000
 soc/core.storage[11][5]                                       0.0000
 hk_stb_o                                                     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_01130_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_09498_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net3959                                                  -0.0000
 soc/core.dbg_uart_address[6]                                 -0.0000
 soc/_01336_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[1].X  -0.0000
 soc/_00700_                                                  -0.0000
 soc/core.dbg_uart_cmd[5]                                     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/net2305                                                  -0.0000
 soc/core.rs232phy_rs232phytx_state                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_02583_                                                  -0.0000
 soc/_02581_                                                  -0.0000
 soc/_01538_                                                  -0.0000
 soc/core.la_oe_storage[122]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_01537_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_03837_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_00699_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.dbg_uart_cmd[3]                                     -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[6].X  -0.0000
 soc/_03830_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_02571_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_03826_                                                  -0.0000
 soc/_01100_                                                   0.0000
 soc/core.VexRiscv.execute_to_memory_PC[15]                    0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_12312_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[29]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03606_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.la_oe_storage[96]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03182_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.CsrPlugin_mtvec_base[19]                    0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][18]       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_01087_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_01504_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][16]       0.0000
 soc/net1940                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net1938                                                  -0.0000
 soc/net1922                                                  -0.0000
 soc/net1921                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/net1913                                                  -0.0000
 soc/net1907                                                  -0.0000
 soc/_10205_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_01706_                                                   0.0000
 soc/_01702_                                                  -0.0000
 soc/core.la_oe_storage[91]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[8].X  -0.0000
 soc/_01701_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_01070_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[17].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[21][16]               0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_02746_                                                  -0.0000
 soc/_02745_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[20]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_02743_                                                   0.0000
 soc/_04206_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_04204_                                                  -0.0000
 soc/_01068_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_04202_                                                  -0.0000
 soc/_04201_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[9][29]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_01271_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_01270_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_03151_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][11]       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[26][31]              -0.0000
 soc/_04198_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_01268_                                                  -0.0000
 soc/_01267_                                                  -0.0000
 soc/_01266_                                                  -0.0000
 soc/_01474_                                                  -0.0000
 soc/_01055_                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_mtvec_base[11]                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_01471_                                                  -0.0000
 soc/_01470_                                                  -0.0000
 soc/net1677                                                  -0.0000
 soc/_10595_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net815                                                   -0.0000
 soc/_01469_                                                  -0.0000
 soc/_01468_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/net1568                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_03132_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_01038_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[9][24]               -0.0000
 soc/_01240_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[27][8]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_01867_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_01237_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_01863_                                                  -0.0000
 soc/_01235_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[9][22]                0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_01223_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[28].X  -0.0000
 soc/_01431_                                                  -0.0000
 soc/_01430_                                                  -0.0000
 soc/_13279_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/net3357                                                  -0.0000
 soc/net3353                                                  -0.0000
 soc/net3351                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net3350                                                  -0.0000
 soc/net3349                                                  -0.0000
 soc/net3347                                                  -0.0000
 soc/net3346                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[9][20]               -0.0000
 soc/net3340                                                  -0.0000
 soc/net3338                                                  -0.0000
 soc/net3337                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net3325                                                  -0.0000
 soc/core.la_oe_storage[119]                                  -0.0000
 soc/_07496_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_01429_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_01426_                                                   0.0000
 soc/core.multiregimpl53_regs1                                -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.CsrPlugin_mepc[12]                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_00376_                                                  -0.0000
 soc/_00375_                                                  -0.0000
 soc/_00374_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[2].X  -0.0000
 soc/_01836_                                                  -0.0000
 soc/_02588_                                                  -0.0000
 soc/_04134_                                                  -0.0000
 soc/_00701_                                                   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[31]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_01835_                                                  -0.0000
 soc/core.la_oe_storage[117]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[0].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_01832_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_04130_                                                  -0.0000
 soc/_01204_                                                  -0.0000
 soc/_09780_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[8].X  -0.0000
 soc/_01203_                                                  -0.0000
 soc/_01830_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_08736_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_07474_                                                  -0.0000
 soc/core.mgmtsoc_value[31]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_07469_                                                   0.0000
 soc/_01399_                                                  -0.0000
 soc/_01398_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_03907_                                                  -0.0000
 soc/_01391_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03903_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.mgmtsoc_litespimmap_burst_adr[2]                    -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][27]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.mgmtsoc_litespimmap_burst_adr[0]                    -0.0000
 soc/_01803_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][25]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_09333_                                                  -0.0000
 soc/_01384_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_01383_                                                  -0.0000
 soc/_01801_                                                  -0.0000
 soc/_03898_                                                  -0.0000
 soc/core.count[9]                                            -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][24]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/net94                                           -0.0000
 soc/_13228_                                                  -0.0000
 soc/net2816                                                  -0.0000
 soc/core.count[8]                                            -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[14][29]               0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.la_oe_storage[89]                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[14][28]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_04093_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][22]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_1090_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_01165_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_01163_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net2750                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_02629_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[1].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[8].X  -0.0000
 soc/_02627_                                                  -0.0000
 soc/core.uart_phy_rx_phase[5]                                -0.0000
 soc/_02625_                                                   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[14][26]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_02624_                                                  -0.0000
 soc/core.la_oe_storage[86]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_04088_                                                  -0.0000
 soc/_09737_                                                  -0.0000
 soc/_12583_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_01787_                                                  -0.0000
 soc/_01368_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[14][25]               0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[26][29]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_01363_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[17]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_01570_                                                  -0.0000
 soc/core.la_oe_storage[85]                                   -0.0000
 soc/_07625_                                                  -0.0000
 soc/_12987_                                                  -0.0000
 soc/_01151_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[15]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net2639                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/net2603                                                  -0.0000
 soc/_02614_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[3].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_12574_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_12573_                                                  -0.0000
 soc/_01569_                                                  -0.0000
 soc/_01568_                                                  -0.0000
 soc/_12571_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_01564_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[2].X  -0.0000
 soc/_01561_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[31][26]               0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[13].X  -0.0000
 soc/net4645                                                  -0.0000
 soc/_08044_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_10051_                                                  -0.0000
 soc/_03463_                                                  -0.0000
 soc/_12566_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[0].A  -0.0000
 soc/_03468_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_09924_                                                  -0.0000
 soc/core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[4]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_09502_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net2818                                                  -0.0000
 soc/_01134_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[26][25]               0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][21]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[13]   0.0000
 mgmt_buffers/net896                                          -0.0000
 mgmt_buffers/net893                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 mgmt_buffers/net890                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 mgmt_buffers/net2308                                         -0.0000
 mgmt_buffers/net2307                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/net425                                          -0.0000
 housekeeping/net424                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/net2013                                         -0.0000
 housekeeping/_0769_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net1984                                         -0.0000
 housekeeping/net1982                                         -0.0000
 soc/core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[2]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/net371                                          -0.0000
 housekeeping/net1955                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/_3140_                                          -0.0000
 housekeeping/_1014_                                          -0.0000
 housekeeping/_3136_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net144                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[9][19]               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/net113                                          -0.0000
 soc/core.multiregimpl26_regs0                                -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_1050_                                          -0.0000
 housekeeping/_0938_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_1047_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net3356                                                  -0.0000
 housekeeping/_0770_                                          -0.0000
 soc/core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[0]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[31][20]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[26].X                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[24].X                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[27].X                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[18].X                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[27].X                   -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[9][16]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/Do0MUX.SEL0[1]                               -0.0000
 soc/core.RAM128/Do0MUX.SEL0[0]                               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_09602_                                                  -0.0000
 soc/_09813_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[24].X                   -0.0000
 soc/core.RAM128/Do0MUX.SEL1[3]                               -0.0000
 soc/core.RAM128/Do0MUX.SEL1[2]                               -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[30].X                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[27].X                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[26].X                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[30].X                   -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[28]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_09823_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[27].X                   -0.0000
 soc/_01341_                                                  -0.0000
 soc/_01340_                                                  -0.0000
 soc/net1566                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[27]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_12977_                                                  -0.0000
 soc/_02592_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_02590_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[3].X   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[3].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_01127_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[25]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_02580_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_11707_                                                  -0.0000
 soc/_01113_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/net2269                                                  -0.0000
 soc/core.mgmtsoc_scratch_storage[9]                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_10234_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_01529_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_11691_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03611_                                                  -0.0000
 soc/_03820_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_13364_                                                  -0.0000
 soc/core.la_oe_storage[107]                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_01306_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[25].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net816                                                   -0.0000
 soc/_01095_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.mgmtsoc_value[20]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.mgmtsoc_value_status[26]                            -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_10429_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_13350_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/net778                                                   -0.0000
 soc/core.mgmtsoc_value_status[25]                            -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_12722_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_11671_                                                  -0.0000
 soc/_11670_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[2].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_01498_                                                  -0.0000
 soc/_09446_                                                  -0.0000
 soc/core.uartwishbonebridge_rs232phytx_state                 -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[20].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][15]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_01075_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.multiregimpl48_regs1                                -0.0000
 soc/net2139                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.multiregimpl48_regs0                                -0.0000
 soc/_03165_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/net1852                                                  -0.0000
 soc/net1851                                                  -0.0000
 soc/_10199_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/net2193                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_03619_                                                   0.0000
 soc/_02748_                                                  -0.0000
 soc/_10616_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_09435_                                                  -0.0000
 soc/_10230_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][13]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_11866_                                                  -0.0000
 soc/_01060_                                                  -0.0000
 soc/core.la_oe_storage[79]                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[0].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_12906_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_12691_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_09425_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_01476_                                                  -0.0000
 soc/_04190_                                                  -0.0000
 soc/_01263_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[29].X                   -0.0000
 soc/net1683                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/net1680                                                  -0.0000
 soc/_02729_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[14][16]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_01465_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_01042_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_08367_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[26][19]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[15].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_12250_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_01871_                                                  -0.0000
 soc/_01243_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/net1446                                                  -0.0000
 soc/net1437                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net1436                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/net1432                                                  -0.0000
 soc/net1431                                                  -0.0000
 soc/net1430                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net1428                                                  -0.0000
 soc/net1426                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/net1424                                                  -0.0000
 soc/net1422                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0411_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net2675                                                  -0.0000
 soc/net3539                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_mtval[2]                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_01231_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[31][16]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_08762_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_02488_                                                   0.0000
 soc/_13281_                                                  -0.0000
 soc/_01859_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_01434_                                                  -0.0000
 soc/_01015_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[3][29]               -0.0000
 housekeeping/_0905_                                          -0.0000
 soc/net3358                                                  -0.0000
 soc/net3354                                                  -0.0000
 soc/core.multiregimpl83_regs0                                -0.0000
 housekeeping/_1124_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/net3345                                                  -0.0000
 soc/net3339                                                  -0.0000
 soc/net3335                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[26][15]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.la_oe_storage[71]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_00371_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_01838_                                                  -0.0000
 soc/_04553_                                                   0.0000
 soc/_01415_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_08737_                                                  -0.0000
 housekeeping/net370                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.la_oe_storage[70]                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_01827_                                                   0.0000
 soc/core.storage[2][4]                                       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_01826_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[26][13]              -0.0000
 soc/_01823_                                                   0.0000
 soc/core.uart_enabled_storage                                -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[4].X  -0.0000
 housekeeping/_1565_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_07675_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_09760_                                                  -0.0000
 soc/_03906_                                                  -0.0000
 soc/_03905_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_08080_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_04319_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[25].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_09338_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_03894_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_13225_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_09744_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_01795_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[18]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_01783_                                                  -0.0000
 soc/_13207_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_12998_                                                   0.0000
 soc/_01149_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[17]  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[10].X                   -0.0000
 soc/_01775_                                                  -0.0000
 soc/_01147_                                                  -0.0000
 soc/_01774_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[3].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_01143_                                                   0.0000
 soc/_10055_                                                  -0.0000
 soc/_01351_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net2569                                                  -0.0000
 soc/net2551                                                  -0.0000
 soc/_00723_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[21].X  -0.0000
 soc/_09505_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_01138_                                                  -0.0000
 soc/net2669                                                  -0.0000
 soc/_01761_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.gpioin1_pending_re                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/net2011                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[15].X                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/_0765_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/net378                                          -0.0000
 soc/core.dbg_uart_rx_data[7]                                  0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/_0751_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net128                                          -0.0000
 housekeeping/net117                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/net566                                          -0.0000
 housekeeping/_3013_                                          -0.0000
 housekeeping/_0936_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/_0774_                                           0.0000
 housekeeping/_0773_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.gpioin5_gpioin5_trigger_d                           -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[2].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.Do0MUX.SEL1[3]             -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.Do0MUX.SEL1[2]             -0.0000
 soc/core.RAM256/Do0MUX.SEL[2]                                -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/Do0MUX.SEL[0]                                -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0MUX.SEL1[2]             -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0MUX.SEL1[1]             -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[24].A                   -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[11]  -0.0000
 soc/_10765_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net2499                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[10]  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_01542_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_01123_                                                  -0.0000
 soc/core.mgmtsoc_value_status[18]                             0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_00704_                                                  -0.0000
 soc/net2310                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net2307                                                  -0.0000
 soc/_10032_                                                  -0.0000
 soc/_03338_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_01746_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_03839_                                                  -0.0000
 soc/_03838_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_01530_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_11702_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net2272                                                  -0.0000
 soc/_00695_                                                  -0.0000
 soc/core.dbg_uart_count[2]                                   -0.0000
 soc/net1694                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_00694_                                                   0.0000
 soc/_00690_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_02575_                                                   0.0000
 soc/_10023_                                                   0.0000
 soc/_01109_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.dbg_uart_count[1]                                   -0.0000
 soc/_01107_                                                  -0.0000
 soc/_01316_                                                  -0.0000
 soc/core.mgmtsoc_value_status[15]                            -0.0000
 soc/_01105_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_09681_                                                  -0.0000
 soc/_03829_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_01312_                                                  -0.0000
 soc/_09470_                                                  -0.0000
 soc/core.mgmtsoc_value_status[14]                            -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_13367_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_08001_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_10640_                                                  -0.0000
 soc/_02143_                                                  -0.0000
 soc/_10011_                                                   0.0000
 soc/_09469_                                                  -0.0000
 soc/_01305_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_01514_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_09460_                                                  -0.0000
 soc/_01511_                                                  -0.0000
 soc/_03817_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net2001                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[5].X  -0.0000
 soc/_10210_                                                  -0.0000
 soc/_09878_                                                  -0.0000
 soc/_09459_                                                   0.0000
 soc/_01507_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_11672_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_13348_                                                   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[19][25]              -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[20][26]              -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.la_oe_storage[66]                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.spi_master_control_re                               -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[28].X                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[23][5]               -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[20][25]              -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_11663_                                                  -0.0000
 soc/net1845                                                  -0.0000
 soc/_02749_                                                  -0.0000
 soc/net1839                                                  -0.0000
 soc/net1833                                                  -0.0000
 soc/core.la_oe_storage[64]                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_04209_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_09854_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_01695_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[22].X                   -0.0000
 soc/_01276_                                                  -0.0000
 soc/_09433_                                                  -0.0000
 soc/_01064_                                                  -0.0000
 soc/_01273_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[20][22]               0.0000
 soc/net1785                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_03407_                                                  -0.0000
 soc/_03408_                                                  -0.0000
 soc/_03409_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[4].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_02737_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.multiregimpl42_regs0                                -0.0000
 soc/_04199_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_12484_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_01479_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_01687_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.A0BUF[3].X                    -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[3][17]                0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[21].X  -0.0000
 soc/_01264_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_01466_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[3].X  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[3][13]               -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[17].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_01248_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_01873_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_01245_                                                  -0.0000
 soc/_01454_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_01244_                                                  -0.0000
 soc/_01032_                                                  -0.0000
 soc/_01241_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net1447                                                  -0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_12873_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net158                                                   -0.0000
 soc/_12244_                                                  -0.0000
 soc/core.mgmtsoc_value_status[9]                              0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[11].X                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[11].X  -0.0000
 soc/_01027_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_01232_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_13493_                                                  -0.0000
 soc/_02068_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[11]                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_02064_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.A0BUF[3].X                    -0.0000
 soc/_02061_                                                  -0.0000
 soc/_02060_                                                  -0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_01857_                                                  -0.0000
 soc/_01229_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[24]                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[25]                     0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_01437_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[9].X                    -0.0000
 soc/_01436_                                                  -0.0000
 soc/_01225_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[0]                     -0.0000
 soc/_01433_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[2]                     -0.0000
 soc/_01221_                                                  -0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.Do0[6]                      0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[6].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net1275                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_00385_                                                  -0.0000
 soc/net3327                                                  -0.0000
 soc/core.mgmtsoc_value_status[5]                             -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net3317                                                  -0.0000
 soc/net3315                                                  -0.0000
 soc/net3312                                                  -0.0000
 soc/net3310                                                  -0.0000
 soc/_02059_                                                  -0.0000
 soc/_02058_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_02055_                                                  -0.0000
 soc/_02052_                                                  -0.0000
 soc/_02051_                                                  -0.0000
 soc/_02050_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.mgmtsoc_value_status[4]                             -0.0000
 soc/_04141_                                                  -0.0000
 soc/_04140_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.mgmtsoc_value_status[3]                             -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[9].X                    -0.0000
 soc/_04137_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/_0197_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_00367_                                                  -0.0000
 soc/core.mgmtsoc_load_storage[0]                             -0.0000
 soc/_13044_                                                  -0.0000
 soc/net3114                                                  -0.0000
 soc/_13043_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0934_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_13040_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_01199_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.multiregimpl64_regs1                                 0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_01404_                                                  -0.0000
 soc/_11788_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[28].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_01402_                                                  -0.0000
 soc/_01401_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[0].A                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_00356_                                                  -0.0000
 soc/_10527_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[14]  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[15].X                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_0203_                                          -0.0000
 housekeeping/_1479_                                          -0.0000
 soc/_04111_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_09970_                                                  -0.0000
 soc/_01183_                                                  -0.0000
 soc/_01392_                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_selfException_payload_badAddr[13]  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_03904_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.interface10_bank_bus_dat_r[9]                        0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[5].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_09543_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   -0.0000
 soc/_04101_                                                  -0.0000
 soc/_04100_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[20][19]              -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_01173_                                                  -0.0000
 soc/_01172_                                                  -0.0000
 housekeeping/_2389_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_08704_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[1].X                    -0.0000
 soc/_02634_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_04099_                                                  -0.0000
 soc/_09958_                                                   0.0000
 soc/_04098_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_04096_                                                  -0.0000
 soc/_01169_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_03889_                                                  -0.0000
 soc/core.VexRiscv.lastStagePc[9]                             -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0321_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_1540_                                           0.0000
 housekeeping/_0323_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[20].X                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_01372_                                                   0.0000
 soc/_01370_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_03884_                                                   0.0000
 housekeeping/_0115_                                          -0.0000
 soc/core.uart_tx2                                            -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[17].X  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][14]      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.interface0_bank_bus_dat_r[27]                       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[4].X  -0.0000
 soc/net2754                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[13][30]              -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_13004_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.interface10_bank_bus_dat_r[5]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_09945_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[9][7]                 0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[1].X                    -0.0000
 soc/_01784_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_04082_                                                  -0.0000
 soc/core.dbg_uart_tx_count[1]                                -0.0000
 soc/_01574_                                                  -0.0000
 soc/core.interface0_bank_bus_dat_r[26]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/_0330_                                          -0.0000
 soc/_01155_                                                  -0.0000
 soc/_01573_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_01571_                                                  -0.0000
 soc/_01780_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_03035_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[8][29]               -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][12]      -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net2606                                                  -0.0000
 soc/net2600                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_01355_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[19][11]              -0.0000
 soc/_01771_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/_0289_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net4692                                                   0.0000
 soc/net2589                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net2560                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[3].X                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[20][13]              -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_10059_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[13].X  -0.0000
 soc/_09716_                                                  -0.0000
 housekeeping/_0979_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_01557_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[28].X                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_01762_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0346_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net2598                                                  -0.0000
 soc/net4467                                                  -0.0000
 soc/net4405                                                  -0.0000
 mgmt_buffers/net2311                                         -0.0000
 mgmt_buffers/net2309                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 mgmt_buffers/mprj_dat_i_core_bar[22]                         -0.0000
 housekeeping/_0035_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/_0033_                                          -0.0000
 housekeeping/_2892_                                          -0.0000
 housekeeping/_0924_                                          -0.0000
 housekeeping/_0762_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0029_                                          -0.0000
 housekeeping/_0297_                                           0.0000
 housekeeping/_0025_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_0022_                                          -0.0000
 housekeeping/_0021_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[3].X                    -0.0000
 housekeeping/_0401_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[10].X                   -0.0000
 housekeeping/_0755_                                          -0.0000
 housekeeping/_0752_                                          -0.0000
 housekeeping/_0019_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/_0013_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/_0063_                                          -0.0000
 housekeeping/_0062_                                           0.0000
 soc/core.storage[7][7]                                       -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/_2607_                                          -0.0000
 housekeeping/_0956_                                          -0.0000
 housekeeping/_0001_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_2916_                                          -0.0000
 housekeeping/_0051_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[15].X                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0932_                                          -0.0000
 housekeeping/_0039_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0037_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.storage[7][3]                                        0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[28].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_10498_                                                  -0.0000
 soc/_10883_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_10250_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_01757_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.multiregimpl86_regs0                                -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_01752_                                                  -0.0000
 soc/core.uart_phy_rx_tick                                    -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net2314                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net2309                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[3].X                    -0.0000
 soc/_02373_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[4].X                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_09698_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[11].X                   -0.0000
 soc/_01747_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[6].X  -0.0000
 soc/_09483_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_01323_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.dbg_uart_rx_phase[25]                                0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_10447_                                                  -0.0000
 soc/_02368_                                                  -0.0000
 soc/_10653_                                                  -0.0000
 soc/_02365_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.dbg_uart_rx_phase[24]                               -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_09899_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.la_ien_storage[98]                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_01525_                                                  -0.0000
 soc/_01524_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.dbg_uart_words_count[6]                             -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_07371_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][26]   0.0000
 soc/_09670_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[5].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_01294_                                                  -0.0000
 soc/_01292_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][29]      -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_01286_                                                   0.0000
 soc/core.multiregimpl72_regs1                                -0.0000
 soc/net1693                                                  -0.0000
 soc/net1695                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net1847                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net1840                                                  -0.0000
 soc/net1837                                                  -0.0000
 soc/net1835                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net1832                                                  -0.0000
 soc/net1826                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[4].X                    -0.0000
 soc/_09439_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[1].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.la_ien_storage[90]                                  -0.0000
 soc/_03572_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_09431_                                                  -0.0000
 soc/_09430_                                                  -0.0000
 soc/_01062_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/net1795                                                  -0.0000
 soc/net1794                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net1791                                                  -0.0000
 soc/core.uart_tx_fifo_level0[4]                              -0.0000
 soc/net1787                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/net1780                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net1778                                                  -0.0000
 soc/net1776                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_02735_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_02731_                                                  -0.0000
 soc/_10390_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[30][27]              -0.0000
 soc/_09637_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[28].X                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[13].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_09420_                                                  -0.0000
 soc/_01262_                                                  -0.0000
 soc/_01260_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net1690                                                  -0.0000
 soc/_10596_                                                  -0.0000
 soc/_13311_                                                  -0.0000
 soc/core.uart_tx_fifo_level0[0]                              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_12687_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_09207_                                                  -0.0000
 soc/_01464_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_01462_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_03552_                                                   0.0000
 soc/_13308_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_09409_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][8]       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_01456_                                                  -0.0000
 soc/_09611_                                                  -0.0000
 soc/_03757_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_00406_                                                  -0.0000
 soc/_00402_                                                  -0.0000
 soc/_07516_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.mgmtsoc_litespisdrphycore_sr_in[30]                 -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_09398_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_01028_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_01022_                                                  -0.0000
 soc/_01230_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_03744_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_00396_                                                  -0.0000
 soc/net2216                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[30][20]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_07505_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[1].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net3                                                     -0.0000
 soc/_01855_                                                  -0.0000
 soc/_01227_                                                  -0.0000
 soc/_09594_                                                  -0.0000
 soc/_01854_                                                  -0.0000
 soc/_01644_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_01643_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net3359                                                  -0.0000
 soc/net3330                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net3323                                                  -0.0000
 soc/net3320                                                  -0.0000
 soc/core.interface0_bank_bus_dat_r[11]                       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net3313                                                  -0.0000
 soc/net3311                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_09796_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.interface0_bank_bus_dat_r[10]                       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0190_                                          -0.0000
 soc/_01631_                                                  -0.0000
 housekeeping/net1530                                         -0.0000
 soc/_01421_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_01417_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_11791_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[6].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/net3123                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][0]       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net3115                                                  -0.0000
 soc/net3112                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_09989_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_09568_                                                  -0.0000
 housekeeping/net1026                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_01196_                                                   0.0000
 soc/_01822_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_13034_                                                  -0.0000
 housekeeping/_0356_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.dbg_uart_rx_phase[15]                                0.0000
 soc/_01188_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[20].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.dbg_uart_rx_phase[14]                               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net2942                                                  -0.0000
 soc/core.mgmtsoc_en_storage                                   0.0000
 soc/net2931                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net2920                                                  -0.0000
 soc/core.dbg_uart_rx_phase[13]                               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][18]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.la_ien_storage[87]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_09969_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_01388_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[7].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net2894                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][16]   0.0000
 soc/core.mgmtsoc_reload_storage[13]                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0467_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net2864                                                  -0.0000
 soc/net2860                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_08700_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1600                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_0469_                                          -0.0000
 soc/_10505_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][13]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[31].X                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_09743_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_09531_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net2784                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/_0628_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1666                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_02620_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_09318_                                                  -0.0000
 housekeeping/net1101                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net1105                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1686                                          0.0000
 housekeeping/net1109                                          0.0000
 soc/_01786_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_04083_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[15].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net1135                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.mgmtsoc_litespisdrphycore_posedge_reg               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[1].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_1006_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/_1162_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[30][17]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_02611_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_02610_                                                  -0.0000
 soc/_09519_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_01356_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_09511_                                                  -0.0000
 soc/_01353_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_01560_                                                   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[25][16]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net626                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[13][11]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_10478_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[9].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/_0266_                                          -0.0000
 soc/net2524                                                  -0.0000
 housekeeping/net687                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_10058_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.uart_rx2                                            -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[5].A                    -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net618                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_10264_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[13].A                   -0.0000
 soc/_10050_                                                  -0.0000
 housekeeping/net1764                                          0.0000
 soc/core.dbg_uart_rx_tick                                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[6].A                    -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[25][13]              -0.0000
 soc/_01558_                                                  -0.0000
 soc/core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_01348_                                                  -0.0000
 soc/_01760_                                                  -0.0000
 mgmt_buffers/net2312                                         -0.0000
 housekeeping/net1786                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/A0BUF[0].X                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][19]     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/net399                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/net395                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/_0809_                                          -0.0000
 housekeeping/net1253                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/_0902_                                          -0.0000
 soc/core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/_3135_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/_0058_                                           0.0000
 housekeeping/_0057_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1289                                          0.0000
 housekeeping/_0899_                                          -0.0000
 housekeeping/_1538_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_2392_                                          -0.0000
 housekeeping/_1537_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0945_                                          -0.0000
 housekeeping/net565                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.la_oe_storage[31]                                    0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net706                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[2][20]                0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net2463                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net2453                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net2436                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1802                                          0.0000
 soc/net2435                                                  -0.0000
 soc/_10466_                                                  -0.0000
 soc/_12769_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_12766_                                                  -0.0000
 soc/_07404_                                                  -0.0000
 soc/_12765_                                                  -0.0000
 soc/_09709_                                                   0.0000
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[21]             -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_03216_                                                  -0.0000
 soc/core.mgmtsoc_load_storage[31]                             0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_02375_                                                  -0.0000
 soc/_10033_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[20]             -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net2283                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_09686_                                                  -0.0000
 soc/_01737_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_04453_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_01520_                                                  -0.0000
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[29]  -0.0000
 housekeeping/net1369                                          0.0000
 soc/_06961_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/_2402_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_09677_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_12310_                                                  -0.0000
 soc/core.la_ien_storage[76]                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net4188                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net2018                                                  -0.0000
 soc/net2014                                                  -0.0000
 soc/net2007                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net2005                                                  -0.0000
 soc/net2000                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_09455_                                                   0.0000
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[23]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net1998                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[10].X  -0.0000
 soc/_00453_                                                  -0.0000
 housekeeping/net882                                           0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[18][27]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_10414_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_13731_                                                  -0.0000
 soc/net4375                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net1844                                                  -0.0000
 soc/net1843                                                  -0.0000
 soc/core.dbg_uart_tx_phase[31]                               -0.0000
 housekeeping/_0235_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/net1838                                                  -0.0000
 soc/net1831                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/_0393_                                          -0.0000
 soc/net1828                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net1827                                                  -0.0000
 soc/net1823                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net1821                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[18][25]              -0.0000
 soc/net1820                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net1819                                                  -0.0000
 soc/core.dbg_uart_tx_phase[30]                               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net1465                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][25]       0.0000
 soc/_09643_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_09636_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_00428_                                                  -0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[30]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[8].A  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/net908                                           0.0000
 soc/_07536_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][23]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_12896_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_09416_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][22]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_valid                 -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.mgmtsoc_litespisdrphycore_sr_in[14]                 -0.0000
 housekeeping/net988                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[25].A  -0.0000
 soc/core.storage[3][0]                                       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.la_oe_storage[27]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/net1502                                         -0.0000
 soc/core.storage_1[7][5]                                      0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_1040_                                          -0.0000
 soc/_10589_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_12679_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_12675_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.storage_1[7][4]                                      0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_00404_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[2][16]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_07515_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[2][15]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net138                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_00398_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_00603_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_07713_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_04368_                                                  -0.0000
 soc/core.la_oe_storage[21]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_09806_                                                   0.0000
 soc/_09387_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_01645_                                                  -0.0000
 soc/_09383_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_03526_                                                  -0.0000
 soc/_11813_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_00387_                                                  -0.0000
 soc/net3364                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net3318                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_10133_                                                  -0.0000
 soc/_02054_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.mgmtsoc_load_storage[24]                            -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_11808_                                                  -0.0000
 soc/net3257                                                  -0.0000
 soc/net3255                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_00580_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_10543_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][3]       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_07692_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_09788_                                                  -0.0000
 soc/_09784_                                                  -0.0000
 soc/_01623_                                                  -0.0000
 soc/_09361_                                                  -0.0000
 soc/core.multiregimpl104_regs0                               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net3116                                                  -0.0000
 soc/net3113                                                  -0.0000
 soc/net3111                                                  -0.0000
 soc/net3106                                                  -0.0000
 soc/_00151_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][0]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_08581_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_09777_                                                  -0.0000
 soc/_09566_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.dbg_uart_tx_phase[29]                               -0.0000
 soc/net1767                                                  -0.0000
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[19]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_00568_                                                  -0.0000
 soc/_00565_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_00146_                                                  -0.0000
 soc/_00563_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_00143_                                                  -0.0000
 soc/_00561_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.la_ien_storage[68]                                  -0.0000
 soc/_10522_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_07881_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_09556_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[10].X  -0.0000
 soc/_00556_                                                  -0.0000
 soc/_13028_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net2948                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net2937                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net2932                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net2916                                                  -0.0000
 soc/_00341_                                                  -0.0000
 soc/core.mgmtsoc_vexriscv_debug_bus_dat_r[4]                 -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net2908                                                  -0.0000
 soc/net2907                                                  -0.0000
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[15]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_00339_                                                  -0.0000
 soc/net2892                                                  -0.0000
 soc/net2890                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net2884                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]  -0.0000
 soc/net2874                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net2871                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.dbg_uart_tx_phase[23]                               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[31].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/net2808                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_10501_                                                  -0.0000
 soc/_07861_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_09328_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net2795                                                  -0.0000
 soc/net2793                                                  -0.0000
 soc/_03045_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net2772                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_02208_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_13211_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[11]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_09528_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][15]       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_02612_                                                  -0.0000
 soc/_10062_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_02193_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_02190_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_09933_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net2591                                                  -0.0000
 soc/net4682                                                   0.0000
 soc/net2587                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net4489                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[17].X                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[18][13]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net2534                                                  -0.0000
 soc/net2530                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[7][28]                0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net2516                                                  -0.0000
 soc/_02189_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net2506                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[7][27]                0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_02188_                                                  -0.0000
 soc/_02187_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[7][26]               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/net1520                                          0.0000
 soc/_02391_                                                  -0.0000
 housekeeping/_1042_                                          -0.0000
 soc/_07620_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[7][25]               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_2680_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[22].X  -0.0000
 housekeeping/net442                                          -0.0000
 housekeeping/net2036                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/net419                                          -0.0000
 housekeeping/net417                                          -0.0000
 housekeeping/_1839_                                          -0.0000
 housekeeping/net414                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net1014                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/net411                                          -0.0000
 housekeeping/net406                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net1028                                         -0.0000
 soc/core.la_oe_storage[14]                                   -0.0000
 housekeeping/net393                                          -0.0000
 housekeeping/net392                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net1048                                          0.0000
 housekeeping/net359                                          -0.0000
 housekeeping/net1937                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/net1055                                         -0.0000
 soc/core.mgmtsoc_load_storage[19]                            -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/_0070_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/net697                                          -0.0000
 housekeeping/net615                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_1363_                                           0.0000
 housekeeping/_1151_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/net534                                          -0.0000
 housekeeping/_2370_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 la_data_in_mprj[123]                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net502                                           0.0000
 la_data_in_mprj[106]                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net2479                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.VexRiscv.CsrPlugin_mcause_exceptionCode[3]          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net2432                                                  -0.0000
 soc/_02389_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[29]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_10044_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_12767_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1626                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1636                                          0.0000
 soc/_02380_                                                  -0.0000
 housekeeping/net1640                                          0.0000
 soc/_12764_                                                  -0.0000
 soc/_12761_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_09493_                                                  -0.0000
 housekeeping/_0571_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_1057_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_1000_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_09904_                                                  -0.0000
 soc/_01741_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[12][27]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1133                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net1149                                         -0.0000
 soc/_00275_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_10444_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.mgmtsoc_master_tx_fifo_source_payload_data[16]       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_01739_                                                  -0.0000
 soc/_09895_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_01734_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_06960_                                                  -0.0000
 housekeeping/_0525_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[4].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port1[6]         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net636                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net640                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_10437_                                                  -0.0000
 housekeeping/_0630_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_10435_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net681                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[12][23]              -0.0000
 soc/_01729_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_09886_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net126                                          -0.0000
 soc/core.spi_master_control_storage[1]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net2020                                                  -0.0000
 soc/net2019                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_0637_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[21]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_07151_                                                  -0.0000
 soc/_09666_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_01717_                                                  -0.0000
 soc/core.spi_master_control_storage[0]                       -0.0000
 housekeeping/net1762                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.dbg_uart_tx_phase[10]                               -0.0000
 soc/net1999                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_00248_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_00451_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_10413_                                                  -0.0000
 housekeeping/net1229                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_10830_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_07146_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[12].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_09860_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_00448_                                                  -0.0000
 soc/_00446_                                                  -0.0000
 soc/_00444_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_10826_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_10822_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_07137_                                                  -0.0000
 soc/_12289_                                                  -0.0000
 soc/_09857_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_00438_                                                  -0.0000
 soc/_10818_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_00431_                                                  -0.0000
 soc/_10814_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net724                                           0.0000
 soc/_09630_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_00426_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_00423_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_00632_                                                  -0.0000
 soc/core.storage[13][4]                                       0.0000
 soc/_10806_                                                  -0.0000
 housekeeping/_0698_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_00211_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_07112_                                                   0.0000
 soc/core.multiregimpl76_regs0                                -0.0000
 housekeeping/_0488_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[20].X                   -0.0000
 soc/_00208_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_10798_                                                  -0.0000
 soc/_13305_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[24][20]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_07107_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[9].A  -0.0000
 soc/_12677_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][7]    0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[7][16]               -0.0000
 soc/_12883_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][26]     -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[22].X  -0.0000
 soc/_12671_                                                  -0.0000
 soc/core.storage[13][2]                                       0.0000
 soc/_12043_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_09406_                                                  -0.0000
 housekeeping/net1307                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_12040_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.storage[8][1]                                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_12038_                                                  -0.0000
 soc/_07722_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_07091_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[18][2]               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_03531_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_0543_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net3421                                                  -0.0000
 soc/net3418                                                  -0.0000
 housekeeping/_0547_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_07712_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net826                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/net4372                                                  -0.0000
 soc/net4366                                                   0.0000
 soc/core.mgmtsoc_litespisdrphycore_count[2]                  -0.0000
 soc/_09802_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_11816_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.mgmtsoc_master_phyconfig_storage[7]                 -0.0000
 soc/_00596_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_13486_                                                  -0.0000
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_07702_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_07072_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.multiregimpl62_regs1                                -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_09372_                                                  -0.0000
 housekeeping/net1439                                          0.0000
 housekeeping/_0607_                                          -0.0000
 housekeeping/net1447                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_00586_                                                  -0.0000
 gpio_control_in_2[2]/shift_register[8]                        0.0000
 soc/net3259                                                  -0.0000
 gpio_control_in_2[2]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[18].X  -0.0000
 housekeeping/net1469                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net3220                                                  -0.0000
 soc/_00160_                                                   0.0000
 gpio_control_in_2[2]/shift_register[1]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 gpio_control_in_2[2]/shift_register[6]                        0.0000
 gpio_control_in_2[2]/shift_register[0]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_09369_                                                  -0.0000
 soc/_09996_                                                  -0.0000
 gpio_control_in_2[2]/shift_register[9]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 gpio_control_in_2[7]/shift_register[8]                        0.0000
 gpio_control_in_2[7]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 gpio_control_in_2[7]/shift_register[1]                        0.0000
 soc/_11790_                                                  -0.0000
 gpio_control_in_2[7]/shift_register[6]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net3158                                                  -0.0000
 soc/net3148                                                  -0.0000
 gpio_control_in_2[7]/shift_register[0]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net3131                                                  -0.0000
 gpio_control_in_2[7]/shift_register[9]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/_0504_                                          -0.0000
 housekeeping/net938                                           0.0000
 gpio_control_in_1a[3]/shift_register[8]                       0.0000
 gpio_control_in_1a[3]/shift_register[11]                     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net940                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 gpio_control_in_1a[3]/shift_register[1]                       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 gpio_control_in_1a[3]/shift_register[6]                       0.0000
 housekeeping/_0506_                                          -0.0000
 soc/_09357_                                                  -0.0000
 gpio_control_in_1a[3]/shift_register[0]                       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_09354_                                                  -0.0000
 housekeeping/net966                                           0.0000
 gpio_control_in_1a[3]/shift_register[9]                       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_11783_                                                  -0.0000
 gpio_control_in_1[2]/shift_register[8]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0509_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 gpio_control_in_1[2]/shift_register[11]                      -0.0000
 soc/_11782_                                                  -0.0000
 housekeeping/net994                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 gpio_control_in_1[2]/shift_register[1]                        0.0000
 gpio_control_in_1[2]/shift_register[6]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net3033                                                  -0.0000
 gpio_control_in_1[2]/shift_register[0]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 gpio_control_in_1[2]/shift_register[9]                        0.0000
 soc/_10736_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 gpio_control_bidir_2[0]/shift_register[8]                     0.0000
 gpio_control_bidir_2[0]/shift_register[11]                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 gpio_control_bidir_2[0]/shift_register[1]                     0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 gpio_control_bidir_2[0]/shift_register[6]                     0.0000
 soc/_07672_                                                  -0.0000
 gpio_control_bidir_2[0]/shift_register[0]                     0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 gpio_control_bidir_2[0]/shift_register[9]                     0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_09554_                                                  -0.0000
 gpio_control_in_2[4]/shift_register[8]                        0.0000
 soc/_09972_                                                  -0.0000
 gpio_control_in_2[4]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 gpio_control_in_2[4]/shift_register[1]                        0.0000
 soc/_00135_                                                  -0.0000
 gpio_control_in_2[4]/shift_register[6]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 gpio_control_in_2[4]/shift_register[0]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 gpio_control_in_2[4]/shift_register[9]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 gpio_control_in_1a[0]/shift_register[8]                       0.0000
 soc/net2918                                                  -0.0000
 gpio_control_in_1a[0]/shift_register[11]                     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_00130_                                                  -0.0000
 gpio_control_in_1a[0]/shift_register[1]                       0.0000
 gpio_control_in_1a[0]/shift_register[6]                       0.0000
 soc/_10722_                                                  -0.0000
 gpio_control_in_1a[0]/shift_register[0]                       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/A0BUF[4].X                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 gpio_control_in_1a[0]/shift_register[9]                       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 gpio_control_in_2[9]/shift_register[8]                        0.0000
 gpio_control_in_2[9]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_09753_                                                  -0.0000
 gpio_control_in_2[9]/shift_register[1]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 gpio_control_in_2[9]/shift_register[6]                        0.0000
 soc/_00337_                                                  -0.0000
 gpio_control_in_2[9]/shift_register[0]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[0].X  -0.0000
 gpio_control_in_2[9]/shift_register[9]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net2851                                                  -0.0000
 gpio_control_in_1a[5]/shift_register[8]                       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 gpio_control_in_1a[5]/shift_register[11]                     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_10925_                                                  -0.0000
 soc/net2811                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 gpio_control_in_1a[5]/shift_register[1]                       0.0000
 soc/_07445_                                                  -0.0000
 gpio_control_in_1a[5]/shift_register[6]                       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_10080_                                                  -0.0000
 gpio_control_in_1a[5]/shift_register[0]                       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_09322_                                                  -0.0000
 gpio_control_in_1a[5]/shift_register[9]                       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 gpio_control_bidir_1[0]/shift_register[8]                     0.0000
 gpio_control_bidir_1[0]/shift_register[11]                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_00325_                                                   0.0000
 gpio_control_bidir_1[0]/shift_register[10]                    0.0000
 gpio_control_bidir_1[0]/shift_register[1]                     0.0000
 soc/_10078_                                                  -0.0000
 gpio_control_bidir_1[0]/shift_register[6]                     0.0000
 gpio_control_bidir_1[0]/shift_register[0]                     0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 gpio_control_in_1[4]/shift_register[8]                        0.0000
 gpio_control_in_1[4]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_11538_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_00528_                                                  -0.0000
 gpio_control_in_1[4]/shift_register[1]                        0.0000
 soc/_00525_                                                  -0.0000
 soc/_08566_                                                  -0.0000
 gpio_control_in_1[4]/shift_register[6]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_02199_                                                  -0.0000
 soc/_02084_                                                  -0.0000
 gpio_control_in_1[4]/shift_register[0]                        0.0000
 gpio_control_in_1[4]/shift_register[9]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 gpio_control_in_2[1]/shift_register[8]                        0.0000
 soc/_11527_                                                  -0.0000
 gpio_control_in_2[1]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 gpio_control_in_2[1]/shift_register[1]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 gpio_control_in_2[1]/shift_register[6]                        0.0000
 gpio_control_in_2[1]/shift_register[0]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1667                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_00517_                                                   0.0000
 gpio_control_in_2[1]/shift_register[9]                        0.0000
 soc/net2558                                                  -0.0000
 soc/net2554                                                  -0.0000
 gpio_control_bidir_2[2]/shift_register[8]                     0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 gpio_control_bidir_2[2]/shift_register[11]                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net4616                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 gpio_control_bidir_2[2]/shift_register[1]                     0.0000
 soc/net2502                                                  -0.0000
 gpio_control_bidir_2[2]/shift_register[6]                     0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_02397_                                                  -0.0000
 soc/_07418_                                                  -0.0000
 gpio_control_bidir_2[2]/shift_register[0]                     0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 gpio_control_bidir_2[2]/shift_register[9]                     0.0000
 soc/_07417_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_10053_                                                  -0.0000
 gpio_control_in_2[6]/shift_register[8]                        0.0000
 gpio_control_in_2[6]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/net1975                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_12770_                                                  -0.0000
 gpio_control_in_2[6]/shift_register[1]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 gpio_control_in_2[6]/shift_register[6]                        0.0000
 gpio_control_in_2[6]/shift_register[0]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 mgmt_buffers/net696                                          -0.0000
 gpio_control_in_2[6]/shift_register[9]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[28].A  -0.0000
 gpio_control_in_1a[2]/shift_register[8]                       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 gpio_control_in_1a[2]/shift_register[11]                     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 gpio_control_in_1a[2]/shift_register[1]                       0.0000
 gpio_control_in_1a[2]/shift_register[6]                       0.0000
 gpio_control_in_1a[2]/shift_register[0]                       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[14].X  -0.0000
 gpio_control_in_1a[2]/shift_register[9]                       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 gpio_control_in_1[1]/shift_register[8]                        0.0000
 housekeeping/net420                                          -0.0000
 gpio_control_in_1[1]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/net413                                          -0.0000
 housekeeping/net410                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net407                                          -0.0000
 housekeeping/net404                                          -0.0000
 housekeeping/net403                                          -0.0000
 gpio_control_in_1[1]/shift_register[1]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[4].X   0.0000
 gpio_control_in_1[1]/shift_register[6]                        0.0000
 gpio_control_in_1[1]/shift_register[0]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_0813_                                          -0.0000
 gpio_control_in_1[1]/shift_register[9]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 gpio_control_in_2[3]/shift_register[8]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/net1942                                         -0.0000
 gpio_control_in_2[3]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_2663_                                          -0.0000
 gpio_control_in_2[3]/shift_register[1]                        0.0000
 gpio_control_in_2[3]/shift_register[6]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_0800_                                          -0.0000
 gpio_control_in_2[3]/shift_register[0]                        0.0000
 housekeeping/_2766_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 gpio_control_in_2[3]/shift_register[9]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/net594                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net552                                          -0.0000
 housekeeping/_0886_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_2638_                                          -0.0000
 housekeeping/gpio_configure[9][7]                            -0.0000
 housekeeping/_2635_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 user_irq[0]                                                  -0.0000
 housekeeping/net1546                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[18].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/net1006                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/gpio_configure[14][3]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 la_data_in_mprj[119]                                         -0.0000
 la_data_in_mprj[118]                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 la_data_in_mprj[117]                                         -0.0000
 la_data_in_mprj[115]                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 la_data_in_mprj[112]                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 la_data_in_mprj[109]                                         -0.0000
 housekeeping/gpio_configure[3][3]                            -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 la_data_in_mprj[104]                                          0.0000
 housekeeping/wbbd_state[9]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/wbbd_state[8]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_00509_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/net1674                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net2489                                                  -0.0000
 housekeeping/wbbd_state[7]                                   -0.0000
 soc/_00506_                                                  -0.0000
 soc/_00715_                                                  -0.0000
 housekeeping/net1692                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/net1117                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/_1001_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_02384_                                                  -0.0000
 housekeeping/gpio_configure[25][11]                          -0.0000
 housekeeping/_0999_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/gpio_configure[24][12]                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net1143                                          0.0000
 soc/_09288_                                                  -0.0000
 soc/_09287_                                                  -0.0000
 housekeeping/net1153                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_09492_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_09491_                                                   0.0000
 housekeeping/wbbd_state[1]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_00496_                                                  -0.0000
 housekeeping/wbbd_state[0]                                   -0.0000
 housekeeping/net1197                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_00494_                                                   0.0000
 soc/_02378_                                                  -0.0000
 housekeeping/mgmt_gpio_data[37]                              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_02376_                                                  -0.0000
 housekeeping/_0471_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/gpio_configure[23][10]                           0.0000
 soc/_12544_                                                  -0.0000
 housekeeping/mgmt_gpio_data[36]                               0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_06976_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net2293                                                  -0.0000
 soc/net2291                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net659                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net2289                                                  -0.0000
 soc/net2288                                                  -0.0000
 soc/net2287                                                  -0.0000
 housekeeping/net673                                           0.0000
 housekeeping/mgmt_gpio_data_buf[20]                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_00277_                                                  -0.0000
 soc/_00274_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/mgmt_gpio_data[33]                               0.0000
 soc/_00482_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_00480_                                                  -0.0000
 housekeeping/gpio_configure[35][5]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/gpio_configure[35][4]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1724                                         -0.0000
 soc/_09478_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_09477_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_11065_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_00268_                                                  -0.0000
 soc/_08005_                                                  -0.0000
 housekeeping/gpio_configure[35][2]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_04026_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_04024_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/net339                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_00252_                                                  -0.0000
 housekeeping/net338                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net336                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[29].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_12090_                                                  -0.0000
 soc/_09450_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_00459_                                                   0.0000
 housekeeping/net712                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_00455_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_07985_                                                  -0.0000
 housekeeping/net738                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net754                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/net322                                           0.0000
 soc/net1873                                                  -0.0000
 housekeeping/net788                                           0.0000
 housekeeping/net790                                          -0.0000
 soc/net1871                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_02329_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_00440_                                                  -0.0000
 soc/_00230_                                                  -0.0000
 housekeeping/net1874                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_10404_                                                  -0.0000
 soc/_07976_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_12286_                                                  -0.0000
 housekeeping/net314                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_07760_                                                  -0.0000
 housekeeping/gpio_configure[4][7]                            -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/mgmt_gpio_data_buf[18]                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_00215_                                                  -0.0000
 housekeeping/_0179_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[14].X  -0.0000
 soc/_00420_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net818                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_09411_                                                  -0.0000
 housekeeping/gpio_configure[26][8]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/mgmt_gpio_data_buf[13]                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[1].A  -0.0000
 housekeeping/gpio_configure[36][3]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_00627_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_00207_                                                  -0.0000
 housekeeping/_0600_                                          -0.0000
 soc/_00413_                                                  -0.0000
 housekeeping/gpio_configure[16][7]                           -0.0000
 soc/_00410_                                                   0.0000
 housekeeping/mgmt_gpio_data[24]                               0.0000
 soc/_13301_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_10164_                                                   0.0000
 housekeeping/net1413                                          0.0000
 housekeeping/net1415                                          0.0000
 housekeeping/net297                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_12256_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1423                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_12881_                                                  -0.0000
 housekeeping/net294                                          -0.0000
 housekeeping/net291                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_11623_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_11831_                                                  -0.0000
 housekeeping/_1037_                                          -0.0000
 soc/_00199_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/_0130_                                          -0.0000
 soc/_00616_                                                   0.0000
 soc/_13298_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_00613_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_10786_                                                  -0.0000
 housekeeping/net288                                           0.0000
 soc/_10367_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net287                                          -0.0000
 housekeeping/net286                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net942                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/gpio_configure[5][9]                            -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/net968                                           0.0000
 soc/_11825_                                                  -0.0000
 soc/_00608_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_10778_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_10359_                                                  -0.0000
 soc/net3422                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net3420                                                  -0.0000
 housekeeping/net278                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net3419                                                  -0.0000
 soc/net3407                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net3405                                                  -0.0000
 housekeeping/net274                                          -0.0000
 soc/_00181_                                                  -0.0000
 housekeeping/net273                                          -0.0000
 soc/_10355_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_07088_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_12863_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_09385_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_03945_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/net265                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net3371                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_00590_                                                  -0.0000
 housekeeping/net261                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_12649_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_09169_                                                  -0.0000
 soc/_04354_                                                  -0.0000
 housekeeping/pad_count_1[2]                                   0.0000
 housekeeping/gpio_configure[10][9]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_03474_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net3297                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_03932_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_10758_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net3219                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net3202                                                  -0.0000
 housekeeping/pad_count_1[1]                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_07065_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/pad_count_1[0]                                  -0.0000
 housekeeping/gpio_configure[10][7]                           -0.0000
 soc/_09365_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/gpio_configure[4][12]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_03924_                                                  -0.0000
 soc/_03923_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net2761                                                  -0.0000
 soc/net4329                                                   0.0000
 soc/net3192                                                  -0.0000
 housekeeping/serial_data_staging_2[10]                       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net3154                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3149                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net3130                                                  -0.0000
 soc/net3103                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[31].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_10742_                                                  -0.0000
 soc/_04339_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/hkspi.state[3]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/hkspi.state[2]                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/hkspi.state[1]                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/hkspi.state[0]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/hkspi.ldata[1]                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/serial_data_staging_1[6]                        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_00142_                                                  -0.0000
 soc/net3012                                                  -0.0000
 housekeeping/hkspi.ldata[0]                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/serial_data_staging_1[5]                        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[0].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_09344_                                                  -0.0000
 soc/_11779_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_09341_                                                  -0.0000
 soc/net2998                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_00139_                                                  -0.0000
 soc/net2989                                                  -0.0000
 housekeeping/wbbd_write                                      -0.0000
 soc/_09620_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net2981                                                  -0.0000
 housekeeping/serial_data_staging_1[3]                         0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net2970                                                  -0.0000
 housekeeping/serial_data_staging_1[2]                        -0.0000
 soc/net1645                                                  -0.0000
 soc/net1648                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_00346_                                                  -0.0000
 soc/net1659                                                  -0.0000
 soc/_00555_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net2914                                                  -0.0000
 housekeeping/serial_data_staging_1[1]                        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_00131_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_07038_                                                  -0.0000
 housekeeping/pad_count_2[4]                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/serial_data_staging_1[0]                         0.0000
 housekeeping/xfer_count[1]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_11766_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_11764_                                                  -0.0000
 housekeeping/pad_count_2[3]                                  -0.0000
 housekeeping/xfer_count[0]                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/pad_count_2[2]                                  -0.0000
 soc/net2821                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/net1875                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/pad_count_2[0]                                  -0.0000
 soc/net1953                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net1959                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1969                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/_07022_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_11759_                                                  -0.0000
 soc/_11758_                                                  -0.0000
 soc/_11545_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_13006_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/reset_reg                                       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_00311_                                                  -0.0000
 soc/_07849_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_02406_                                                  -0.0000
 soc/_02405_                                                  -0.0000
 housekeeping/gpio_configure[31][7]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_02402_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_03864_                                                  -0.0000
 housekeeping/mgmt_gpio_data_buf[6]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net2597                                                  -0.0000
 soc/_00309_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/mgmt_gpio_data[17]                               0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net2579                                                  -0.0000
 housekeeping/serial_data_staging_2[7]                        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_00512_                                                  -0.0000
 soc/_02399_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_00300_                                                  -0.0000
 soc/_07416_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_06994_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/serial_data_staging_2[4]                         0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/serial_data_staging_2[3]                        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 mgmt_buffers/net670                                          -0.0000
 mgmt_buffers/net668                                          -0.0000
 mgmt_buffers/net666                                          -0.0000
 housekeeping/net1596                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/net1040                                          0.0000
 housekeeping/net1042                                          0.0000
 housekeeping/net1069                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/mgmt_gpio_data_buf[0]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/gpio_configure[6][3]                            -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 mgmt_buffers/net641                                          -0.0000
 housekeeping/serial_data_staging_2[1]                         0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_0677_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/net570                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/net584                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 mgmt_buffers/net605                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 mgmt_buffers/net601                                          -0.0000
 housekeeping/wbbd_busy                                       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net498                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/_2528_                                          -0.0000
 housekeeping/_2736_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_2578_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/net405                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/gpio_configure[0][3]                            -0.0000
 housekeeping/_0156_                                          -0.0000
 housekeeping/_2570_                                          -0.0000
 housekeeping/hkspi.writemode                                  0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net630                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_2511_                                          -0.0000
 housekeeping/_0075_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net683                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_3046_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[10].X  -0.0000
 housekeeping/_2770_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/_2717_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1776                                          0.0000
 housekeeping/_2552_                                          -0.0000
 housekeeping/_2762_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/_0160_                                           0.0000
 housekeeping/_2816_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_2495_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net696                                          -0.0000
 housekeeping/hkspi.addr[4]                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_2700_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/_2598_                                           0.0000
 housekeeping/_2540_                                           0.0000
 housekeeping/_2596_                                          -0.0000
 housekeeping/net742                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_2641_                                          -0.0000
 housekeeping/_2696_                                          -0.0000
 housekeeping/gpio_configure[12][11]                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_0647_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/net546                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/_2532_                                          -0.0000
 housekeeping/gpio_configure[12][10]                          -0.0000
 housekeeping/hkspi.addr[1]                                   -0.0000
 housekeeping/net1305                                          0.0000
 housekeeping/net1309                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/_2741_                                           0.0000
 housekeeping/_0881_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[7].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/hkspi.addr[0]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/net1377                                          0.0000
 soc/_00299_                                                  -0.0000
 soc/_00507_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_00297_                                                  -0.0000
 soc/_00296_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[20].X                   -0.0000
 soc/net2443                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_00290_                                                   0.0000
 housekeeping/gpio_configure[22][8]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_04479_                                                  -0.0000
 soc/net4462                                                   0.0000
 housekeeping/gpio_configure[32][5]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_12334_                                                  -0.0000
 soc/_09486_                                                  -0.0000
 soc/net2295                                                   0.0000
 housekeeping/gpio_configure[18][3]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_00486_                                                   0.0000
 housekeeping/gpio_configure[10][11]                          -0.0000
 soc/_00483_                                                  -0.0000
 soc/_00272_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net4309                                                  -0.0000
 soc/net4306                                                  -0.0000
 soc/net4304                                                   0.0000
 soc/net4302                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_1191_                                          -0.0000
 soc/_07807_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_12538_                                                  -0.0000
 housekeeping/gpio_configure[10][10]                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net972                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_09265_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net4299                                                   0.0000
 soc/net4296                                                   0.0000
 soc/net4291                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net4286                                                   0.0000
 soc/net4284                                                  -0.0000
 soc/_00269_                                                  -0.0000
 housekeeping/gpio_configure[1][9]                            -0.0000
 soc/net4282                                                   0.0000
 soc/net4280                                                  -0.0000
 soc/net4278                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net4276                                                   0.0000
 soc/net4274                                                   0.0000
 soc/net4271                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net4269                                                   0.0000
 soc/net4263                                                   0.0000
 soc/net4261                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net4258                                                   0.0000
 soc/net4255                                                   0.0000
 soc/_08048_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net4252                                                   0.0000
 soc/net4249                                                   0.0000
 soc/net4243                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net4240                                                   0.0000
 soc/net4237                                                   0.0000
 soc/net4234                                                   0.0000
 soc/net4231                                                   0.0000
 soc/net4227                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net4224                                                   0.0000
 soc/net4220                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/serial_clock_pre                                 0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/hkspi.count[2]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_00256_                                                  -0.0000
 housekeeping/hkspi.count[1]                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_07366_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[22].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/wbbd_data[7]                                    -0.0000
 housekeeping/hkspi.fixed[2]                                   0.0000
 housekeeping/wbbd_data[6]                                     0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_09451_                                                  -0.0000
 housekeeping/wbbd_sck                                        -0.0000
 soc/_02338_                                                  -0.0000
 soc/_13341_                                                  -0.0000
 housekeeping/wbbd_data[5]                                     0.0000
 housekeeping/gpio_configure[29][9]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_07359_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/serial_load_pre                                  0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/gpio_configure[19][8]                           -0.0000
 soc/_00233_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/gpio_configure[33][7]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_12282_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_12280_                                                  -0.0000
 soc/_12070_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_08326_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_13325_                                                  -0.0000
 soc/_00642_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[0].X  -0.0000
 soc/_00221_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_11852_                                                  -0.0000
 soc/_00219_                                                  -0.0000
 soc/_00637_                                                  -0.0000
 soc/_00218_                                                   0.0000
 housekeeping/gpio_configure[13][8]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_10803_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_10379_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net3602                                                  -0.0000
 soc/net3600                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_09199_                                                  -0.0000
 housekeeping/gpio_configure[2][7]                            -0.0000
 soc/_03969_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[12].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_03127_                                                  -0.0000
 soc/_00619_                                                  -0.0000
 soc/_03126_                                                  -0.0000
 soc/net3598                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_03124_                                                  -0.0000
 soc/_03123_                                                   0.0000
 soc/_03122_                                                  -0.0000
 soc/_13297_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_00614_                                                  -0.0000
 housekeeping/xfer_state[3]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net1577                                                  -0.0000
 soc/_10784_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/mgmt_gpio_data[7]                               -0.0000
 housekeeping/xfer_state[1]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_12663_                                                  -0.0000
 housekeeping/xfer_state[0]                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[11].A  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_03955_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_09625_                                                  -0.0000
 soc/_00607_                                                  -0.0000
 housekeeping/mgmt_gpio_data[3]                               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_02094_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net3450                                                  -0.0000
 soc/net3449                                                  -0.0000
 soc/_00393_                                                  -0.0000
 housekeeping/mgmt_gpio_data[0]                               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 gpio_control_in_2[8]/shift_register[8]                        0.0000
 soc/net3417                                                  -0.0000
 soc/net3416                                                  -0.0000
 gpio_control_in_2[8]/shift_register[11]                      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_10357_                                                  -0.0000
 soc/net3409                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net3408                                                  -0.0000
 soc/_07927_                                                  -0.0000
 gpio_control_in_2[8]/shift_register[1]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 gpio_control_in_2[8]/shift_register[6]                        0.0000
 soc/_10771_                                                  -0.0000
 gpio_control_in_2[8]/shift_register[0]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 gpio_control_in_2[8]/shift_register[9]                        0.0000
 soc/_08591_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net3370                                                  -0.0000
 soc/_00177_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_00172_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net3303                                                  -0.0000
 soc/_13480_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net1535                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_09793_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net1854                                                  -0.0000
 soc/net3293                                                  -0.0000
 soc/net3290                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[29].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[1].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 soc/net3276                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net3270                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[31].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net3266                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[3].Z  -0.0000
 soc/net3262                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/net3249                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[15].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3226                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[14].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net3218                                                  -0.0000
 soc/_00162_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[2].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[29].Z  -0.0000
 soc/net3205                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net3201                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 soc/_07279_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[1].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_07063_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 soc/_12632_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[15].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_12211_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[3].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 soc/net3176                                                  -0.0000
 soc/net3174                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/net3153                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 soc/net3102                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[8].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net3101                                                  -0.0000
 soc/_10743_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[15].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_09351_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net3087                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[17].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[22].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[16].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[4].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[22].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[4].A  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[7].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[16].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net3000                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[14].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[19].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_12195_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[22].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[17].Z  -0.0000
 soc/_11773_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[16].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[20].Z  -0.0000
 soc/net2971                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[19].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net2957                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[1].Z  -0.0000
 soc/_10724_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[18].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[17].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[21].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[21].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[31].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[8].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[18].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net2844                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[22].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[22].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[9].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.VexRiscv.dBusWishbone_ADR[18]                        0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[21].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[9].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_00331_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[2].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_12177_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[8].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[23].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_11752_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[4].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[18].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[17].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_13003_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_13000_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[14].Z  -0.0000
 soc/_07013_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[20].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_12373_                                                   0.0000
 soc/_09735_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[23].Z  -0.0000
 soc/_11535_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[7].Z  -0.0000
 soc/_00317_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[4].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 soc/_00520_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[10].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[19].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_12368_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[23].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_02401_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[12].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[1].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[7].Z  -0.0000
 soc/_00518_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_13409_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[2].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[12].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_02185_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[11].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_02183_                                                  -0.0000
 soc/_12358_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[26].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[9].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[12].Z  -0.0000
 mgmt_buffers/la_data_in_mprj_bar[57]                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[8].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[15].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[26].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 mgmt_buffers/net1482                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[11].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[10].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[6].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[26].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[12].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[29].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[10].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[7].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 mgmt_buffers/la_data_in_enable[45]                           -0.0000
 mgmt_buffers/la_data_in_mprj_bar[29]                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[2].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[26].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 mgmt_buffers/la_data_in_mprj_bar[66]                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 mgmt_buffers/la_data_in_mprj_bar[62]                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[29].X  -0.0000
 housekeeping/_2682_                                          -0.0000
 housekeeping/net494                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/_2527_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/_2520_                                          -0.0000
 housekeeping/_3005_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/_2575_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2999_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_0080_                                          -0.0000
 housekeeping/_2573_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/_2995_                                          -0.0000
 housekeeping/_2628_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_3054_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_3050_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net2419                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_2621_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_2888_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_3102_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/_2886_                                          -0.0000
 housekeeping/_2673_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/net1991                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/net384                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/net383                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_0074_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/_0071_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/_3045_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2829_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/_3042_                                          -0.0000
 housekeeping/_2981_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_2508_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/_2661_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_1440_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/_2716_                                          -0.0000
 housekeeping/_2714_                                          -0.0000
 housekeeping/_2926_                                          -0.0000
 housekeeping/_2557_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[29].X                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_2767_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_3089_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/_2652_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_2494_                                          -0.0000
 housekeeping/_2860_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/_2706_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2549_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/_2910_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/_2543_                                           0.0000
 housekeeping/_3028_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_0898_                                          -0.0000
 housekeeping/_3026_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2594_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_2649_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/_0733_                                          -0.0000
 housekeeping/_3071_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net2385                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/_2642_                                          -0.0000
 housekeeping/_2854_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2699_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/_3124_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_2908_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/_2694_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_2692_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/_2904_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/net575                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[18].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_2958_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_2955_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_0885_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_2581_                                          -0.0000
 housekeeping/_3066_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/_2849_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_2848_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/_2684_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_00295_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_02178_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_07828_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_00288_                                                  -0.0000
 soc/_00287_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/net4422                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net4416                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_10666_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_10874_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_09279_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_12333_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_07801_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_10434_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_06956_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_02340_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_01718_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_02337_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[14].X  -0.0000
 soc/_02336_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_02333_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_02332_                                                  -0.0000
 soc/_10410_                                                  -0.0000
 soc/_07354_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_13337_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3957                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net3941                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_07349_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_02326_                                                  -0.0000
 soc/_07765_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_07340_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_04411_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_00643_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_13324_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_13323_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_02319_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_00640_                                                  -0.0000
 soc/_10396_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_12279_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[29].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_09638_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_01680_                                                   0.0000
 soc/net3798                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net3779                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/net3767                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net3716                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_10384_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_07951_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_12264_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_12262_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net662                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_01675_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/net3606                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net3601                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_00196_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_00192_                                                  -0.0000
 soc/_13291_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_00189_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_00186_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net3428                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net3403                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_12655_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_11600_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_10551_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_10550_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_12855_                                                  -0.0000
 soc/_12854_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]  -0.0000
 soc/net3296                                                  -0.0000
 soc/net3282                                                  -0.0000
 soc/_11591_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[6].A  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net3274                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_00168_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net3265                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/net3263                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_00166_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net3224                                                  -0.0000
 soc/_00163_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net3215                                                  -0.0000
 soc/net3210                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net3209                                                  -0.0000
 soc/net3208                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_12848_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_09573_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net3198                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net3177                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net3173                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3166                                                  -0.0000
 soc/net3165                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net3164                                                  -0.0000
 soc/net3155                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/net3152                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_10534_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 mgmt_buffers/mprj_ack_i_core_bar                             -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_10111_                                                  -0.0000
 soc/_10110_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net3093                                                  -0.0000
 soc/net3092                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[26].A  -0.0000
 soc/net3068                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_00354_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[27].A  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_10521_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net2984                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[19].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_00551_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_10511_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_10510_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[30].A  -0.0000
 soc/_11762_                                                  -0.0000
 soc/_00548_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net2846                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net2845                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net2839                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[19].X  -0.0000
 soc/net2819                                                  -0.0000
 soc/_00540_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_00330_                                                  -0.0000
 soc/net2801                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_10503_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_04512_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_11756_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_11541_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_13428_                                                   0.0000
 soc/_13426_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_00324_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[19].X  -0.0000
 soc/_00323_                                                  -0.0000
 soc/_10707_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_10494_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_10492_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_12379_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[16].A  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_00319_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[19].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_00315_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_10484_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/net2595                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_00510_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_10475_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[24].A  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_13550_                                                  -0.0000
 soc/_10474_                                                  -0.0000
 soc/_07837_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_07836_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_12356_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_02180_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 mgmt_buffers/la_data_in_enable[19]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 mgmt_buffers/la_data_in_enable[13]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 mgmt_buffers/la_data_in_enable[67]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[4].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[10].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[26].A  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[14].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 mgmt_buffers/la_data_in_enable[44]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 mgmt_buffers/la_data_in_enable[41]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[27].A  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 mgmt_buffers/la_data_in_enable[39]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[19].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[30].A  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 mgmt_buffers/la_data_in_enable[27]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 mgmt_buffers/la_data_in_enable[23]                           -0.0000
 mgmt_buffers/la_data_in_enable[22]                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 mgmt_buffers/la_data_in_enable[78]                           -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_2681_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/_2526_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/net2021                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/_2945_                                           0.0000
 housekeeping/net2018                                          0.0000
 housekeeping/_2944_                                          -0.0000
 housekeeping/net2003                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/_2943_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_3002_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2998_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_2571_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_2992_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_2991_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_2887_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/_2519_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2884_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/net375                                          -0.0000
 housekeeping/_2882_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_2725_                                          -0.0000
 housekeeping/_2935_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_3049_                                          -0.0000
 housekeeping/_3048_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/_2984_                                          -0.0000
 housekeeping/_3043_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_2982_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/_3040_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_3097_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/_2610_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_2822_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_3092_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/_0017_                                          -0.0000
 housekeeping/_2509_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/_2872_                                          -0.0000
 housekeeping/_1442_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_0069_                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[7].X  -0.0000
 housekeeping/_2925_                                          -0.0000
 housekeeping/_2500_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_2920_                                          -0.0000
 housekeeping/_3038_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/_2609_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/_2550_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_0748_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_2869_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[15].A  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_0005_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[10].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_2651_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/_2919_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/_2917_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2547_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_2911_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/_2967_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_0739_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/_3070_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_2486_                                          -0.0000
 housekeeping/_2640_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/_3125_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_2909_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_2481_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/_2903_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/_2957_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2588_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/_2954_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/_0880_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/_2582_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/_2426_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/_3064_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_2845_                                          -0.0000
 housekeeping/_3117_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[31].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_2476_                                          -0.0000
 housekeeping/_2474_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 housekeeping/_2895_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 hk_dat_i[20]                                                  0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 hk_dat_i[19]                                                 -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 gpio_in_core                                                 -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_11724_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_13609_                                                  -0.0000
 soc/_13608_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[21].X                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_12976_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_07823_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/net4460                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_13386_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_04464_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_13377_                                                  -0.0000
 soc/net4326                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_07809_                                                  -0.0000
 soc/_10441_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_09474_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_10643_                                                  -0.0000
 soc/_02561_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/_12941_                                                  -0.0000
 soc/_07160_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_11051_                                                  -0.0000
 soc/_07788_                                                  -0.0000
 soc/_07783_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_12093_                                                  -0.0000
 soc/_04430_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_10418_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/_02339_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net3989                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net3969                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net3958                                                  -0.0000
 soc/net3940                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net3939                                                  -0.0000
 soc/net3920                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_02328_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_10610_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net3128                                                  -0.0000
 soc/_09223_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net3873                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_02314_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[22].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_12276_                                                  -0.0000
 soc/_07960_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_07122_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net3796                                                  -0.0000
 soc/net3778                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net3777                                                  -0.0000
 soc/net3765                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net3747                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net3718                                                  -0.0000
 soc/net3712                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_07955_                                                  -0.0000
 soc/_07116_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_04395_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_07110_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_01673_                                                  -0.0000
 soc/_01671_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_11633_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net3671                                                  -0.0000
 soc/net3623                                                  -0.0000
 soc/_10587_                                                  -0.0000
 soc/net3613                                                  -0.0000
 soc/net3611                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net3610                                                  -0.0000
 soc/_10586_                                                  -0.0000
 soc/net3609                                                  -0.0000
 soc/net3607                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net3605                                                  -0.0000
 soc/_07948_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_01667_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_01662_                                                  -0.0000
 soc/_01661_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net3554                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3535                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_07727_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_07934_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_04377_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net3479                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net3451                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net3414                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/_07923_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 soc/_01648_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_13064_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/_13063_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net3307                                                  -0.0000
 soc/net3300                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[9].A  -0.0000
 soc/_12643_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net3294                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_13056_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/_13053_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[0].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_04342_                                                  -0.0000
 soc/_04340_                                                  -0.0000
 soc/_09571_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net3199                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net3161                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3157                                                  -0.0000
 soc/net3150                                                  -0.0000
 soc/net3143                                                  -0.0000
 soc/net3142                                                  -0.0000
 soc/net3141                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net3134                                                  -0.0000
 soc/net3105                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/net3083                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[22].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/net3051                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_04329_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net2958                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[18].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_04521_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_03262_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_04516_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_03259_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_10917_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_10913_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_12168_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/_12375_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_07012_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_04504_                                                  -0.0000
 soc/_12163_                                                  -0.0000
 soc/_04294_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_11742_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_10483_                                                  -0.0000
 soc/_10692_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_09729_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[2].Z        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_07840_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[23].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[29].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[14].Z       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[1].Z        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[1].FLOATBUF0[9].Z        -0.0000
 soc/_08670_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[7].Z        -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[3].FLOATBUF0[24].Z       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.A0BUF[4].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_12982_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[1].FLOATBUF0[10].Z       -0.0000
 soc/_12350_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 mgmt_buffers/net462                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[29].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[3].FLOATBUF0[25].Z       -0.0000
 mgmt_buffers/net251                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[9].Z        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[17].Z       -0.0000
 mgmt_buffers/net240                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[5].Z        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[0].Z        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[26].Z       -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[31].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[30].Z       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[2].Z        -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[18].Z       -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[21].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[27].Z       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[7].Z        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[24].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[19].Z       -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[8].Z        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[22].Z       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[2].Z        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[28].Z       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[22].X                   -0.0000
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[9]                   -0.0000
 soc/core.VexRiscv.dBusWishbone_DAT_MOSI[8]                    0.0000
 soc/core.VexRiscv.dBusWishbone_ADR[5]                        -0.0000
 mgmt_buffers/net166                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[4].Z        -0.0000
 mgmt_buffers/net164                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[25].Z       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[23].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[29].Z       -0.0000
 mgmt_buffers/net149                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[8].Z        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[20].Z       -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[15].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[5].Z        -0.0000
 mgmt_buffers/net141                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[26].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[4].Z        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_2789_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_2997_                                          -0.0000
 housekeeping/_2782_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[6].Z        -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[27].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[12].Z       -0.0000
 housekeeping/_2881_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[5].Z        -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[21].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/_2775_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[1].Z        -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[22].Z       -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[18].Z       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[28].Z       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[13].Z       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.BYTE[1].FLOATBUF0[8].Z        -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_0806_                                           0.0000
 housekeeping/_0805_                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[6].Z        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/_0014_                                           0.0000
 housekeeping/_2506_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/net1852                                         -0.0000
 housekeeping/net1844                                         -0.0000
 housekeeping/_0068_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_2928_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0  -0.0000
 housekeeping/net1822                                         -0.0000
 housekeeping/_0278_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/_2711_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[7].X  -0.0000
 housekeeping/_0744_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/_0742_                                          -0.0000
 housekeeping/_0799_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/_2493_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/net665                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net613                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/_0737_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0  -0.0000
 housekeeping/_2802_                                          -0.0000
 housekeeping/_2801_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/_3073_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 housekeeping/_2856_                                          -0.0000
 housekeeping/_2489_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_2431_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[20].A                   -0.0000
 housekeeping/_2483_                                          -0.0000
 housekeeping/_2482_                                          -0.0000
 housekeeping/_2906_                                          -0.0000
 housekeeping/_3120_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_2480_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 housekeeping/net563                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 housekeeping/_2791_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/_2790_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0000
 housekeeping/_2479_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/_3115_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_11721_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_13398_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_06987_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 soc/_13389_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_00038_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 soc/_12964_                                                  -0.0000
 soc/_12336_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_05306_                                                  -0.0000
 soc/_04889_                                                   0.0000
 soc/_04677_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_04462_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_00030_                                                  -0.0000
 soc/_13376_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 soc/_10657_                                                  -0.0000
 soc/_00008_                                                   0.0000
 soc/_13582_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_04603_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_04721_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 soc/_04907_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 soc/_05948_                                                  -0.0000
 soc/_07799_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 soc/_07377_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_04447_                                                  -0.0000
 soc/_04668_                                                  -0.0000
 soc/_12940_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0  -0.0000
 soc/_05288_                                                  -0.0000
 soc/_05284_                                                  -0.0000
 soc/_05073_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 soc/_05684_                                                  -0.0000
 soc/_04639_                                                  -0.0000
 soc/_04847_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0000
 soc/_05253_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 soc/_05876_                                                  -0.0000
 soc/_12937_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_00006_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06065_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 soc/_05648_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 soc/_04798_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[0].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_05410_                                                  -0.0000
 soc/_06877_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 soc/_06454_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0000
 soc/_05602_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06435_                                                  -0.0000
 soc/net4063                                                  -0.0000
 soc/_04750_                                                  -0.0000
 soc/_06426_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0000
 soc/_05577_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_04724_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_06936_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_05104_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3988                                                  -0.0000
 soc/net3987                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 soc/_04883_                                                  -0.0000
 soc/_11451_                                                  -0.0000
 soc/_05295_                                                   0.0000
 soc/net3971                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[29].X                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 soc/_04662_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_05282_                                                  -0.0000
 soc/_05490_                                                   0.0000
 soc/net3938                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net3923                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 soc/net3919                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_05692_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 soc/_04856_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 soc/_04638_                                                  -0.0000
 soc/_07763_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_05679_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 soc/_04838_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_06507_                                                  -0.0000
 soc/_06084_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 soc/_11449_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net3898                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_06706_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0  -0.0000
 soc/net3885                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/net3870                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_04601_                                                  -0.0000
 soc/_05858_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[12].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net3844                                                  -0.0000
 soc/_05849_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 soc/_04793_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net3833                                                  -0.0000
 soc/_05624_                                                  -0.0000
 soc/net3830                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_06668_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0   0.0000
 soc/_06872_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_05619_                                                  -0.0000
 soc/_05198_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_06444_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 soc/_02318_                                                  -0.0000
 soc/net3803                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0000
 soc/_04764_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_05801_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 soc/_04756_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_06845_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_06837_                                                  -0.0000
 soc/_12270_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_05573_                                                  -0.0000
 soc/net3795                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_05143_                                                  -0.0000
 soc/net3788                                                  -0.0000
 soc/net3785                                                  -0.0000
 soc/_04723_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_13319_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 soc/_04927_                                                  -0.0000
 soc/_04715_                                                  -0.0000
 soc/net3773                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06373_                                                  -0.0000
 soc/_04906_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_06363_                                                  -0.0000
 soc/net3740                                                  -0.0000
 soc/_05735_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0000
 soc/_05103_                                                  -0.0000
 soc/_05311_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0000
 soc/_04684_                                                  -0.0000
 soc/net3721                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net3714                                                  -0.0000
 soc/net3711                                                  -0.0000
 soc/_07959_                                                  -0.0000
 soc/net4477                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_06552_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net335                                                   -0.0000
 soc/_11849_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_11842_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_11632_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 soc/_04654_                                                  -0.0000
 soc/net3688                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_06118_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 soc/_05487_                                                  -0.0000
 soc/_05276_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_04859_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_06312_                                                  -0.0000
 soc/_06520_                                                  -0.0000
 soc/_06101_                                                   0.0000
 soc/net3614                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_05897_                                                  -0.0000
 soc/net3612                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net291                                                   -0.0000
 soc/_05680_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0   0.0000
 soc/_04632_                                                  -0.0000
 soc/_12466_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_06723_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_05468_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net3585                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_02530_                                                   0.0000
 soc/_04836_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_05243_                                                  -0.0000
 soc/net3537                                                  -0.0000
 soc/_05031_                                                  -0.0000
 soc/_04823_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3529                                                  -0.0000
 soc/net3526                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_07938_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_05862_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[22].X                   -0.0000
 soc/_05652_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_07931_                                                  -0.0000
 soc/_12870_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_06063_                                                  -0.0000
 soc/_06272_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_05853_                                                  -0.0000
 soc/_05434_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_05220_                                                   0.0000
 soc/_02500_                                                   0.0000
 soc/_11614_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_04593_                                                  -0.0000
 soc/net3476                                                  -0.0000
 soc/_06477_                                                  -0.0000
 soc/_06475_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_13288_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net3457                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net3454                                                  -0.0000
 soc/_06674_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net3430                                                  -0.0000
 soc/_04578_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_04785_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_07089_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_05829_                                                   0.0000
 soc/_05618_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_12860_                                                   0.0000
 soc/_05824_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_11812_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_04981_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_06446_                                                  -0.0000
 soc/_13068_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_06442_                                                  -0.0000
 soc/_13276_                                                  -0.0000
 soc/net1157                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net1156                                                  -0.0000
 soc/net1150                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_05393_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_06857_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_05805_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_04352_                                                  -0.0000
 soc/_11807_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_06218_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_05797_                                                  -0.0000
 soc/net3275                                                  -0.0000
 soc/_05166_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_05161_                                                  -0.0000
 soc/net3241                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_10965_                                                  -0.0000
 soc/_07908_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_12635_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_05364_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_07061_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_11582_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_04938_                                                  -0.0000
 soc/_04935_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net3172                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_05343_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net3167                                                  -0.0000
 soc/_06595_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/net3146                                                  -0.0000
 soc/_06590_                                                  -0.0000
 soc/net3144                                                  -0.0000
 soc/_05338_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_05542_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_09775_                                                  -0.0000
 soc/_04917_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_05533_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_04696_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_04528_                                                  -0.0000
 soc/_05524_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_13439_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_06567_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_13432_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_05723_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_07860_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_06767_                                                  -0.0000
 soc/_12591_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_05719_                                                  -0.0000
 soc/_05089_                                                  -0.0000
 soc/_05714_                                                  -0.0000
 soc/_10916_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_05500_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net946                                                   -0.0000
 soc/net928                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net927                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_05703_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_04656_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_04651_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[25].A  -0.0000
 soc/_12586_                                                  -0.0000
 soc/_06112_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_05069_                                                  -0.0000
 soc/_12584_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_06109_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_05682_                                                  -0.0000
 soc/_10907_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_06513_                                                  -0.0000
 soc/_05257_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_07845_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_10900_                                                  -0.0000
 soc/_06504_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06701_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_13617_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_02517_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_02515_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_06908_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_06693_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_05855_                                                   0.0000
 soc/_07839_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_05642_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_04809_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_04801_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/net493                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_06473_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net2040                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/net435                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_05423_                                                  -0.0000
 soc/_05632_                                                  -0.0000
 soc/_04799_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_06041_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/_1453_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[0].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_06036_                                                  -0.0000
 housekeeping/_2778_                                          -0.0000
 housekeeping/net841                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/_2458_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/net1166                                                  -0.0000
 housekeeping/net1875                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net1158                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/net1147                                                  -0.0000
 soc/net1138                                                  -0.0000
 housekeeping/net1863                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net1861                                          0.0000
 housekeeping/net1859                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 housekeeping/net1857                                         -0.0000
 soc/_04977_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_06647_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[14].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/net1845                                          0.0000
 housekeeping/_2504_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 housekeeping/net1843                                          0.0000
 housekeeping/net1841                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_05382_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/net1833                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_04961_                                                  -0.0000
 housekeeping/net1827                                          0.0000
 housekeeping/_0066_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net1817                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_04959_                                                  -0.0000
 soc/_04747_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_06208_                                                  -0.0000
 housekeeping/net1809                                          0.0000
 housekeeping/net783                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_10939_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_05365_                                                  -0.0000
 soc/_02438_                                                  -0.0000
 housekeeping/net735                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_05362_                                                  -0.0000
 housekeeping/net729                                           0.0000
 housekeeping/_2811_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_02432_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_04942_                                                  -0.0000
 soc/_06829_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/net1789                                         -0.0000
 soc/_06823_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_06610_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_05355_                                                  -0.0000
 housekeeping/_2701_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_05351_                                                  -0.0000
 housekeeping/net621                                          -0.0000
 housekeeping/_0896_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/_2807_                                          -0.0000
 housekeeping/_0736_                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[1].A  -0.0000
 soc/_05976_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net1114                                         -0.0000
 housekeeping/net1667                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/net1661                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 housekeeping/net500                                           0.0000
 housekeeping/_2799_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_2798_                                          -0.0000
 housekeeping/_2795_                                          -0.0000
 housekeeping/_2639_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/net1543                                          0.0000
 housekeeping/net1531                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 user_irq_ena[1]                                              -0.0000
 soc/_06368_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 la_iena_mprj[97]                                              0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_05101_                                                   0.0000
 soc/_02171_                                                  -0.0000
 soc/_02170_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06773_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_06140_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]  -0.0000
 soc/_02168_                                                  -0.0000
 soc/_02167_                                                  -0.0000
 soc/_02161_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_06555_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_05713_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net978                                                   -0.0000
 soc/net955                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net951                                                   -0.0000
 soc/net947                                                   -0.0000
 soc/net942                                                   -0.0000
 soc/net930                                                   -0.0000
 soc/net929                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_06545_                                                  -0.0000
 soc/_06334_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_00673_                                                  -0.0000
 soc/_06528_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_06315_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06302_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_00659_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_05672_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_02111_                                                   0.0000
 soc/_04833_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_05246_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_06286_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_06492_                                                  -0.0000
 soc/_06700_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_05863_                                                  -0.0000
 soc/_05026_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_04813_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_06909_                                                  -0.0000
 soc/_06698_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_06066_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_06691_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_05223_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_02504_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_06684_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net1467                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net1463                                                  -0.0000
 soc/net1455                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net1411                                                  -0.0000
 soc/net1408                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_06889_                                                  -0.0000
 la_iena_mprj[127]                                            -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_06253_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 la_iena_mprj[122]                                            -0.0000
 soc/_05832_                                                  -0.0000
 la_iena_mprj[121]                                            -0.0000
 soc/_04999_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 la_iena_mprj[119]                                            -0.0000
 la_iena_mprj[117]                                            -0.0000
 la_iena_mprj[116]                                             0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 la_iena_mprj[115]                                            -0.0000
 la_iena_mprj[112]                                            -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/net1205                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net1201                                                  -0.0000
 la_iena_mprj[109]                                             0.0000
 soc/_04772_                                                  -0.0000
 soc/_04980_                                                  -0.0000
 soc/_04770_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 la_iena_mprj[105]                                            -0.0000
 soc/_06234_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net1168                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/net1164                                                  -0.0000
 soc/net1161                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/net1146                                                  -0.0000
 soc/_05814_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net1139                                                  -0.0000
 soc/_05810_                                                  -0.0000
 gpio_control_in_1a[4]/net55                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_06853_                                                  -0.0000
 soc/_06640_                                                  -0.0000
 soc/net1092                                                  -0.0000
 gpio_control_in_1a[4]/net49                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[10].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net1047                                                  -0.0000
 soc/net1032                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_05173_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 gpio_control_in_1[3]/net55                                   -0.0000
 soc/_06429_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_01612_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06424_                                                  -0.0000
 soc/_06842_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 gpio_control_in_1[3]/net49                                    0.0000
 soc/_06211_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_10945_                                                  -0.0000
 soc/_05372_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 gpio_control_in_2[0]/net55                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_06839_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 gpio_control_in_2[0]/net49                                    0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_06200_                                                  -0.0000
 gpio_control_bidir_2[1]/net58                                -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_05992_                                                   0.0000
 gpio_control_bidir_2[1]/net57                                -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 gpio_control_bidir_2[1]/net55                                -0.0000
 soc/_06825_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_06612_                                                  -0.0000
 gpio_control_bidir_2[1]/net52                                -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[31].X  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_13722_                                                  -0.0000
 gpio_control_bidir_2[1]/net49                                 0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_05561_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_04931_                                                  -0.0000
 gpio_control_in_2[5]/net55                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_06185_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_00118_                                                  -0.0000
 gpio_control_in_2[5]/net49                                    0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 gpio_control_in_1a[1]/net55                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 gpio_control_in_1a[1]/net51                                  -0.0000
 gpio_control_in_1a[1]/net49                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_01990_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_00108_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 gpio_control_in_1[0]/net55                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 gpio_control_in_1[0]/net49                                    0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_04915_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 gpio_control_bidir_1[1]/net55                                -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 gpio_control_bidir_1[1]/net49                                 0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_05747_                                                   0.0000
 gpio_control_in_1[5]/net55                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_02176_                                                  -0.0000
 soc/_04688_                                                  -0.0000
 soc/_04687_                                                   0.0000
 soc/_04890_                                                  -0.0000
 soc/_06777_                                                  -0.0000
 gpio_control_in_1[5]/net49                                    0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_11723_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_02163_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net4594                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net4587                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net998                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net976                                                   -0.0000
 soc/net975                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net969                                                   -0.0000
 soc/_04665_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net959                                                   -0.0000
 soc/net954                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net949                                                   -0.0000
 soc/net948                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/net937                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net931                                                   -0.0000
 soc/net4574                                                   0.0000
 soc/net906                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_06333_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/_05919_                                                   0.0000
 soc/net4568                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_05283_                                                  -0.0000
 soc/_10221_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/net4565                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net4563                                                   0.0000
 soc/net4562                                                  -0.0000
 soc/_06748_                                                  -0.0000
 soc/_06329_                                                  -0.0000
 soc/_06746_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_06113_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_02136_                                                  -0.0000
 soc/net4555                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_02133_                                                  -0.0000
 soc/_02130_                                                  -0.0000
 soc/net4554                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net4551                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net4550                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_06730_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/net4546                                                   0.0000
 soc/_02127_                                                  -0.0000
 soc/net4545                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_02124_                                                  -0.0000
 soc/_02123_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/net4541                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_04840_                                                  -0.0000
 soc/_10888_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net4535                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net4532                                                   0.0000
 soc/_05251_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_06295_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/_06711_                                                  -0.0000
 soc/_06080_                                                  -0.0000
 soc/net4525                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[31].X                   -0.0000
 soc/_05039_                                                  -0.0000
 soc/_05874_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/_02523_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 soc/_06282_                                                  -0.0000
 soc/net4518                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_02519_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 soc/net4516                                                  -0.0000
 soc/net4514                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_06274_                                                  -0.0000
 soc/net4510                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[31].X                   -0.0000
 soc/_05859_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.EN_buf  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[20].A  -0.0000
 soc/_06057_                                                  -0.0000
 soc/_06264_                                                   0.0000
 soc/net4503                                                  -0.0000
 soc/net4501                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net1464                                                  -0.0000
 soc/net1460                                                  -0.0000
 soc/net1456                                                  -0.0000
 soc/net1453                                                  -0.0000
 soc/net1452                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[2].A  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net1414                                                  -0.0000
 soc/_05841_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN_buf  -0.0000
 soc/_04585_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN_buf  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_06464_                                                  -0.0000
 soc/_06882_                                                  -0.0000
 soc/_12343_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06252_                                                  -0.0000
 soc/_06250_                                                  -0.0000
 soc/_04789_                                                  -0.0000
 soc/_04579_                                                  -0.0000
 soc/_04474_                                                  -0.0000
 soc/_06878_                                                  -0.0000
 soc/net4497                                                   0.0000
 soc/_05617_                                                  -0.0000
 soc/_05614_                                                  -0.0000
 soc/net4495                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_05823_                                                  -0.0000
 soc/net1223                                                  -0.0000
 soc/net1222                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1206                                                  -0.0000
 soc/net1203                                                  -0.0000
 soc/_05190_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_06865_                                                  -0.0000
 soc/net1193                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net1163                                                  -0.0000
 soc/net1144                                                  -0.0000
 soc/net1143                                                  -0.0000
 soc/_05605_                                                  -0.0000
 soc/net1128                                                  -0.0000
 soc/net4480                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net1126                                                  -0.0000
 soc/_04970_                                                  -0.0000
 soc/net4475                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/net1094                                                  -0.0000
 soc/net4472                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net1058                                                  -0.0000
 soc/net4468                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN_buf  -0.0000
 soc/net1048                                                  -0.0000
 soc/net1041                                                  -0.0000
 soc/net4466                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net1040                                                  -0.0000
 soc/_05804_                                                  -0.0000
 soc/net1035                                                  -0.0000
 soc/net1031                                                  -0.0000
 soc/_13178_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN_buf  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_05594_                                                  -0.0000
 soc/net4457                                                   0.0000
 soc/_01613_                                                  -0.0000
 soc/_06216_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_05379_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/_10942_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_01603_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_04941_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_05987_                                                  -0.0000
 soc/_00127_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_00125_                                                  -0.0000
 soc/net4431                                                   0.0000
 soc/_00123_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_05560_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_06394_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/_00115_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_00112_                                                  -0.0000
 soc/net4414                                                   0.0000
 soc/_00110_                                                  -0.0000
 soc/_02415_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/_02410_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[10].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_01994_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/_00106_                                                  -0.0000
 soc/_04705_                                                  -0.0000
 soc/_01986_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_06584_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_04699_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06784_                                                   0.0000
 soc/_11911_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_05317_                                                  -0.0000
 soc/net4383                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net4380                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_05726_                                                  -0.0000
 soc/_04675_                                                   0.0000
 soc/_06347_                                                  -0.0000
 soc/_06137_                                                  -0.0000
 soc/_13169_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_06345_                                                   0.0000
 soc/_06762_                                                  -0.0000
 soc/_10869_                                                  -0.0000
 soc/_05298_                                                  -0.0000
 soc/_05294_                                                   0.0000
 soc/_02158_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_02153_                                                  -0.0000
 soc/_02151_                                                  -0.0000
 soc/net977                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net971                                                   -0.0000
 soc/net967                                                   -0.0000
 soc/net964                                                   -0.0000
 soc/net960                                                   -0.0000
 soc/net4344                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net957                                                   -0.0000
 soc/net938                                                   -0.0000
 soc/net936                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/_06758_                                                  -0.0000
 soc/net4333                                                  -0.0000
 soc/net4325                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/net907                                                   -0.0000
 soc/_06332_                                                  -0.0000
 soc/_06540_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 soc/_10227_                                                  -0.0000
 soc/net888                                                   -0.0000
 soc/net885                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/net828                                                   -0.0000
 soc/net824                                                   -0.0000
 soc/net823                                                   -0.0000
 soc/_12325_                                                  -0.0000
 soc/_06536_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_06116_                                                  -0.0000
 soc/_06321_                                                  -0.0000
 soc/_06111_                                                  -0.0000
 soc/_05909_                                                   0.0000
 soc/_05277_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_06734_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_05267_                                                  -0.0000
 soc/_05265_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 soc/_06514_                                                   0.0000
 soc/_08006_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_06094_                                                  -0.0000
 soc/_05256_                                                  -0.0000
 soc/_05880_                                                  -0.0000
 soc/_11060_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_06717_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 soc/_06712_                                                  -0.0000
 soc/_06500_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_05038_                                                  -0.0000
 soc/_12525_                                                  -0.0000
 soc/_10184_                                                   0.0000
 soc/_05450_                                                  -0.0000
 soc/_12522_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_06287_                                                   0.0000
 soc/_05020_                                                  -0.0000
 soc/_01885_                                                  -0.0000
 soc/_01884_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_06062_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_05431_                                                  -0.0000
 soc/net1470                                                  -0.0000
 soc/net1462                                                  -0.0000
 soc/_05846_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net1454                                                  -0.0000
 soc/_05635_                                                  -0.0000
 soc/net1415                                                  -0.0000
 soc/net4150                                                  -0.0000
 soc/_05003_                                                  -0.0000
 soc/_06679_                                                   0.0000
 soc/_13566_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_06257_                                                  -0.0000
 soc/_06045_                                                   0.0000
 soc/_05626_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_13565_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net1219                                                  -0.0000
 soc/net4133                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_06449_                                                  -0.0000
 soc/net1196                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net1136                                                  -0.0000
 soc/net1130                                                  -0.0000
 soc/net1129                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/net1108                                                  -0.0000
 soc/_13563_                                                  -0.0000
 soc/net1106                                                  -0.0000
 soc/net1102                                                  -0.0000
 soc/_05182_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_02465_                                                  -0.0000
 soc/_04765_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 soc/_04762_                                                  -0.0000
 soc/_06436_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net1099                                                  -0.0000
 soc/net1089                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/net1064                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/net1057                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net1049                                                  -0.0000
 soc/net1037                                                  -0.0000
 soc/net1026                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_10951_                                                  -0.0000
 soc/_05171_                                                  -0.0000
 soc/_12515_                                                  -0.0000
 soc/_04960_                                                  -0.0000
 soc/_12933_                                                  -0.0000
 soc/_12931_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_05371_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_01601_                                                  -0.0000
 soc/_06830_                                                  -0.0000
 soc/_05996_                                                  -0.0000
 soc/_05994_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_05571_                                                  -0.0000
 soc/_10304_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_10095_                                                  -0.0000
 soc/_05150_                                                  -0.0000
 soc/_06409_                                                  -0.0000
 soc/net4075                                                  -0.0000
 soc/_05989_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_05985_                                                  -0.0000
 soc/_05147_                                                  -0.0000
 soc/_05145_                                                  -0.0000
 soc/net4035                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN  -0.0000
 soc/_06603_                                                  -0.0000
 soc/_13553_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_05131_                                                  -0.0000
 soc/_04921_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_05549_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN   0.0000
 soc/_05124_                                                  -0.0000
 soc/_04919_                                                  -0.0000
 soc/net4011                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_09300_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN  -0.0000
 soc/_05119_                                                  -0.0000
 soc/net4006                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_05950_                                                  -0.0000
 soc/net4005                                                  -0.0000
 soc/_06788_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_01973_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 soc/_06566_                                                  -0.0000
 soc/_06775_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN  -0.0000
 soc/_06772_                                                  -0.0000
 soc/_06350_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[22].X  -0.0000
 soc/_10871_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN  -0.0000
 soc/_04885_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_05087_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 soc/net995                                                   -0.0000
 soc/net993                                                   -0.0000
 soc/net991                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net990                                                   -0.0000
 soc/net986                                                   -0.0000
 soc/net972                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net965                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 soc/net917                                                   -0.0000
 soc/net914                                                   -0.0000
 soc/net910                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_06123_                                                   0.0000
 soc/_05499_                                                  -0.0000
 soc/net3951                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_13545_                                                  -0.0000
 soc/net825                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_06323_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 soc/_05488_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_10847_                                                  -0.0000
 soc/_10845_                                                  -0.0000
 soc/_05483_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_06738_                                                  -0.0000
 soc/_06526_                                                  -0.0000
 soc/_06522_                                                  -0.0000
 soc/_06731_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_05477_                                                  -0.0000
 soc/_05891_                                                   0.0000
 soc/_06720_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_04627_                                                  -0.0000
 soc/_01904_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0  -0.0000
 soc/_06086_                                                  -0.0000
 soc/_06082_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[3].A  -0.0000
 soc/net1718                                                  -0.0000
 soc/_12919_                                                  -0.0000
 soc/_05241_                                                  -0.0000
 soc/_09217_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0000
 soc/_06913_                                                  -0.0000
 soc/_01681_                                                   0.0000
 soc/_06494_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_05022_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 soc/_06690_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net1551                                                  -0.0000
 soc/net1542                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0  -0.0000
 soc/net1514                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_06268_                                                  -0.0000
 soc/net1457                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_11650_                                                  -0.0000
 soc/_02498_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0   0.0000
 soc/net1418                                                  -0.0000
 soc/net1416                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_04795_                                                  -0.0000
 soc/_06049_                                                  -0.0000
 soc/_05209_                                                  -0.0000
 soc/_06245_                                                  -0.0000
 soc/_06451_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_05613_                                                   0.0000
 soc/_02475_                                                  -0.0000
 soc/_05400_                                                  -0.0000
 soc/_02474_                                                  -0.0000
 soc/_04986_                                                  -0.0000
 soc/_04984_                                                  -0.0000
 soc/_06654_                                                  -0.0000
 soc/net1192                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net1186                                                  -0.0000
 soc/_13533_                                                  -0.0000
 soc/net1173                                                  -0.0000
 soc/net3821                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_05187_                                                  -0.0000
 soc/net1125                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0   0.0000
 soc/net1120                                                  -0.0000
 soc/_02468_                                                  -0.0000
 soc/_13532_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net1114                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0   0.0000
 soc/net1109                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net1101                                                  -0.0000
 soc/net1100                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 soc/_04978_                                                  -0.0000
 soc/net3801                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_13530_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 soc/_06646_                                                  -0.0000
 soc/_06431_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net1086                                                  -0.0000
 soc/net1081                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0  -0.0000
 soc/_05808_                                                  -0.0000
 soc/net1073                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net1061                                                  -0.0000
 soc/_05597_                                                  -0.0000
 soc/_12271_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_05385_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 soc/net1024                                                  -0.0000
 soc/net1020                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net3792                                                  -0.0000
 soc/net1002                                                  -0.0000
 soc/net3790                                                  -0.0000
 soc/_11642_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_04966_                                                  -0.0000
 soc/_06427_                                                  -0.0000
 soc/_06214_                                                  -0.0000
 soc/_06212_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_05586_                                                  -0.0000
 soc/_02029_                                                  -0.0000
 soc/_05580_                                                  -0.0000
 soc/_10311_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net3772                                                  -0.0000
 soc/net3771                                                  -0.0000
 soc/_06621_                                                   0.0000
 soc/_05578_                                                  -0.0000
 soc/net3768                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net3760                                                  -0.0000
 soc/_05154_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_06197_                                                  -0.0000
 soc/_06611_                                                  -0.0000
 soc/net3745                                                  -0.0000
 soc/net3742                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_06189_                                                  -0.0000
 soc/_06396_                                                  -0.0000
 soc/net3738                                                  -0.0000
 soc/_06184_                                                  -0.0000
 soc/_05558_                                                  -0.0000
 soc/net3736                                                  -0.0000
 soc/_05346_                                                  -0.0000
 soc/_05764_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_06388_                                                   0.0000
 soc/_06178_                                                  -0.0000
 soc/net3724                                                  -0.0000
 soc/_06380_                                                  -0.0000
 soc/net3723                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_05961_                                                  -0.0000
 soc/_04910_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 soc/_06797_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_06370_                                                  -0.0000
 soc/_05322_                                                  -0.0000
 soc/_04695_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_06579_                                                  -0.0000
 soc/_06365_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_04678_                                                  -0.0000
 soc/_04673_                                                  -0.0000
 soc/net987                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net356                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[4].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net355                                                   -0.0000
 soc/net350                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_02559_                                                  -0.0000
 soc/_02557_                                                  -0.0000
 soc/net347                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net343                                                   -0.0000
 soc/net342                                                   -0.0000
 soc/net341                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 soc/_02546_                                                  -0.0000
 soc/net338                                                   -0.0000
 soc/_02541_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net328                                                   -0.0000
 soc/net327                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net1743                                                  -0.0000
 soc/net1730                                                  -0.0000
 soc/net321                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_05872_                                                  -0.0000
 soc/net320                                                   -0.0000
 soc/net318                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net1549                                                  -0.0000
 soc/net1545                                                  -0.0000
 soc/net1536                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1499                                                  -0.0000
 soc/net1482                                                  -0.0000
 soc/net312                                                   -0.0000
 soc/_05425_                                                   0.0000
 soc/net310                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 soc/net305                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_02473_                                                  -0.0000
 soc/net300                                                   -0.0000
 soc/net1190                                                  -0.0000
 soc/_11638_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0   0.0000
 soc/net1187                                                  -0.0000
 soc/net1176                                                  -0.0000
 soc/net1122                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net1121                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net3689                                                  -0.0000
 soc/_13519_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net1030                                                  -0.0000
 soc/net1022                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 soc/net1018                                                  -0.0000
 soc/net1017                                                  -0.0000
 soc/net1015                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net3680                                                  -0.0000
 soc/_10325_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net3678                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 soc/_10320_                                                  -0.0000
 soc/_13518_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_10318_                                                  -0.0000
 soc/_02028_                                                  -0.0000
 soc/_10313_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_04950_                                                  -0.0000
 soc/_10305_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 soc/_02210_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_06180_                                                  -0.0000
 soc/net3662                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06385_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 soc/_09302_                                                  -0.0000
 soc/_09301_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_05941_                                                  -0.0000
 soc/_05928_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[28].A  -0.0000
 soc/_05290_                                                  -0.0000
 soc/_04872_                                                  -0.0000
 soc/net900                                                   -0.0000
 soc/_02347_                                                  -0.0000
 soc/_06309_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DEC0.EN     -0.0000
 soc/_04837_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1742                                                  -0.0000
 soc/net1739                                                  -0.0000
 soc/net1731                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/net1721                                                  -0.0000
 soc/net1720                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net1550                                                  -0.0000
 soc/net1547                                                  -0.0000
 soc/net1533                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_02071_                                                  -0.0000
 soc/net1399                                                  -0.0000
 soc/_02470_                                                   0.0000
 soc/net3615                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net1179                                                  -0.0000
 soc/_07949_                                                  -0.0000
 soc/net1063                                                  -0.0000
 soc/_10372_                                                  -0.0000
 soc/net299                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net1028                                                  -0.0000
 soc/net1019                                                  -0.0000
 soc/net1016                                                  -0.0000
 soc/net1012                                                  -0.0000
 soc/_10314_                                                  -0.0000
 soc/net294                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/net292                                                   -0.0000
 soc/net290                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0000
 soc/net289                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_06801_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0000
 soc/net285                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_2009_                                          -0.0000
 soc/_10868_                                                   0.0000
 soc/_12257_                                                  -0.0000
 soc/_10858_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN     -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_01924_                                                  -0.0000
 soc/_01922_                                                   0.0000
 soc/_01919_                                                  -0.0000
 soc/_01918_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net272                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DEC0.EN     -0.0000
 soc/net271                                                   -0.0000
 soc/_01907_                                                  -0.0000
 soc/net270                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_01903_                                                  -0.0000
 soc/_01901_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DEC0.EN      0.0000
 soc/_09220_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net1735                                                  -0.0000
 soc/net1723                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net1546                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0000
 soc/net1522                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/net1513                                                  -0.0000
 soc/net1511                                                  -0.0000
 soc/net1503                                                  -0.0000
 soc/net1502                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[22].X  -0.0000
 soc/_04584_                                                  -0.0000
 soc/_10334_                                                  -0.0000
 soc/_04559_                                                  -0.0000
 soc/_02462_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_02459_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_02025_                                                  -0.0000
 soc/_02020_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net233                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_01925_                                                  -0.0000
 soc/_01920_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net1714                                                  -0.0000
 soc/net1712                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net1708                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DEC0.EN     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1530                                                  -0.0000
 soc/net1509                                                  -0.0000
 soc/net1508                                                  -0.0000
 soc/net1494                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net1475                                                  -0.0000
 soc/net1472                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0000
 soc/_01618_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[18].X  -0.0000
 soc/_02023_                                                   0.0000
 soc/_05774_                                                  -0.0000
 soc/_02006_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_01958_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net1711                                                  -0.0000
 soc/net3563                                                  -0.0000
 soc/net3560                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net1495                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0000
 soc/net3557                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net3556                                                  -0.0000
 soc/net3553                                                  -0.0000
 soc/_10243_                                                   0.0000
 soc/net3552                                                  -0.0000
 soc/net3551                                                  -0.0000
 soc/_01951_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net3528                                                  -0.0000
 soc/net3527                                                  -0.0000
 soc/_09869_                                                   0.0000
 soc/net3525                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/net1722                                                  -0.0000
 soc/net3522                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0000
 soc/net3521                                                  -0.0000
 soc/net3520                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net1449                                                  -0.0000
 soc/_09962_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net3510                                                  -0.0000
 soc/net3509                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/_2005_                                           0.0000
 soc/_13501_                                                  -0.0000
 soc/_04459_                                                  -0.0000
 soc/net3503                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_01948_                                                  -0.0000
 soc/_01946_                                                  -0.0000
 soc/_01945_                                                  -0.0000
 soc/_01944_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_01941_                                                   0.0000
 soc/_01940_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net1853                                                  -0.0000
 soc/net1527                                                  -0.0000
 soc/net1802                                                  -0.0000
 soc/_01891_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_10585_                                                  -0.0000
 soc/net3484                                                  -0.0000
 soc/_02271_                                                  -0.0000
 soc/net3483                                                  -0.0000
 soc/_02269_                                                  -0.0000
 soc/net3482                                                  -0.0000
 soc/net3481                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_02036_                                                   0.0000
 soc/_02244_                                                  -0.0000
 soc/net3469                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_02230_                                                  -0.0000
 soc/_02219_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0000
 soc/_02214_                                                  -0.0000
 soc/net3460                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/net3459                                                  -0.0000
 soc/_13496_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net1861                                                  -0.0000
 soc/net3446                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/net1857                                                  -0.0000
 soc/_09859_                                                  -0.0000
 soc/net1507                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net1523                                                  -0.0000
 soc/_03113_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_02268_                                                  -0.0000
 soc/_02262_                                                   0.0000
 soc/_11605_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0000
 soc/_11603_                                                  -0.0000
 soc/_02252_                                                  -0.0000
 soc/_02251_                                                   0.0000
 soc/_09995_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_13275_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_02011_                                                  -0.0000
 soc/_02224_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_09303_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_11797_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net1863                                                  -0.0000
 soc/net1862                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net1858                                                  -0.0000
 soc/_04547_                                                   0.0000
 soc/_12625_                                                  -0.0000
 soc/_12455_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_03109_                                                  -0.0000
 soc/_09145_                                                  -0.0000
 soc/_03105_                                                  -0.0000
 soc/_11577_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN_buf     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_12225_                                                   0.0000
 soc/_03309_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_03097_                                                  -0.0000
 soc/_03096_                                                   0.0000
 soc/_03095_                                                  -0.0000
 soc/net1709                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_13630_                                                  -0.0000
 soc/_13715_                                                  -0.0000
 soc/_03094_                                                  -0.0000
 soc/_04533_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_03065_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_09305_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN_buf     -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_10292_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 housekeeping/_2105_                                          -0.0000
 soc/_00929_                                                  -0.0000
 soc/_03017_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_03014_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_04509_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_11745_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_04241_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 soc/_04240_                                                  -0.0000
 soc/_00898_                                                  -0.0000
 soc/_00894_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_00892_                                                  -0.0000
 soc/net4719                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_12100_                                                  -0.0000
 soc/net4717                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net4715                                                  -0.0000
 soc/net4714                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_12077_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 soc/_04179_                                                  -0.0000
 soc/net4706                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_12246_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net1504                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_04149_                                                  -0.0000
 soc/_12014_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_03307_                                                  -0.0000
 soc/_12152_                                                  -0.0000
 soc/_03306_                                                  -0.0000
 soc/_04491_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0000
 soc/_11739_                                                  -0.0000
 soc/_11737_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0000
 soc/_03089_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/net4698                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 soc/_03296_                                                   0.0000
 soc/_03086_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/net4695                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_12208_                                                  -0.0000
 soc/_01908_                                                  -0.0000
 soc/_01909_                                                  -0.0000
 soc/_11999_                                                  -0.0000
 soc/_11995_                                                  -0.0000
 soc/_01910_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_03495_                                                  -0.0000
 soc/_03075_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_03071_                                                  -0.0000
 soc/_12194_                                                  -0.0000
 soc/_12193_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_03062_                                                  -0.0000
 soc/_10517_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_12176_                                                  -0.0000
 soc/_12172_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_03670_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_12158_                                                  -0.0000
 soc/_09304_                                                  -0.0000
 soc/net4661                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_12155_                                                  -0.0000
 soc/_09724_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_00932_                                                  -0.0000
 soc/net4654                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/_2104_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_10296_                                                   0.0000
 soc/_10312_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_04755_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net1013                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/_2364_                                          -0.0000
 housekeeping/_2174_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_2264_                                          -0.0000
 soc/net4644                                                   0.0000
 soc/net4642                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.WEBUF[3].A   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[29].X  -0.0000
 soc/_03013_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_04568_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_04269_                                                  -0.0000
 soc/net4635                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_04264_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[0].X       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_04261_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_11504_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_11502_                                                  -0.0000
 soc/_03005_                                                   0.0000
 soc/_11501_                                                  -0.0000
 soc/_03004_                                                   0.0000
 soc/net4621                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_13612_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_12129_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_12127_                                                  -0.0000
 soc/_12126_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_04255_                                                   0.0000
 soc/_12123_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_02784_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_12145_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/_12143_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_02985_                                                   0.0000
 soc/_12105_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net850                                                   -0.0000
 gpio_control_in_2[2]/net55                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_09045_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 gpio_control_in_2[2]/net49                                    0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_02975_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[0].X       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 gpio_control_in_2[7]/net55                                   -0.0000
 soc/_02973_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_02970_                                                   0.0000
 soc/_12099_                                                  -0.0000
 soc/_04229_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[1].X       0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 gpio_control_in_2[7]/net49                                    0.0000
 soc/_04955_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_04221_                                                   0.0000
 gpio_control_in_1a[3]/net55                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 gpio_control_in_1a[3]/net49                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_05796_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[18].X  -0.0000
 soc/_04218_                                                  -0.0000
 soc/_04217_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 gpio_control_in_1[2]/net55                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_10323_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net1865                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 gpio_control_in_1[2]/net49                                    0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[0].X       0.0000
 soc/_11653_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[4].X  -0.0000
 soc/_10604_                                                  -0.0000
 gpio_control_bidir_2[0]/net57                                -0.0000
 soc/_09004_                                                  -0.0000
 soc/net1023                                                  -0.0000
 soc/_09003_                                                  -0.0000
 gpio_control_bidir_2[0]/net55                                -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net1070                                                  -0.0000
 soc/net1576                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_00832_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_00830_                                                   0.0000
 gpio_control_bidir_2[0]/net49                                 0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 gpio_control_in_2[4]/net55                                   -0.0000
 soc/_00825_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net1123                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_04169_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net671                                                   -0.0000
 soc/_04167_                                                  -0.0000
 gpio_control_in_2[4]/net49                                    0.0000
 soc/_04166_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 gpio_control_in_1a[0]/net55                                  -0.0000
 soc/_12240_                                                  -0.0000
 soc/_04161_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 gpio_control_in_1a[0]/net51                                  -0.0000
 gpio_control_in_1a[0]/net49                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[12].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[5].A  -0.0000
 soc/_10565_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[2].X       0.0000
 soc/_12238_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_12237_                                                  -0.0000
 gpio_control_in_2[9]/net55                                   -0.0000
 soc/_05011_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_04156_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 gpio_control_in_2[9]/net49                                    0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_01010_                                                  -0.0000
 soc/net1295                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_04147_                                                  -0.0000
 gpio_control_in_1a[5]/net55                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_04146_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 gpio_control_in_1a[5]/net49                                   0.0000
 soc/_01000_                                                  -0.0000
 gpio_control_bidir_1[0]/net55                                -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_02535_                                                  -0.0000
 gpio_control_bidir_1[0]/net49                                 0.0000
 soc/_02538_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_03502_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 gpio_control_in_1[4]/net55                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_08930_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DEC0.EN                       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 gpio_control_in_1[4]/net49                                    0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_00971_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[2].X       0.0000
 soc/_12188_                                                  -0.0000
 soc/_12187_                                                  -0.0000
 gpio_control_in_2[1]/net55                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_01176_                                                  -0.0000
 soc/_00969_                                                  -0.0000
 soc/_03681_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 gpio_control_in_2[1]/net49                                    0.0000
 soc/_03676_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_12166_                                                  -0.0000
 gpio_control_bidir_2[2]/net55                                -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_03667_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[21].X                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_03665_                                                  -0.0000
 soc/_03664_                                                  -0.0000
 gpio_control_bidir_2[2]/net49                                 0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_12154_                                                  -0.0000
 gpio_control_in_2[6]/net55                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_03654_                                                  -0.0000
 soc/_00937_                                                  -0.0000
 gpio_control_in_2[6]/net49                                    0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 gpio_control_in_1a[2]/net55                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_04905_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_05744_                                                   0.0000
 soc/_12149_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 gpio_control_in_1a[2]/net49                                   0.0000
 soc/_12147_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_04276_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_12142_                                                  -0.0000
 gpio_control_in_1[1]/net55                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_04273_                                                  -0.0000
 soc/_04271_                                                   0.0000
 soc/_06174_                                                  -0.0000
 soc/_06594_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_2103_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_06598_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 gpio_control_in_1[1]/net49                                    0.0000
 housekeeping/_2342_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[3].X       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/_1962_                                          -0.0000
 housekeeping/_2173_                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 gpio_control_in_2[3]/net55                                   -0.0000
 housekeeping/_2323_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_06815_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 soc/_06616_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 gpio_control_in_2[3]/net49                                    0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 soc/_10307_                                                  -0.0000
 soc/_10308_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1511                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_06413_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 soc/_06628_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_10317_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net2094                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[2].X       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2092                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2091                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 soc/net1001                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net1507                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_10326_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1505                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net1503                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net1501                                          0.0000
 housekeeping/net2089                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2087                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2086                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net2085                                         -0.0000
 soc/net1088                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 soc/_06648_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2081                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2080                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[0].X       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/net1105                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 soc/net1115                                                  -0.0000
 housekeeping/net2079                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2078                                          0.0000
 soc/_05394_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2077                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2076                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2075                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2073                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2072                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2071                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2070                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2069                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 soc/_06241_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2068                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2067                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2066                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2063                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2061                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2060                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 soc/_05429_                                                  -0.0000
 housekeeping/net2059                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2058                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2056                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 soc/net1544                                                  -0.0000
 housekeeping/net2055                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2051                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 soc/_06496_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2048                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2046                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2041                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net438                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 soc/_06314_                                                  -0.0000
 housekeeping/net436                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2037                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2031                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net2030                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2029                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net2026                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2025                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2023                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net2022                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net997                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net995                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net993                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2019                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net991                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2015                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_05092_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net2014                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net2010                                         -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net989                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net987                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net985                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net983                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2009                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_06378_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2008                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net981                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net2007                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net2006                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net2005                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net2001                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net973                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net965                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net961                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net959                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net957                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net949                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net947                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net945                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net943                                           0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net941                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net937                                           0.0000
 soc/_01617_                                                  -0.0000
 soc/_04757_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net931                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_03647_                                                   0.0000
 housekeeping/net927                                          -0.0000
 soc/_03019_                                                  -0.0000
 soc/_03646_                                                   0.0000
 housekeeping/net925                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/net1043                                                  -0.0000
 soc/_03645_                                                  -0.0000
 housekeeping/net923                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DEC0.EN                       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_03643_                                                  -0.0000
 housekeeping/net919                                          -0.0000
 soc/_03642_                                                  -0.0000
 soc/_03641_                                                  -0.0000
 housekeeping/net917                                           0.0000
 soc/net1077                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net911                                           0.0000
 soc/_12754_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_12751_                                                  -0.0000
 housekeeping/net907                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net901                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_03413_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[2].X       0.0000
 soc/_12744_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[2].X       0.0000
 soc/_09053_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/net1110                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[29].X  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net1131                                                  -0.0000
 soc/_13684_                                                  -0.0000
 housekeeping/net1478                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_12739_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net1470                                         -0.0000
 soc/_12738_                                                  -0.0000
 housekeeping/net1468                                          0.0000
 housekeeping/net1466                                          0.0000
 housekeeping/net1464                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_02980_                                                  -0.0000
 soc/_12735_                                                  -0.0000
 housekeeping/net1458                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_12732_                                                  -0.0000
 soc/net848                                                   -0.0000
 soc/_12731_                                                  -0.0000
 housekeeping/net1448                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/net1446                                          0.0000
 housekeeping/net1444                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/_0819_                                          -0.0000
 housekeeping/net1438                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_02971_                                                  -0.0000
 housekeeping/net1436                                          0.0000
 housekeeping/net1434                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/net774                                                   -0.0000
 housekeeping/net1432                                          0.0000
 soc/net764                                                   -0.0000
 housekeeping/net1430                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_1456_                                          -0.0000
 soc/_00875_                                                  -0.0000
 soc/_00873_                                                  -0.0000
 housekeeping/net1422                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_00872_                                                  -0.0000
 housekeeping/net1998                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1996                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_03799_                                                  -0.0000
 housekeeping/net1416                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1414                                          0.0000
 soc/_09020_                                                  -0.0000
 housekeeping/net1992                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[3].X       0.0000
 housekeeping/net1412                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net1410                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DEC0.EN                       -0.0000
 housekeeping/net1408                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[3].X       0.0000
 housekeeping/net1406                                          0.0000
 housekeeping/net1983                                          0.0000
 housekeeping/net1404                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_11236_                                                   0.0000
 soc/_00857_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/net1756                                                  -0.0000
 soc/net1754                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/net1979                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_03775_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_03355_                                                  -0.0000
 soc/_03354_                                                   0.0000
 housekeeping/net1973                                          0.0000
 housekeeping/_0814_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_11002_                                                  -0.0000
 housekeeping/net1969                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_11415_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/net1964                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_11197_                                                  -0.0000
 soc/_00817_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_00815_                                                  -0.0000
 housekeeping/net1956                                          0.0000
 soc/_00813_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/net1349                                                  -0.0000
 soc/net1316                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/net1945                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_00808_                                                  -0.0000
 soc/_00807_                                                  -0.0000
 soc/net1296                                                  -0.0000
 housekeeping/net1936                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1932                                         -0.0000
 housekeeping/net1931                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net1927                                          0.0000
 soc/_12010_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_01004_                                                   0.0000
 soc/_01001_                                                   0.0000
 soc/_11382_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/net1921                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_06744_                                                  -0.0000
 housekeeping/net1919                                          0.0000
 housekeeping/net1918                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_12215_                                                  -0.0000
 housekeeping/net1916                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_00789_                                                   0.0000
 housekeeping/net1915                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_00786_                                                  -0.0000
 housekeeping/net1913                                          0.0000
 housekeeping/net1912                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_00784_                                                   0.0000
 housekeeping/net1910                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_00782_                                                   0.0000
 housekeeping/net899                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net891                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1909                                          0.0000
 housekeeping/net1908                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 housekeeping/net1907                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net1905                                         -0.0000
 soc/_03702_                                                  -0.0000
 housekeeping/net1903                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_11152_                                                  -0.0000
 soc/_08933_                                                  -0.0000
 housekeeping/net1901                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[6].A  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net1900                                         -0.0000
 soc/net966                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_00773_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/net883                                           0.0000
 housekeeping/net303                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net881                                           0.0000
 soc/_09136_                                                  -0.0000
 housekeeping/net879                                          -0.0000
 housekeeping/net877                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net873                                           0.0000
 soc/_09132_                                                  -0.0000
 housekeeping/net871                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_09131_                                                  -0.0000
 housekeeping/net869                                           0.0000
 soc/_03697_                                                  -0.0000
 housekeeping/net867                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/net865                                           0.0000
 soc/_00769_                                                   0.0000
 housekeeping/net863                                           0.0000
 housekeeping/net861                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net859                                           0.0000
 soc/_03692_                                                  -0.0000
 housekeeping/net857                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_00766_                                                  -0.0000
 housekeeping/net855                                           0.0000
 housekeeping/net853                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net851                                           0.0000
 housekeeping/net849                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[1].X       0.0000
 housekeeping/net847                                           0.0000
 housekeeping/net845                                           0.0000
 soc/_04895_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net843                                           0.0000
 housekeeping/net839                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net837                                           0.0000
 housekeeping/net835                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/net831                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_11978_                                                  -0.0000
 soc/_11559_                                                  -0.0000
 housekeeping/net829                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_11977_                                                  -0.0000
 housekeeping/net827                                           0.0000
 housekeeping/net825                                           0.0000
 housekeeping/net823                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/net819                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/net813                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net809                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/_00948_                                                   0.0000
 housekeeping/net801                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_00943_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net1394                                         -0.0000
 soc/_09090_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_03443_                                                  -0.0000
 soc/_03651_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_02604_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_09088_                                                  -0.0000
 soc/_03649_                                                  -0.0000
 housekeeping/net1376                                          0.0000
 housekeeping/net1374                                          0.0000
 housekeeping/net1372                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[12].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/net1370                                          0.0000
 housekeeping/net1368                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net1366                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net1362                                         -0.0000
 housekeeping/net1356                                          0.0000
 housekeeping/net1354                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_2262_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_00088_                                                  -0.0000
 housekeeping/net1348                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/net1344                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_03637_                                                  -0.0000
 housekeeping/net1338                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1330                                          0.0000
 housekeeping/net1326                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_12755_                                                  -0.0000
 housekeeping/_2451_                                          -0.0000
 soc/_12752_                                                  -0.0000
 housekeeping/net1897                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net1318                                          0.0000
 housekeeping/net1896                                          0.0000
 soc/_09062_                                                  -0.0000
 housekeeping/net1895                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_00903_                                                  -0.0000
 housekeeping/net1893                                          0.0000
 housekeeping/net1892                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_04733_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net1887                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net1308                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_11272_                                                  -0.0000
 housekeeping/net1883                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net1300                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/net1876                                          0.0000
 soc/net877                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/net874                                                   -0.0000
 soc/net872                                                   -0.0000
 soc/net867                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net799                                           0.0000
 housekeeping/net797                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_12730_                                                  -0.0000
 housekeeping/net793                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net1805                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_06847_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net1803                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net1033                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/net2746                                                  -0.0000
 housekeeping/net787                                           0.0000
 housekeeping/net785                                           0.0000
 soc/_13147_                                                  -0.0000
 housekeeping/net781                                           0.0000
 soc/net1050                                                  -0.0000
 soc/net1052                                                  -0.0000
 soc/net1056                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/net777                                          -0.0000
 housekeeping/net775                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_12728_                                                  -0.0000
 soc/_12727_                                                  -0.0000
 housekeeping/net771                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/net777                                                   -0.0000
 housekeeping/net769                                           0.0000
 housekeeping/net767                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/_06859_                                                  -0.0000
 soc/net765                                                   -0.0000
 housekeeping/net765                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/net749                                                   -0.0000
 soc/_03805_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 housekeeping/net755                                           0.0000
 soc/_11252_                                                  -0.0000
 housekeeping/net753                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[7].X  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 housekeeping/net751                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net747                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net743                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_11035_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_00862_                                                  -0.0000
 soc/_00861_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 soc/_02956_                                                  -0.0000
 soc/_13121_                                                  -0.0000
 housekeeping/net733                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/net727                                          -0.0000
 housekeeping/net725                                           0.0000
 housekeeping/net721                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.EN0                        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_03785_                                                  -0.0000
 housekeeping/net719                                           0.0000
 soc/_00859_                                                  -0.0000
 housekeeping/net717                                           0.0000
 housekeeping/net715                                           0.0000
 housekeeping/net713                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/net711                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/net709                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 housekeeping/net705                                           0.0000
 housekeeping/net703                                           0.0000
 soc/_06673_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/_2449_                                          -0.0000
 soc/_02943_                                                  -0.0000
 soc/_02942_                                                  -0.0000
 housekeeping/net1298                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_02941_                                                   0.0000
 soc/_03779_                                                  -0.0000
 housekeeping/net1294                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_03778_                                                  -0.0000
 housekeeping/net1292                                         -0.0000
 housekeeping/net1290                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/net1288                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03350_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[3].A       0.0000
 housekeeping/net1280                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_06474_                                                  -0.0000
 housekeeping/net1274                                          0.0000
 soc/_02931_                                                  -0.0000
 housekeeping/net1272                                          0.0000
 housekeeping/net1268                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_11215_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1260                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/net1256                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_08990_                                                  -0.0000
 housekeeping/net1254                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/net1248                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 housekeeping/net1242                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_05232_                                                  -0.0000
 housekeeping/net1240                                         -0.0000
 soc/_03332_                                                  -0.0000
 soc/_02518_                                                  -0.0000
 housekeeping/_2443_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_08982_                                                  -0.0000
 housekeeping/net1238                                          0.0000
 housekeeping/net1236                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_06076_                                                  -0.0000
 housekeeping/net1234                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/net1230                                          0.0000
 housekeeping/net1228                                         -0.0000
 soc/_00819_                                                  -0.0000
 housekeeping/net1226                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/net1222                                         -0.0000
 soc/_00816_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1799                                          0.0000
 soc/net1351                                                  -0.0000
 housekeeping/net1218                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/net1326                                                  -0.0000
 soc/net1317                                                  -0.0000
 housekeeping/net1795                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_08968_                                                  -0.0000
 housekeeping/net1210                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/net1206                                          0.0000
 housekeeping/net1783                                         -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/net1204                                          0.0000
 soc/_00799_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1202                                          0.0000
 housekeeping/net1200                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_05883_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1779                                          0.0000
 housekeeping/net1773                                          0.0000
 housekeeping/net1771                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_12427_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/net1763                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_04841_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_02120_                                                  -0.0000
 housekeeping/net1757                                          0.0000
 soc/_13259_                                                  -0.0000
 housekeeping/net1755                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_00994_                                                  -0.0000
 soc/_02125_                                                  -0.0000
 housekeeping/net1753                                          0.0000
 housekeeping/net1751                                          0.0000
 soc/_02128_                                                  -0.0000
 soc/_00993_                                                   0.0000
 housekeeping/net1749                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/net1743                                          0.0000
 soc/_13253_                                                  -0.0000
 housekeeping/net1741                                          0.0000
 soc/_13251_                                                  -0.0000
 housekeeping/net1739                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_04641_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_02661_                                                  -0.0000
 housekeeping/net1737                                          0.0000
 soc/_02131_                                                  -0.0000
 soc/_03499_                                                  -0.0000
 soc/_03498_                                                  -0.0000
 soc/_03497_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_02137_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_00989_                                                  -0.0000
 housekeeping/net1729                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_11363_                                                  -0.0000
 soc/_11990_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_00985_                                                  -0.0000
 housekeeping/net1721                                          0.0000
 housekeeping/net1717                                          0.0000
 housekeeping/net1715                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net1713                                         -0.0000
 housekeeping/net1711                                         -0.0000
 soc/_12615_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net692                                           0.0000
 housekeeping/net690                                           0.0000
 soc/_11985_                                                  -0.0000
 housekeeping/net1709                                          0.0000
 housekeeping/net1707                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[0].X  -0.0000
 housekeeping/net1705                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/net688                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/net686                                           0.0000
 housekeeping/net682                                          -0.0000
 housekeeping/net680                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_09126_                                                  -0.0000
 housekeeping/net678                                           0.0000
 soc/_09125_                                                  -0.0000
 soc/net939                                                   -0.0000
 housekeeping/net676                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_11347_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_03687_                                                  -0.0000
 housekeeping/net668                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net956                                                   -0.0000
 housekeeping/net660                                           0.0000
 housekeeping/net658                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/net973                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/net656                                           0.0000
 soc/_08912_                                                  -0.0000
 housekeeping/net654                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].A       0.0000
 soc/_08911_                                                  -0.0000
 housekeeping/net652                                           0.0000
 housekeeping/net644                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[14].X                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_00960_                                                  -0.0000
 housekeeping/net641                                           0.0000
 housekeeping/net639                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/net635                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 housekeeping/net633                                           0.0000
 housekeeping/net631                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net627                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_11961_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_08905_                                                  -0.0000
 soc/_11960_                                                  -0.0000
 soc/_08904_                                                  -0.0000
 housekeeping/net610                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 housekeeping/net608                                          -0.0000
 soc/_02838_                                                   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1196                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1194                                          0.0000
 housekeeping/net1192                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/net1190                                          0.0000
 housekeeping/net1186                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_03241_                                                  -0.0000
 soc/_00731_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].A       0.0000
 housekeeping/_2437_                                          -0.0000
 housekeeping/net1179                                         -0.0000
 soc/_00727_                                                  -0.0000
 housekeeping/net1177                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/net1173                                          0.0000
 housekeeping/net1171                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_2296_                                          -0.0000
 housekeeping/_2341_                                          -0.0000
 housekeeping/net1167                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_2184_                                          -0.0000
 housekeeping/net1165                                          0.0000
 housekeeping/_1960_                                          -0.0000
 housekeeping/net1163                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_1803_                                          -0.0000
 soc/_05540_                                                  -0.0000
 soc/_05332_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[8].X                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_2225_                                          -0.0000
 housekeeping/_1429_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[12].X                   -0.0000
 housekeeping/net1152                                         -0.0000
 housekeeping/net1150                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/_2163_                                          -0.0000
 housekeeping/net1148                                         -0.0000
 housekeeping/_1995_                                          -0.0000
 housekeeping/net1146                                          0.0000
 housekeeping/_2261_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1144                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 soc/_02414_                                                  -0.0000
 housekeeping/net1136                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net1134                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net1132                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net1130                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net1128                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1126                                          0.0000
 housekeeping/net1124                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net1697                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net1118                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 soc/_06198_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net1695                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 soc/_05366_                                                  -0.0000
 soc/_10938_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net1693                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1110                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1689                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net1687                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 soc/_06421_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net1685                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[8].X                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net1106                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net1104                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net1681                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1102                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net1100                                         -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 housekeeping/net1673                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net1671                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1669                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/net1160                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 soc/net1162                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 soc/net1171                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1659                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net1655                                          0.0000
 soc/_06866_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 housekeeping/net1653                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/net1204                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net1207                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/net1217                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 soc/net1220                                                  -0.0000
 soc/net1224                                                  -0.0000
 soc/net1225                                                  -0.0000
 housekeeping/net1647                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[1].A       0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net1645                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1643                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 soc/_05203_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1639                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1635                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_13677_                                                  -0.0000
 soc/_13663_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 housekeeping/net1633                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 housekeeping/net1631                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 soc/_05219_                                                  -0.0000
 soc/_11098_                                                  -0.0000
 housekeeping/net1627                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_11515_                                                  -0.0000
 housekeeping/net1623                                          0.0000
 soc/_08876_                                                  -0.0000
 housekeeping/net1621                                         -0.0000
 housekeeping/net1619                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/net1617                                          0.0000
 housekeeping/net1615                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_11927_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 housekeeping/net1601                                          0.0000
 housekeeping/net589                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[8].X                    -0.0000
 housekeeping/net573                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_08857_                                                  -0.0000
 housekeeping/net571                                           0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_0831_                                          -0.0000
 soc/_11487_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_11485_                                                  -0.0000
 soc/_11484_                                                  -0.0000
 housekeeping/net536                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_11482_                                                  -0.0000
 housekeeping/net1098                                          0.0000
 soc/_05237_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 mgmt_buffers/net1456                                         -0.0000
 soc/net873                                                   -0.0000
 housekeeping/net1096                                          0.0000
 soc/net856                                                   -0.0000
 soc/net855                                                   -0.0000
 housekeeping/net1094                                          0.0000
 soc/net847                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net1086                                         -0.0000
 housekeeping/net1084                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_06920_                                                  -0.0000
 housekeeping/net1082                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/net1076                                          0.0000
 housekeeping/net1074                                          0.0000
 soc/net785                                                   -0.0000
 housekeeping/net1072                                          0.0000
 soc/_05047_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/net781                                                   -0.0000
 soc/net776                                                   -0.0000
 housekeeping/net1068                                         -0.0000
 soc/net771                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net752                                                   -0.0000
 soc/net750                                                   -0.0000
 soc/net748                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/net1054                                          0.0000
 soc/net731                                                   -0.0000
 housekeeping/net1052                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[8].X                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_12712_                                                  -0.0000
 housekeeping/net1041                                          0.0000
 soc/_09029_                                                  -0.0000
 soc/_12711_                                                   0.0000
 housekeeping/net1039                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 housekeeping/net1035                                         -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_09025_                                                  -0.0000
 housekeeping/net1033                                          0.0000
 soc/_11036_                                                  -0.0000
 housekeeping/net1031                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[19].A  -0.0000
 soc/_11034_                                                  -0.0000
 housekeeping/net1027                                         -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1025                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/net1021                                         -0.0000
 housekeeping/net1599                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_09015_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net933                                                   -0.0000
 housekeeping/net1017                                          0.0000
 soc/_11022_                                                  -0.0000
 housekeeping/net1595                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 housekeeping/net1593                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_11436_                                                  -0.0000
 housekeeping/net1011                                          0.0000
 housekeeping/_2478_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_11434_                                                  -0.0000
 housekeeping/net1589                                         -0.0000
 soc/_00846_                                                  -0.0000
 housekeeping/net1009                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_00843_                                                  -0.0000
 soc/_13105_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].A       0.0000
 housekeeping/net1583                                          0.0000
 housekeeping/net1003                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 housekeeping/net1581                                          0.0000
 housekeeping/net1001                                          0.0000
 soc/_11422_                                                  -0.0000
 housekeeping/net1579                                         -0.0000
 housekeeping/net1577                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_13096_                                                  -0.0000
 housekeeping/net1573                                          0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_13094_                                                  -0.0000
 soc/_12460_                                                  -0.0000
 housekeeping/net1569                                          0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/net1565                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net1563                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/_2475_                                          -0.0000
 housekeeping/net1559                                          0.0000
 housekeeping/net1557                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   -0.0000
 housekeeping/net1553                                         -0.0000
 housekeeping/net1549                                          0.0000
 housekeeping/net1547                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net1360                                                  -0.0000
 housekeeping/net1541                                          0.0000
 housekeeping/_2473_                                          -0.0000
 housekeeping/_0829_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/net1539                                          0.0000
 soc/net1324                                                  -0.0000
 housekeeping/net1537                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[14].X                   -0.0000
 soc/net1315                                                  -0.0000
 soc/net1302                                                  -0.0000
 housekeeping/net1535                                          0.0000
 housekeeping/net1533                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1529                                          0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/net1527                                          0.0000
 housekeeping/net1525                                         -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_05337_                                                  -0.0000
 soc/_05969_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_11184_                                                  -0.0000
 housekeeping/net1523                                         -0.0000
 housekeeping/net1521                                         -0.0000
 housekeeping/net1519                                          0.0000
 housekeeping/net1517                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[21].A                   -0.0000
 gpio_control_in_2[8]/net55                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_00800_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_12437_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_11387_                                                  -0.0000
 gpio_control_in_2[8]/net49                                    0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 gpio_control_in_1a[4]/shift_register[8]                       0.0000
 gpio_control_in_1a[4]/shift_register[11]                     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_13263_                                                  -0.0000
 gpio_control_in_1a[4]/shift_register[1]                       0.0000
 soc/_04932_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_02422_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[14].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 gpio_control_in_1a[4]/shift_register[6]                       0.0000
 gpio_control_in_1a[4]/shift_register[0]                       0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_00992_                                                  -0.0000
 soc/_00991_                                                  -0.0000
 gpio_control_in_1a[4]/shift_register[9]                       0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/_13252_                                                  -0.0000
 clock_ctrl/reset_delay[2]                                     0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 clock_ctrl/reset_delay[1]                                    -0.0000
 gpio_control_in_1[3]/shift_register[8]                        0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 gpio_control_in_1[3]/shift_register[11]                      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_00980_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_13244_                                                  -0.0000
 gpio_control_in_1[3]/shift_register[1]                        0.0000
 gpio_control_in_1[3]/shift_register[6]                        0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[12].X                   -0.0000
 gpio_control_in_1[3]/shift_register[0]                        0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_11147_                                                  -0.0000
 gpio_control_in_1[3]/shift_register[9]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_11981_                                                  -0.0000
 gpio_control_in_2[0]/shift_register[11]                      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_02439_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_00975_                                                  -0.0000
 gpio_control_in_2[0]/shift_register[1]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_12608_                                                  -0.0000
 gpio_control_in_2[0]/shift_register[6]                        0.0000
 gpio_control_in_2[0]/shift_register[0]                        0.0000
 gpio_control_in_2[0]/shift_register[9]                        0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 gpio_control_bidir_2[1]/shift_register[8]                     0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_00757_                                                  -0.0000
 gpio_control_bidir_2[1]/shift_register[11]                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_00965_                                                  -0.0000
 soc/_05370_                                                  -0.0000
 soc/_00755_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_00753_                                                  -0.0000
 soc/_05589_                                                  -0.0000
 gpio_control_bidir_2[1]/shift_register[1]                     0.0000
 soc/_00962_                                                  -0.0000
 gpio_control_bidir_2[1]/shift_register[6]                     0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 gpio_control_bidir_2[1]/shift_register[0]                     0.0000
 gpio_control_bidir_2[1]/shift_register[9]                     0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 gpio_control_in_2[5]/shift_register[8]                        0.0000
 soc/_09112_                                                  -0.0000
 gpio_control_in_2[5]/shift_register[11]                      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_09111_                                                  -0.0000
 soc/_11965_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_09110_                                                  -0.0000
 soc/_11963_                                                  -0.0000
 gpio_control_in_2[5]/shift_register[1]                        0.0000
 soc/_05386_                                                   0.0000
 soc/_00953_                                                  -0.0000
 gpio_control_in_2[5]/shift_register[6]                        0.0000
 gpio_control_in_2[5]/shift_register[0]                        0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_09109_                                                  -0.0000
 gpio_control_in_2[5]/shift_register[9]                        0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 gpio_control_in_1a[1]/shift_register[8]                       0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/_11955_                                                  -0.0000
 gpio_control_in_1a[1]/shift_register[11]                     -0.0000
 soc/_11954_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.A0BUF[4].X                     0.0000
 gpio_control_in_1a[1]/shift_register[1]                       0.0000
 soc/net1141                                                  -0.0000
 gpio_control_in_1a[1]/shift_register[6]                       0.0000
 soc/net1148                                                  -0.0000
 gpio_control_in_1a[1]/shift_register[0]                       0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net1159                                                  -0.0000
 gpio_control_in_1[0]/shift_register[8]                        0.0000
 soc/_05818_                                                  -0.0000
 gpio_control_in_1[0]/shift_register[11]                      -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 gpio_control_in_1[0]/shift_register[1]                        0.0000
 gpio_control_in_1[0]/shift_register[6]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 gpio_control_in_1[0]/shift_register[0]                        0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_05192_                                                   0.0000
 soc/_09086_                                                  -0.0000
 soc/net1215                                                  -0.0000
 soc/_05195_                                                   0.0000
 gpio_control_in_1[0]/shift_register[9]                        0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 gpio_control_bidir_1[1]/shift_register[8]                     0.0000
 gpio_control_bidir_1[1]/shift_register[11]                   -0.0000
 housekeeping/_2159_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 gpio_control_bidir_1[1]/shift_register[10]                    0.0000
 gpio_control_bidir_1[1]/shift_register[1]                     0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_1825_                                          -0.0000
 gpio_control_bidir_1[1]/shift_register[6]                     0.0000
 gpio_control_bidir_1[1]/shift_register[0]                     0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 housekeeping/_2298_                                           0.0000
 gpio_control_in_1[5]/shift_register[11]                      -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/_2181_                                          -0.0000
 housekeeping/_1959_                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 gpio_control_in_1[5]/shift_register[1]                        0.0000
 housekeeping/_1791_                                          -0.0000
 gpio_control_in_1[5]/shift_register[6]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 housekeeping/_2165_                                          -0.0000
 gpio_control_in_1[5]/shift_register[0]                        0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 housekeeping/_1780_                                          -0.0000
 gpio_control_in_1[5]/shift_register[9]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_11097_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[8]       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[7]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[6]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[3]       0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net1465                                                  -0.0000
 soc/net1466                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[2]       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[1]      -0.0000
 soc/_00080_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[0]       0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[30]      0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_00078_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_00077_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[29]      0.0000
 soc/_00071_                                                  -0.0000
 soc/_11918_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[26]      0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.A0BUF[4].X                    -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[18].X                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[16].X                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[24]      0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_11913_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[21]      0.0000
 soc/_08852_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[27]     -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[20]     -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_08849_                                                  -0.0000
 soc/_08848_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_07588_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[20]      0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[29].X                   -0.0000
 soc/net869                                                   -0.0000
 soc/net868                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[8]      -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net853                                                   -0.0000
 soc/net846                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[6]      -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/net839                                                   -0.0000
 soc/_06493_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[2]      -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[17]      0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/net796                                                   -0.0000
 soc/net795                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[16]     -0.0000
 soc/net794                                                   -0.0000
 soc/net793                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/net792                                                   -0.0000
 soc/net791                                                   -0.0000
 soc/net790                                                   -0.0000
 soc/net789                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[23].X                   -0.0000
 soc/net786                                                   -0.0000
 soc/net784                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/net751                                                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_08823_                                                  -0.0000
 soc/_11040_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_11026_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/_00854_                                                  -0.0000
 soc/_05264_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[14]     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_11021_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[12]      0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[11]     -0.0000
 soc/_03564_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[31]     -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_03560_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[8]      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[6]      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net1608                                                  -0.0000
 soc/_13101_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[31]      0.0000
 soc/_13100_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[5]      -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_03558_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[4]      -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[16].X                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[29]      0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[3]       0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[27]      0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[1]       0.0000
 soc/_13095_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[0]       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[25]      0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[14].X                   -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_13090_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[23]      0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_08775_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[27]      0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net945                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[20]      0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[26]      0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[7].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/net1364                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[24]     -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[22]     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net1347                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[21]      0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/net1323                                                  -0.0000
 soc/net1321                                                  -0.0000
 soc/net1318                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_07502_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net1297                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[23]     -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/_05511_                                                  -0.0000
 soc/net1283                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[29]     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[28]      0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[21]      0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].A       0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_08955_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[22]     -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[21]     -0.0000
 soc/_08953_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[20]      0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_08950_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[19]     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[18]      0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[15]      0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/_08949_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[13]      0.0000
 soc/_08940_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[6]       0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[12]      0.0000
 soc/_07680_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[5]       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[11]     -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_13245_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[4]      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_13241_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[10]     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_03489_                                                  -0.0000
 soc/_11143_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[3]       0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_11141_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[15]     -0.0000
 soc/_05541_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[19].X                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[17].A                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[2]      -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_09117_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[17]      0.0000
 soc/_04926_                                                  -0.0000
 soc/_05133_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[10]      0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[15]     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[14]     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[13]     -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].A       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[19]     -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_11114_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[18]     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[16]     -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[15]      0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_09095_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_08888_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[25]     -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[10]      0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[23]      0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[29]      0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[22]      0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/_11099_                                                  -0.0000
 housekeeping/_2152_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[21]      0.0000
 housekeeping/_1988_                                           0.0000
 soc/_05156_                                                  -0.0000
 housekeeping/_1987_                                          -0.0000
 housekeeping/_1986_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[26]     -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/_1985_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/_1980_                                          -0.0000
 housekeeping/net1949                                          0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[22]      0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 housekeeping/net1947                                          0.0000
 housekeeping/_1976_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[20]     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_1975_                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/_1812_                                          -0.0000
 soc/_05377_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 housekeeping/_2077_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[14]      0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/_2017_                                          -0.0000
 housekeeping/_2223_                                           0.0000
 soc/_06009_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[13]     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[12]     -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_05174_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/_05177_                                                   0.0000
 housekeeping/_1997_                                          -0.0000
 housekeeping/_1993_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[10]      0.0000
 housekeeping/_1992_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[16]      0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[14]      0.0000
 soc/_11095_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[13]     -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_03848_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[12]     -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[23].X                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[10]      0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[8]       0.0000
 soc/_03845_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[7]       0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[5]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[4]       0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[2]       0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[1]       0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_12548_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[0]       0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[7]      -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[6]      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[5]      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[4]       0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[3]       0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[1]      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[0]      -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/net871                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net870                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.Do0[9]                         0.0000
 soc/net845                                                   -0.0000
 soc/net844                                                   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.Do0[8]                        -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/net843                                                   -0.0000
 soc/net840                                                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[9]                        -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[9]                        -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net780                                                   -0.0000
 soc/net757                                                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[8]                         0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[5]                         0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[5]                         0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.Do0[1]                         0.0000
 soc/_11010_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_00841_                                                  -0.0000
 soc/net1611                                                  -0.0000
 soc/_06262_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[3]                        -0.0000
 soc/net1606                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_00831_                                                   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_03542_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[0]                        -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[27]                       -0.0000
 soc/_12032_                                                   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[25]                        0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_06482_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[24]                        0.0000
 soc/net1388                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[23]                        0.0000
 soc/_06067_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/net1369                                                  -0.0000
 soc/net1368                                                  -0.0000
 soc/net1365                                                  -0.0000
 soc/net1363                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[20]                       -0.0000
 soc/net1358                                                  -0.0000
 soc/net1356                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[6]                        -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[18].X                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[16].X                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[19].X                   -0.0000
 soc/net1345                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[31]                        0.0000
 soc/_06498_                                                  -0.0000
 soc/net1341                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[5]                         0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/net1333                                                  -0.0000
 soc/net1331                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[30]                       -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[1]                         0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/_03521_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[0]                         0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.Do0[22]                       -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[19]                        0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[17]                       -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_03516_                                                  -0.0000
 soc/_03725_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[16]                       -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[12]                        0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[14].X                   -0.0000
 soc/_05461_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.Do0[11]                        0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[12].X                   -0.0000
 soc/_13048_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[28]                       -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[27]                       -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[26]                        0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_11154_                                                   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[25]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[24]                        0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[23]                        0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_11565_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_05892_                                                  -0.0000
 soc/_07232_                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 soc/_08908_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_11959_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[29]                        0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/_05689_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[22].X                   -0.0000
 soc/_11115_                                                   0.0000
 soc/_11323_                                                  -0.0000
 soc/_10064_                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[26]                       -0.0000
 soc/net1442                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[0].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[23]                       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[22]                        0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[21]                        0.0000
 soc/net1438                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_2359_                                           0.0000
 housekeeping/_2197_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[18]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[17]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[16]                        0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[15]                        0.0000
 housekeeping/_0377_                                          -0.0000
 housekeeping/_1807_                                          -0.0000
 housekeeping/_1594_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[23].X                   -0.0000
 housekeeping/_0373_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_0790_                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.Do0[10]                       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[19]                       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/_0788_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[18]                        0.0000
 soc/_05700_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_1947_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[16]                        0.0000
 housekeeping/_0775_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[16].TE_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[15]                       -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[24].TE_B  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[24].TE_B  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[16].TE_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[12]                       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[24].TE_B  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[11]                       -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.Do0[10]                        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/_07611_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_11923_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/_12547_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.VexRiscv.dBusWishbone_DAT_MISO[25]                  -0.0000
 soc/core.multiregimpl13_regs0                                -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/_06561_                                                  -0.0000
 soc/_06353_                                                   0.0000
 soc/core.dbg_uart_data[30]                                   -0.0000
 soc/_12944_                                                  -0.0000
 soc/net862                                                   -0.0000
 soc/net861                                                   -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/_07576_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_11256_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/core.storage_1[3][6]                                      0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_11247_                                                  -0.0000
 soc/_07554_                                                  -0.0000
 soc/core.la_ien_storage[48]                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_02104_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net1607                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[14].X  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[12][16]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_10996_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_11407_                                                  -0.0000
 soc/core.multiregimpl49_regs1                                -0.0000
 soc/net1389                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1376                                                  -0.0000
 soc/net1373                                                  -0.0000
 soc/core.multiregimpl49_regs0                                 0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_05139_                                                  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[18].X                   -0.0000
 soc/net1311                                                  -0.0000
 soc/core.litespi_state[3]                                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_04936_                                                  -0.0000
 soc/_09172_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/_03732_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1285                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][8]        0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/_11180_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1240                                                  -0.0000
 soc/net1230                                                  -0.0000
 soc/core.litespi_state[2]                                    -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/_13271_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[12][14]               0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_08958_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]  -0.0000
 soc/_03720_                                                  -0.0000
 soc/_10969_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_11170_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_03712_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_12836_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/_09148_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/_08939_                                                  -0.0000
 soc/core.litespi_state[0]                                    -0.0000
 soc/_08937_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[17][30]              -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][30]      -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 soc/_07242_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[1][29]               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_12804_                                                  -0.0000
 soc/_11125_                                                  -0.0000
 soc/_05399_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_09104_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/_10061_                                                  -0.0000
 soc/_07632_                                                  -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][4]       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_0247_                                          -0.0000
 housekeeping/_0246_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_0245_                                           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/_0240_                                          -0.0000
 housekeeping/_1880_                                          -0.0000
 housekeeping/_2209_                                           0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][3]       -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_0238_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 housekeeping/net380                                          -0.0000
 housekeeping/_1083_                                           0.0000
 housekeeping/_0230_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_1235_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_2291_                                           0.0000
 housekeeping/_0010_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_06479_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[24][12]              -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_1697_                                          -0.0000
 housekeeping/_2335_                                          -0.0000
 soc/core.multiregimpl84_regs1                                -0.0000
 housekeeping/_2015_                                          -0.0000
 soc/core.multiregimpl84_regs0                                -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/_1952_                                          -0.0000
 housekeeping/_2012_                                           0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][18]     -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_0784_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 housekeeping/_0781_                                          -0.0000
 housekeeping/_0250_                                          -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[1][24]               -0.0000
 housekeeping/_1890_                                          -0.0000
 housekeeping/_1945_                                          -0.0000
 soc/core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][0]      -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 housekeeping/_0777_                                           0.0000
 housekeeping/_0248_                                           0.0000
 soc/_06916_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[1][23]               -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[5].X                    -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[6].X                    -0.0000
 soc/_10015_                                                  -0.0000
 soc/_11473_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 soc/net799                                                   -0.0000
 soc/_08408_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[13].X                   -0.0000
 soc/net2428                                                  -0.0000
 soc/net1762                                                  -0.0000
 soc/_08380_                                                   0.0000
 soc/core.dbg_uart_data[27]                                    0.0000
 soc/net1656                                                  -0.0000
 soc/net1642                                                  -0.0000
 soc/net1633                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[6].X                    -0.0000
 soc/net1631                                                  -0.0000
 soc/net1621                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 soc/net1615                                                  -0.0000
 soc/_04845_                                                   0.0000
 soc/net1610                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]  -0.0000
 soc/_07328_                                                  -0.0000
 soc/_11425_                                                   0.0000
 soc/core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]  -0.0000
 soc/net1594                                                  -0.0000
 soc/net1587                                                  -0.0000
 soc/net1584                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[6].X                    -0.0000
 soc/net2423                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[16].X                   -0.0000
 soc/net1583                                                  -0.0000
 soc/net1580                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[13].X                   -0.0000
 soc/net2416                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1396                                                  -0.0000
 soc/net1394                                                  -0.0000
 soc/net1393                                                  -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.DIBUF[13].X                   -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/net1380                                                  -0.0000
 soc/net1378                                                  -0.0000
 soc/net1377                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1375                                                  -0.0000
 soc/_05072_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[28].A                   -0.0000
 soc/net1337                                                  -0.0000
 soc/net1332                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1312                                                  -0.0000
 soc/net1310                                                  -0.0000
 soc/_11397_                                                  -0.0000
 soc/net1289                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[10].A                   -0.0000
 soc/net1288                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[17][29]              -0.0000
 soc/net1269                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1238                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[3].A                    -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.DIBUF[13].X                   -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_08531_                                                  -0.0000
 soc/core.count[18]                                           -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_03717_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_07478_                                                  -0.0000
 soc/_12830_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.DIBUF[4].A                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_11129_                                                   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_08279_                                                  -0.0000
 soc/_08274_                                                  -0.0000
 soc/_08057_                                                  -0.0000
 soc/core.mgmtsoc_value[9]                                    -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]  -0.0000
 soc/net2390                                                  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 housekeeping/_1889_                                          -0.0000
 housekeeping/_1888_                                          -0.0000
 housekeeping/net948                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_1872_                                          -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_2033_                                          -0.0000
 housekeeping/net1365                                          0.0000
 housekeeping/_2240_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]  -0.0000
 housekeeping/_2025_                                           0.0000
 housekeeping/_2236_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/_1906_                                          -0.0000
 housekeeping/_2332_                                          -0.0000
 housekeeping/_1009_                                          -0.0000
 housekeeping/_0787_                                          -0.0000
 housekeeping/_0785_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 housekeeping/net523                                           0.0000
 soc/core.mgmtsoc_value[5]                                    -0.0000
 housekeeping/_1944_                                          -0.0000
 housekeeping/_1943_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.spi_master_miso[4]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.spi_master_miso[3]                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net859                                                   -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_08620_                                                  -0.0000
 soc/core.VexRiscv.RegFilePlugin_regFile[1][16]               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.uart_tx_fifo_consume[2]                             -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_08594_                                                  -0.0000
 soc/net1763                                                  -0.0000
 soc/net1759                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_06273_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 soc/_07332_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[2].X  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1657                                                  -0.0000
 soc/net1655                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_05657_                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/net1640                                                  -0.0000
 soc/net1638                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1632                                                  -0.0000
 soc/net1628                                                  -0.0000
 soc/net1625                                                  -0.0000
 soc/net1622                                                  -0.0000
 soc/core.multiregimpl43_regs0                                -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1616                                                  -0.0000
 soc/net1613                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1601                                                  -0.0000
 soc/net1600                                                  -0.0000
 soc/core.uart_tx_fifo_consume[0]                              0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_02096_                                                  -0.0000
 soc/_02095_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/_08369_                                                  -0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]   0.0000
 soc/_08578_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1585                                                  -0.0000
 soc/net1569                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.mgmtsoc_zero_pending                                 0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]  -0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/net1395                                                  -0.0000
 soc/core.VexRiscv._zz_RegFilePlugin_regFile_port0[30]         0.0000
 soc/net1381                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1379                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1338                                                  -0.0000
 soc/net1313                                                  -0.0000
 soc/net1309                                                  -0.0000
 soc/net1308                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[21].X  -0.0000
 soc/_04879_                                                  -0.0000
 soc/net1286                                                  -0.0000
 soc/core.uart_phy_rx_phase[20]                               -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1271                                                  -0.0000
 soc/_08962_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/net1242                                                  -0.0000
 soc/net1239                                                  -0.0000
 soc/net1237                                                  -0.0000
 soc/net1234                                                  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/_08329_                                                  -0.0000
 soc/_08535_                                                  -0.0000
 soc/_08533_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_08108_                                                  -0.0000
 soc/core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/_11364_                                                  -0.0000
 soc/_08517_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_08514_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/_08488_                                                   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[1].X  -0.0000
 soc/_08056_                                                  -0.0000
 soc/core.la_ien_storage[124]                                 -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.mgmtsoc_vexriscv_i_cmd_payload_data[4]               0.0000
 soc/_08049_                                                  -0.0000
 soc/core.VexRiscv.execute_to_memory_INSTRUCTION[13]           0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/_08250_                                                  -0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_1887_                                          -0.0000
 housekeeping/_0667_                                          -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 housekeeping/_1353_                                          -0.0000
 housekeeping/_2200_                                          -0.0000
 housekeeping/net1490                                          0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 housekeeping/net1479                                         -0.0000
 housekeeping/_1879_                                          -0.0000
 housekeeping/_1877_                                          -0.0000
 soc/_04640_                                                  -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_1876_                                          -0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 housekeeping/_1871_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[10].A  -0.0000
 housekeeping/net874                                           0.0000
 housekeeping/net868                                           0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 housekeeping/_1714_                                          -0.0000
 housekeeping/net832                                          -0.0000
 housekeeping/net812                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[15].X  -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 housekeeping/_1810_                                          -0.0000
 housekeeping/_3143_                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[30].X  -0.0000
 soc/core.la_ien_storage[120]                                 -0.0000
 housekeeping/net746                                          -0.0000
 housekeeping/net732                                          -0.0000
 housekeeping/net700                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_2029_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[26].X  -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 housekeeping/net693                                           0.0000
 housekeeping/net1702                                         -0.0000
 housekeeping/net663                                           0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/net620                                          -0.0000
 housekeeping/net1183                                          0.0000
 soc/core.storage[4][2]                                       -0.0000
 housekeeping/_0789_                                          -0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 housekeeping/_0786_                                           0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 housekeeping/_1848_                                          -0.0000
 housekeeping/net1668                                         -0.0000
 housekeeping/net1662                                          0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 housekeeping/_1845_                                          -0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 housekeeping/net588                                           0.0000
 housekeeping/net582                                          -0.0000
 housekeeping/_1471_                                          -0.0000
 soc/core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 soc/core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[31].A  -0.0000
 soc/core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 soc/core.RAM128/BLOCK[1].RAM32.DIBUF[19].X                   -0.0000
 soc/_13659_                                                  -0.0000
 soc/_13655_                                                  -0.0000
 soc/core.dbg_uart_data[5]                                     0.0000
 soc/core.VexRiscv._zz_iBusWishbone_ADR[2]                    -0.0000
 soc/core.VexRiscv._zz_iBusWishbone_ADR[1]                    -0.0000

1
