Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 04:46:43 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram/post_route_timing.rpt
| Design       : td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr0[0]                       ram_reg/ADDRARDADDR[4]         inf           
addr0[1]                       ram_reg/ADDRARDADDR[5]         inf           
addr0[2]                       ram_reg/ADDRARDADDR[6]         inf           
addr0[3]                       ram_reg/ADDRARDADDR[7]         inf           
addr0[4]                       ram_reg/ADDRARDADDR[8]         inf           
addr1[0]                       ram_reg/ADDRBWRADDR[4]         inf           
addr1[1]                       ram_reg/ADDRBWRADDR[5]         inf           
addr1[2]                       ram_reg/ADDRBWRADDR[6]         inf           
addr1[3]                       ram_reg/ADDRBWRADDR[7]         inf           
addr1[4]                       ram_reg/ADDRBWRADDR[8]         inf           
d0[0]                          ram_reg/DIADI[0]               inf           
d0[10]                         ram_reg/DIADI[10]              inf           
d0[11]                         ram_reg/DIADI[11]              inf           
d0[12]                         ram_reg/DIADI[12]              inf           
d0[13]                         ram_reg/DIADI[13]              inf           
d0[14]                         ram_reg/DIADI[14]              inf           
d0[15]                         ram_reg/DIADI[15]              inf           
d0[1]                          ram_reg/DIADI[1]               inf           
d0[2]                          ram_reg/DIADI[2]               inf           
d0[3]                          ram_reg/DIADI[3]               inf           
d0[4]                          ram_reg/DIADI[4]               inf           
d0[5]                          ram_reg/DIADI[5]               inf           
d0[6]                          ram_reg/DIADI[6]               inf           
d0[7]                          ram_reg/DIADI[7]               inf           
d0[8]                          ram_reg/DIADI[8]               inf           
d0[9]                          ram_reg/DIADI[9]               inf           
d1[0]                          ram_reg/DIBDI[0]               inf           
d1[10]                         ram_reg/DIBDI[10]              inf           
d1[11]                         ram_reg/DIBDI[11]              inf           
d1[12]                         ram_reg/DIBDI[12]              inf           
d1[13]                         ram_reg/DIBDI[13]              inf           
d1[14]                         ram_reg/DIBDI[14]              inf           
d1[15]                         ram_reg/DIBDI[15]              inf           
d1[1]                          ram_reg/DIBDI[1]               inf           
d1[2]                          ram_reg/DIBDI[2]               inf           
d1[3]                          ram_reg/DIBDI[3]               inf           
d1[4]                          ram_reg/DIBDI[4]               inf           
d1[5]                          ram_reg/DIBDI[5]               inf           
d1[6]                          ram_reg/DIBDI[6]               inf           
d1[7]                          ram_reg/DIBDI[7]               inf           
d1[8]                          ram_reg/DIBDI[8]               inf           
d1[9]                          ram_reg/DIBDI[9]               inf           
ce0                            ram_reg/ENARDEN                inf           
ce1                            ram_reg/ENBWREN                inf           
we0                            ram_reg/WEA[0]                 inf           
we0                            ram_reg/WEA[1]                 inf           
we1                            ram_reg/WEBWE[0]               inf           
we1                            ram_reg/WEBWE[1]               inf           
ram_reg/CLKARDCLK              q0[0]                          inf           
ram_reg/CLKARDCLK              q0[10]                         inf           
ram_reg/CLKARDCLK              q0[11]                         inf           
ram_reg/CLKARDCLK              q0[12]                         inf           
ram_reg/CLKARDCLK              q0[13]                         inf           
ram_reg/CLKARDCLK              q0[14]                         inf           
ram_reg/CLKARDCLK              q0[15]                         inf           
ram_reg/CLKARDCLK              q0[1]                          inf           
ram_reg/CLKARDCLK              q0[2]                          inf           
ram_reg/CLKARDCLK              q0[3]                          inf           
ram_reg/CLKARDCLK              q0[4]                          inf           
ram_reg/CLKARDCLK              q0[5]                          inf           
ram_reg/CLKARDCLK              q0[6]                          inf           
ram_reg/CLKARDCLK              q0[7]                          inf           
ram_reg/CLKARDCLK              q0[8]                          inf           
ram_reg/CLKARDCLK              q0[9]                          inf           
ram_reg/CLKBWRCLK              q1[0]                          inf           
ram_reg/CLKBWRCLK              q1[10]                         inf           
ram_reg/CLKBWRCLK              q1[11]                         inf           
ram_reg/CLKBWRCLK              q1[12]                         inf           
ram_reg/CLKBWRCLK              q1[13]                         inf           
ram_reg/CLKBWRCLK              q1[14]                         inf           
ram_reg/CLKBWRCLK              q1[15]                         inf           
ram_reg/CLKBWRCLK              q1[1]                          inf           
ram_reg/CLKBWRCLK              q1[2]                          inf           
ram_reg/CLKBWRCLK              q1[3]                          inf           
ram_reg/CLKBWRCLK              q1[4]                          inf           
ram_reg/CLKBWRCLK              q1[5]                          inf           
ram_reg/CLKBWRCLK              q1[6]                          inf           
ram_reg/CLKBWRCLK              q1[7]                          inf           
ram_reg/CLKBWRCLK              q1[8]                          inf           
ram_reg/CLKBWRCLK              q1[9]                          inf           



