// Seed: 1794856476
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri id_5,
    input wire id_6,
    input tri id_7
    , id_23,
    input wor id_8,
    input tri id_9,
    input tri id_10,
    output tri0 id_11,
    output wor id_12,
    output wire id_13,
    output wire id_14,
    input supply1 id_15,
    output tri0 id_16,
    input uwire id_17,
    input uwire id_18,
    input tri0 id_19,
    output tri0 id_20,
    output tri id_21
);
  localparam id_24 = 1'd0;
endmodule
module module_1 #(
    parameter id_4 = 32'd93
) (
    output supply0 id_0,
    output supply0 id_1,
    output tri0 id_2
    , id_6,
    input tri id_3,
    input supply1 _id_4
);
  logic [7:0] id_7;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_0,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_9 = 0;
  assign id_7[-1] = -1'b0 ? 1 & 1 & 1 : id_6[-1];
  generate
    wire [id_4 : -1 'b0 **  1] id_9 = id_3;
  endgenerate
  string id_10 = "";
  wire   id_11;
endmodule
