*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_ADC_E1]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_ADC_E1
{
    parameter
    (
        string AVERAGE = "1",
        string CALIB = "NONE",
        string REFERENCE = "INTERNAL",
        string CALIB_REFERENCE = "INTERNAL",
        string FULL_SWING = "0.5V",
        string VCM = "0.8V",
        string DIVIDER = "2",
        string ADC_MODE = "DEFAULT",
        string EVENT_DRIVE = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string ADC_MODE_1MSPS = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string CLKSWITCH = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string INTERNAL_VOL_SEL = "VDD33",
        string SINGLE_CH_SEL = "0",
        string SINGLE_CH_IN = "SINGLE_END",
        string SEQ_CH11_10_SEL = "NONE",
        string SEQ_CH9_8_SEL = "NONE",
        string SEQ_CH7_6_SEL = "NONE",
        string SEQ_CH5_4_SEL = "NONE",
        string SEQ_CH3_2_SEL = "NONE",
        string SEQ_CH1_0_SEL = "NONE",
        string SEQ_CH11_10_IN = "SINGLE_END",
        string SEQ_CH9_8_IN = "SINGLE_END",
        string SEQ_CH7_6_IN = "SINGLE_END",
        string SEQ_CH5_4_IN = "SINGLE_END",
        string SEQ_CH3_2_IN = "SINGLE_END",
        string SEQ_CH1_0_IN = "SINGLE_END",
        int TEMP_SENSOR_HIGH = 0,
        int TEMP_SENSOR_LOW = 0,
        string ADC_EN_ENABLE = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */
    );

    port
    (
        input VAUX[9:0],
        input VA[1:0] /* pragma PAP_IS_PAD_PIN */,
        input RST_N,
        input LOADSC_N,
        input DCLK /* pragma PAP_IS_CLOCK_PIN */,
        input DEN,
        input DI[15:0],
        input DWE,
        input DADDR[7:0],
        input CONVST,
        input ADC_EN,
        output DBUSY,
        output DO[15:0],
        output DRDY,
        output DMODIFIED,
        output LOGIC_DONE,
        output OVER_TEMP
    );
};
