Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 13 23:33:41 2021
| Host         : DESKTOP-JHK21PS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_du_top_control_sets_placed.rpt
| Design       : top_du_top
| Device       : xc7a50t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |              65 |           22 |
| No           | Yes                   | No                     |              81 |           39 |
| Yes          | No                    | No                     |              19 |            8 |
| Yes          | No                    | Yes                    |              50 |           24 |
| Yes          | Yes                   | No                     |              53 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------------+---------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |              Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG               | VGA/VGA/VGA_vs_i_1_n_0                 | BTN/SEVEN_SEG/TRANSCODEUR_D/reset     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | VGA/VGA/VGA_hs                         | BTN/SEVEN_SEG/TRANSCODEUR_D/reset     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | VGA/RST/addr_mem0                      | VGA/CONV/Addr_B_max_reg[20]_4         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG               |                                        |                                       |                6 |              6 |         1.00 |
|  TOPCLK/CLOCK/CLOCK_25M/E[0] |                                        | BTN/SEVEN_SEG/TRANSCODEUR_D/reset     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | BTN/BUTT/E[0]                          | BTN/SEVEN_SEG/TRANSCODEUR_D/reset     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | BTN/BUTT/s_direction_reg[0]_1[0]       | BTN/SEVEN_SEG/TRANSCODEUR_D/reset     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | VGA/VGA/v_counter                      | BTN/SEVEN_SEG/TRANSCODEUR_D/reset     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG               | TOPCLK/CLOCK/CLOCK_3Khz/CE_3k_reg_0[0] | BTN/SEVEN_SEG/TRANSCODEUR_D/reset     |                8 |             14 |         1.75 |
|  clk_IBUF_BUFG               | reset_IBUF                             | VGA/RST/cpt0                          |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG               | VGA/RST/addr_mem0                      |                                       |                8 |             19 |         2.38 |
|  clk_IBUF_BUFG               | TOPCLK/CLOCK/CLOCK_25M/CE_25M_reg_0[0] | BTN/SEVEN_SEG/TRANSCODEUR_D/reset     |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG               | VGA/VGA/pix_read_addr_rep[13]_i_2_n_0  | VGA/VGA/pix_read_addr_rep[13]_i_1_n_0 |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG               |                                        | BTN/MVM/SR[0]                         |               30 |             59 |         1.97 |
|  clk_IBUF_BUFG               |                                        | BTN/SEVEN_SEG/TRANSCODEUR_D/reset     |               28 |             79 |         2.82 |
+------------------------------+----------------------------------------+---------------------------------------+------------------+----------------+--------------+


