<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.05.27.13:15:50"
 outputDirectory="C:/Git/ArrowESC/Cyclone10GX_Rev2_Demo/ip/mcu_subsystem/ad9144_jesd204/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780I5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="sys_clk" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sys_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sys_resetn" kind="reset" start="0">
   <property name="associatedClock" value="sys_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="sys_resetn_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="link_pll_reconfig" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4096" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="link_pll_reconfig_write"
       direction="input"
       role="write"
       width="1" />
   <port name="link_pll_reconfig_read" direction="input" role="read" width="1" />
   <port
       name="link_pll_reconfig_address"
       direction="input"
       role="address"
       width="10" />
   <port
       name="link_pll_reconfig_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="link_pll_reconfig_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="link_pll_reconfig_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="link_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="250000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="link_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="link_reset" kind="reset" start="1">
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedDirectReset" value="sys_resetn" />
   <property name="associatedResetSinks" value="sys_resetn" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="link_reset_reset" direction="output" role="reset" width="1" />
  </interface>
  <interface name="link_management" kind="axi4lite" start="0">
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readAcceptanceCapability" value="1" />
   <property name="writeAcceptanceCapability" value="1" />
   <property name="combinedAcceptanceCapability" value="1" />
   <property name="readDataReorderingDepth" value="1" />
   <property name="bridgesToMaster" value="" />
   <port
       name="link_management_awvalid"
       direction="input"
       role="awvalid"
       width="1" />
   <port
       name="link_management_awaddr"
       direction="input"
       role="awaddr"
       width="12" />
   <port
       name="link_management_awprot"
       direction="input"
       role="awprot"
       width="3" />
   <port
       name="link_management_awready"
       direction="output"
       role="awready"
       width="1" />
   <port
       name="link_management_wvalid"
       direction="input"
       role="wvalid"
       width="1" />
   <port
       name="link_management_wdata"
       direction="input"
       role="wdata"
       width="32" />
   <port name="link_management_wstrb" direction="input" role="wstrb" width="4" />
   <port
       name="link_management_wready"
       direction="output"
       role="wready"
       width="1" />
   <port
       name="link_management_bvalid"
       direction="output"
       role="bvalid"
       width="1" />
   <port
       name="link_management_bresp"
       direction="output"
       role="bresp"
       width="2" />
   <port
       name="link_management_bready"
       direction="input"
       role="bready"
       width="1" />
   <port
       name="link_management_arvalid"
       direction="input"
       role="arvalid"
       width="1" />
   <port
       name="link_management_araddr"
       direction="input"
       role="araddr"
       width="12" />
   <port
       name="link_management_arprot"
       direction="input"
       role="arprot"
       width="3" />
   <port
       name="link_management_arready"
       direction="output"
       role="arready"
       width="1" />
   <port
       name="link_management_rvalid"
       direction="output"
       role="rvalid"
       width="1" />
   <port
       name="link_management_rresp"
       direction="output"
       role="rresp"
       width="2" />
   <port
       name="link_management_rdata"
       direction="output"
       role="rdata"
       width="32" />
   <port
       name="link_management_rready"
       direction="input"
       role="rready"
       width="1" />
  </interface>
  <interface name="pll_select" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="pll_select_pll_select"
       direction="input"
       role="pll_select"
       width="1" />
  </interface>
  <interface name="serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="serial_data_tx_serial_data"
       direction="output"
       role="tx_serial_data"
       width="4" />
  </interface>
  <interface name="phy_reconfig_0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4096" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="phy_reconfig_0_address"
       direction="input"
       role="address"
       width="10" />
   <port name="phy_reconfig_0_read" direction="input" role="read" width="1" />
   <port
       name="phy_reconfig_0_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="phy_reconfig_0_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="phy_reconfig_0_write" direction="input" role="write" width="1" />
   <port
       name="phy_reconfig_0_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="phy_reconfig_1" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4096" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="phy_reconfig_1_address"
       direction="input"
       role="address"
       width="10" />
   <port name="phy_reconfig_1_read" direction="input" role="read" width="1" />
   <port
       name="phy_reconfig_1_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="phy_reconfig_1_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="phy_reconfig_1_write" direction="input" role="write" width="1" />
   <port
       name="phy_reconfig_1_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="phy_reconfig_2" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4096" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="phy_reconfig_2_address"
       direction="input"
       role="address"
       width="10" />
   <port name="phy_reconfig_2_read" direction="input" role="read" width="1" />
   <port
       name="phy_reconfig_2_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="phy_reconfig_2_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="phy_reconfig_2_write" direction="input" role="write" width="1" />
   <port
       name="phy_reconfig_2_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="phy_reconfig_3" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4096" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="phy_reconfig_3_address"
       direction="input"
       role="address"
       width="10" />
   <port name="phy_reconfig_3_read" direction="input" role="read" width="1" />
   <port
       name="phy_reconfig_3_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="phy_reconfig_3_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="phy_reconfig_3_write" direction="input" role="write" width="1" />
   <port
       name="phy_reconfig_3_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="lane_pll_reconfig" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4096" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="lane_pll_reconfig_write"
       direction="input"
       role="write"
       width="1" />
   <port name="lane_pll_reconfig_read" direction="input" role="read" width="1" />
   <port
       name="lane_pll_reconfig_address"
       direction="input"
       role="address"
       width="10" />
   <port
       name="lane_pll_reconfig_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="lane_pll_reconfig_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="lane_pll_reconfig_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="link_reconfig" kind="axi4lite" start="0">
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readAcceptanceCapability" value="1" />
   <property name="writeAcceptanceCapability" value="1" />
   <property name="combinedAcceptanceCapability" value="1" />
   <property name="readDataReorderingDepth" value="1" />
   <property name="bridgesToMaster" value="" />
   <port
       name="link_reconfig_awvalid"
       direction="input"
       role="awvalid"
       width="1" />
   <port
       name="link_reconfig_awaddr"
       direction="input"
       role="awaddr"
       width="14" />
   <port name="link_reconfig_awprot" direction="input" role="awprot" width="3" />
   <port
       name="link_reconfig_awready"
       direction="output"
       role="awready"
       width="1" />
   <port name="link_reconfig_wvalid" direction="input" role="wvalid" width="1" />
   <port name="link_reconfig_wdata" direction="input" role="wdata" width="32" />
   <port name="link_reconfig_wstrb" direction="input" role="wstrb" width="4" />
   <port
       name="link_reconfig_wready"
       direction="output"
       role="wready"
       width="1" />
   <port
       name="link_reconfig_bvalid"
       direction="output"
       role="bvalid"
       width="1" />
   <port name="link_reconfig_bresp" direction="output" role="bresp" width="2" />
   <port name="link_reconfig_bready" direction="input" role="bready" width="1" />
   <port
       name="link_reconfig_arvalid"
       direction="input"
       role="arvalid"
       width="1" />
   <port
       name="link_reconfig_araddr"
       direction="input"
       role="araddr"
       width="14" />
   <port name="link_reconfig_arprot" direction="input" role="arprot" width="3" />
   <port
       name="link_reconfig_arready"
       direction="output"
       role="arready"
       width="1" />
   <port
       name="link_reconfig_rvalid"
       direction="output"
       role="rvalid"
       width="1" />
   <port name="link_reconfig_rresp" direction="output" role="rresp" width="2" />
   <port name="link_reconfig_rdata" direction="output" role="rdata" width="32" />
   <port name="link_reconfig_rready" direction="input" role="rready" width="1" />
  </interface>
  <interface name="interrupt" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="interrupt_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="sysref" kind="conduit" start="0">
   <property name="associatedClock" value="link_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="prSafe" value="false" />
   <port name="sysref_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="sync" kind="conduit" start="0">
   <property name="associatedClock" value="link_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="prSafe" value="false" />
   <port name="sync_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="link_data" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="link_clk" />
   <property name="associatedReset" value="sys_resetn" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="128" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="link_data_data" direction="input" role="data" width="128" />
   <port name="link_data_ready" direction="output" role="ready" width="1" />
   <port name="link_data_valid" direction="input" role="valid" width="1" />
  </interface>
 </perimeter>
 <entity kind="ad9144_jesd204" version="1.0" name="ad9144_jesd204">
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\synth\ad9144_jesd204.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\synth\ad9144_jesd204.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/ArrowESC/Cyclone10GX_Rev2_Demo/ip/mcu_subsystem/ad9144_jesd204.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/axi_jesd204_tx/axi_jesd204_tx_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/jesd204_tx/jesd204_tx_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_adi_jesd204_10_kst36zy"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_jesd204_phy_10_vzts4xy"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_altera_xcvr_native_a10_181_uw5ntmq"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_soft_pcs_tx"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_altera_xcvr_atx_pll_a10_181_he2e35y"</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="lane_pll">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="lane_pll">Generating configuration files for reconfiguration profile 0</message>
   <message level="Info" culprit="lane_pll">Generating C header configuration file</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: axi_jesd204_tx"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_tx"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="adi_jesd204"
   version="1.0"
   name="ad9144_jesd204_adi_jesd204_10_kst36zy">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="DEVICE" value="10CX220YF780I5G" />
  <parameter name="LANE_MAP" value="" />
  <parameter name="REFCLK_FREQUENCY" value="100.0" />
  <parameter name="ID" value="86" />
  <parameter name="SYSCLK_FREQUENCY" value="125.0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="TX_OR_RX_N" value="true" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\adi_jesd204_10\synth\ad9144_jesd204_adi_jesd204_10_kst36zy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\adi_jesd204_10\synth\ad9144_jesd204_adi_jesd204_10_kst36zy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/axi_jesd204_tx/axi_jesd204_tx_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/jesd204_tx/jesd204_tx_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ad9144_jesd204" as="ad9144_jesd204" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_adi_jesd204_10_kst36zy"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_jesd204_phy_10_vzts4xy"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_altera_xcvr_native_a10_181_uw5ntmq"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_soft_pcs_tx"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_altera_xcvr_atx_pll_a10_181_he2e35y"</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="lane_pll">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="lane_pll">Generating configuration files for reconfiguration profile 0</message>
   <message level="Info" culprit="lane_pll">Generating C header configuration file</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: axi_jesd204_tx"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_tx"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_fpll_a10"
   version="18.1"
   name="altera_xcvr_fpll_a10">
  <parameter name="cmu_fpll_pll_n_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_enable" value="true" />
  <parameter name="core_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_2" value="0 ps" />
  <parameter name="numeric_speed_grade" value="1" />
  <parameter name="cmu_fpll_bw_sel" value="high" />
  <parameter name="cmu_fpll_output_clock_frequency_1" value="0 ps" />
  <parameter name="gui_outclk2_phase_shift_unit" value="0" />
  <parameter
     name="cmu_fpll_fpll_iqtxrxclk_out_enable"
     value="fpll_iqtxrxclk_out_disable" />
  <parameter name="cmu_fpll_pll_tclk_mux_en" value="false" />
  <parameter name="prot_mode" value="basic_tx" />
  <parameter name="cmu_fpll_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_low_bits" value="0" />
  <parameter name="f_out_c0_bitvec" value="000000001110111001101011001010000000" />
  <parameter name="cmu_fpll_prot_mode" value="basic_tx" />
  <parameter name="cmu_fpll_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_lock_fltr_cfg" value="25" />
  <parameter
     name="cmu_fpll_pll_dprio_clk_vreg_boost"
     value="clk_fpll_vreg_no_voltage_boost" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_iqclk_sel"
     value="power_down" />
  <parameter name="cmu_fpll_max_fractional_percentage" value="99" />
  <parameter name="cmu_fpll_pll_device_variant" value="device1" />
  <parameter name="vco_freq_bitvec" value="000101100101101000001011110000000000" />
  <parameter name="cmu_fpll_pll_dprio_power_iso_en" value="false" />
  <parameter name="hssi_pma_cgb_master_datarate" value="0 bps" />
  <parameter name="cmu_fpll_min_fractional_percentage" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch2_src"
     value="pll_clkin_1_scratch2_src_vss" />
  <parameter name="gui_enable_iqtxrxclk_mode" value="false" />
  <parameter name="device_speed_grade" value="i4" />
  <parameter name="gui_enable_phase_alignment" value="false" />
  <parameter name="base_device" value="NIGHTFURY1" />
  <parameter name="pll_c_counter_3_prst" value="1" />
  <parameter name="gui_fractional_f" value="0.0" />
  <parameter name="cmu_fpll_f_min_pfd" value="25000000" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_1_fix_high"
     value="pll_vco_freq_band_1_fix_high_0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="cmu_fpll_pll_dsm_ecn_test_en" value="false" />
  <parameter name="hssi_l_counter" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_actual_outclk0_frequency" value="100.0" />
  <parameter name="cmu_fpll_refclk_select_mux_silicon_rev" value="20nm5es" />
  <parameter name="gui_outclk1_actual_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_iqclk_mux_sel" value="power_down" />
  <parameter name="cmu_fpll_pll_c_counter_0_prst" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch3_src"
     value="pll_clkin_0_scratch3_src_vss" />
  <parameter name="full_outclk2_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_lpf_rstn_value" value="lpf_normal" />
  <parameter name="hssi_cascade_c_counter_ph_mux_prst" value="0" />
  <parameter name="gui_pll_set_hssi_m_counter" value="8" />
  <parameter name="set_altera_xcvr_fpll_a10_calibration_en" value="1" />
  <parameter name="gui_fractional_x" value="32" />
  <parameter name="gui_outclk3_actual_phase_shift_deg" value="0.0" />
  <parameter name="is_c10" value="1" />
  <parameter name="cmu_fpll_pll_vco_ph3_value" value="pll_vco_ph3_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch2_src"
     value="pll_clkin_0_scratch2_src_vss" />
  <parameter name="pll_n_counter" value="1" />
  <parameter name="gui_actual_outclk2_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_cp_testmode" value="cp_normal" />
  <parameter name="cmu_fpll_f_max_pfd_bonded" value="600000000" />
  <parameter name="cmu_fpll_pll_powerdown_mode" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph3_en" value="true" />
  <parameter name="core_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_prst" value="1" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_bandwidth_range_low" value="1" />
  <parameter name="cmu_fpll_power_mode" value="low_power" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_pll_bw_mode" value="hi_bw" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="cmu_fpll_datarate" value="0 Mbps" />
  <parameter name="is_protocol_PCIe" value="0" />
  <parameter name="c_counter1_bitvec" value="1" />
  <parameter name="cmu_fpll_pll_lf_resistance" value="lf_res_setting0" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="pll_c_counter_2_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_c_counter_1_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pcie_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph2_en" value="true" />
  <parameter name="gui_pll_n_counter" value="1" />
  <parameter name="cmu_fpll_out_freq" value="000000000000000000000000000000000000" />
  <parameter name="hssi_l_counter_bypass" value="1" />
  <parameter name="cmu_fpll_out_freq_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_c_counter_1_prst" value="1" />
  <parameter name="gui_outclk3_desired_phase_shift" value="0" />
  <parameter name="cmu_fpll_fpll_cal_test_sel" value="sel_cal_out_7_to_0" />
  <parameter
     name="cmu_fpll_pll_c_counter_1_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="full_actual_outclk1_frequency" value="" />
  <parameter name="gui_outclk2_desired_phase_shift" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch1_src"
     value="pll_clkin_1_scratch1_src_vss" />
  <parameter name="gui_operation_mode" value="0" />
  <parameter name="gui_desired_hssi_cascade_frequency" value="100.0" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="cmu_fpll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_l_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_hssi_output_clock_frequency" value="1250.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_sel_override_value"
     value="select_clk0" />
  <parameter name="hssi_cascade_n_counter" value="1" />
  <parameter name="cmu_fpll_reference_clock_frequency" value="100.0 MHz" />
  <parameter name="cmu_fpll_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="cmu_fpll_pll_n_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_reconfig_en" value="1" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_low_bits" value="0" />
  <parameter name="vco_frequency" value="6000.0 MHz" />
  <parameter name="cmu_fpll_pll_m_counter_ph_mux_prst" value="0" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_input_tolerance" value="0" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="hssi_cascade_pfd_frequency" value="300.0 MHz" />
  <parameter name="pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_output_clock_frequency_0" value="250.0 MHz" />
  <parameter name="core_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_m_counter" value="30" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_dprio_status_select" value="dprio_normal_status" />
  <parameter name="core_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="pll_iqclk_mux_sel" value="power_down" />
  <parameter name="gui_desired_refclk_frequency" value="100.0" />
  <parameter name="pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3" value="1" />
  <parameter name="cmu_fpll_side" value="side_unknown" />
  <parameter name="cmu_fpll_pll_c_counter_0" value="6" />
  <parameter name="cmu_fpll_pll_dsm_fractional_division" value="1" />
  <parameter name="full_outclk0_actual_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_optimal" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_2" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_1" value="1" />
  <parameter name="cmu_fpll_pll_ctrl_override_setting" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_3_prst" value="1" />
  <parameter name="pfd_frequency" value="100.0 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="f_out_c3_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_vco_freq_hz" value="6000000000" />
  <parameter name="cmu_fpll_pll_nreset_invert" value="false" />
  <parameter name="hssi_actual_using_fractional" value="false" />
  <parameter name="hssi_vco_frequency" value="300.0 MHz" />
  <parameter name="cmu_fpll_is_cascaded_pll" value="false" />
  <parameter name="cmu_fpll_pll_vco_ph2_value" value="pll_vco_ph2_vss" />
  <parameter name="pfd_freq_bitvec" value="000000000101111101011110000100000000" />
  <parameter name="generate_docs" value="0" />
  <parameter name="cmu_fpll_pll_lock_fltr_test" value="pll_lock_fltr_nrm" />
  <parameter name="cmu_fpll_pll_l_counter" value="1" />
  <parameter name="gui_hssi_prot_mode" value="0" />
  <parameter name="gui_desired_outclk2_frequency" value="100.0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_sw_refclk_src"
     value="pll_sw_refclk_src_clk_0" />
  <parameter name="mapped_primary_pll_buffer" value="N/A" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_src"
     value="pll_clkin_1_src_vss" />
  <parameter name="mapped_output_clock_frequency" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="cmu_fpll_pll_core_vreg1_atbsel" value="atb_disabled1" />
  <parameter name="cmu_fpll_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="cmu_fpll_enable_idle_fpll_support" value="idle_none" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm1" />
  <parameter name="gui_pfd_frequency" value="100.0" />
  <parameter name="core_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="hssi_cascade_actual_using_fractional" value="false" />
  <parameter name="hssi_l_counter_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph1_en" value="true" />
  <parameter name="core_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_f_max_pfd" value="800000000" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_lf_ripplecap" value="lf_no_ripple" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="cmu_fpll_pll_calibration" value="true" />
  <parameter name="cmu_fpll_pll_dsm_ecn_bypass" value="false" />
  <parameter name="gui_desired_outclk1_frequency" value="100.0" />
  <parameter name="gui_outclk0_phase_shift_unit" value="0" />
  <parameter name="gui_outclk2_actual_phase_shift_deg" value="0 deg" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_vco_div_by_2_sel"
     value="bypass_divide_by_2" />
  <parameter name="core_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_pcie_c_counter_0" value="1" />
  <parameter name="gui_enable_extswitch" value="false" />
  <parameter name="cmu_fpll_pm_speed_grade" value="e2" />
  <parameter name="cmu_fpll_pll_l_counter_bypass" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch4_src"
     value="pll_clkin_1_scratch4_src_vss" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="cmu_fpll_f_out_c2_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_vco_ph0_en" value="true" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="primary_use" value="core" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_dsm_fractional_division" value="1" />
  <parameter name="cmu_fpll_pll_atb" value="atb_selectdisable" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_xpm_cpvco_fpll_xpm_chgpmplf_fpll_cp_current_boost"
     value="normal_setting" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="sixty_four_bit" />
  <parameter name="pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="hssi_m_counter" value="11" />
  <parameter name="gui_enable_dps" value="false" />
  <parameter name="gui_enable_manual_config" value="false" />
  <parameter name="core_vco_frequency_basic" value="6000.0" />
  <parameter name="mcgb_out_datarate" value="0.0" />
  <parameter name="cmu_fpll_pll_c_counter_3_min_tco_enable" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_ppm_clk0_src" value="ppm_clk0_vss" />
  <parameter name="cmu_fpll_pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="phase_alignment_check_var" value="false" />
  <parameter name="cmu_fpll_pll_self_reset" value="true" />
  <parameter name="full_actual_refclk_frequency" value="0.0" />
  <parameter name="pll_datarate" value="0 Mbps" />
  <parameter name="cmu_fpll_f_out_c0_hz" value="0 hz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="cmu_fpll_phase_shift_3" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_2" value="0 ps" />
  <parameter name="gui_hip_cal_en" value="0" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="cmu_fpll_vco_freq" value="000101100101101000001011110000000000" />
  <parameter name="cmu_fpll_pll_vco_ph1_value" value="pll_vco_ph1_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch3_src"
     value="pll_clkin_1_scratch3_src_vss" />
  <parameter
     name="cmu_fpll_pll_c_counter_2_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_f_out_c1_hz" value="0 hz" />
  <parameter name="cmu_fpll_l_counter" value="1" />
  <parameter name="cmu_fpll_pll_ppm_clk1_src" value="ppm_clk1_vss" />
  <parameter name="cmu_fpll_f_max_vco_fractional" value="14025000000" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="gui_desired_outclk3_frequency" value="100.0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_pll_dprio_cvp_inter_sel" value="false" />
  <parameter name="cmu_fpll_phase_shift_1" value="0 ps" />
  <parameter name="cmu_fpll_pll_cmp_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_0" value="0.0 ps" />
  <parameter name="cmu_fpll_is_otn" value="false" />
  <parameter name="hssi_cascade_c_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_l_counter_enable" value="false" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="fpll_refclk_select" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph0_value" value="pll_vco_ph0_vss" />
  <parameter name="cmu_fpll_pll_c3_pllcout_enable" value="false" />
  <parameter name="cmu_fpll_analog_mode" value="user_custom" />
  <parameter name="pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="cmu_fpll_pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_src"
     value="pll_clkin_0_src_vss" />
  <parameter name="core_c_counter_3_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch4_src"
     value="pll_clkin_0_scratch4_src_vss" />
  <parameter name="pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="pll_c_counter_3_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="pll_dsm_fractional_division" value="1" />
  <parameter name="core_c_counter_2_prst" value="1" />
  <parameter name="core_c_counter_0" value="6" />
  <parameter name="cmu_fpll_dps_en" value="false" />
  <parameter name="hssi_pma_cgb_master_input_select" value="fpll_top" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en" value="false" />
  <parameter name="core_c_counter_2" value="1" />
  <parameter name="pll_c_counter_2" value="1" />
  <parameter name="core_c_counter_1" value="1" />
  <parameter name="pll_c_counter_3" value="1" />
  <parameter name="l_counter_bitvec" value="1" />
  <parameter name="pll_c_counter_0" value="6" />
  <parameter name="core_c_counter_3" value="1" />
  <parameter name="pll_c_counter_1" value="1" />
  <parameter name="gui_enable_50G_support" value="false" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="gui_pll_c_counter_3" value="1" />
  <parameter name="gui_pll_c_counter_2" value="1" />
  <parameter name="core_actual_using_fractional" value="false" />
  <parameter name="device_revision" value="20nm1" />
  <parameter name="f_out_c2_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_outclk0_desired_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_prst" value="1" />
  <parameter name="gui_enable_clk_bad" value="false" />
  <parameter name="cmu_fpll_pll_test_enable" value="false" />
  <parameter name="cmu_fpll_f_max_pfd_integer" value="800000000" />
  <parameter name="cmu_fpll_cgb_div" value="1" />
  <parameter name="cmu_fpll_pll_c0_pllcout_enable" value="true" />
  <parameter name="cmu_fpll_f_min_vco" value="6000000000" />
  <parameter name="cmu_fpll_initial_settings" value="true" />
  <parameter name="cmu_fpll_compensation_mode" value="direct" />
  <parameter name="core_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="gui_actual_refclk_frequency" value="100.0" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_loss_sw_en" value="false" />
  <parameter name="device" value="10CX220YF780I5G" />
  <parameter name="cmu_fpll_f_max_div_two_bypass" value="1" />
  <parameter name="hssi_pcie_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="cmu_fpll_vco_frequency" value="6000.0 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_iqclk_sel"
     value="power_down" />
  <parameter name="device_family" value="Cyclone 10 GX" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="gui_outclk1_actual_phase_shift_deg" value="0.0" />
  <parameter name="gui_number_of_output_clocks" value="1" />
  <parameter name="cmu_fpll_silicon_rev" value="20nm1" />
  <parameter name="cmu_fpll_primary_use" value="core" />
  <parameter
     name="cmu_fpll_pll_c_counter_3_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_fpll_hclk_out_enable" value="fpll_hclk_out_disable" />
  <parameter name="pll_m_counter" value="30" />
  <parameter name="cmu_fpll_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_max_pfd_fractional" value="800000000" />
  <parameter name="cmu_fpll_fpll_cas_out_enable" value="fpll_cas_out_disable" />
  <parameter name="cmu_fpll_pll_lf_cbig" value="lf_cbig_setting4" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="gui_outclk3_actual_phase_shift" value="0.0" />
  <parameter name="hssi_cascade_dsm_fractional_division" value="1" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="cmu_fpll_pll_m_counter_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_pcie_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="mapped_hip_cal_done_port" value="0" />
  <parameter name="gui_fpll_mode" value="0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="cmu_fpll_pll_ctrl_plniotri_override" value="false" />
  <parameter name="full_actual_outclk0_frequency" value="250.0" />
  <parameter name="gui_outclk3_phase_shift_unit" value="0" />
  <parameter name="c_counter0_bitvec" value="1" />
  <parameter name="full_outclk1_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="gui_outclk0_actual_phase_shift" value="0.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="cmu_fpll_pll_c_counter_1_min_tco_enable" value="true" />
  <parameter name="enable_cascade_in" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="core_pfd_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_c2_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_freq"
     value="000000000101111101011110000100000000" />
  <parameter name="cmu_fpll_duty_cycle_1" value="50" />
  <parameter name="cmu_fpll_duty_cycle_2" value="50" />
  <parameter name="cmu_fpll_duty_cycle_3" value="50" />
  <parameter name="hssi_cascade_c_counter" value="1" />
  <parameter name="gui_pll_set_hssi_k_counter" value="1" />
  <parameter name="hssi_pfd_frequency" value="300.0 MHz" />
  <parameter name="reference_clock_frequency" value="100.0 MHz" />
  <parameter name="cmu_fpll_is_sdi" value="false" />
  <parameter name="cmu_fpll_power_rail_et" value="0" />
  <parameter name="cmu_fpll_m_counter" value="30" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_loss_edge"
     value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_duty_cycle_0" value="50" />
  <parameter name="cmu_fpll_f_out_c3_hz" value="0 hz" />
  <parameter name="n_counter_bitvec" value="1" />
  <parameter name="cmu_fpll_feedback" value="normal" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch0_src"
     value="pll_clkin_1_scratch0_src_vss" />
  <parameter name="cgb_div_bitvec" value="1" />
  <parameter name="full_actual_outclk2_frequency" value="" />
  <parameter name="core_dsm_fractional_division" value="0" />
  <parameter name="pll_clk_loss_edge" value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_m_counter_c0" value="1" />
  <parameter name="pll_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_m_counter_c3" value="1" />
  <parameter name="c_counter3_bitvec" value="1" />
  <parameter name="cmu_fpll_m_counter_c2" value="1" />
  <parameter name="gui_pll_set_hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_m_counter_c1" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_powerdown_mode" value="false" />
  <parameter name="core_c_counter_3_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_core_vreg0_atbsel" value="atb_disabled" />
  <parameter name="gui_desired_outclk0_frequency" value="250.0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="cmu_fpll_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_self_reset_enabled" value="true" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_pulse_width"
     value="pulse_width_setting0" />
  <parameter name="rcfg_separate_avmm_busy" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c1_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_bandwidth_range_high" value="1" />
  <parameter name="gui_hssi_calc_output_clock_frequency" value="1250.0" />
  <parameter name="pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg_boost"
     value="fpll_vreg_boost_1_step" />
  <parameter name="pll_c_counter_2_prst" value="1" />
  <parameter name="cmu_fpll_pll_op_mode" value="false" />
  <parameter name="cmu_fpll_pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="cmu_fpll_pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="cmu_fpll_pll_m_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_bonding" value="pll_bonding" />
  <parameter name="cmu_fpll_pll_cp_compensation" value="true" />
  <parameter name="hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_dprio_force_inter_sel" value="false" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_2_min_tco_enable" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="gui_enable_manual_hssi_counters" value="false" />
  <parameter name="gui_outclk1_desired_phase_shift" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="cmu_fpll_f_out_c3" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c2" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c1" value="000000000000000000000000000000000000" />
  <parameter name="gui_actual_outclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_out_c0" value="000000001110111001101011001010000000" />
  <parameter name="system_info_device_family" value="Cyclone 10 GX" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter name="pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_rstn_override" value="false" />
  <parameter name="core_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="gui_parameter_values" value="6,1,1,1,1,30,1,6000.0 MHz,1" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_reference_clock_frequency_scratch" value="0 hz" />
  <parameter name="cmu_fpll_pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch1_src"
     value="pll_clkin_0_scratch1_src_vss" />
  <parameter name="feedback" value="normal" />
  <parameter name="cmu_fpll_pma_width" value="64" />
  <parameter name="core_c_counter_3_prst" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select1" value="ref_iqclk0" />
  <parameter name="f_out_c1_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_is_downstream_cascaded_pll" value="false" />
  <parameter name="pll_l_counter" value="1" />
  <parameter name="hssi_cascade_m_counter" value="11" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_cal_vco_count_length"
     value="sel_8b_count" />
  <parameter name="compensation_mode" value="direct" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_high_bits" value="0" />
  <parameter name="cmu_fpll_f_max_band_9" value="1" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_refclk_source"
     value="normal_refclk" />
  <parameter name="cmu_fpll_f_max_band_6" value="6075045000" />
  <parameter name="pma_width" value="64" />
  <parameter name="cmu_fpll_f_max_band_5" value="5762211000" />
  <parameter name="cmu_fpll_f_max_band_8" value="14025000000" />
  <parameter name="cmu_fpll_f_max_band_7" value="6374148000" />
  <parameter name="gui_outclk0_actual_phase_shift_deg" value="0.0" />
  <parameter name="cmu_fpll_f_max_vco" value="14150000000" />
  <parameter name="gui_refclk_index" value="0" />
  <parameter name="gui_pll_set_hssi_l_counter" value="1" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="gui_pll_dsm_fractional_division" value="1" />
  <parameter name="mcgb_in_clk_freq" value="0.0" />
  <parameter
     name="cmu_fpll_pll_c_counter_0_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_pll_unlock_fltr_cfg" value="2" />
  <parameter name="gui_enable_low_f_support" value="false" />
  <parameter name="pma_width_bitvec" value="64" />
  <parameter name="cmu_fpll_f_min_band_0" value="7000000000" />
  <parameter name="cmu_fpll_pll_cal_status" value="false" />
  <parameter name="cmu_fpll_f_min_band_2" value="4287223000" />
  <parameter name="pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_min_band_1" value="3861860000" />
  <parameter name="cmu_fpll_pll_extra_csr" value="0" />
  <parameter name="gui_actual_outclk3_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_max_band_2" value="4688476000" />
  <parameter name="cmu_fpll_f_min_band_8" value="6374148000" />
  <parameter name="hssi_cascade_c_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_f_max_band_1" value="4287223000" />
  <parameter name="cmu_fpll_f_min_band_7" value="6075045000" />
  <parameter name="cmu_fpll_f_max_band_4" value="5423191000" />
  <parameter name="cmu_fpll_f_max_band_3" value="5072700000" />
  <parameter name="cmu_fpll_f_min_band_9" value="1" />
  <parameter name="cmu_fpll_f_min_band_4" value="5072700000" />
  <parameter
     name="output_freq_bitvec"
     value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_min_band_3" value="4688476000" />
  <parameter name="cmu_fpll_f_max_band_0" value="3861860000" />
  <parameter name="cmu_fpll_f_min_band_6" value="5762211000" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="basic_tx" />
  <parameter name="cmu_fpll_f_min_band_5" value="5423191000" />
  <parameter name="cmu_fpll_pll_ref_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_core_cali_ref_off" value="true" />
  <parameter name="cmu_fpll_pll_l_counter_enable" value="false" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="cmu_fpll_pll_core_cali_vco_off" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_set_fpll_input_freq_range" value="0" />
  <parameter name="phase_shift_0" value="0.0 ps" />
  <parameter name="gui_outclk2_actual_phase_shift" value="0 ps" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_fpll_a10" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="gui_enable_fractional" value="false" />
  <parameter name="gui_bw_sel" value="high" />
  <parameter
     name="refclk_freq_bitvec"
     value="000000000101111101011110000100000000" />
  <parameter name="cmu_fpll_pll_vccr_pd_en" value="true" />
  <parameter name="pll_actual_using_fractional" value="false" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="cmu_fpll_calibration_en" value="enable" />
  <parameter name="full_outclk3_actual_phase_shift" value="" />
  <parameter name="core_m_counter" value="30" />
  <parameter name="phase_shift_3" value="0 ps" />
  <parameter name="phase_shift_2" value="0 ps" />
  <parameter name="pll_c_counter_1_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="phase_shift_1" value="0 ps" />
  <parameter name="gui_enable_pld_cal_busy_port" value="1" />
  <parameter name="cmu_fpll_pll_dprio_base_addr" value="256" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_high_bits" value="0" />
  <parameter name="pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_fix" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_0_min_tco_enable" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_m_counter" value="1" />
  <parameter name="full_actual_outclk3_frequency" value="" />
  <parameter name="core_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="output_clock_frequency_0" value="250.0 MHz" />
  <parameter name="output_clock_frequency_1" value="0 ps" />
  <parameter name="temp_bw_sel" value="high" />
  <parameter name="refclk_select1" value="ref_iqclk0" />
  <parameter name="gui_outclk1_phase_shift_unit" value="0" />
  <parameter name="refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch0_src"
     value="pll_clkin_0_scratch0_src_vss" />
  <parameter name="output_clock_frequency_2" value="0 ps" />
  <parameter name="output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_pll_n_counter" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_datarate" value="0.0" />
  <parameter name="pll_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_n_counter" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sel_override" value="normal" />
  <parameter name="cmu_fpll_pfd_freq" value="000000000101111101011110000100000000" />
  <parameter name="hssi_pcie_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_current_setting" value="cp_current_setting26" />
  <parameter name="gui_silicon_rev" value="20nm5es" />
  <parameter name="cmu_fpll_pll_dprio_broadcast_en" value="false" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_0_fix_high"
     value="pll_vco_freq_band_0_fix_high_0" />
  <parameter name="pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg1_boost"
     value="fpll_vreg1_boost_1_step" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_delay_compensation"
     value="normal_delay" />
  <parameter name="gui_iqtxrxclk_outclk_index" value="0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fw" value="vreg_fw5" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="core_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_lf_order" value="lf_2nd_order" />
  <parameter name="hssi_cascade_c_counter_prst" value="1" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="m_counter_bitvec" value="30" />
  <parameter name="pll_sw_refclk_src" value="pll_sw_refclk_src_clk_0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fb" value="vreg_fb5" />
  <parameter name="cmu_fpll_is_pa_core" value="false" />
  <parameter name="hssi_pcie_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="cmu_fpll_pll_cmu_rstn_value" value="true" />
  <parameter
     name="gui_parameter_list"
     value="C-counter-0,C-counter-1,C-counter-2,C-counter-3,L-counter,M-counter,N-counter,VCO Frequency,pll_dsm_fractional_division" />
  <parameter name="cmu_fpll_output_tolerance" value="0" />
  <parameter name="gui_enable_hip_cal_done_port" value="0" />
  <parameter name="gui_pll_c_counter_1" value="1" />
  <parameter name="gui_pll_c_counter_0" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="core_vco_frequency_adv" value="300.0 MHz" />
  <parameter name="c_counter2_bitvec" value="1" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="cmu_fpll_pll_m_counter_fine_dly" value="0 ps" />
  <parameter name="gui_enable_active_clk" value="false" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="gui_refclk_cnt" value="1" />
  <parameter name="hssi_cascade_vco_frequency" value="300.0 MHz" />
  <parameter name="core_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="cmu_fpll_hssi_output_clock_frequency" value="0 ps" />
  <parameter name="hssi_output_clock_frequency" value="0 ps" />
  <parameter name="core_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_fix" value="1" />
  <parameter name="core_c_counter_2_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_reference_clock_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1" value="pll_freq_band0_1" />
  <parameter name="support_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0" value="pll_freq_band0" />
  <parameter name="hssi_cascade_c_counter_coarse_dly" value="0 ps" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\altera_xcvr_fpll_a10.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\plain_files.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\altera_xcvr_fpll_a10.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_fpll_a10_181\synth\plain_files.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ad9144_jesd204_adi_jesd204_10_kst36zy" as="link_pll" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity kind="axi_adxcvr" version="1.0" name="axi_adxcvr">
  <parameter name="ID" value="86" />
  <parameter name="TX_OR_RX_N" value="1" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_adxcvr_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_adxcvr_10\synth\axi_adxcvr_up.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_adxcvr_10\synth\axi_adxcvr.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_adxcvr_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_adxcvr_10\synth\axi_adxcvr_up.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_adxcvr_10\synth\axi_adxcvr.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ad9144_jesd204_adi_jesd204_10_kst36zy" as="axi_xcvr" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: axi_adxcvr"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_reset_control"
   version="18.1"
   name="altera_xcvr_reset_control">
  <parameter name="gui_rx_auto_reset" value="0" />
  <parameter name="T_TX_ANALOGRESET" value="0" />
  <parameter name="device_family" value="Cyclone 10 GX" />
  <parameter name="T_TX_DIGITALRESET" value="20" />
  <parameter name="l_pll_select_width" value="1" />
  <parameter name="T_PLL_POWERDOWN" value="1000" />
  <parameter name="gui_tx_auto_reset" value="0" />
  <parameter name="TX_PLL_ENABLE" value="1" />
  <parameter name="l_pll_select_split" value="0" />
  <parameter name="l_pll_select_base" value="1" />
  <parameter name="l_terminate_pll" value="0" />
  <parameter name="SYS_CLK_IN_MHZ" value="125" />
  <parameter name="gui_pll_cal_busy" value="0" />
  <parameter name="REDUCED_SIM_TIME" value="1" />
  <parameter name="CHANNELS" value="1" />
  <parameter name="T_RX_DIGITALRESET" value="4000" />
  <parameter name="T_RX_ANALOGRESET" value="40" />
  <parameter name="T_PLL_LOCK_HYST" value="0" />
  <parameter name="PLLS" value="1" />
  <parameter name="gui_split_interfaces" value="0" />
  <parameter name="l_terminate_rx_manual" value="1" />
  <parameter name="TX_ENABLE" value="0" />
  <parameter name="EN_PLL_CAL_BUSY" value="0" />
  <parameter name="l_rx_manual_term" value="0" />
  <parameter name="TX_PER_CHANNEL" value="0" />
  <parameter name="l_terminate_rx" value="1" />
  <parameter name="RX_ENABLE" value="0" />
  <parameter name="l_terminate_tx" value="1" />
  <parameter name="l_tx_manual_term" value="0" />
  <parameter name="SYNCHRONIZE_PLL_RESET" value="0" />
  <parameter name="RX_PER_CHANNEL" value="0" />
  <parameter name="l_terminate_tx_manual" value="1" />
  <parameter name="SYNCHRONIZE_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\altera_xcvr_reset_control.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\alt_xcvr_reset_counter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\plain_files.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\altera_xcvr_reset_control.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\alt_xcvr_reset_counter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_reset_control_181\synth\plain_files.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ad9144_jesd204_adi_jesd204_10_kst36zy"
     as="link_pll_reset_control,phy_reset_control" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
  </messages>
 </entity>
 <entity
   kind="jesd204_phy"
   version="1.0"
   name="ad9144_jesd204_jesd204_phy_10_vzts4xy">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="REGISTER_INPUTS" value="0" />
  <parameter name="REFCLK_FREQUENCY" value="100.0" />
  <parameter name="ID" value="86" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="TX_OR_RX_N" value="true" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_phy_10\synth\ad9144_jesd204_jesd204_phy_10_vzts4xy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_phy_10\synth\ad9144_jesd204_jesd204_phy_10_vzts4xy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ad9144_jesd204_adi_jesd204_10_kst36zy" as="phy" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_jesd204_phy_10_vzts4xy"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_altera_xcvr_native_a10_181_uw5ntmq"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_soft_pcs_tx"</message>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_atx_pll_a10"
   version="18.1"
   name="ad9144_jesd204_altera_xcvr_atx_pll_a10_181_he2e35y">
  <parameter name="enable_atx_to_fpll_cascade_out" value="0" />
  <parameter name="hssi_pma_cgb_master_input_select" value="lcpll_top" />
  <parameter name="refclk_cnt" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_pma_lc_refclk_select_mux_powerdown_mode" value="powerup" />
  <parameter name="manual_list" value="" />
  <parameter name="output_clock_frequency" value="5000.0 MHz" />
  <parameter name="prot_mode" value="Basic" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="device_revision" value="20nm1" />
  <parameter name="atx_pll_primary_use" value="hssi_x1" />
  <parameter name="atx_pll_tank_band" value="lc_band4" />
  <parameter name="fb_select_fnl" value="direct_fb" />
  <parameter name="enable_16G_path" value="0" />
  <parameter name="set_l_cascade_counter" value="15" />
  <parameter name="refclk_index" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src"
     value="scratch4_src_lvpecl" />
  <parameter name="atx_pll_lf_cbig_size" value="lf_cbig_setting4" />
  <parameter
     name="rcfg_param_labels"
     value="rcfg_debug,Enable dynamic reconfiguration,Enable Altera Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,PLL integer reference clock frequency,PLL fractional reference clock frequency,PLL fractional reference clock frequency,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_initial_settings" value="true" />
  <parameter name="l_cascade_predivider" value="1" />
  <parameter
     name="auto_list"
     value="61.728395 {m 81 effective_m 81 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 62.500000 {m 80 effective_m 80 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 63.291139 {m 79 effective_m 79 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 64.102564 {m 78 effective_m 78 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 64.935065 {m 77 effective_m 77 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 65.789474 {m 76 effective_m 76 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 66.666667 {m 75 effective_m 75 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 67.567568 {m 74 effective_m 74 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 68.493151 {m 73 effective_m 73 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 69.444444 {m 72 effective_m 72 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 70.422535 {m 71 effective_m 71 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 71.428571 {m 70 effective_m 70 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 72.463768 {m 69 effective_m 69 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 73.529412 {m 68 effective_m 68 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 74.626866 {m 67 effective_m 67 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 75.757576 {m 66 effective_m 66 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 76.923077 {m 65 effective_m 65 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 78.125000 {m 64 effective_m 64 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 79.365079 {m 63 effective_m 63 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 80.645161 {m 62 effective_m 62 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 81.967213 {m 61 effective_m 61 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 83.333333 {m 60 effective_m 60 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 84.745763 {m 59 effective_m 59 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 86.206897 {m 58 effective_m 58 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 87.719298 {m 57 effective_m 57 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 89.285714 {m 56 effective_m 56 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 90.909091 {m 55 effective_m 55 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 92.592593 {m 54 effective_m 54 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 94.339623 {m 53 effective_m 53 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 96.153846 {m 52 effective_m 52 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 98.039216 {m 51 effective_m 51 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 100.000000 {m 50 effective_m 50 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 102.040816 {m 49 effective_m 49 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 104.166667 {m 48 effective_m 48 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 106.382979 {m 47 effective_m 47 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 108.695652 {m 46 effective_m 46 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 111.111111 {m 45 effective_m 45 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 113.636364 {m 44 effective_m 44 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 116.279070 {m 43 effective_m 43 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 119.047619 {m 42 effective_m 42 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 121.951220 {m 41 effective_m 41 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 123.456790 {m 81 effective_m 81 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 125.000000 {m 40 effective_m 40 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 126.582278 {m 79 effective_m 79 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 128.205128 {m 39 effective_m 39 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 129.870130 {m 77 effective_m 77 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 131.578947 {m 38 effective_m 38 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 133.333333 {m 75 effective_m 75 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 135.135135 {m 37 effective_m 37 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 136.986301 {m 73 effective_m 73 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 138.888889 {m 36 effective_m 36 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 140.845070 {m 71 effective_m 71 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 142.857143 {m 35 effective_m 35 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 144.927536 {m 69 effective_m 69 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 147.058824 {m 34 effective_m 34 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 149.253731 {m 67 effective_m 67 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 151.515152 {m 33 effective_m 33 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 153.846154 {m 65 effective_m 65 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 156.250000 {m 32 effective_m 32 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 158.730159 {m 63 effective_m 63 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 161.290323 {m 31 effective_m 31 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 163.934426 {m 61 effective_m 61 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 166.666667 {m 30 effective_m 30 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 169.491525 {m 59 effective_m 59 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 172.413793 {m 29 effective_m 29 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 175.438596 {m 57 effective_m 57 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 178.571429 {m 28 effective_m 28 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 181.818182 {m 55 effective_m 55 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 185.185185 {m 27 effective_m 27 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 188.679245 {m 53 effective_m 53 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 192.307692 {m 26 effective_m 26 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 196.078431 {m 51 effective_m 51 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 200.000000 {m 25 effective_m 25 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 204.081633 {m 49 effective_m 49 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 208.333333 {m 24 effective_m 24 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 212.765957 {m 47 effective_m 47 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 217.391304 {m 23 effective_m 23 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 222.222222 {m 45 effective_m 45 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 227.272727 {m 22 effective_m 22 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 232.558140 {m 43 effective_m 43 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 238.095238 {m 21 effective_m 21 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 243.902439 {m 41 effective_m 41 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 246.913580 {m 81 effective_m 81 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 250.000000 {m 20 effective_m 20 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 253.164557 {m 79 effective_m 79 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 256.410256 {m 39 effective_m 39 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 259.740260 {m 77 effective_m 77 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 263.157895 {m 19 effective_m 19 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 266.666667 {m 75 effective_m 75 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 270.270270 {m 37 effective_m 37 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 273.972603 {m 73 effective_m 73 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 277.777778 {m 18 effective_m 18 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 281.690141 {m 71 effective_m 71 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 285.714286 {m 35 effective_m 35 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 289.855072 {m 69 effective_m 69 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 294.117647 {m 17 effective_m 17 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 298.507463 {m 67 effective_m 67 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 303.030303 {m 33 effective_m 33 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 307.692308 {m 65 effective_m 65 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 312.500000 {m 16 effective_m 16 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 317.460317 {m 63 effective_m 63 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 322.580645 {m 31 effective_m 31 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 327.868852 {m 61 effective_m 61 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 333.333333 {m 15 effective_m 15 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 338.983051 {m 59 effective_m 59 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 344.827586 {m 29 effective_m 29 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 350.877193 {m 57 effective_m 57 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 357.142857 {m 28 effective_m 28 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 363.636364 {m 55 effective_m 55 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 370.370370 {m 27 effective_m 27 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 377.358491 {m 53 effective_m 53 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 384.615385 {m 26 effective_m 26 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 392.156863 {m 51 effective_m 51 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 400.000000 {m 25 effective_m 25 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 408.163265 {m 49 effective_m 49 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 416.666667 {m 24 effective_m 24 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 425.531915 {m 47 effective_m 47 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 434.782609 {m 23 effective_m 23 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 444.444444 {m 45 effective_m 45 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 454.545455 {m 22 effective_m 22 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 465.116279 {m 43 effective_m 43 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 476.190476 {m 21 effective_m 21 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 487.804878 {m 41 effective_m 41 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 493.827160 {m 81 effective_m 81 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 500.000000 {m 20 effective_m 20 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 506.329114 {m 79 effective_m 79 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 512.820513 {m 39 effective_m 39 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 519.480519 {m 77 effective_m 77 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 526.315789 {m 19 effective_m 19 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 533.333333 {m 75 effective_m 75 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 540.540541 {m 37 effective_m 37 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 547.945205 {m 73 effective_m 73 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 555.555556 {m 18 effective_m 18 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 563.380282 {m 71 effective_m 71 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 571.428571 {m 35 effective_m 35 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 579.710145 {m 69 effective_m 69 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 588.235294 {m 17 effective_m 17 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 597.014925 {m 67 effective_m 67 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 606.060606 {m 33 effective_m 33 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 615.384615 {m 65 effective_m 65 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 625.000000 {m 16 effective_m 16 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 634.920635 {m 63 effective_m 63 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 645.161290 {m 31 effective_m 31 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 655.737705 {m 61 effective_m 61 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 666.666667 {m 15 effective_m 15 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 677.966102 {m 59 effective_m 59 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 689.655172 {m 29 effective_m 29 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 701.754386 {m 57 effective_m 57 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 714.285714 {m 28 effective_m 28 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 727.272727 {m 55 effective_m 55 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 740.740741 {m 27 effective_m 27 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 754.716981 {m 53 effective_m 53 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 769.230769 {m 26 effective_m 26 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 784.313725 {m 51 effective_m 51 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 800.000000 {m 25 effective_m 25 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0}" />
  <parameter name="atx_pll_is_cascaded_pll" value="false" />
  <parameter name="hssi_refclk_divider_iostandard" value="lvpecl" />
  <parameter name="atx_pll_dsm_fractional_division" value="1" />
  <parameter name="atx_pll_is_otn" value="false" />
  <parameter name="enable_16G_buffer_fnl" value="false" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="atx_pll_tank_voltage_fine" value="vreg_setting5" />
  <parameter name="enable_hip_cal_done_port" value="0" />
  <parameter name="enable_debug_ports_parameters" value="0" />
  <parameter name="device" value="10CX220YF780I5G" />
  <parameter name="atx_pll_dsm_ecn_test_en" value="false" />
  <parameter name="atx_pll_device_variant" value="device1" />
  <parameter name="hssi_pma_cgb_master_datarate" value="10000000000 bps" />
  <parameter name="ref_clk_div" value="1" />
  <parameter name="set_l_cascade_predivider" value="1" />
  <parameter name="atx_pll_f_min_tank_2" value="11400000000 Hz" />
  <parameter name="atx_pll_f_min_tank_1" value="8800000000 Hz" />
  <parameter name="set_output_clock_frequency" value="5000.0" />
  <parameter name="atx_pll_f_min_tank_0" value="6500000000 Hz" />
  <parameter name="atx_pll_pm_speed_grade" value="i4" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="atx_pll_tank_voltage_coarse" value="vreg_setting_coarse0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="device_family" value="Cyclone 10 GX" />
  <parameter name="base_device" value="NIGHTFURY1" />
  <parameter name="atx_pll_cp_compensation_enable" value="true" />
  <parameter name="atx_pll_power_mode" value="low_power" />
  <parameter name="feedback_clock_frequency_fnl" value="156.25" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_step_size" value="0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="output_clock_datarate" value="10000.0" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="atx_pll_f_max_pfd_fractional" value="0 hz" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_expected_voltage" value="0" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="atx_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="atx_pll_regulator_bypass" value="reg_enable" />
  <parameter
     name="atx_pll_xcpvco_xchgpmplf_cp_current_boost"
     value="normal_setting" />
  <parameter name="k_counter" value="1" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter name="atx_pll_cp_current_setting" value="cp_current_setting33" />
  <parameter name="mapped_hip_cal_done_port" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="atx_pll_output_clock_frequency" value="5000000000 Hz" />
  <parameter name="atx_pll_f_max_ref" value="800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_refclk_src"
     value="src_lvpecl" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_refclk_divider_sup_mode" value="user_mode" />
  <parameter name="hssi_refclk_divider_clkbuf_sel" value="high_vcm" />
  <parameter name="enable_fb_comp_bonding_fnl" value="0" />
  <parameter name="atx_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_refclk_divider_enable_lvpecl" value="lvpecl_enable" />
  <parameter name="atx_pll_dprio_vreg_boost_step_size" value="0" />
  <parameter name="is_c10" value="1" />
  <parameter name="bw_sel" value="medium" />
  <parameter
     name="rcfg_params"
     value="rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_step_size" value="0" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="atx_pll_cp_testmode" value="cp_normal" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_expected_voltage" value="0" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="atx_pll_dprio_vreg1_boost_step_size" value="0" />
  <parameter name="atx_pll_f_min_vco" value="7200000000 Hz" />
  <parameter name="test_mode" value="0" />
  <parameter name="hssi_refclk_divider_vcm_pup" value="pup_off" />
  <parameter name="atx_pll_underrange_voltage" value="under_setting4" />
  <parameter name="atx_pll_output_regulator_supply" value="vreg1v_setting0" />
  <parameter name="vco_freq" value="10000.0 MHz" />
  <parameter name="atx_pll_f_max_lcnt_fpll_cascading" value="1200000000" />
  <parameter name="atx_pll_powerdown_mode" value="powerup" />
  <parameter name="set_manual_reference_clock_frequency" value="200.0" />
  <parameter name="atx_pll_l_counter" value="2" />
  <parameter name="set_fref_clock_frequency" value="156.25" />
  <parameter name="atx_pll_l_counter_scratch" value="1" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_power_rail_et" value="950" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="atx_pll_cal_status" value="cal_in_progress" />
  <parameter name="is_protocol_PCIe" value="0" />
  <parameter name="enable_8G_path" value="1" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_scratch" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src"
     value="scratch3_src_lvpecl" />
  <parameter name="atx_pll_cgb_div" value="1" />
  <parameter name="prot_mode_fnl" value="basic_tx" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="atx_pll_hclk_divide" value="1" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="atx_pll_silicon_rev" value="20nm1" />
  <parameter name="atx_pll_clk_high_perf_voltage" value="0" />
  <parameter name="atx_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="enable_pld_atx_cal_busy_port" value="1" />
  <parameter name="rcfg_separate_avmm_busy" value="1" />
  <parameter name="set_l_counter" value="16" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="atx_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="atx_pll_f_min_pfd" value="61440000 Hz" />
  <parameter name="hssi_refclk_divider_clk_divider" value="div2_off" />
  <parameter name="m_counter" value="50" />
  <parameter name="atx_pll_ref_clk_div" value="1" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="atx_pll_enable_idle_atx_pll_support" value="idle_none" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="atx_pll_enable_lc_calibration" value="true" />
  <parameter name="atx_pll_pfd_pulse_width" value="pulse_width_setting0" />
  <parameter name="atx_pll_expected_lc_boost_voltage" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="set_altera_xcvr_atx_pll_a10_calibration_en" value="1" />
  <parameter name="rcfg_h_file_enable" value="1" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="atx_pll_calibration_mode" value="cal_off" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="atx_pll_is_sdi" value="false" />
  <parameter
     name="gui_parameter_values"
     value="1,2,50,1,select_vco_output,1,5000.0 MHz,10000.0 MHz,10000.0 Mbps" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_reference_clock_frequency" value="100000000 Hz" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter name="set_m_counter" value="24" />
  <parameter name="pma_speedgrade" value="i4" />
  <parameter name="enable_fractional" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src"
     value="scratch2_src_lvpecl" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_clk_low_power_voltage" value="0" />
  <parameter name="atx_pll_vccdreg_clk" value="vreg_clk5" />
  <parameter name="hssi_refclk_divider_optimal" value="true" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel"
     value="power_down" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter name="pma_width" value="64" />
  <parameter name="atx_pll_clk_mid_power_voltage" value="0" />
  <parameter name="reference_clock_frequency_fnl" value="100.000000 MHz" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="enable_cascade_out" value="0" />
  <parameter name="atx_pll_lc_atb" value="atb_selectdisable" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="datarate" value="10000.0 Mbps" />
  <parameter name="mapped_primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="atx_pll_cp_lf_order" value="lf_3rd_order" />
  <parameter name="atx_pll_min_fractional_percentage" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="mcgb_in_clk_freq" value="5000.0" />
  <parameter name="effective_m_counter" value="1" />
  <parameter name="mapped_output_clock_frequency" value="5000.0 MHz" />
  <parameter name="atx_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="atx_pll_f_max_vco" value="14400000000 Hz" />
  <parameter name="atx_pll_f_min_ref" value="61440000 Hz" />
  <parameter name="atx_pll_enable_lc_vreg_calibration" value="true" />
  <parameter name="atx_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="check_output_ports_pll" value="0" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm1" />
  <parameter name="dsm_mode" value="dsm_mode_integer" />
  <parameter name="atx_pll_overrange_voltage" value="over_setting0" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="basic_tx" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_scratch" value="0" />
  <parameter name="atx_pll_cascadeclk_test" value="cascadetest_off" />
  <parameter name="hssi_pma_lc_refclk_select_mux_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_atx_pll_a10" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="atx_pll_bonding" value="pll_bonding" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_expected_voltage" value="0" />
  <parameter name="atx_pll_enable_hclk" value="hclk_disabled" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="atx_pll_lc_mode" value="lccmu_normal" />
  <parameter name="atx_pll_sup_mode" value="user_mode" />
  <parameter name="set_auto_reference_clock_frequency" value="100.0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_freq" value="10000000000 Hz" />
  <parameter name="atx_pll_l_counter_enable" value="true" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="atx_pll_d2a_voltage" value="d2a_setting_4" />
  <parameter name="atx_pll_side" value="side_unknown" />
  <parameter name="hssi_refclk_divider_powerdown_mode" value="powerup" />
  <parameter name="primary_use" value="hssi_x1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src"
     value="scratch1_src_lvpecl" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="atx_pll_bw_sel" value="medium" />
  <parameter name="set_ref_clk_div" value="1" />
  <parameter name="atx_pll_pfd_delay_compensation" value="normal_delay" />
  <parameter name="set_user_identifier" value="86" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="sixty_four_bit" />
  <parameter name="atx_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="mcgb_out_datarate" value="10000.0" />
  <parameter name="atx_pll_dsm_ecn_bypass" value="false" />
  <parameter name="set_k_counter" value="2000000000" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="atx_pll_bonding_mode" value="cpri_bonding" />
  <parameter name="l_cascade_counter" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_refclk_divider_sel_pldclk" value="iqclk_sel_lvpecl" />
  <parameter name="atx_pll_f_max_x1" value="8700000000 Hz" />
  <parameter name="atx_pll_max_fractional_percentage" value="100" />
  <parameter
     name="hssi_refclk_divider_core_clk_lvpecl"
     value="core_clk_lvpecl_off" />
  <parameter name="atx_pll_pma_width" value="64" />
  <parameter name="atx_pll_tank_sel" value="lctank1" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="enable_manual_configuration" value="1" />
  <parameter name="l_counter" value="2" />
  <parameter name="enable_8G_buffer_fnl" value="true" />
  <parameter name="atx_pll_fb_select" value="direct_fb" />
  <parameter name="hssi_refclk_divider_term_tristate" value="tristate_off" />
  <parameter name="enable_pcie_clk" value="0" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="hssi_pma_lc_refclk_select_mux_silicon_rev" value="20nm1" />
  <parameter name="atx_pll_lf_ripplecap" value="lf_ripple_cap_0" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="atx_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="atx_pll_f_max_tank_2" value="14400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_1" value="11400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_0" value="8800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter
     name="pll_setting"
     value="refclk {100.000000 MHz} m_cnt 50 n_cnt 1 l_cnt 2 k_cnt 1 l_cascade 1 l_cascade_predivider 1 outclk {5000.0 MHz}" />
  <parameter name="lc_refclk_select" value="0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="atx_pll_vccdreg_fb" value="vreg_fb8" />
  <parameter name="atx_pll_prot_mode" value="basic_tx" />
  <parameter name="atx_pll_n_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_bypass_enable" value="false" />
  <parameter name="atx_pll_datarate" value="10000000000 bps" />
  <parameter name="atx_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter" value="lcounter_setting0" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter
     name="gui_parameter_list"
     value="K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate" />
  <parameter name="atx_pll_fpll_refclk_selection" value="select_vco_output" />
  <parameter name="atx_pll_m_counter" value="50" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_expected_voltage" value="0" />
  <parameter name="select_manual_config" value="false" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="atx_pll_vccdreg_fw" value="vreg_fw5" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src"
     value="scratch0_src_lvpecl" />
  <parameter name="atx_pll_f_max_vco_fractional" value="0 hz" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="dbg_user_identifier" value="86" />
  <parameter name="atx_pll_lf_resistance" value="lf_setting1" />
  <parameter name="hssi_refclk_divider_silicon_rev" value="20nm1" />
  <parameter name="support_mode" value="user_mode" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\reconfig\altera_xcvr_atx_pll_a10_reconfig_parameters.h"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\ad9144_jesd204_altera_xcvr_atx_pll_a10_181_he2e35y.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_opt_logic_he2e35y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\reconfig\altera_xcvr_atx_pll_a10_reconfig_parameters.h"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\ad9144_jesd204_altera_xcvr_atx_pll_a10_181_he2e35y.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_opt_logic_he2e35y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ad9144_jesd204_adi_jesd204_10_kst36zy" as="lane_pll" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_altera_xcvr_atx_pll_a10_181_he2e35y"</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="lane_pll">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="lane_pll">Generating configuration files for reconfiguration profile 0</message>
   <message level="Info" culprit="lane_pll">Generating C header configuration file</message>
  </messages>
 </entity>
 <entity kind="axi_jesd204_tx" version="1.0" name="axi_jesd204_tx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="ID" value="0" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\axi_jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\axi_jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\jesd204_up_tx.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\axi_jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\axi_jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\jesd204_up_tx.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\axi_jesd204_tx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/axi_jesd204_tx/axi_jesd204_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ad9144_jesd204_adi_jesd204_10_kst36zy"
     as="axi_jesd204_tx" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: axi_jesd204_tx"</message>
  </messages>
 </entity>
 <entity kind="jesd204_tx" version="1.0" name="jesd204_tx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_tx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_tx_lane.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_tx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_tx_lane.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/jesd204_tx/jesd204_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ad9144_jesd204_adi_jesd204_10_kst36zy" as="jesd204_tx" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_tx"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ad9144_jesd204_adi_jesd204_10_kst36zy"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator
     instantiator="ad9144_jesd204_jesd204_phy_10_vzts4xy"
     as="rst_controller" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_native_a10"
   version="18.1"
   name="ad9144_jesd204_altera_xcvr_native_a10_181_uw5ntmq">
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="cdr_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reset_n" value="reset_n" />
  <parameter name="pma_rx_buf_xrx_path_uc_rx_rstb" value="rx_reset_on" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="pma_rx_buf_rx_refclk_divider" value="bypass_divider" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_clr_ctrl" value="both_enabled" />
  <parameter name="hssi_tx_pcs_pma_interface_bypass_pma_txelecidle" value="true" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_odi_step_ctrl_sel" value="dprio_mode" />
  <parameter name="cdr_pll_side" value="side_unknown" />
  <parameter name="pma_adapt_adp_dfe_fxtap10_sgn" value="radp_dfe_fxtap10_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_bs_enc" value="en_bs_enc_clk_gating" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel"
     value="uhsif_index_cram" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="hssi_10g_rx_pcs_frmsync_flag_type" value="location_only" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_bypass" value="rx_sm_bypass_en" />
  <parameter name="hssi_rx_pcs_pma_interface_block_sel" value="ten_g_pcs" />
  <parameter name="hssi_fifo_rx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_cgb_ser_powerdown" value="normal_poweron_ser" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx" value="pma_32b_rx" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="hssi_10g_tx_pcs_distdwn_master" value="distdwn_master_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx"
     value="teng_mode_tx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count_multi" value="0" />
  <parameter name="pma_rx_buf_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter
     name="cdr_pll_chgpmp_up_pd_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_rx_buf_one_stage_enable" value="s1_mode" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="l_std_rx_pld_pcs_width" value="10" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_rx_buf_xrx_path_gt_enabled" value="disable" />
  <parameter name="cdr_pll_pma_width" value="40" />
  <parameter name="enable_port_rx_polinv" value="0" />
  <parameter name="pma_rx_odi_invert_dfe_vref" value="no_inversion" />
  <parameter name="pma_tx_buf_enable_idle_tx_channel_support" value="false" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_scrambler" value="enable" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch2_src"
     value="cdr_clkin_scratch2_src_refclk_iqclk" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="hssi_8g_rx_pcs_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_compin_sel" value="compin_master" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_adapt_odi_en" value="rodi_en_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en"
     value="hip_rx_disable" />
  <parameter name="base_device" value="NIGHTFURY1" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx"
     value="fifo_rx" />
  <parameter name="l_rcfg_addr_bits" value="10" />
  <parameter
     name="hssi_10g_tx_pcs_enc64b66b_txsm_clken"
     value="enc64b66b_txsm_clk_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_block_sel" value="teng" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx"
     value="disable" />
  <parameter name="hssi_gen3_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="pma_cgb_x1_clock_source_sel" value="cdr_txpll_t" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pfull" value="10" />
  <parameter name="pma_tx_buf_uc_dcd_cal_status" value="uc_dcd_cal_notdone" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_type" value="bitslip_cnt" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_post_eidle_delay"
     value="cnt_200_cycles" />
  <parameter name="pma_tx_buf_term_p_tune" value="rterm_p0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_lfeq_zero_control" value="lfeq_setting_2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx"
     value="disable" />
  <parameter name="pma_tx_buf_cpen_ctrl" value="cp_l0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period"
     value="uhsif_dcn_test_period_4" />
  <parameter name="hssi_10g_rx_pcs_frmsync_bypass" value="frmsync_bypass_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="pma_rx_dfe_oc_sa_d0c0" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="pma_adapt_adp_spec_avg_window" value="radp_spec_avg_window_4" />
  <parameter name="pma_adapt_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_pipeln" value="rx_sm_pipeln_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="cdr_pll_cgb_div" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_err" value="dispgen_err_dis" />
  <parameter name="anlg_link" value="sr" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="l_rcfg_ifaces" value="4" />
  <parameter name="pma_rx_buf_vcm_sel" value="vcm_setting_03" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en"
     value="delay1_clk_disable" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_a_val" value="0" />
  <parameter name="pma_tx_ser_bonding_mode" value="x1_non_bonded" />
  <parameter name="l_enable_rx_std" value="0" />
  <parameter name="pma_tx_buf_uc_skew_cal" value="uc_skew_cal_off" />
  <parameter name="hssi_krfec_rx_pcs_parity_invalid_enum" value="8" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_gen_pat" value="prbs_gen_dis" />
  <parameter name="pma_rx_buf_power_rail_er" value="1030" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_data_source"
     value="hip_disable" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="0" />
  <parameter name="is_c10" value="1" />
  <parameter name="pma_rx_buf_xrx_path_jtag_lp" value="lp_off" />
  <parameter
     name="hssi_common_pcs_pma_interface_pcie_hip_mode"
     value="hip_disable" />
  <parameter name="cdr_pll_fref_mux_select" value="fref_mux_cdr_refclk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock"
     value="uhsif_lkd_segsz_b4lock_16" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_pc_rdclk" value="en_pc_rdclk_gating" />
  <parameter name="hssi_8g_rx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="hssi_8g_rx_pcs_polinv_8b10b_dec" value="dis_polinv_8b10b_dec" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_wait_send_syncp_fbkp" value="0" />
  <parameter name="pma_tx_buf_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="pma_rx_buf_refclk_en" value="disable" />
  <parameter name="cdr_pll_set_cdr_vco_reset" value="false" />
  <parameter name="cdr_pll_cal_vco_count_length" value="sel_8b_count" />
  <parameter
     name="hssi_tx_pcs_pma_interface_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter
     name="hssi_pipe_gen3_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="cdr_pll_f_max_ref" value="800000000 Hz" />
  <parameter name="hssi_tx_pcs_pma_interface_pmagate_en" value="pmagate_dis" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_clk_slip_spacing" value="16" />
  <parameter
     name="hssi_common_pcs_pma_interface_dft_observation_clock_selection"
     value="dft_clk_obsrv_tx0" />
  <parameter name="hssi_10g_rx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx"
     value="basic_10gpcs_tx" />
  <parameter name="pma_tx_buf_jtag_lp" value="lp_off" />
  <parameter name="pma_adapt_adp_dfe_fxtap11_sgn" value="radp_dfe_fxtap11_sgn_0" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="l_std_rx_word_count" value="1" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="cdr_pll_sup_mode" value="user_mode" />
  <parameter name="std_rx_word_aligner_pattern" value="0" />
  <parameter name="hssi_10g_rx_pcs_dis_signal_ok" value="dis_signal_ok_dis" />
  <parameter name="hssi_common_pcs_pma_interface_wait_clk_on_off_timer" value="0" />
  <parameter name="pma_adapt_odi_vref_sel" value="rodi_vref_sel_0" />
  <parameter name="pma_tx_buf_dcd_clk_div_ctrl" value="dcd_ck_div128" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx"
     value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_ind" value="enable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx" value="pma_10b_tx" />
  <parameter name="pma_rx_dfe_oc_sa_adp1" value="0" />
  <parameter name="pma_rx_dfe_oc_sa_adp2" value="0" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="pma_tx_buf_uc_gen4" value="gen4_off" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable"
     value="uhsif_dcn_test_mode_disable" />
  <parameter name="pma_tx_buf_uc_gen3" value="gen3_off" />
  <parameter name="l_std_tx_word_count" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_testout_sel" value="asn_test" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_fifo_write_ctrl" value="blklock_stops" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g3"
     value="dis_phystatus_rst_toggle_g3" />
  <parameter name="hssi_tx_pcs_pma_interface_sq_wave_num" value="sq_wave_default" />
  <parameter name="hssi_krfec_rx_pcs_receive_order" value="receive_lsb" />
  <parameter name="hssi_8g_rx_pcs_rx_refclk" value="dis_refclk_sel" />
  <parameter name="protocol_mode" value="basic_enh" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="hssi_pipe_gen1_2_phystatus_delay_val" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx"
     value="fifo_tx" />
  <parameter name="pma_adapt_adp_ctle_load_value" value="radp_ctle_load_value_0" />
  <parameter name="pma_tx_buf_vod_output_swing_ctrl" value="31" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_8g_rx_pcs_rx_rcvd_clk" value="rcvd_clk_rcvd_clk" />
  <parameter
     name="pma_adapt_adp_spec_trans_filter"
     value="radp_spec_trans_filter_2" />
  <parameter name="hssi_common_pcs_pma_interface_ignore_sigdet_g23" value="false" />
  <parameter name="pma_tx_buf_xtx_path_initial_settings" value="true" />
  <parameter name="enable_port_rx_std_bitslip" value="0" />
  <parameter
     name="pma_cgb_select_done_master_or_slave"
     value="choose_master_pcie_sw_done" />
  <parameter name="hssi_krfec_rx_pcs_signal_ok_en" value="sig_ok_en" />
  <parameter name="pma_tx_buf_uc_txvod_cal" value="uc_tx_vod_cal_off" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx" value="fifo_rx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage"
     value="standard" />
  <parameter name="pma_rx_buf_xrx_path_uc_pcie_sw" value="uc_pcie_gen1" />
  <parameter name="cdr_pll_output_clock_frequency" value="500000000 Hz" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_encoder" value="enable" />
  <parameter
     name="hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en"
     value="false" />
  <parameter
     name="pma_adapt_adp_dfe_clkout_div_sel"
     value="radp_dfe_clkout_div_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_lfsr" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rate_match_full_thres" value="dis_rm_full_thres" />
  <parameter name="pma_rx_odi_enable_odi" value="power_down_eye" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_err" value="scrm_err_dis" />
  <parameter name="hssi_rx_pcs_pma_interface_clkslip_sel" value="pld" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch1_src"
     value="cdr_clkin_scratch1_src_refclk_iqclk" />
  <parameter name="set_odi_soft_logic_enable" value="0" />
  <parameter
     name="pma_cdr_refclk_inclk3_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_pc_en_counter" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin"
     value="uhsif_dcn_margin_2" />
  <parameter name="hssi_10g_tx_pcs_txfifo_mode" value="phase_comp" />
  <parameter name="pma_adapt_adp_ctle_en" value="radp_ctle_enable" />
  <parameter name="pma_cgb_sup_mode" value="user_mode" />
  <parameter name="pma_cgb_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_8g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_8g_tx_pcs_tx_bitslip" value="dis_tx_bitslip" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="pma_rx_buf_diag_lp_en" value="dlp_off" />
  <parameter name="pma_rx_buf_pm_tx_rx_testmux_select" value="setting0" />
  <parameter name="pma_rx_deser_tdr_mode" value="select_bbpd_data" />
  <parameter name="hssi_krfec_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_mode" value="generic_basic" />
  <parameter name="hssi_8g_tx_pcs_hip_mode" value="dis_hip" />
  <parameter name="pma_cgb_ser_mode" value="forty_bit" />
  <parameter name="pma_rx_deser_prot_mode" value="basic_rx" />
  <parameter name="l_enable_tx_pcs_dir" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_en"
     value="dft_clk_out_disable" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="hssi_common_pcs_pma_interface_asn_enable" value="dis_asn" />
  <parameter name="hssi_10g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_odwidth" value="width_40" />
  <parameter name="hssi_10g_tx_pcs_wr_clk_sel" value="wr_tx_pld_clk" />
  <parameter name="hssi_8g_rx_pcs_wa_rvnumber_data" value="0" />
  <parameter name="hssi_8g_rx_pcs_auto_speed_nego" value="dis_asn" />
  <parameter name="pma_tx_ser_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="pma_tx_buf_term_sel" value="r_r1" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="pma_rx_sd_optimal" value="true" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter
     name="pma_adapt_adapt_dfe_control_sel"
     value="r_adapt_dfe_control_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_cgb_silicon_rev" value="20nm5es" />
  <parameter name="std_rx_word_aligner_mode" value="bitslip" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_output_sel"
     value="teng_output" />
  <parameter name="hssi_10g_rx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_krfec_tx_pcs_enc_frame_query" value="enc_query_dis" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch4_src"
     value="cdr_clkin_scratch4_src_refclk_iqclk" />
  <parameter name="pma_rx_dfe_optimal" value="true" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx" value="pma_10b_rx" />
  <parameter name="std_rx_rmfifo_mode" value="disabled" />
  <parameter name="hssi_10g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_auto_reset_on" value="auto_reset_off" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="pma_adapt_adapt_dfe_sel" value="r_adapt_dfe_sel_0" />
  <parameter name="pma_cgb_tx_ucontrol_reset" value="disable" />
  <parameter name="hssi_8g_tx_pcs_byte_serializer" value="dis_bs" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="pma_adapt_adp_force_freqlock" value="radp_force_freqlock_off" />
  <parameter
     name="cdr_pll_bbpd_data_pattern_filter_select"
     value="bbpd_data_pat_off" />
  <parameter name="l_anlg_rx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_v_vert_threshold_scaling" value="scale_3" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel"
     value="pcs_tx_clk" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="hssi_10g_tx_pcs_random_disp" value="disable" />
  <parameter name="hssi_10g_tx_pcs_crcgen_err" value="crcgen_err_dis" />
  <parameter name="hssi_krfec_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_ver" value="prbs_off" />
  <parameter name="pll_select" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_pipeln" value="enable" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt"
     value="enum_invalid_sh_cnt_10g" />
  <parameter name="hssi_gen3_rx_pcs_mode" value="disable_pcs" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn" value="disable" />
  <parameter
     name="hssi_8g_tx_pcs_data_selection_8b10b_encoder_input"
     value="normal_data_path" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="pma_rx_odi_datarate" value="1000000000 bps" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_tx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="hssi_common_pcs_pma_interface_sim_mode" value="disable" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="pma_rx_buf_offset_pd" value="oc_en" />
  <parameter name="cdr_pll_lf_resistor_pd" value="lf_pd_setting0" />
  <parameter name="pma_tx_buf_dcd_detection_en" value="enable" />
  <parameter name="pma_adapt_adp_vga_bypass" value="radp_vga_bypass_1" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock"
     value="uhsif_lkd_segsz_aflock_512" />
  <parameter name="hssi_10g_tx_pcs_sh_err" value="sh_err_dis" />
  <parameter name="hssi_pipe_gen1_2_txswing" value="dis_txswing" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="data_rate_bps" value="10000000000 bps" />
  <parameter name="pma_adapt_adp_dfe_fxtap_load" value="radp_dfe_fxtap_load_0" />
  <parameter
     name="pma_cdr_refclk_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="cdr_pll_set_cdr_v2i_enable" value="true" />
  <parameter
     name="hssi_rx_pcs_pma_interface_master_clk_sel"
     value="master_rx_pma_clk" />
  <parameter name="pma_cgb_input_select_gen3" value="unused" />
  <parameter name="pma_mode" value="basic" />
  <parameter name="hssi_8g_tx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="hssi_8g_rx_pcs_wa_rknumber_data" value="3" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="hssi_tx_pcs_pma_interface_uhsif_enable" value="uhsif_disable" />
  <parameter name="adme_pma_mode" value="basic" />
  <parameter name="hssi_10g_rx_pcs_frmsync_pipeln" value="frmsync_pipeln_en" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_gen3_rx_pcs_block_sync_sm" value="disable_blk_sync_sm" />
  <parameter name="std_data_mask_count_multi" value="0" />
  <parameter name="hssi_8g_rx_pcs_tx_rx_parallel_loopback" value="dis_plpbk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter name="pma_tx_buf_uc_skew_cal_status" value="uc_skew_cal_notdone" />
  <parameter name="pma_rx_dfe_initial_settings" value="true" />
  <parameter name="pma_tx_buf_calibration_en" value="false" />
  <parameter name="pma_adapt_adp_frame_out_sel" value="radp_frame_out_sel_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock"
     value="uhsif_filt_stepsz_b4lock_2" />
  <parameter name="pma_rx_buf_bodybias_select" value="bodybias_sel1" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_rd" value="rd_empty" />
  <parameter name="display_std_rx_pld_pcs_width" value="10" />
  <parameter name="pma_rx_buf_pdb_rx" value="normal_rx_on" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_c_val" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="pma_adapt_odi_start" value="rodi_start_0" />
  <parameter name="pma_tx_buf_xtx_path_datarate" value="10000000000 bps" />
  <parameter name="l_enable_rx_pcs_dir" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_optimal" value="true" />
  <parameter name="pma_rx_deser_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_dfe_sel_probe_tstmx" value="probe_tstmx_none" />
  <parameter name="pcs_tx_delay1_ctrl" value="delay1_path0" />
  <parameter name="pma_cgb_input_select_xn" value="unused" />
  <parameter name="hssi_10g_rx_pcs_crcchk_inv" value="crcchk_inv_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap_en" value="radp_dfe_fxtap_disable" />
  <parameter name="pma_adapt_adp_ctle_threshold" value="radp_ctle_threshold_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap_hold_en" value="radp_dfe_fxtap_hold" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="enable_hard_reset" value="0" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_sd" value="dis_eidle_sd" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="pma_tx_buf_compensation_driver_en" value="disable" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="hssi_pipe_gen1_2_rx_pipe_enable" value="dis_pipe_rx" />
  <parameter name="pma_adapt_adp_dfe_fltap_load" value="radp_dfe_fltap_load_0" />
  <parameter name="enable_std" value="0" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal" value="uc_rx_dfe_cal_off" />
  <parameter name="pma_tx_buf_link" value="sr" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_bds_dec_asn"
     value="en_bds_dec_asn_clk_gating" />
  <parameter
     name="hssi_common_pcs_pma_interface_prot_mode"
     value="other_protocols" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_sw_fifowr"
     value="en_sw_fifowr_clk_gating" />
  <parameter name="cdr_pll_ltd_ltr_micro_controller_select" value="ltd_ltr_pcs" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx"
     value="disable" />
  <parameter name="std_tx_bitslip_enable" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_dw_tx" value="pma_40b_tx" />
  <parameter name="cdr_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="hssi_10g_tx_pcs_bitslip_en" value="bitslip_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx"
     value="other_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_rx_sh_location" value="msb" />
  <parameter name="hssi_common_pcs_pma_interface_cp_dwn_mstr" value="true" />
  <parameter name="hssi_8g_rx_pcs_wa_rgnumber_data" value="3" />
  <parameter name="cdr_pll_f_max_vco" value="9800000000 Hz" />
  <parameter name="hssi_8g_rx_pcs_rx_clk_free_running" value="en_rx_clk_free_run" />
  <parameter name="cdr_pll_n_counter_scratch" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_eios" value="dis_eidle_eios" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference2" value="dcc_ref2_3" />
  <parameter
     name="hssi_10g_tx_pcs_enc_64b66b_txsm_bypass"
     value="enc_64b66b_txsm_bypass_en" />
  <parameter name="hssi_krfec_rx_pcs_dv_start" value="with_blklock" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference1" value="dcc_ref1_3" />
  <parameter name="cdr_pll_f_min_gt_channel" value="8700000000 Hz" />
  <parameter name="hssi_common_pld_pcs_interface_hrdrstctrl_en" value="hrst_dis" />
  <parameter name="hssi_10g_tx_pcs_comp_cnt" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="pma_rx_deser_force_adaptation_outputs" value="normal_outputs" />
  <parameter name="enable_port_pipe_rx_polarity" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch3_src"
     value="cdr_clkin_scratch3_src_refclk_iqclk" />
  <parameter name="anlg_voltage" value="1_0V" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adapt_mode" value="ctle" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g12"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_cgb_input_select_x1" value="fpll_bot" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="hssi_10g_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_tx_pcs_pma_dw" value="ten_bit" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_sw_done" value="true" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_b_val" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_invalid_code_flag_only"
     value="dis_invalid_code_only" />
  <parameter name="pma_rx_dfe_sup_mode" value="user_mode" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="hssi_10g_rx_pcs_dec64b66b_clken" value="dec64b66b_clk_dis" />
  <parameter name="hssi_8g_tx_pcs_revloop_back_rm" value="dis_rev_loopback_rx_rm" />
  <parameter name="pma_tx_buf_res_cal_local" value="non_local" />
  <parameter name="enable_port_rx_is_lockedtoref" value="1" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="0" />
  <parameter name="l_enable_tx_std_iface" value="0" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="0" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="hssi_8g_rx_pcs_pipe_if_enable" value="dis_pipe_rx" />
  <parameter name="pma_tx_buf_xtx_path_analog_mode" value="user_custom" />
  <parameter name="enable_analog_resets" value="1" />
  <parameter name="hssi_10g_tx_pcs_fifo_reg_fast" value="fifo_reg_fast_dis" />
  <parameter name="hssi_10g_rx_pcs_dispchk_bypass" value="dispchk_bypass_en" />
  <parameter name="pma_rx_sd_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk1_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="device_revision" value="20nm1" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="l_enable_tx_std" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_tx_buf_xtx_path_datawidth" value="40" />
  <parameter name="duplex_mode" value="tx" />
  <parameter name="pma_rx_deser_pcie_gen" value="non_pcie" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_dw_rx" value="pma_32b_rx" />
  <parameter name="hssi_tx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_shared" value="0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_dec" value="fxtap_step_no_dec" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx"
     value="basic_mode_tx" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_position"
     value="radp_dfe_fltap_position_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz"
     value="250000000" />
  <parameter name="pma_cgb_scratch3_x1_clock_src" value="unused" />
  <parameter name="pma_rx_deser_datarate" value="1000000000 bps" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_dw_wa" value="en_dw_wa_clk_gating" />
  <parameter name="pma_rx_buf_xrx_path_initial_settings" value="true" />
  <parameter name="hssi_gen3_tx_pcs_tx_gbox_byp" value="bypass_gbox" />
  <parameter name="hssi_8g_rx_pcs_rate_match_del_thres" value="dis_rm_del_thres" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_full" value="full_default" />
  <parameter name="hssi_10g_tx_pcs_scrm_mode" value="async" />
  <parameter name="enable_simple_interface" value="1" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="hssi_krfec_tx_pcs_transcode_err" value="trans_err_dis" />
  <parameter name="hssi_8g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_tx_pcs_tx_compliance_controlled_disparity"
     value="dis_txcompliance" />
  <parameter name="hssi_10g_tx_pcs_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset_enable" value="false" />
  <parameter name="hssi_10g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_crcchk_pipeln" value="crcchk_pipeln_en" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_8g_tx_pcs_phfifo_write_clk_sel" value="pld_tx_clk" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="device_family" value="Cyclone 10 GX" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_encoder" value="en_8b10b_ibm" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx"
     value="disable" />
  <parameter name="pma_rx_odi_oc_sa_c180" value="0" />
  <parameter name="pma_tx_buf_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="cdr_pll_chgpmp_testmode" value="cp_test_disable" />
  <parameter
     name="hssi_pipe_gen3_rate_match_pad_insertion"
     value="dis_rm_fifo_pad_ins" />
  <parameter name="pcs_bonding_master" value="0" />
  <parameter name="datapath_select" value="Enhanced" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok"
     value="force_sig_ok" />
  <parameter name="cdr_pll_requires_gt_capable_channel" value="false" />
  <parameter name="pma_adapt_adp_odi_control_sel" value="radp_odi_control_sel_0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_clken" value="scrm_clk_dis" />
  <parameter name="hssi_krfec_tx_pcs_burst_err" value="burst_err_dis" />
  <parameter name="pma_adapt_adp_adapt_rstn" value="radp_adapt_rstn_1" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_odwidth" value="width_32" />
  <parameter name="pma_adapt_adp_dfe_fxtap_bypass" value="radp_dfe_fxtap_bypass_1" />
  <parameter name="enable_reset_sequence" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_rx_dfe_pdb_floattap" value="floattap_dfe_powerdown" />
  <parameter name="pma_adapt_adp_dfe_fxtap4_sgn" value="radp_dfe_fxtap4_sgn_0" />
  <parameter name="pma_tx_buf_duty_cycle_setting_aux" value="dcc2_t32" />
  <parameter name="hssi_8g_rx_pcs_wa_kchar" value="dis_kchar" />
  <parameter name="cdr_pll_set_cdr_vco_speed" value="0" />
  <parameter name="pma_rx_buf_cgm_bias_disable" value="cgmbias_en" />
  <parameter name="hssi_8g_rx_pcs_wa_pd" value="wa_pd_10" />
  <parameter name="hssi_10g_rx_pcs_gbexp_clken" value="gbexp_clk_en" />
  <parameter name="hssi_10g_tx_pcs_sop_mark" value="sop_mark_dis" />
  <parameter name="hssi_8g_tx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="pma_rx_odi_power_mode" value="mid_power" />
  <parameter name="pma_adapt_odi_spec_sel" value="rodi_spec_sel_0" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_10g_tx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="pma_rx_buf_power_mode_rx" value="mid_power" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="cdr_pll_atb_select_control" value="atb_off" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_phfifo_flush_wait" value="0" />
  <parameter name="pma_rx_buf_bodybias_enable" value="bodybias_en" />
  <parameter name="hssi_gen3_rx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable"
     value="uhsif_dzt_disable" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_hold_en"
     value="radp_dfe_fltap_not_held" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock"
     value="knum_sh_cnt_postlock_10g" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="pma_tx_buf_pm_speed_grade" value="i4" />
  <parameter name="pma_adapt_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_det" value="dis_fixed_patdet" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="cdr_pll_cdr_powerdown_mode" value="power_up" />
  <parameter name="hssi_10g_tx_pcs_pld_if_type" value="fifo" />
  <parameter
     name="hssi_10g_tx_pcs_distup_bypass_pipeln"
     value="distup_bypass_pipeln_dis" />
  <parameter name="hssi_10g_rx_pcs_ber_clken" value="ber_clk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="pma_cgb_bitslip_enable" value="disable_bitslip" />
  <parameter name="pma_rx_buf_vccela_supply_voltage" value="vccela_1p1v" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pcie_switch" value="true" />
  <parameter name="pma_adapt_odi_mode" value="rodi_mode_0" />
  <parameter name="pma_rx_odi_prot_mode" value="basic_rx" />
  <parameter name="pma_adapt_adp_status_sel" value="radp_status_sel_0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_clken" value="descrm_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pma_adapt_adp_vga_polarity" value="radp_vga_polarity_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value"
     value="0" />
  <parameter name="pma_cdr_refclk_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_static_polarity_inversion"
     value="tx_stat_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_10g_rx_pcs_pld_if_type" value="fifo" />
  <parameter name="cdr_pll_chgpmp_current_dn_pd" value="cp_current_pd_dn_setting0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion"
     value="tx_dyn_polinv_dis" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="hssi_krfec_rx_pcs_err_mark_type" value="err_mark_10g" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="pma_rx_dfe_sel_fltapstep_inc" value="fltap_step_no_inc" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_scrm" value="enum_scrm_default" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="cdr_pll_chgpmp_replicate" value="false" />
  <parameter name="pma_rx_odi_oc_sa_c0" value="0" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_test_out_sel" value="rx_test_out0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl"
     value="delay2_path0" />
  <parameter name="pma_rx_sd_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_vref_load" value="radp_vref_load_0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="pma_rx_deser_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="pma_rx_buf_bypass_eqz_stages_234" value="bypass_off" />
  <parameter name="hssi_10g_rx_pcs_control_del" value="control_del_none" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_clk_sel" value="pld_rx_clk" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="pma_tx_buf_power_rail_eht" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode" value="tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_buf_xrx_path_datawidth" value="40" />
  <parameter name="hssi_8g_rx_pcs_wa_sync_sm_ctrl" value="gige_sync_sm" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adp_mode" value="radp_mode_8" />
  <parameter name="pma_adapt_adp_bist_count_rstn" value="radp_bist_count_rstn_0" />
  <parameter name="display_std_tx_pld_pcs_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_tx_sh_location" value="msb" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_spec_sign" value="radp_dfe_spec_sign_0" />
  <parameter name="hssi_10g_tx_pcs_test_mode" value="test_off" />
  <parameter name="cdr_pll_cdr_phaselock_mode" value="no_ignore_lock" />
  <parameter name="hssi_8g_rx_pcs_pad_or_edb_error_replace" value="replace_edb" />
  <parameter name="hssi_8g_tx_pcs_tx_fast_pld_reg" value="dis_tx_fast_pld_reg" />
  <parameter name="hssi_10g_rx_pcs_bitslip_mode" value="bitslip_dis" />
  <parameter name="hssi_10g_tx_pcs_low_latency_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap5_sgn" value="radp_dfe_fxtap5_sgn_0" />
  <parameter name="dbg_prbs_soft_logic_enable" value="0" />
  <parameter name="pma_tx_buf_xtx_path_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_prot_mode" value="basic_mode" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_dw_fifowr"
     value="en_dw_fifowr_clk_gating" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="hssi_8g_tx_pcs_dynamic_clk_switch" value="dis_dyn_clk_switch" />
  <parameter name="pma_rx_dfe_sel_oc_en" value="off_canc_disable" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="hssi_8g_tx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="enable_port_rx_std_signaldetect" value="0" />
  <parameter name="tx_enable" value="1" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_adapt_adp_ctle_scale_en" value="radp_ctle_scale_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk"
     value="pma_tx_clk" />
  <parameter name="pma_adapt_sup_mode" value="user_mode" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_trans_dec" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap2_sgn" value="radp_dfe_fxtap2_sgn_0" />
  <parameter name="cdr_pll_pm_speed_grade" value="i4" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="hssi_krfec_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter name="hssi_10g_tx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="pma_adapt_adp_vref_polarity" value="radp_vref_polarity_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz" value="0" />
  <parameter name="pma_rx_dfe_dft_en" value="dft_enalbe" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk"
     value="en_sw_pc_wrclk_gating" />
  <parameter name="pma_tx_buf_term_code" value="rterm_code7" />
  <parameter name="hssi_8g_tx_pcs_force_kchar" value="dis_force_kchar" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="pma_tx_ser_ser_clk_divtx_user_sel" value="divtx_user_off" />
  <parameter name="pma_adapt_adp_dfe_cycle" value="radp_dfe_cycle_6" />
  <parameter name="pma_tx_buf_calibration_resistor_value" value="res_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_observation_in_pld_core"
     value="internal_sw_wa_clk" />
  <parameter name="hssi_8g_tx_pcs_txclk_freerun" value="en_freerun_tx" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="pma_rx_buf_xrx_path_optimal" value="true" />
  <parameter name="cdr_pll_lpd_counter" value="1" />
  <parameter name="pma_tx_ser_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx"
     value="teng_mode_rx" />
  <parameter name="enable_upi_pipeline_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_pcs_urst" value="en_rx_pcs_urst" />
  <parameter name="l_enable_rx_enh" value="0" />
  <parameter name="hssi_10g_rx_pcs_blksync_pipeln" value="blksync_pipeln_dis" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="std_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel"
     value="sel_sig_det" />
  <parameter name="pma_rx_buf_xrx_path_prot_mode" value="basic_rx" />
  <parameter name="enable_pcie_data_mask_option" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_mode" value="async" />
  <parameter name="cdr_pll_is_cascaded_pll" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="hssi_gen3_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="cdr_pll_txpll_hclk_driver_enable" value="false" />
  <parameter
     name="cdr_pll_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="pma_adapt_initial_settings" value="true" />
  <parameter
     name="hssi_common_pcs_pma_interface_force_freqdet"
     value="force_freqdet_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx"
     value="disable" />
  <parameter
     name="pma_adapt_adp_bist_auxpath_en"
     value="radp_bist_auxpath_disable" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="pma_cgb_datarate" value="10000000000 bps" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="cdr_pll_vco_freq" value="500000000 Hz" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="l_pcs_pma_width" value="40" />
  <parameter name="pma_cgb_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_rx_odi_silicon_rev" value="20nm5es" />
  <parameter name="hssi_pipe_gen1_2_prot_mode" value="disabled_prot_mode" />
  <parameter name="pma_rx_odi_initial_settings" value="true" />
  <parameter name="pma_tx_buf_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="0" />
  <parameter name="pma_adapt_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent_enable" value="false" />
  <parameter
     name="hssi_common_pcs_pma_interface_sigdet_wait_counter_multi"
     value="0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_a_val" value="0" />
  <parameter name="cdr_pll_vco_overrange_voltage" value="vco_overrange_off" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_native_a10" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="manual" />
  <parameter name="cdr_pll_lpfd_counter" value="1" />
  <parameter
     name="hssi_rx_pcs_pma_interface_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="pma_adapt_datarate" value="1000000000 bps" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent" value="0" />
  <parameter name="hssi_krfec_rx_pcs_parity_valid_num" value="4" />
  <parameter name="hssi_10g_tx_pcs_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_rxvalid_mask"
     value="rxvalid_mask_dis" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_num" value="0" />
  <parameter name="pma_rx_buf_eq_bw_sel" value="eq_bw_1" />
  <parameter name="hssi_8g_rx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="cdr_pll_m_counter" value="1" />
  <parameter name="cdr_pll_pd_fastlock_mode" value="false" />
  <parameter name="pma_adapt_adp_vga_en" value="radp_vga_enable" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_clken" value="frmsync_clk_dis" />
  <parameter name="pma_tx_buf_power_rail_et" value="1030" />
  <parameter name="hssi_10g_tx_pcs_crcgen_clken" value="crcgen_clk_dis" />
  <parameter name="pma_tx_buf_xtx_path_prot_mode" value="basic_tx" />
  <parameter name="pma_tx_buf_xtx_path_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_adapt_adp_lfeq_fb_sel" value="radp_lfeq_fb_sel_0" />
  <parameter name="cdr_pll_loopback_mode" value="loopback_disabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk"
     value="pma_rx_clk" />
  <parameter name="hssi_pipe_gen1_2_rxdetect_bypass" value="dis_rxdetect_bypass" />
  <parameter name="pma_rx_odi_sup_mode" value="user_mode" />
  <parameter name="hssi_fifo_tx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_adapt_adp_4s_ctle_bypass" value="radp_4s_ctle_bypass_0" />
  <parameter name="hssi_pipe_gen1_2_elec_idle_delay_val" value="0" />
  <parameter name="pma_rx_buf_offset_cancellation_fine" value="fine_setting_00" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value"
     value="0" />
  <parameter name="set_data_rate" value="10000.0" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_disp_ctrl" value="dis_disp_ctrl" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset" value="0" />
  <parameter name="hssi_krfec_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="adme_tx_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fxtap3_sgn" value="radp_dfe_fxtap3_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="cdr_pll_lf_ripple_cap" value="lf_no_ripple" />
  <parameter name="pma_adapt_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="dbg_odi_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_num_fixed_pat" value="0" />
  <parameter name="hssi_10g_tx_pcs_tx_testbus_sel" value="tx_fifo_testbus1" />
  <parameter name="pma_adapt_adp_onetime_dfe" value="radp_onetime_dfe_0" />
  <parameter name="pma_rx_buf_iostandard" value="hssi_diffio" />
  <parameter name="pma_cgb_scratch1_x1_clock_src" value="unused" />
  <parameter name="pma_tx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="hssi_8g_rx_pcs_rate_match" value="dis_rm" />
  <parameter name="l_std_tx_pld_pcs_width" value="10" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="0" />
  <parameter name="enable_port_tx_polinv" value="0" />
  <parameter name="hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask" value="dis_rxvalid_mask" />
  <parameter name="hssi_pipe_gen1_2_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="hssi_fifo_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_output_sel"
     value="teng_output" />
  <parameter
     name="hssi_common_pcs_pma_interface_wait_pipe_synchronizing"
     value="0" />
  <parameter name="pma_adapt_adp_ctle_scale" value="radp_ctle_scale_0" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_krfec_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="pcs_tx_delay2_ctrl" value="delay2_path0" />
  <parameter name="pma_cgb_prot_mode" value="basic_tx" />
  <parameter name="pma_cdr_refclk_powerdown_mode" value="powerup" />
  <parameter name="hssi_tx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_test_mode" value="test_off" />
  <parameter name="hssi_10g_rx_pcs_prot_mode" value="basic_mode" />
  <parameter name="pma_rx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_split_interface" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_sel"
     value="teng_rx_dft_clk" />
  <parameter name="pcie_rate_match" value="Bypass" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="cdr_pll_fref_clklow_div" value="1" />
  <parameter name="pma_tx_buf_term_n_tune" value="rterm_n0" />
  <parameter
     name="cdr_pll_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="pma_tx_buf_duty_cycle_input_polarity" value="dcc_input_pos" />
  <parameter name="pma_tx_buf_rx_det_output_sel" value="rx_det_pcie_out" />
  <parameter name="cdr_pll_reverse_serial_loopback" value="no_loopback" />
  <parameter name="hssi_gen3_tx_pcs_tx_bitslip" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_syndrm" value="enable" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel" value="dis_tx_pipe_clk" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_uc_txvod_cal_status" value="uc_tx_vod_cal_notdone" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="enable_skp_ports" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_renumber_data" value="3" />
  <parameter name="pma_tx_buf_uc_vcc_setting" value="vcc_setting1" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_crcflag_pipeln" value="crcflag_pipeln_en" />
  <parameter name="cdr_pll_vco_underrange_voltage" value="vco_underange_off" />
  <parameter name="pma_adapt_rrx_pcie_eqz" value="rrx_pcie_eqz_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_pat" value="disable" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_error_replace_pad" value="replace_edb" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_descrm" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errcorrect" value="disable" />
  <parameter name="pma_adapt_odi_rstn" value="rodi_rstn_0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="hssi_gen3_rx_pcs_lpbk_force" value="lpbk_frce_dis" />
  <parameter name="hssi_10g_tx_pcs_crcgen_bypass" value="crcgen_bypass_en" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx"
     value="pma_32b_rx" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo" value="bypass_rm_fifo" />
  <parameter name="pma_tx_buf_xtx_path_optimal" value="true" />
  <parameter
     name="cdr_pll_set_cdr_vco_speed_pciegen3"
     value="cdr_vco_max_speedbin_pciegen3" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="pma_rx_buf_rx_vga_oc_en" value="vga_cal_off" />
  <parameter name="hssi_8g_rx_pcs_wa_rosnumber_data" value="1" />
  <parameter name="l_std_tx_field_width" value="11" />
  <parameter name="cdr_pll_initial_settings" value="true" />
  <parameter name="pma_tx_ser_ser_clk_mon" value="disable_clk_mon" />
  <parameter name="pma_tx_buf_xtx_path_tx_pll_clk_hz" value="500000000" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="pma_cdr_refclk_xmux_refclk_src" value="refclk_iqclk" />
  <parameter name="pma_rx_buf_lfeq_enable" value="non_lfeq_mode" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_txdetectrx" value="true" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_indv" value="indv_en" />
  <parameter name="hssi_10g_rx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_c_val" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en"
     value="disable" />
  <parameter
     name="rcfg_param_labels"
     value="VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,Enable UPI Pipeline Options,Delay1 setting,Delay1 mode,Delay2 setting,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable &apos;Standard PCS&apos; low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable &apos;Enhanced PCS&apos; low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable rx_enh_clr_errblk_count port (10GBASE-R),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Intel-recommended Default Setting Rules),Override Intel-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Intel-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination" />
  <parameter name="pma_rx_deser_deser_powerdown" value="deser_power_up" />
  <parameter name="pcs_tx_delay1_data_sel" value="one_ff_delay" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter name="pma_cgb_cgb_power_down" value="normal_cgb" />
  <parameter name="pma_tx_ser_clk_divtx_deskew" value="deskew_delay8" />
  <parameter name="pma_rx_buf_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fltap_bypass" value="radp_dfe_fltap_bypass_1" />
  <parameter name="hssi_8g_rx_pcs_byte_deserializer" value="dis_bds" />
  <parameter name="hssi_8g_rx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_empty_thres"
     value="dis_rm_empty_thres" />
  <parameter name="hssi_gen3_rx_pcs_rx_b4gb_par_lpbk" value="b4gb_par_lpbk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_early_eios" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx"
     value="pma_40b_tx" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="pma_cgb_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_knum_sync" value="knum_sync_default" />
  <parameter name="pma_tx_buf_jtag_drv_sel" value="drv1" />
  <parameter name="hssi_10g_tx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="l_enable_rx_enh_iface" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="pma_tx_buf_tri_driver" value="tri_driver_disable" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_bypass" value="descrm_bypass_en" />
  <parameter name="cdr_pll_position" value="position_unknown" />
  <parameter name="pma_rx_deser_clkdivrx_user_mode" value="clkdivrx_user_disabled" />
  <parameter name="hssi_10g_tx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="pma_tx_buf_link_tx" value="sr" />
  <parameter name="cdr_pll_fb_select" value="direct_fb" />
  <parameter name="pma_tx_buf_vreg_output" value="vccdreg_nominal" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx"
     value="disable" />
  <parameter name="pma_rx_buf_xrx_path_uc_cal_enable" value="rx_cal_off" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="hssi_10g_rx_pcs_align_del" value="align_del_dis" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_idwidth" value="width_32" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_rd"
     value="en_dw_rm_rdclk_gating" />
  <parameter name="hssi_krfec_rx_pcs_bypass_gb" value="bypass_dis" />
  <parameter name="hssi_10g_rx_pcs_crcchk_clken" value="crcchk_clk_dis" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="l_protocol_mode" value="basic_enh" />
  <parameter name="cdr_pll_set_cdr_input_freq_range" value="0" />
  <parameter name="pma_tx_buf_rx_det_pdb" value="rx_det_off" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_common_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_rx_buf_initial_settings" value="true" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="std_rx_rmfifo_pattern_n" value="0" />
  <parameter name="std_rx_rmfifo_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_8g_rx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="hssi_8g_tx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_10g_rx_pcs_descrm_pipeln" value="enable" />
  <parameter name="pma_cgb_pcie_gen3_bitwidth" value="pciegen3_wide" />
  <parameter name="pma_rx_odi_v_vert_sel" value="plus" />
  <parameter name="hssi_krfec_rx_pcs_blksync_cor_en" value="detect" />
  <parameter name="hssi_10g_tx_pcs_master_clk_sel" value="master_tx_pma_clk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock"
     value="uhsif_filt_cntthr_b4lock_8" />
  <parameter name="disable_continuous_dfe" value="false" />
  <parameter name="hssi_common_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="rcfg_params"
     value="anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,enable_upi_pipeline_options,pcs_tx_delay1_ctrl,pcs_tx_delay1_data_sel,pcs_tx_delay2_ctrl,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enable_port_rx_enh_clr_errblk_count_c10,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel" />
  <parameter name="hssi_pipe_gen3_mode" value="disable_pcs" />
  <parameter name="std_rx_byte_deser_mode" value="Disabled" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="pma_adapt_adp_dfe_bw" value="radp_dfe_bw_3" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="pma_tx_buf_swing_level" value="lv" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="cdr_pll_power_mode" value="mid_power" />
  <parameter name="pma_rx_buf_cdrclk_to_cgb" value="cdrclk_2cgb_dis" />
  <parameter
     name="hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass"
     value="dec_64b66b_rxsm_bypass_en" />
  <parameter name="hssi_10g_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="0" />
  <parameter name="pma_rx_deser_sdclk_enable" value="false" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="l_pll_settings_key" value="NOVAL" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control"
     value="uhsif_dft_dz_det_val_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion"
     value="rx_dyn_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_inclk4_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="pma_cgb_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="enable_port_rx_seriallpbken" value="0" />
  <parameter name="pma_rx_buf_datarate" value="1000000000 bps" />
  <parameter name="pma_rx_dfe_oc_sa_d1c0" value="0" />
  <parameter name="hssi_8g_rx_pcs_sup_mode" value="user_mode" />
  <parameter
     name="hssi_krfec_tx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_loop_filter_bias_select" value="lpflt_bias_7" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_sync" value="enum_sync_default" />
  <parameter name="enable_pcs_dir" value="0" />
  <parameter name="l_anlg_tx_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="pma_adapt_adp_bist_odi_dfe_sel" value="radp_bist_odi_dfe_sel_0" />
  <parameter name="pma_tx_buf_xtx_path_pma_tx_divclk_hz" value="250000000" />
  <parameter name="hssi_krfec_tx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz"
     value="0" />
  <parameter name="pma_adapt_adp_vref_en" value="radp_vref_enable" />
  <parameter name="pma_adapt_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value"
     value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="pma_rx_buf_rx_atb_select" value="atb_disable" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="hssi_10g_rx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="plls" value="1" />
  <parameter name="adme_data_rate" value="10000000000" />
  <parameter
     name="hssi_common_pld_pcs_interface_pcs_testbus_block_sel"
     value="pma_if" />
  <parameter name="pma_adapt_adp_1s_ctle_bypass" value="radp_1s_ctle_bypass_0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_clken" value="frmgen_clk_dis" />
  <parameter name="cdr_pll_iqclk_mux_sel" value="power_down" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="enable_pcie_dfe_ip" value="false" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_10g_rx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g12" value="0" />
  <parameter name="pma_rx_buf_xrx_path_pma_rx_divclk_hz" value="50000000" />
  <parameter name="hssi_gen3_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="pma_cdr_refclk_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter name="pma_rx_sd_sd_pdb" value="sd_off" />
  <parameter
     name="hssi_8g_tx_pcs_clock_observation_in_pld_core"
     value="internal_refclk_b" />
  <parameter name="hssi_10g_rx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="hssi_8g_tx_pcs_txpcs_urst" value="en_txpcs_urst" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="pma_tx_ser_control_clk_divtx" value="no_dft_control_clkdivtx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_pipe_gen3_sup_mode" value="user_mode" />
  <parameter
     name="hssi_8g_rx_pcs_force_signal_detect"
     value="en_force_signal_detect" />
  <parameter name="pma_rx_dfe_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx"
     value="disable" />
  <parameter name="hssi_8g_tx_pcs_refclk_b_clk_sel" value="tx_pma_clock" />
  <parameter name="hssi_rx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_b_val" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="l_tx_pld_pcs_width" value="40" />
  <parameter name="hssi_8g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="pma_rx_sd_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_rx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter
     name="pma_adapt_adp_ctle_sweep_direction"
     value="radp_ctle_sweep_direction_1" />
  <parameter name="hssi_10g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter
     name="pma_tx_buf_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="hssi_krfec_tx_pcs_burst_err_len" value="burst_err_len1" />
  <parameter name="hssi_10g_rx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_rx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_det_buckets"
     value="ppm_300_100_bucket" />
  <parameter name="enable_enh" value="1" />
  <parameter name="pma_rx_odi_clk_dcd_bypass" value="no_bypass" />
  <parameter name="hssi_gen3_tx_pcs_mode" value="disable_pcs" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz" value="0" />
  <parameter name="pma_rx_buf_act_isource_disable" value="isrc_en" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_p" value="0" />
  <parameter name="hssi_10g_rx_pcs_fast_path" value="fast_path_en" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_cycle_window"
     value="radp_ctle_adapt_cycle_window_7" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_n" value="sa_os_cal_in_0" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter
     name="hssi_rx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_advanced_upi_options" value="0" />
  <parameter name="l_enable_reve_support" value="0" />
  <parameter name="pma_rx_buf_xrx_path_analog_mode" value="user_custom" />
  <parameter
     name="hssi_10g_tx_pcs_fifo_double_write"
     value="fifo_double_write_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_cnt_rst"
     value="ppm_cnt_rst_dis" />
  <parameter name="pma_rx_buf_vga_bandwidth_select" value="vga_bw_1" />
  <parameter name="pma_speedgrade" value="i4" />
  <parameter name="pma_rx_buf_power_rail_eht" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="cdr_pll_clklow_mux_select" value="clklow_mux_cdr_fbclk" />
  <parameter name="pma_rx_dfe_pdb_fxtap4t7" value="fxtap4t7_powerdown" />
  <parameter name="hssi_8g_rx_pcs_sync_sm_idle_eios" value="dis_syncsm_idle" />
  <parameter name="pma_rx_deser_deser_factor" value="40" />
  <parameter
     name="hssi_common_pcs_pma_interface_ctrl_plane_bonding"
     value="individual" />
  <parameter name="pma_adapt_adp_vref_bypass" value="radp_vref_bypass_0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_hys" value="hys_increase_disable" />
  <parameter name="cdr_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap9_sgn" value="radp_dfe_fxtap9_sgn_0" />
  <parameter name="hssi_tx_pld_pcs_interface_pcs_tx_clk_source" value="teng" />
  <parameter
     name="pma_adapt_adp_bist_datapath_en"
     value="radp_bist_datapath_disable" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_iei" value="dis_eidle_iei" />
  <parameter name="std_tx_8b10b_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_start_thres"
     value="dis_rm_start_thres" />
  <parameter name="pma_adapt_odi_dfe_spec_en" value="rodi_dfe_spec_en_0" />
  <parameter name="hssi_8g_rx_pcs_ibm_invalid_code" value="dis_ibm_invalid_code" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel"
     value="one_ff_delay" />
  <parameter name="cdr_pll_diag_loopback_enable" value="false" />
  <parameter name="hssi_tx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="cdr_pll_f_min_pfd" value="50000000 Hz" />
  <parameter name="pma_adapt_adp_vref_vga_level" value="radp_vref_vga_level_13" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_e_val" value="0" />
  <parameter name="pma_rx_buf_xrx_path_datarate" value="1000000000 bps" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="pma_adapt_adp_dfe_fxtap6_sgn" value="radp_dfe_fxtap6_sgn_0" />
  <parameter name="std_pcs_pma_width" value="10" />
  <parameter name="pma_rx_buf_xrx_path_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="pma_tx_buf_cdr_cp_calibration_en" value="cdr_cp_cal_disable" />
  <parameter name="cdr_pll_lf_resistor_pfd" value="lf_pfd_setting0" />
  <parameter name="pma_rx_buf_pm_tx_rx_cvp_mode" value="cvp_off" />
  <parameter
     name="hssi_krfec_rx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_empty" value="empty_default" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal_status" value="uc_rx_dfe_cal_notdone" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_loc" value="disable" />
  <parameter name="pma_tx_buf_uc_dcd_cal" value="uc_dcd_cal_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="hssi_common_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rx_clk2" value="rcvd_clk_clk2" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="pma_adapt_adp_vref_bw" value="radp_vref_bw_1" />
  <parameter name="cdr_pll_set_cdr_vco_speed_fix" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_mfrm_length" value="2048" />
  <parameter name="pma_rx_buf_input_vcm_sel" value="high_vcm" />
  <parameter name="hssi_rx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="enable_ports_pipe_sw" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_eightb_tenb_decoder" value="en_8b10b_ibm" />
  <parameter name="hssi_10g_rx_pcs_blksync_bypass" value="blksync_bypass_en" />
  <parameter name="pma_rx_sd_prot_mode" value="basic_rx" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pfull" value="11" />
  <parameter name="l_std_tx_word_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_idwidth" value="width_40" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="pma_adapt_adp_vref_dfe_spec_en" value="radp_vref_dfe_spec_en_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx" value="fifo_rx" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_pipeln" value="tx_sm_pipeln_en" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="pma_cgb_xn_clock_source_sel" value="sel_xn_up" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mask" value="prbsmask128" />
  <parameter name="hssi_common_pcs_pma_interface_ppm_gen1_2_cnt" value="cnt_32k" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_cp_cal"
     value="dcd_cp_cal_disable" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enable_physical_bonding_clocks" value="0" />
  <parameter name="pma_tx_buf_datarate" value="10000000000 bps" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_rx_deser_rst_n_adapt_odi" value="no_rst_adapt_odi" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="hssi_krfec_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="cdr_pll_disable_up_dn" value="true" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_d_val" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="hssi_krfec_rx_pcs_error_marking_en" value="err_mark_dis" />
  <parameter name="hssi_krfec_tx_pcs_tx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_crcchk_bypass" value="crcchk_bypass_en" />
  <parameter name="pma_adapt_adp_ctle_adapt_bw" value="radp_ctle_adapt_bw_3" />
  <parameter name="set_user_identifier" value="86" />
  <parameter name="hssi_rx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="pma_tx_ser_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_wr_clk" value="rx_clk2_div_1_2_4" />
  <parameter name="cdr_pll_enable_idle_rx_channel_support" value="false" />
  <parameter name="rx_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_xtx_path_calibration_en" value="false" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="hssi_10g_rx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="cdr_pll_reference_clock_frequency" value="50000000 Hz" />
  <parameter name="cdr_pll_f_max_cmu_out_freq" value="1" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="hssi_common_pcs_pma_interface_ppmsel" value="ppmsel_1000" />
  <parameter name="hssi_10g_tx_pcs_gbred_clken" value="gbred_clk_en" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_fastpath" value="fastpath_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap8_sgn" value="radp_dfe_fxtap8_sgn_0" />
  <parameter name="hssi_8g_rx_pcs_wait_cnt" value="0" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="cdr_pll_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="hssi_10g_tx_pcs_dv_bond" value="dv_bond_dis" />
  <parameter name="hssi_8g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_blksync_clken" value="blksync_clk_dis" />
  <parameter name="hssi_10g_rx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter name="hssi_10g_rx_pcs_rx_signal_ok_sel" value="synchronized_ver" />
  <parameter name="cdr_pll_uc_ro_cal_status" value="uc_ro_cal_notdone" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_gearbox" value="enable" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="cdr_pll_f_min_ref" value="50000000 Hz" />
  <parameter name="pma_cgb_tx_ucontrol_pcie" value="gen1" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_reconfig_settings" value="{}" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_lpbk_en" value="lpbk_dis" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g3" value="0" />
  <parameter name="hssi_krfec_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_rand_clken" value="rand_clk_dis" />
  <parameter name="pcs_speedgrade" value="i3" />
  <parameter name="pma_adapt_adp_dfe_fxtap7_sgn" value="radp_dfe_fxtap7_sgn_0" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="cdr_pll_chgpmp_current_pd" value="cp_current_pd_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_cdr_eidle"
     value="en_cdr_eidle_clk_gating" />
  <parameter name="pma_adapt_adp_vref_cycle" value="radp_vref_cycle_6" />
  <parameter name="hssi_gen3_tx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter name="pma_cgb_dprio_cgb_vreg_boost" value="no_voltage_boost" />
  <parameter name="pma_rx_dfe_atb_select" value="atb_disable" />
  <parameter name="pma_rx_dfe_power_mode" value="mid_power" />
  <parameter name="cdr_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_clk_sel" value="dis_tx_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="pma_rx_deser_clkdiv_source" value="vco_bypass_normal" />
  <parameter name="hssi_8g_rx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="std_tx_polinv_enable" value="0" />
  <parameter name="hssi_fifo_tx_pcs_double_write_mode" value="double_write_dis" />
  <parameter name="cdr_pll_chgpmp_current_pfd" value="cp_current_pfd_setting0" />
  <parameter
     name="hssi_gen3_rx_pcs_rx_ins_del_one_skip"
     value="ins_del_one_skip_dis" />
  <parameter name="hssi_10g_rx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="hssi_common_pcs_pma_interface_pc_rst_counter" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk"
     value="en_dw_pc_wrclk_gating" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx"
     value="basic_mode_rx" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value"
     value="0" />
  <parameter name="pma_tx_buf_slew_rate_ctrl" value="slew_r5" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="pma_rx_buf_vcm_current_add" value="vcm_current_default" />
  <parameter name="cdr_pll_chgpmp_current_up_pd" value="cp_current_pd_up_setting0" />
  <parameter
     name="pma_adapt_adp_ctle_vref_polarity"
     value="radp_ctle_vref_polarity_0" />
  <parameter name="std_rx_8b10b_enable" value="0" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="pma_cdr_refclk_xpm_iqref_mux_iqclk_sel" value="power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enh_pld_pcs_width" value="40" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter
     name="cdr_pll_chgpmp_dn_pd_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_8g_rx_pcs_auto_error_replacement" value="dis_err_replace" />
  <parameter
     name="hssi_rx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_tx_buf_prot_mode" value="basic_tx" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter
     name="hssi_10g_rx_pcs_ber_bit_err_total_cnt"
     value="bit_err_total_cnt_10g" />
  <parameter name="pma_tx_buf_duty_cycle_cp_comp_en" value="cp_comp_off" />
  <parameter name="pma_tx_buf_initial_settings" value="true" />
  <parameter name="enable_hip" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cdr_control" value="dis_cdr_ctrl" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_d_val" value="0" />
  <parameter name="cdr_pll_f_max_m_counter" value="1" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_sw_wa" value="en_sw_wa_clk_gating" />
  <parameter name="cdr_pll_tx_pll_prot_mode" value="txpll_unused" />
  <parameter
     name="pma_tx_buf_chgpmp_dn_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_tx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="hssi_krfec_tx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_polarity" value="dont_care_both_pol" />
  <parameter name="hssi_8g_rx_pcs_wa_boundary_lock_ctrl" value="sync_sm" />
  <parameter
     name="pma_adapt_adp_control_mux_bypass"
     value="radp_control_mux_bypass_0" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="pma_tx_buf_user_fir_coeff_ctrl_sel" value="ram_ctl" />
  <parameter
     name="pma_adapt_adp_ctle_force_spec_sign"
     value="radp_ctle_force_spec_sign_0" />
  <parameter name="pma_adapt_adp_frame_capture" value="radp_frame_capture_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz"
     value="250000000" />
  <parameter name="hssi_pipe_gen1_2_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pempty" value="2" />
  <parameter name="hssi_8g_tx_pcs_force_echar" value="dis_force_echar" />
  <parameter
     name="hssi_pipe_gen1_2_pipe_byte_de_serializer_en"
     value="dont_care_bds" />
  <parameter
     name="pma_tx_buf_chgpmp_up_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_tx_buf_optimal" value="true" />
  <parameter name="pma_adapt_adp_vref_sel" value="radp_vref_sel_21" />
  <parameter name="pma_adapt_adp_frame_odi_sel" value="radp_frame_odi_sel_0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_phase_steps_64_vs_128" value="phase_steps_64" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel"
     value="teng_clk_out" />
  <parameter
     name="pma_tx_buf_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="cdr_pll_bw_sel" value="medium" />
  <parameter name="device" value="10CX220YF780I5G" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel"
     value="teng_clk_out" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_10g_rx_pcs_rd_clk_sel" value="rd_rx_pld_clk" />
  <parameter
     name="hssi_common_pcs_pma_interface_ph_fifo_reg_mode"
     value="phfifo_reg_mode_dis" />
  <parameter name="hssi_8g_rx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_master_clk_sel" value="master_rx_pma_clk" />
  <parameter name="pma_tx_buf_dft_sel" value="dft_disabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl"
     value="delay1_path0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_clken" value="dispgen_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_sqwgen_clken" value="sqwgen_clk_dis" />
  <parameter name="pma_adapt_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp"
     value="true" />
  <parameter name="hssi_common_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="pma_rx_dfe_sel_fltapstep_dec" value="fltap_step_no_dec" />
  <parameter
     name="hssi_8g_rx_pcs_wa_det_latency_sync_status_beh"
     value="dont_care_assert_sync" />
  <parameter
     name="pma_rx_buf_offset_cancellation_coarse"
     value="coarse_setting_00" />
  <parameter name="hssi_10g_tx_pcs_dispgen_bypass" value="dispgen_bypass_en" />
  <parameter name="set_cdr_refclk_freq" value="125.000" />
  <parameter name="hssi_gen3_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_dispgen_pipeln" value="dispgen_pipeln_dis" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="hssi_8g_rx_pcs_test_bus_sel" value="tx_testbus" />
  <parameter name="pma_tx_buf_xtx_path_gt_enabled" value="disable" />
  <parameter
     name="pma_adapt_adp_dfe_force_spec_sign"
     value="radp_dfe_force_spec_sign_0" />
  <parameter name="hssi_common_pcs_pma_interface_pma_done_counter" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="hssi_krfec_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_fiford" value="en_fiford_clk_gating" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen" value="non_pcie" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_cnt" value="1" />
  <parameter name="pma_rx_deser_optimal" value="true" />
  <parameter name="hssi_gen3_rx_pcs_block_sync" value="bypass_block_sync" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="pma_adapt_adp_frame_en" value="radp_frame_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="std_rx_word_aligner_rgnumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode" value="rx" />
  <parameter name="hssi_fifo_rx_pcs_double_read_mode" value="double_read_dis" />
  <parameter name="hssi_10g_tx_pcs_gb_pipeln_bypass" value="disable" />
  <parameter name="pma_adapt_adp_dfe_mode" value="radp_dfe_mode_4" />
  <parameter name="hssi_krfec_rx_pcs_low_latency_en" value="disable" />
  <parameter name="rx_ppm_detect_threshold" value="1000" />
  <parameter
     name="hssi_common_pcs_pma_interface_free_run_clk_enable"
     value="false" />
  <parameter name="hssi_10g_rx_pcs_fifo_double_read" value="fifo_double_read_dis" />
  <parameter name="hssi_10g_rx_pcs_dft_clk_out_sel" value="rx_master_clk" />
  <parameter
     name="hssi_10g_tx_pcs_distdwn_bypass_pipeln"
     value="distdwn_bypass_pipeln_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh"
     value="uhsif_dzt_cnt_thr_2" />
  <parameter name="bonded_mode" value="not_bonded" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_type" value="bitslip_comb" />
  <parameter name="hssi_8g_rx_pcs_gen3_rx_clk_sel" value="rcvd_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_hiber" value="rx_sm_hiber_en" />
  <parameter name="pma_rx_dfe_oc_sa_c270" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_rd"
     value="en_sw_rm_rdclk_gating" />
  <parameter name="pma_cgb_bonding_reset_enable" value="disallow_bonding_reset" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx"
     value="teng_pld_fifo_mode_tx" />
  <parameter name="pma_adapt_adp_bist_spec_en" value="radp_bist_spec_en_0" />
  <parameter name="enable_calibration" value="1" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="hssi_10g_tx_pcs_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value"
     value="0" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_sa_cal"
     value="dcd_sa_cal_disable" />
  <parameter name="pma_tx_buf_compensation_en" value="enable" />
  <parameter name="hssi_common_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="l_std_data_mask_count_multi" value="0" />
  <parameter name="hssi_10g_rx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="std_tx_byte_ser_mode" value="Disabled" />
  <parameter name="hssi_8g_tx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter
     name="pma_adapt_adp_dfe_vref_polarity"
     value="radp_dfe_vref_polarity_0" />
  <parameter name="pma_rx_dfe_oc_sa_d1c180" value="0" />
  <parameter name="pma_tx_ser_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_tx_powerdown" value="normal_tx_on" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_10g_rx_pcs_rx_scrm_width" value="bit64" />
  <parameter
     name="pma_adapt_adp_vga_sweep_direction"
     value="radp_vga_sweep_direction_1" />
  <parameter name="cdr_pll_lck2ref_delay_control" value="lck2ref_delay_2" />
  <parameter name="cdr_pll_n_counter" value="1" />
  <parameter name="pma_rx_buf_optimal" value="true" />
  <parameter name="pma_rx_sd_sd_threshold" value="sdlv_3" />
  <parameter name="cdr_pll_cdr_odi_select" value="sel_cdr" />
  <parameter name="std_rx_word_aligner_renumber" value="3" />
  <parameter name="channels" value="4" />
  <parameter name="pma_adapt_adp_ctle_window" value="radp_ctle_window_0" />
  <parameter name="hssi_gen3_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mode" value="teng_mode" />
  <parameter name="pma_rx_odi_monitor_bw_sel" value="bw_1" />
  <parameter name="pma_rx_buf_prot_mode" value="basic_rx" />
  <parameter name="std_rx_word_aligner_pattern_len" value="7" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en"
     value="delay2_clk_disable" />
  <parameter name="hssi_10g_tx_pcs_dft_clk_out_sel" value="tx_master_clk" />
  <parameter name="hssi_8g_tx_pcs_auto_speed_nego_gen2" value="dis_asn_g2" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_ltr" value="true" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_e_val" value="0" />
  <parameter name="cdr_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_rd" value="n_rd_empty" />
  <parameter name="l_pll_settings" value="NOVAL" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_n" value="0" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_speed_grade" value="i3" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_speed_grade" value="i3" />
  <parameter name="hssi_fifo_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk2_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_sigdet_wait_counter" value="0" />
  <parameter
     name="pma_adapt_adp_ctle_threshold_en"
     value="radp_ctle_threshold_en_0" />
  <parameter name="hssi_10g_tx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control"
     value="uhsif_dft_up_val_0" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_data" value="0" />
  <parameter name="pma_tx_ser_initial_settings" value="true" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_krfec_rx_pcs_rx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_rx_testbus_sel" value="rx_fifo_testbus1" />
  <parameter name="hssi_8g_rx_pcs_wa_pld_controlled" value="dis_pld_ctrl" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="hssi_8g_rx_pcs_rx_rd_clk" value="pld_rx_clk" />
  <parameter name="hssi_10g_tx_pcs_distup_master" value="distup_master_en" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="0" />
  <parameter name="pma_adapt_adp_vga_load" value="radp_vga_load_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx" value="pma_32b_rx" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="hssi_10g_rx_pcs_clr_errblk_cnt_en" value="disable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_common_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="pma_tx_buf_duty_cycle_setting" value="dcc_t32" />
  <parameter name="cdr_pll_optimal" value="true" />
  <parameter
     name="pma_adapt_adp_adapt_control_sel"
     value="radp_adapt_control_sel_0" />
  <parameter name="pma_adapt_adp_ctle_load" value="radp_ctle_load_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_ser_powerdown" value="normal_ser_on" />
  <parameter name="pma_rx_buf_link" value="sr" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="hssi_tx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_adapt_prot_mode" value="basic_rx" />
  <parameter name="pma_rx_odi_vert_threshold" value="vert_0" />
  <parameter name="adme_prot_mode" value="basic_enh" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_loopback_modes" value="lpbk_disable" />
  <parameter name="cdr_pll_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock"
     value="knum_sh_cnt_prelock_10g" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_deassert_early"
     value="deassert_early_dis" />
  <parameter name="hssi_10g_rx_pcs_frmsync_mfrm_length" value="2048" />
  <parameter name="pma_adapt_adp_vref_hold_en" value="radp_vref_not_held" />
  <parameter name="pma_rx_buf_qpi_enable" value="non_qpi_mode" />
  <parameter name="pma_rx_odi_sel_oc_en" value="off_canc_disable" />
  <parameter name="l_enable_std_pipe" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cp_up_mstr" value="true" />
  <parameter name="pma_tx_buf_uc_txvod_cal_cont" value="uc_tx_vod_cal_cont_off" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_phystatus_rst_toggle"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_tx_buf_xtx_path_swing_level" value="lv" />
  <parameter name="pma_tx_buf_silicon_rev" value="20nm5es" />
  <parameter name="pma_tx_buf_xtx_path_clock_divider_ratio" value="1" />
  <parameter name="cdr_pll_f_min_vco" value="4900000000 Hz" />
  <parameter name="hssi_10g_tx_pcs_scrm_bypass" value="scrm_bypass_en" />
  <parameter name="hssi_common_pcs_pma_interface_early_eios_counter" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx" value="pma_40b_tx" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_8g_rx_pcs_rate_match_ins_thres" value="dis_rm_ins_thres" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="pma_adapt_adp_ctle_spec_sign" value="radp_ctle_spec_sign_0" />
  <parameter name="hssi_pipe_gen3_bypass_rx_detection_enable" value="false" />
  <parameter name="pma_rx_deser_silicon_rev" value="20nm5es" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="pma_tx_buf_lst" value="atb_disabled" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_rx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_width" value="bit64" />
  <parameter name="pma_cgb_scratch0_x1_clock_src" value="unused" />
  <parameter name="hssi_pipe_gen3_test_out_sel" value="disable_test_out" />
  <parameter name="pma_rx_dfe_pdb_fixedtap" value="fixtap_dfe_enable" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="pma_rx_buf_term_tri_enable" value="disable_tri" />
  <parameter name="hssi_10g_tx_pcs_phcomp_rd_del" value="phcomp_rd_del4" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="hssi_pipe_gen1_2_tx_pipe_enable" value="dis_pipe_tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_dfe_oc_sa_d0c180" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_true_b2b" value="b2b" />
  <parameter name="pma_rx_sd_sd_output_off" value="1" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="pma_rx_dfe_datarate" value="1000000000 bps" />
  <parameter name="hssi_10g_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_prot_mode" value="basic_rx" />
  <parameter name="pma_cdr_refclk_receiver_detect_src" value="iqclk_src" />
  <parameter name="pma_rx_buf_pm_speed_grade" value="i4" />
  <parameter name="pma_rx_odi_phase_steps_sel" value="step40" />
  <parameter name="enable_ports_pipe_g3_analog" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_wr"
     value="en_sw_rm_wrclk_gating" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_master_clk_sel"
     value="master_tx_pma_clk" />
  <parameter name="pma_cgb_tx_ucontrol_en" value="disable" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter name="cdr_pll_pd_l_counter" value="1" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo_latency" value="low_latency" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="cdr_pll_primary_use" value="cdr" />
  <parameter name="enable_odi_accelerator" value="0" />
  <parameter name="pma_rx_buf_offset_cal_pd" value="eqz1_en" />
  <parameter name="pma_adapt_adp_ctle_hold_en" value="radp_ctle_not_held" />
  <parameter name="sim_reduced_counters" value="false" />
  <parameter name="pma_rx_buf_offset_cancellation_ctrl" value="volt_0mv" />
  <parameter name="hssi_10g_rx_pcs_ber_xus_timer_window" value="19530" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_blksync" value="enable" />
  <parameter name="pma_rx_buf_xrx_path_sup_mode" value="user_mode" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="std_tx_pcfifo_mode" value="low_latency" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch0_src"
     value="cdr_clkin_scratch0_src_refclk_iqclk" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_pseudo_random" value="all_0" />
  <parameter name="hssi_pipe_gen3_elecidle_delay_g3" value="0" />
  <parameter name="l_enable_tx_enh_iface" value="1" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="hssi_10g_tx_pcs_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window"
     value="uhsif_dzt_obr_win_16" />
  <parameter name="hssi_common_pcs_pma_interface_asn_clk_enable" value="false" />
  <parameter name="std_rx_pcfifo_mode" value="low_latency" />
  <parameter name="pma_rx_odi_optimal" value="true" />
  <parameter name="pma_rx_buf_rx_sel_bias_source" value="bias_vcmdrv" />
  <parameter name="pma_tx_buf_duty_cycle_correction_bandwidth" value="dcc_bw_12" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="l_std_rx_word_width" value="10" />
  <parameter name="pma_rx_buf_link_rx" value="sr" />
  <parameter name="hssi_common_pcs_pma_interface_cid_enable" value="dis_cid_mode" />
  <parameter name="pma_rx_sd_sd_output_on" value="15" />
  <parameter name="pma_tx_buf_power_mode" value="mid_power" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value"
     value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_force_balign" value="dis_force_balign" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="pma_rx_deser_bitslip_bypass" value="bs_bypass_yes" />
  <parameter name="hssi_8g_rx_pcs_wa_disp_err_flag" value="en_disp_err_flag" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="set_prbs_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_force_align" value="force_align_dis" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_datarate" value="1000000000 bps" />
  <parameter name="cdr_pll_chgpmp_vccreg" value="vreg_fw0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="l_channels" value="4" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding"
     value="individual" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_a" value="288230376151711743" />
  <parameter name="l_rx_pld_pcs_width" value="40" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx" value="pma_40b_tx" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_b" value="288230376151711743" />
  <parameter name="pma_tx_buf_mcgb_location_for_pcie" value="0" />
  <parameter name="pma_adapt_odi_count_threshold" value="rodi_count_threshold_0" />
  <parameter name="cdr_pll_pcie_gen" value="non_pcie" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en"
     value="uhsif_lpbk_dis" />
  <parameter name="l_std_rx_field_width" value="16" />
  <parameter name="pma_rx_sd_link" value="sr" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_ppm_lock" value="false" />
  <parameter name="hssi_10g_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_gen3_clk_en" value="disable_clk" />
  <parameter name="pma_cgb_initial_settings" value="true" />
  <parameter name="pma_cgb_scratch2_x1_clock_src" value="unused" />
  <parameter name="pma_rx_dfe_prot_mode" value="basic_rx" />
  <parameter
     name="hssi_common_pcs_pma_interface_cp_cons_sel"
     value="cp_cons_master" />
  <parameter name="pma_tx_buf_low_power_en" value="disable" />
  <parameter name="enable_port_rx_enh_clr_errblk_count_c10" value="0" />
  <parameter name="hssi_8g_rx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_8g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_wr"
     value="en_dw_rm_wrclk_gating" />
  <parameter name="hssi_tx_pcs_pma_interface_tx_pma_data_sel" value="ten_g_pcs" />
  <parameter name="pma_rx_dfe_oc_sa_c90" value="0" />
  <parameter name="cdr_pll_gpon_lck2ref_control" value="gpon_lck2ref_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx"
     value="basic_10gpcs_rx" />
  <parameter
     name="pma_tx_buf_duty_cycle_correction_bandwidth_dn"
     value="dcd_bw_dn_0" />
  <parameter name="pma_tx_buf_rx_det" value="mode_0" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_bypass" value="tx_sm_bypass_en" />
  <parameter name="pma_adapt_adp_bist_mode" value="radp_bist_mode_0" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter name="enh_pcs_pma_width" value="40" />
  <parameter name="pma_adapt_adp_vga_threshold" value="radp_vga_threshold_4" />
  <parameter name="l_enable_tx_enh" value="1" />
  <parameter name="hssi_pipe_gen3_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_txfifo_full" value="full_default" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="0" />
  <parameter name="hssi_10g_tx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="cdr_pll_uc_ro_cal" value="uc_ro_cal_on" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adapt_vga_sel" value="r_adapt_vga_sel_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_static_polarity_inversion"
     value="rx_stat_polinv_dis" />
  <parameter name="hssi_krfec_tx_pcs_transmit_order" value="transmit_lsb" />
  <parameter name="hssi_10g_tx_pcs_crcgen_inv" value="crcgen_inv_en" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pempty" value="2" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx"
     value="disable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx"
     value="teng_pld_fifo_mode_rx" />
  <parameter name="l_enable_pma_bonding" value="0" />
  <parameter name="hssi_8g_rx_pcs_pma_dw" value="ten_bit" />
  <parameter name="pma_adapt_adapt_vref_sel" value="r_adapt_vref_sel_0" />
  <parameter name="pma_tx_ser_prot_mode" value="basic_tx" />
  <parameter name="pma_rx_dfe_pdb" value="dfe_enable" />
  <parameter name="l_enable_rx_std_iface" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size"
     value="uhsif_dzt_skipsz_4" />
  <parameter name="cdr_pll_pfd_l_counter" value="1" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_oneshot"
     value="radp_ctle_adapt_oneshot_1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_adapt_adp_adapt_start" value="radp_adapt_start_0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_inc" value="fxtap_step_no_inc" />
  <parameter name="pma_rx_deser_force_clkdiv_for_testing" value="normal_clkdiv" />
  <parameter name="dbg_user_identifier" value="86" />
  <parameter name="hssi_8g_rx_pcs_err_flags_sel" value="err_flags_wa" />
  <parameter name="pma_adapt_adp_dfe_fltap_en" value="radp_dfe_fltap_disable" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="support_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_pipe_if_g3pcs"
     value="pipe_if_8gpcs" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\ad9144_jesd204_altera_xcvr_native_a10_181_uw5ntmq.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_uw5ntmq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\ad9144_jesd204_altera_xcvr_native_a10_181_uw5ntmq.sv"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_uw5ntmq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ad9144_jesd204_jesd204_phy_10_vzts4xy" as="native_phy" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: ad9144_jesd204_altera_xcvr_native_a10_181_uw5ntmq"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
 <entity kind="jesd204_phy_glue" version="1.0" name="jesd204_glue">
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="WIDTH" value="476" />
  <parameter name="CONST_WIDTH" value="356" />
  <parameter name="TX_OR_RX_N" value="true" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_phy_glue_10\synth\jesd204_phy_glue.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_phy_glue_10\synth\jesd204_phy_glue.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ad9144_jesd204_jesd204_phy_10_vzts4xy" as="phy_glue" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_glue"</message>
  </messages>
 </entity>
 <entity kind="jesd204_soft_pcs_tx" version="1.0" name="jesd204_soft_pcs_tx">
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_soft_pcs_tx_10\synth\jesd204_soft_pcs_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_soft_pcs_tx_10\synth\jesd204_8b10b_encoder.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_soft_pcs_tx_10\synth\jesd204_soft_pcs_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204\jesd204_soft_pcs_tx_10\synth\jesd204_8b10b_encoder.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ad9144_jesd204_jesd204_phy_10_vzts4xy"
     as="soft_pcs_0,soft_pcs_1,soft_pcs_2,soft_pcs_3" />
  <messages>
   <message level="Info" culprit="ad9144_jesd204">"Generating: jesd204_soft_pcs_tx"</message>
  </messages>
 </entity>
</deploy>
