ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"fsmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_FSMC_MspInit,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_FSMC_MspInit:
  26              	.LFB556:
  27              		.file 1 "Core/Src/fsmc.c"
   1:Core/Src/fsmc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/fsmc.c **** /**
   3:Core/Src/fsmc.c ****   ******************************************************************************
   4:Core/Src/fsmc.c ****   * File Name          : FSMC.c
   5:Core/Src/fsmc.c ****   * Description        : This file provides code for the configuration
   6:Core/Src/fsmc.c ****   *                      of the FSMC peripheral.
   7:Core/Src/fsmc.c ****   ******************************************************************************
   8:Core/Src/fsmc.c ****   * @attention
   9:Core/Src/fsmc.c ****   *
  10:Core/Src/fsmc.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/fsmc.c ****   * All rights reserved.
  12:Core/Src/fsmc.c ****   *
  13:Core/Src/fsmc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/fsmc.c ****   * in the root directory of this software component.
  15:Core/Src/fsmc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/fsmc.c ****   *
  17:Core/Src/fsmc.c ****   ******************************************************************************
  18:Core/Src/fsmc.c ****   */
  19:Core/Src/fsmc.c **** /* USER CODE END Header */
  20:Core/Src/fsmc.c **** 
  21:Core/Src/fsmc.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/fsmc.c **** #include "fsmc.h"
  23:Core/Src/fsmc.c **** 
  24:Core/Src/fsmc.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/fsmc.c **** 
  26:Core/Src/fsmc.c **** /* USER CODE END 0 */
  27:Core/Src/fsmc.c **** 
  28:Core/Src/fsmc.c **** SRAM_HandleTypeDef hsram1;
  29:Core/Src/fsmc.c **** 
  30:Core/Src/fsmc.c **** /* FSMC initialization function */
  31:Core/Src/fsmc.c **** void MX_FSMC_Init(void)
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 2


  32:Core/Src/fsmc.c **** {
  33:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 0 */
  34:Core/Src/fsmc.c **** 
  35:Core/Src/fsmc.c ****   /* USER CODE END FSMC_Init 0 */
  36:Core/Src/fsmc.c **** 
  37:Core/Src/fsmc.c ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
  38:Core/Src/fsmc.c **** 
  39:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 1 */
  40:Core/Src/fsmc.c **** 
  41:Core/Src/fsmc.c ****   /* USER CODE END FSMC_Init 1 */
  42:Core/Src/fsmc.c **** 
  43:Core/Src/fsmc.c ****   /** Perform the SRAM1 memory initialization sequence
  44:Core/Src/fsmc.c ****   */
  45:Core/Src/fsmc.c ****   hsram1.Instance = FSMC_NORSRAM_DEVICE;
  46:Core/Src/fsmc.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
  47:Core/Src/fsmc.c ****   /* hsram1.Init */
  48:Core/Src/fsmc.c ****   hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
  49:Core/Src/fsmc.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
  50:Core/Src/fsmc.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
  51:Core/Src/fsmc.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
  52:Core/Src/fsmc.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
  53:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
  54:Core/Src/fsmc.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
  55:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
  56:Core/Src/fsmc.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
  57:Core/Src/fsmc.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
  58:Core/Src/fsmc.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
  59:Core/Src/fsmc.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
  60:Core/Src/fsmc.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
  61:Core/Src/fsmc.c ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
  62:Core/Src/fsmc.c ****   /* Timing */
  63:Core/Src/fsmc.c ****   Timing.AddressSetupTime = 2;
  64:Core/Src/fsmc.c ****   Timing.AddressHoldTime = 15;
  65:Core/Src/fsmc.c ****   Timing.DataSetupTime = 2;
  66:Core/Src/fsmc.c ****   Timing.BusTurnAroundDuration = 2;
  67:Core/Src/fsmc.c ****   Timing.CLKDivision = 16;
  68:Core/Src/fsmc.c ****   Timing.DataLatency = 17;
  69:Core/Src/fsmc.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
  70:Core/Src/fsmc.c ****   /* ExtTiming */
  71:Core/Src/fsmc.c **** 
  72:Core/Src/fsmc.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
  73:Core/Src/fsmc.c ****   {
  74:Core/Src/fsmc.c ****     Error_Handler( );
  75:Core/Src/fsmc.c ****   }
  76:Core/Src/fsmc.c **** 
  77:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 2 */
  78:Core/Src/fsmc.c **** 
  79:Core/Src/fsmc.c ****   /* USER CODE END FSMC_Init 2 */
  80:Core/Src/fsmc.c **** }
  81:Core/Src/fsmc.c **** 
  82:Core/Src/fsmc.c **** static uint32_t FSMC_Initialized = 0;
  83:Core/Src/fsmc.c **** 
  84:Core/Src/fsmc.c **** static void HAL_FSMC_MspInit(void){
  28              		.loc 1 84 35 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 3


  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 87B0     		sub	sp, sp, #28
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
  85:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspInit 0 */
  86:Core/Src/fsmc.c **** 
  87:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspInit 0 */
  88:Core/Src/fsmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 88 3 view .LVU1
  44              		.loc 1 88 20 is_stmt 0 view .LVU2
  45 0004 0023     		movs	r3, #0
  46 0006 0193     		str	r3, [sp, #4]
  47 0008 0293     		str	r3, [sp, #8]
  48 000a 0393     		str	r3, [sp, #12]
  49 000c 0493     		str	r3, [sp, #16]
  50 000e 0593     		str	r3, [sp, #20]
  89:Core/Src/fsmc.c ****   if (FSMC_Initialized) {
  51              		.loc 1 89 3 is_stmt 1 view .LVU3
  52              		.loc 1 89 7 is_stmt 0 view .LVU4
  53 0010 164B     		ldr	r3, .L6
  54 0012 1B68     		ldr	r3, [r3]
  55              		.loc 1 89 6 view .LVU5
  56 0014 0BB1     		cbz	r3, .L5
  57              	.L1:
  90:Core/Src/fsmc.c ****     return;
  91:Core/Src/fsmc.c ****   }
  92:Core/Src/fsmc.c ****   FSMC_Initialized = 1;
  93:Core/Src/fsmc.c **** 
  94:Core/Src/fsmc.c ****   /* Peripheral clock enable */
  95:Core/Src/fsmc.c ****   __HAL_RCC_FSMC_CLK_ENABLE();
  96:Core/Src/fsmc.c **** 
  97:Core/Src/fsmc.c ****   /** FSMC GPIO Configuration
  98:Core/Src/fsmc.c ****   PE7   ------> FSMC_D4
  99:Core/Src/fsmc.c ****   PE8   ------> FSMC_D5
 100:Core/Src/fsmc.c ****   PE9   ------> FSMC_D6
 101:Core/Src/fsmc.c ****   PE10   ------> FSMC_D7
 102:Core/Src/fsmc.c ****   PE11   ------> FSMC_D8
 103:Core/Src/fsmc.c ****   PE12   ------> FSMC_D9
 104:Core/Src/fsmc.c ****   PE13   ------> FSMC_D10
 105:Core/Src/fsmc.c ****   PE14   ------> FSMC_D11
 106:Core/Src/fsmc.c ****   PE15   ------> FSMC_D12
 107:Core/Src/fsmc.c ****   PD8   ------> FSMC_D13
 108:Core/Src/fsmc.c ****   PD9   ------> FSMC_D14
 109:Core/Src/fsmc.c ****   PD10   ------> FSMC_D15
 110:Core/Src/fsmc.c ****   PD11   ------> FSMC_A16
 111:Core/Src/fsmc.c ****   PD14   ------> FSMC_D0
 112:Core/Src/fsmc.c ****   PD15   ------> FSMC_D1
 113:Core/Src/fsmc.c ****   PD0   ------> FSMC_D2
 114:Core/Src/fsmc.c ****   PD1   ------> FSMC_D3
 115:Core/Src/fsmc.c ****   PD4   ------> FSMC_NOE
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 4


 116:Core/Src/fsmc.c ****   PD5   ------> FSMC_NWE
 117:Core/Src/fsmc.c ****   PD7   ------> FSMC_NE1
 118:Core/Src/fsmc.c ****   */
 119:Core/Src/fsmc.c ****   /* GPIO_InitStruct */
 120:Core/Src/fsmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 121:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 122:Core/Src/fsmc.c ****                           |GPIO_PIN_15;
 123:Core/Src/fsmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 124:Core/Src/fsmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 125:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 126:Core/Src/fsmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 127:Core/Src/fsmc.c **** 
 128:Core/Src/fsmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 129:Core/Src/fsmc.c **** 
 130:Core/Src/fsmc.c ****   /* GPIO_InitStruct */
 131:Core/Src/fsmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 132:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 133:Core/Src/fsmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 134:Core/Src/fsmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135:Core/Src/fsmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 137:Core/Src/fsmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 138:Core/Src/fsmc.c **** 
 139:Core/Src/fsmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 140:Core/Src/fsmc.c **** 
 141:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspInit 1 */
 142:Core/Src/fsmc.c **** 
 143:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspInit 1 */
 144:Core/Src/fsmc.c **** }
  58              		.loc 1 144 1 view .LVU6
  59 0016 07B0     		add	sp, sp, #28
  60              	.LCFI2:
  61              		.cfi_remember_state
  62              		.cfi_def_cfa_offset 20
  63              		@ sp needed
  64 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  65              	.L5:
  66              	.LCFI3:
  67              		.cfi_restore_state
  92:Core/Src/fsmc.c **** 
  68              		.loc 1 92 3 is_stmt 1 view .LVU7
  92:Core/Src/fsmc.c **** 
  69              		.loc 1 92 20 is_stmt 0 view .LVU8
  70 001a 144B     		ldr	r3, .L6
  71 001c 0122     		movs	r2, #1
  72 001e 1A60     		str	r2, [r3]
  95:Core/Src/fsmc.c **** 
  73              		.loc 1 95 3 is_stmt 1 view .LVU9
  74              	.LBB2:
  95:Core/Src/fsmc.c **** 
  75              		.loc 1 95 3 view .LVU10
  76 0020 0026     		movs	r6, #0
  77 0022 0096     		str	r6, [sp]
  95:Core/Src/fsmc.c **** 
  78              		.loc 1 95 3 view .LVU11
  79 0024 124B     		ldr	r3, .L6+4
  80 0026 9A6B     		ldr	r2, [r3, #56]
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 5


  81 0028 42F00102 		orr	r2, r2, #1
  82 002c 9A63     		str	r2, [r3, #56]
  95:Core/Src/fsmc.c **** 
  83              		.loc 1 95 3 view .LVU12
  84 002e 9B6B     		ldr	r3, [r3, #56]
  85 0030 03F00103 		and	r3, r3, #1
  86 0034 0093     		str	r3, [sp]
  95:Core/Src/fsmc.c **** 
  87              		.loc 1 95 3 view .LVU13
  88 0036 009B     		ldr	r3, [sp]
  89              	.LBE2:
  95:Core/Src/fsmc.c **** 
  90              		.loc 1 95 3 view .LVU14
 120:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
  91              		.loc 1 120 3 view .LVU15
 120:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
  92              		.loc 1 120 23 is_stmt 0 view .LVU16
  93 0038 4FF68073 		movw	r3, #65408
  94 003c 0193     		str	r3, [sp, #4]
 123:Core/Src/fsmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  95              		.loc 1 123 3 is_stmt 1 view .LVU17
 123:Core/Src/fsmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  96              		.loc 1 123 24 is_stmt 0 view .LVU18
  97 003e 0227     		movs	r7, #2
  98 0040 0297     		str	r7, [sp, #8]
 124:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  99              		.loc 1 124 3 is_stmt 1 view .LVU19
 125:Core/Src/fsmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 100              		.loc 1 125 3 view .LVU20
 125:Core/Src/fsmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 101              		.loc 1 125 25 is_stmt 0 view .LVU21
 102 0042 0325     		movs	r5, #3
 103 0044 0495     		str	r5, [sp, #16]
 126:Core/Src/fsmc.c **** 
 104              		.loc 1 126 3 is_stmt 1 view .LVU22
 126:Core/Src/fsmc.c **** 
 105              		.loc 1 126 29 is_stmt 0 view .LVU23
 106 0046 0C24     		movs	r4, #12
 107 0048 0594     		str	r4, [sp, #20]
 128:Core/Src/fsmc.c **** 
 108              		.loc 1 128 3 is_stmt 1 view .LVU24
 109 004a 01A9     		add	r1, sp, #4
 110 004c 0948     		ldr	r0, .L6+8
 111 004e FFF7FEFF 		bl	HAL_GPIO_Init
 112              	.LVL0:
 131:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 113              		.loc 1 131 3 view .LVU25
 131:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 114              		.loc 1 131 23 is_stmt 0 view .LVU26
 115 0052 4CF6B373 		movw	r3, #53171
 116 0056 0193     		str	r3, [sp, #4]
 134:Core/Src/fsmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 117              		.loc 1 134 3 is_stmt 1 view .LVU27
 134:Core/Src/fsmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 118              		.loc 1 134 24 is_stmt 0 view .LVU28
 119 0058 0297     		str	r7, [sp, #8]
 135:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 6


 120              		.loc 1 135 3 is_stmt 1 view .LVU29
 135:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 121              		.loc 1 135 24 is_stmt 0 view .LVU30
 122 005a 0396     		str	r6, [sp, #12]
 136:Core/Src/fsmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 123              		.loc 1 136 3 is_stmt 1 view .LVU31
 136:Core/Src/fsmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 124              		.loc 1 136 25 is_stmt 0 view .LVU32
 125 005c 0495     		str	r5, [sp, #16]
 137:Core/Src/fsmc.c **** 
 126              		.loc 1 137 3 is_stmt 1 view .LVU33
 137:Core/Src/fsmc.c **** 
 127              		.loc 1 137 29 is_stmt 0 view .LVU34
 128 005e 0594     		str	r4, [sp, #20]
 139:Core/Src/fsmc.c **** 
 129              		.loc 1 139 3 is_stmt 1 view .LVU35
 130 0060 01A9     		add	r1, sp, #4
 131 0062 0548     		ldr	r0, .L6+12
 132 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL1:
 134 0068 D5E7     		b	.L1
 135              	.L7:
 136 006a 00BF     		.align	2
 137              	.L6:
 138 006c 00000000 		.word	.LANCHOR0
 139 0070 00380240 		.word	1073887232
 140 0074 00100240 		.word	1073876992
 141 0078 000C0240 		.word	1073875968
 142              		.cfi_endproc
 143              	.LFE556:
 145              		.section	.text.HAL_FSMC_MspDeInit,"ax",%progbits
 146              		.align	1
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	HAL_FSMC_MspDeInit:
 152              	.LFB558:
 145:Core/Src/fsmc.c **** 
 146:Core/Src/fsmc.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 147:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 148:Core/Src/fsmc.c **** 
 149:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspInit 0 */
 150:Core/Src/fsmc.c ****   HAL_FSMC_MspInit();
 151:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 152:Core/Src/fsmc.c **** 
 153:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspInit 1 */
 154:Core/Src/fsmc.c **** }
 155:Core/Src/fsmc.c **** 
 156:Core/Src/fsmc.c **** static uint32_t FSMC_DeInitialized = 0;
 157:Core/Src/fsmc.c **** 
 158:Core/Src/fsmc.c **** static void HAL_FSMC_MspDeInit(void){
 153              		.loc 1 158 37 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 0
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 08B5     		push	{r3, lr}
 158              	.LCFI4:
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 7


 159              		.cfi_def_cfa_offset 8
 160              		.cfi_offset 3, -8
 161              		.cfi_offset 14, -4
 159:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspDeInit 0 */
 160:Core/Src/fsmc.c **** 
 161:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspDeInit 0 */
 162:Core/Src/fsmc.c ****   if (FSMC_DeInitialized) {
 162              		.loc 1 162 3 view .LVU37
 163              		.loc 1 162 7 is_stmt 0 view .LVU38
 164 0002 0B4B     		ldr	r3, .L12
 165 0004 1B68     		ldr	r3, [r3]
 166              		.loc 1 162 6 view .LVU39
 167 0006 03B1     		cbz	r3, .L11
 168              	.L8:
 163:Core/Src/fsmc.c ****     return;
 164:Core/Src/fsmc.c ****   }
 165:Core/Src/fsmc.c ****   FSMC_DeInitialized = 1;
 166:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 167:Core/Src/fsmc.c ****   __HAL_RCC_FSMC_CLK_DISABLE();
 168:Core/Src/fsmc.c **** 
 169:Core/Src/fsmc.c ****   /** FSMC GPIO Configuration
 170:Core/Src/fsmc.c ****   PE7   ------> FSMC_D4
 171:Core/Src/fsmc.c ****   PE8   ------> FSMC_D5
 172:Core/Src/fsmc.c ****   PE9   ------> FSMC_D6
 173:Core/Src/fsmc.c ****   PE10   ------> FSMC_D7
 174:Core/Src/fsmc.c ****   PE11   ------> FSMC_D8
 175:Core/Src/fsmc.c ****   PE12   ------> FSMC_D9
 176:Core/Src/fsmc.c ****   PE13   ------> FSMC_D10
 177:Core/Src/fsmc.c ****   PE14   ------> FSMC_D11
 178:Core/Src/fsmc.c ****   PE15   ------> FSMC_D12
 179:Core/Src/fsmc.c ****   PD8   ------> FSMC_D13
 180:Core/Src/fsmc.c ****   PD9   ------> FSMC_D14
 181:Core/Src/fsmc.c ****   PD10   ------> FSMC_D15
 182:Core/Src/fsmc.c ****   PD11   ------> FSMC_A16
 183:Core/Src/fsmc.c ****   PD14   ------> FSMC_D0
 184:Core/Src/fsmc.c ****   PD15   ------> FSMC_D1
 185:Core/Src/fsmc.c ****   PD0   ------> FSMC_D2
 186:Core/Src/fsmc.c ****   PD1   ------> FSMC_D3
 187:Core/Src/fsmc.c ****   PD4   ------> FSMC_NOE
 188:Core/Src/fsmc.c ****   PD5   ------> FSMC_NWE
 189:Core/Src/fsmc.c ****   PD7   ------> FSMC_NE1
 190:Core/Src/fsmc.c ****   */
 191:Core/Src/fsmc.c **** 
 192:Core/Src/fsmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 193:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 194:Core/Src/fsmc.c ****                           |GPIO_PIN_15);
 195:Core/Src/fsmc.c **** 
 196:Core/Src/fsmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 197:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 198:Core/Src/fsmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 199:Core/Src/fsmc.c **** 
 200:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspDeInit 1 */
 201:Core/Src/fsmc.c **** 
 202:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspDeInit 1 */
 203:Core/Src/fsmc.c **** }
 169              		.loc 1 203 1 view .LVU40
 170 0008 08BD     		pop	{r3, pc}
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 8


 171              	.L11:
 165:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 172              		.loc 1 165 3 is_stmt 1 view .LVU41
 165:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 173              		.loc 1 165 22 is_stmt 0 view .LVU42
 174 000a 094B     		ldr	r3, .L12
 175 000c 0122     		movs	r2, #1
 176 000e 1A60     		str	r2, [r3]
 167:Core/Src/fsmc.c **** 
 177              		.loc 1 167 3 is_stmt 1 view .LVU43
 178 0010 084A     		ldr	r2, .L12+4
 179 0012 936B     		ldr	r3, [r2, #56]
 180 0014 23F00103 		bic	r3, r3, #1
 181 0018 9363     		str	r3, [r2, #56]
 192:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 182              		.loc 1 192 3 view .LVU44
 183 001a 4FF68071 		movw	r1, #65408
 184 001e 0648     		ldr	r0, .L12+8
 185 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 186              	.LVL2:
 196:Core/Src/fsmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 187              		.loc 1 196 3 view .LVU45
 188 0024 4CF6B371 		movw	r1, #53171
 189 0028 0448     		ldr	r0, .L12+12
 190 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 191              	.LVL3:
 192 002e EBE7     		b	.L8
 193              	.L13:
 194              		.align	2
 195              	.L12:
 196 0030 00000000 		.word	.LANCHOR1
 197 0034 00380240 		.word	1073887232
 198 0038 00100240 		.word	1073876992
 199 003c 000C0240 		.word	1073875968
 200              		.cfi_endproc
 201              	.LFE558:
 203              		.section	.text.MX_FSMC_Init,"ax",%progbits
 204              		.align	1
 205              		.global	MX_FSMC_Init
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	MX_FSMC_Init:
 211              	.LFB555:
  32:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 0 */
 212              		.loc 1 32 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 32
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216 0000 10B5     		push	{r4, lr}
 217              	.LCFI5:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 4, -8
 220              		.cfi_offset 14, -4
 221 0002 88B0     		sub	sp, sp, #32
 222              	.LCFI6:
 223              		.cfi_def_cfa_offset 40
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 9


  37:Core/Src/fsmc.c **** 
 224              		.loc 1 37 3 view .LVU47
  37:Core/Src/fsmc.c **** 
 225              		.loc 1 37 30 is_stmt 0 view .LVU48
 226 0004 0022     		movs	r2, #0
 227 0006 0192     		str	r2, [sp, #4]
 228 0008 0292     		str	r2, [sp, #8]
 229 000a 0392     		str	r2, [sp, #12]
 230 000c 0492     		str	r2, [sp, #16]
 231 000e 0592     		str	r2, [sp, #20]
 232 0010 0692     		str	r2, [sp, #24]
 233 0012 0792     		str	r2, [sp, #28]
  45:Core/Src/fsmc.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 234              		.loc 1 45 3 is_stmt 1 view .LVU49
  45:Core/Src/fsmc.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 235              		.loc 1 45 19 is_stmt 0 view .LVU50
 236 0014 1448     		ldr	r0, .L18
 237 0016 4FF02043 		mov	r3, #-1610612736
 238 001a 0360     		str	r3, [r0]
  46:Core/Src/fsmc.c ****   /* hsram1.Init */
 239              		.loc 1 46 3 is_stmt 1 view .LVU51
  46:Core/Src/fsmc.c ****   /* hsram1.Init */
 240              		.loc 1 46 19 is_stmt 0 view .LVU52
 241 001c 03F58273 		add	r3, r3, #260
 242 0020 4360     		str	r3, [r0, #4]
  48:Core/Src/fsmc.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 243              		.loc 1 48 3 is_stmt 1 view .LVU53
  48:Core/Src/fsmc.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 244              		.loc 1 48 22 is_stmt 0 view .LVU54
 245 0022 8260     		str	r2, [r0, #8]
  49:Core/Src/fsmc.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 246              		.loc 1 49 3 is_stmt 1 view .LVU55
  49:Core/Src/fsmc.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 247              		.loc 1 49 30 is_stmt 0 view .LVU56
 248 0024 C260     		str	r2, [r0, #12]
  50:Core/Src/fsmc.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 249              		.loc 1 50 3 is_stmt 1 view .LVU57
  50:Core/Src/fsmc.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 250              		.loc 1 50 26 is_stmt 0 view .LVU58
 251 0026 0261     		str	r2, [r0, #16]
  51:Core/Src/fsmc.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 252              		.loc 1 51 3 is_stmt 1 view .LVU59
  51:Core/Src/fsmc.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 253              		.loc 1 51 31 is_stmt 0 view .LVU60
 254 0028 1021     		movs	r1, #16
 255 002a 4161     		str	r1, [r0, #20]
  52:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 256              		.loc 1 52 3 is_stmt 1 view .LVU61
  52:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 257              		.loc 1 52 31 is_stmt 0 view .LVU62
 258 002c 8261     		str	r2, [r0, #24]
  53:Core/Src/fsmc.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 259              		.loc 1 53 3 is_stmt 1 view .LVU63
  53:Core/Src/fsmc.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 260              		.loc 1 53 34 is_stmt 0 view .LVU64
 261 002e C261     		str	r2, [r0, #28]
  54:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 10


 262              		.loc 1 54 3 is_stmt 1 view .LVU65
  54:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 263              		.loc 1 54 24 is_stmt 0 view .LVU66
 264 0030 0262     		str	r2, [r0, #32]
  55:Core/Src/fsmc.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 265              		.loc 1 55 3 is_stmt 1 view .LVU67
  55:Core/Src/fsmc.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 266              		.loc 1 55 32 is_stmt 0 view .LVU68
 267 0032 4262     		str	r2, [r0, #36]
  56:Core/Src/fsmc.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 268              		.loc 1 56 3 is_stmt 1 view .LVU69
  56:Core/Src/fsmc.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 269              		.loc 1 56 30 is_stmt 0 view .LVU70
 270 0034 4FF48053 		mov	r3, #4096
 271 0038 8362     		str	r3, [r0, #40]
  57:Core/Src/fsmc.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 272              		.loc 1 57 3 is_stmt 1 view .LVU71
  57:Core/Src/fsmc.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 273              		.loc 1 57 26 is_stmt 0 view .LVU72
 274 003a C262     		str	r2, [r0, #44]
  58:Core/Src/fsmc.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 275              		.loc 1 58 3 is_stmt 1 view .LVU73
  58:Core/Src/fsmc.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 276              		.loc 1 58 28 is_stmt 0 view .LVU74
 277 003c 0263     		str	r2, [r0, #48]
  59:Core/Src/fsmc.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 278              		.loc 1 59 3 is_stmt 1 view .LVU75
  59:Core/Src/fsmc.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 279              		.loc 1 59 32 is_stmt 0 view .LVU76
 280 003e 4263     		str	r2, [r0, #52]
  60:Core/Src/fsmc.c ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 281              		.loc 1 60 3 is_stmt 1 view .LVU77
  60:Core/Src/fsmc.c ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 282              		.loc 1 60 26 is_stmt 0 view .LVU78
 283 0040 8263     		str	r2, [r0, #56]
  61:Core/Src/fsmc.c ****   /* Timing */
 284              		.loc 1 61 3 is_stmt 1 view .LVU79
  61:Core/Src/fsmc.c ****   /* Timing */
 285              		.loc 1 61 24 is_stmt 0 view .LVU80
 286 0042 4264     		str	r2, [r0, #68]
  63:Core/Src/fsmc.c ****   Timing.AddressHoldTime = 15;
 287              		.loc 1 63 3 is_stmt 1 view .LVU81
  63:Core/Src/fsmc.c ****   Timing.AddressHoldTime = 15;
 288              		.loc 1 63 27 is_stmt 0 view .LVU82
 289 0044 0223     		movs	r3, #2
 290 0046 0193     		str	r3, [sp, #4]
  64:Core/Src/fsmc.c ****   Timing.DataSetupTime = 2;
 291              		.loc 1 64 3 is_stmt 1 view .LVU83
  64:Core/Src/fsmc.c ****   Timing.DataSetupTime = 2;
 292              		.loc 1 64 26 is_stmt 0 view .LVU84
 293 0048 0F24     		movs	r4, #15
 294 004a 0294     		str	r4, [sp, #8]
  65:Core/Src/fsmc.c ****   Timing.BusTurnAroundDuration = 2;
 295              		.loc 1 65 3 is_stmt 1 view .LVU85
  65:Core/Src/fsmc.c ****   Timing.BusTurnAroundDuration = 2;
 296              		.loc 1 65 24 is_stmt 0 view .LVU86
 297 004c 0393     		str	r3, [sp, #12]
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 11


  66:Core/Src/fsmc.c ****   Timing.CLKDivision = 16;
 298              		.loc 1 66 3 is_stmt 1 view .LVU87
  66:Core/Src/fsmc.c ****   Timing.CLKDivision = 16;
 299              		.loc 1 66 32 is_stmt 0 view .LVU88
 300 004e 0493     		str	r3, [sp, #16]
  67:Core/Src/fsmc.c ****   Timing.DataLatency = 17;
 301              		.loc 1 67 3 is_stmt 1 view .LVU89
  67:Core/Src/fsmc.c ****   Timing.DataLatency = 17;
 302              		.loc 1 67 22 is_stmt 0 view .LVU90
 303 0050 0591     		str	r1, [sp, #20]
  68:Core/Src/fsmc.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 304              		.loc 1 68 3 is_stmt 1 view .LVU91
  68:Core/Src/fsmc.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 305              		.loc 1 68 22 is_stmt 0 view .LVU92
 306 0052 1123     		movs	r3, #17
 307 0054 0693     		str	r3, [sp, #24]
  69:Core/Src/fsmc.c ****   /* ExtTiming */
 308              		.loc 1 69 3 is_stmt 1 view .LVU93
  72:Core/Src/fsmc.c ****   {
 309              		.loc 1 72 3 view .LVU94
  72:Core/Src/fsmc.c ****   {
 310              		.loc 1 72 7 is_stmt 0 view .LVU95
 311 0056 01A9     		add	r1, sp, #4
 312 0058 FFF7FEFF 		bl	HAL_SRAM_Init
 313              	.LVL4:
  72:Core/Src/fsmc.c ****   {
 314              		.loc 1 72 6 view .LVU96
 315 005c 08B9     		cbnz	r0, .L17
 316              	.L14:
  80:Core/Src/fsmc.c **** 
 317              		.loc 1 80 1 view .LVU97
 318 005e 08B0     		add	sp, sp, #32
 319              	.LCFI7:
 320              		.cfi_remember_state
 321              		.cfi_def_cfa_offset 8
 322              		@ sp needed
 323 0060 10BD     		pop	{r4, pc}
 324              	.L17:
 325              	.LCFI8:
 326              		.cfi_restore_state
  74:Core/Src/fsmc.c ****   }
 327              		.loc 1 74 5 is_stmt 1 view .LVU98
 328 0062 FFF7FEFF 		bl	Error_Handler
 329              	.LVL5:
  80:Core/Src/fsmc.c **** 
 330              		.loc 1 80 1 is_stmt 0 view .LVU99
 331 0066 FAE7     		b	.L14
 332              	.L19:
 333              		.align	2
 334              	.L18:
 335 0068 00000000 		.word	.LANCHOR2
 336              		.cfi_endproc
 337              	.LFE555:
 339              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 340              		.align	1
 341              		.global	HAL_SRAM_MspInit
 342              		.syntax unified
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 12


 343              		.thumb
 344              		.thumb_func
 346              	HAL_SRAM_MspInit:
 347              	.LVL6:
 348              	.LFB557:
 146:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 349              		.loc 1 146 54 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 146:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 353              		.loc 1 146 54 is_stmt 0 view .LVU101
 354 0000 08B5     		push	{r3, lr}
 355              	.LCFI9:
 356              		.cfi_def_cfa_offset 8
 357              		.cfi_offset 3, -8
 358              		.cfi_offset 14, -4
 150:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 359              		.loc 1 150 3 is_stmt 1 view .LVU102
 360 0002 FFF7FEFF 		bl	HAL_FSMC_MspInit
 361              	.LVL7:
 154:Core/Src/fsmc.c **** 
 362              		.loc 1 154 1 is_stmt 0 view .LVU103
 363 0006 08BD     		pop	{r3, pc}
 364              		.cfi_endproc
 365              	.LFE557:
 367              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 368              		.align	1
 369              		.global	HAL_SRAM_MspDeInit
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 374              	HAL_SRAM_MspDeInit:
 375              	.LVL8:
 376              	.LFB559:
 204:Core/Src/fsmc.c **** 
 205:Core/Src/fsmc.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 377              		.loc 1 205 56 is_stmt 1 view -0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		.loc 1 205 56 is_stmt 0 view .LVU105
 382 0000 08B5     		push	{r3, lr}
 383              	.LCFI10:
 384              		.cfi_def_cfa_offset 8
 385              		.cfi_offset 3, -8
 386              		.cfi_offset 14, -4
 206:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 207:Core/Src/fsmc.c **** 
 208:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 209:Core/Src/fsmc.c ****   HAL_FSMC_MspDeInit();
 387              		.loc 1 209 3 is_stmt 1 view .LVU106
 388 0002 FFF7FEFF 		bl	HAL_FSMC_MspDeInit
 389              	.LVL9:
 210:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 211:Core/Src/fsmc.c **** 
 212:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspDeInit 1 */
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 13


 213:Core/Src/fsmc.c **** }
 390              		.loc 1 213 1 is_stmt 0 view .LVU107
 391 0006 08BD     		pop	{r3, pc}
 392              		.cfi_endproc
 393              	.LFE559:
 395              		.global	hsram1
 396              		.section	.bss.FSMC_DeInitialized,"aw",%nobits
 397              		.align	2
 398              		.set	.LANCHOR1,. + 0
 401              	FSMC_DeInitialized:
 402 0000 00000000 		.space	4
 403              		.section	.bss.FSMC_Initialized,"aw",%nobits
 404              		.align	2
 405              		.set	.LANCHOR0,. + 0
 408              	FSMC_Initialized:
 409 0000 00000000 		.space	4
 410              		.section	.bss.hsram1,"aw",%nobits
 411              		.align	2
 412              		.set	.LANCHOR2,. + 0
 415              	hsram1:
 416 0000 00000000 		.space	80
 416      00000000 
 416      00000000 
 416      00000000 
 416      00000000 
 417              		.text
 418              	.Letext0:
 419              		.file 2 "f:\\stm32\\win-dev-tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_ty
 420              		.file 3 "f:\\stm32\\win-dev-tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 421              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 422              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 423              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 424              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 425              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fsmc.h"
 426              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sram.h"
 427              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h"
 428              		.file 11 "Core/Inc/main.h"
 429              		.file 12 "Core/Inc/fsmc.h"
ARM GAS  F:\msys64\tmp\ccZXTXpb.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 fsmc.c
F:\msys64\tmp\ccZXTXpb.s:20     .text.HAL_FSMC_MspInit:00000000 $t
F:\msys64\tmp\ccZXTXpb.s:25     .text.HAL_FSMC_MspInit:00000000 HAL_FSMC_MspInit
F:\msys64\tmp\ccZXTXpb.s:138    .text.HAL_FSMC_MspInit:0000006c $d
F:\msys64\tmp\ccZXTXpb.s:146    .text.HAL_FSMC_MspDeInit:00000000 $t
F:\msys64\tmp\ccZXTXpb.s:151    .text.HAL_FSMC_MspDeInit:00000000 HAL_FSMC_MspDeInit
F:\msys64\tmp\ccZXTXpb.s:196    .text.HAL_FSMC_MspDeInit:00000030 $d
F:\msys64\tmp\ccZXTXpb.s:204    .text.MX_FSMC_Init:00000000 $t
F:\msys64\tmp\ccZXTXpb.s:210    .text.MX_FSMC_Init:00000000 MX_FSMC_Init
F:\msys64\tmp\ccZXTXpb.s:335    .text.MX_FSMC_Init:00000068 $d
F:\msys64\tmp\ccZXTXpb.s:340    .text.HAL_SRAM_MspInit:00000000 $t
F:\msys64\tmp\ccZXTXpb.s:346    .text.HAL_SRAM_MspInit:00000000 HAL_SRAM_MspInit
F:\msys64\tmp\ccZXTXpb.s:368    .text.HAL_SRAM_MspDeInit:00000000 $t
F:\msys64\tmp\ccZXTXpb.s:374    .text.HAL_SRAM_MspDeInit:00000000 HAL_SRAM_MspDeInit
F:\msys64\tmp\ccZXTXpb.s:415    .bss.hsram1:00000000 hsram1
F:\msys64\tmp\ccZXTXpb.s:397    .bss.FSMC_DeInitialized:00000000 $d
F:\msys64\tmp\ccZXTXpb.s:401    .bss.FSMC_DeInitialized:00000000 FSMC_DeInitialized
F:\msys64\tmp\ccZXTXpb.s:404    .bss.FSMC_Initialized:00000000 $d
F:\msys64\tmp\ccZXTXpb.s:408    .bss.FSMC_Initialized:00000000 FSMC_Initialized
F:\msys64\tmp\ccZXTXpb.s:411    .bss.hsram1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_SRAM_Init
Error_Handler
