

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Mon Oct  7 15:44:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.816 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8035|     8035|  26.757 us|  26.757 us|  8035|  8035|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5  |     8033|     8033|        35|          1|          1|  8000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      223|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   100|     9220|     5520|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      279|    -|
|Register             |        -|     -|     3809|      672|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|   100|    13029|     6694|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U120  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U121  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U122  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U123  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U124  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U125  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U126  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U127  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U128  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U129  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U130  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U131  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U132  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U133  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U134  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U135  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U136  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U137  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U138  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U139  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U140   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U141   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U142   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U143   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U151   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U153   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U154   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U155   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U156   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U157   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U158   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U159   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 100| 9220| 5520|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v14_U    |node2_v14_RAM_AUTO_1R1W  |        1|  0|   0|    0|   200|   32|     1|         6400|
    |v14_1_U  |node2_v14_RAM_AUTO_1R1W  |        1|  0|   0|    0|   200|   32|     1|         6400|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                         |        2|  0|   0|    0|   400|   64|     2|        12800|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln62_1_fu_674_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln62_fu_686_p2                  |         +|   0|  0|  13|           6|           1|
    |add_ln63_fu_772_p2                  |         +|   0|  0|  15|           8|           1|
    |empty_fu_754_p2                     |         +|   0|  0|  16|           9|           9|
    |ap_condition_1417                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1896                   |       and|   0|  0|   2|           1|           1|
    |cmp19_fu_760_p2                     |      icmp|   0|  0|  16|           9|           1|
    |cmp36_9_fu_766_p2                   |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln62_fu_668_p2                 |      icmp|   0|  0|  20|          13|           9|
    |icmp_ln63_fu_692_p2                 |      icmp|   0|  0|  15|           8|           7|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state35_pp0_stage0_iter34  |        or|   0|  0|   2|           1|           1|
    |or_ln62_fu_698_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln62_1_fu_712_p3             |    select|   0|  0|   6|           1|           6|
    |select_ln62_fu_704_p3               |    select|   0|  0|   8|           1|           1|
    |v21_1_fu_915_p3                     |    select|   0|  0|  32|           1|           1|
    |v21_fu_908_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 223|          86|          54|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_v15_load             |   9|          2|    6|         12|
    |ap_sig_allocacmp_v16_load             |   9|          2|    8|         16|
    |indvar_flatten_fu_136                 |   9|          2|   13|         26|
    |real_start                            |   9|          2|    1|          2|
    |v15_fu_132                            |   9|          2|    6|         12|
    |v16_fu_128                            |   9|          2|    8|         16|
    |v53_0_blk_n                           |   9|          2|    1|          2|
    |v53_1_blk_n                           |   9|          2|    1|          2|
    |v54_0_0_blk_n                         |   9|          2|    1|          2|
    |v54_0_1_blk_n                         |   9|          2|    1|          2|
    |v54_0_2_blk_n                         |   9|          2|    1|          2|
    |v54_0_3_blk_n                         |   9|          2|    1|          2|
    |v54_0_4_blk_n                         |   9|          2|    1|          2|
    |v54_0_5_blk_n                         |   9|          2|    1|          2|
    |v54_0_6_blk_n                         |   9|          2|    1|          2|
    |v54_0_7_blk_n                         |   9|          2|    1|          2|
    |v54_0_8_blk_n                         |   9|          2|    1|          2|
    |v54_0_9_blk_n                         |   9|          2|    1|          2|
    |v54_1_0_blk_n                         |   9|          2|    1|          2|
    |v54_1_1_blk_n                         |   9|          2|    1|          2|
    |v54_1_2_blk_n                         |   9|          2|    1|          2|
    |v54_1_3_blk_n                         |   9|          2|    1|          2|
    |v54_1_4_blk_n                         |   9|          2|    1|          2|
    |v54_1_5_blk_n                         |   9|          2|    1|          2|
    |v54_1_6_blk_n                         |   9|          2|    1|          2|
    |v54_1_7_blk_n                         |   9|          2|    1|          2|
    |v54_1_8_blk_n                         |   9|          2|    1|          2|
    |v54_1_9_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 279|         62|   79|        158|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |cmp19_reg_1184                                    |   1|   0|    1|          0|
    |cmp36_9_reg_1190                                  |   1|   0|    1|          0|
    |icmp_ln62_reg_1121                                |   1|   0|    1|          0|
    |indvar_flatten_fu_136                             |  13|   0|   13|          0|
    |or_ln62_reg_1125                                  |   1|   0|    1|          0|
    |select_ln62_reg_1129                              |   8|   0|    8|          0|
    |start_once_reg                                    |   1|   0|    1|          0|
    |tmp10_reg_1591                                    |  32|   0|   32|          0|
    |tmp11_reg_1631                                    |  32|   0|   32|          0|
    |tmp12_reg_1656                                    |  32|   0|   32|          0|
    |tmp13_reg_1596                                    |  32|   0|   32|          0|
    |tmp14_reg_1636                                    |  32|   0|   32|          0|
    |tmp15_reg_1601                                    |  32|   0|   32|          0|
    |tmp16_reg_1641                                    |  32|   0|   32|          0|
    |tmp17_reg_1661                                    |  32|   0|   32|          0|
    |tmp1_reg_1576                                     |  32|   0|   32|          0|
    |tmp2_reg_1611                                     |  32|   0|   32|          0|
    |tmp3_reg_1646                                     |  32|   0|   32|          0|
    |tmp4_reg_1581                                     |  32|   0|   32|          0|
    |tmp5_reg_1616                                     |  32|   0|   32|          0|
    |tmp6_reg_1586                                     |  32|   0|   32|          0|
    |tmp7_reg_1621                                     |  32|   0|   32|          0|
    |tmp8_reg_1651                                     |  32|   0|   32|          0|
    |tmp9_reg_1626                                     |  32|   0|   32|          0|
    |tmp_reg_1606                                      |  32|   0|   32|          0|
    |v14_1_addr_reg_1380                               |   8|   0|    8|          0|
    |v14_addr_reg_1374                                 |   8|   0|    8|          0|
    |v15_fu_132                                        |   6|   0|    6|          0|
    |v16_fu_128                                        |   8|   0|    8|          0|
    |v21_1_reg_1391                                    |  32|   0|   32|          0|
    |v21_reg_1386                                      |  32|   0|   32|          0|
    |v22_10_reg_1426                                   |  32|   0|   32|          0|
    |v22_11_reg_1431                                   |  32|   0|   32|          0|
    |v22_12_reg_1546                                   |  32|   0|   32|          0|
    |v22_13_reg_1551                                   |  32|   0|   32|          0|
    |v22_14_reg_1556                                   |  32|   0|   32|          0|
    |v22_15_reg_1561                                   |  32|   0|   32|          0|
    |v22_16_reg_1566                                   |  32|   0|   32|          0|
    |v22_17_reg_1571                                   |  32|   0|   32|          0|
    |v22_18_reg_1436                                   |  32|   0|   32|          0|
    |v22_19_reg_1441                                   |  32|   0|   32|          0|
    |v22_1_reg_1531                                    |  32|   0|   32|          0|
    |v22_2_reg_1396                                    |  32|   0|   32|          0|
    |v22_3_reg_1401                                    |  32|   0|   32|          0|
    |v22_4_reg_1406                                    |  32|   0|   32|          0|
    |v22_5_reg_1411                                    |  32|   0|   32|          0|
    |v22_6_reg_1536                                    |  32|   0|   32|          0|
    |v22_7_reg_1541                                    |  32|   0|   32|          0|
    |v22_8_reg_1416                                    |  32|   0|   32|          0|
    |v22_9_reg_1421                                    |  32|   0|   32|          0|
    |v22_reg_1526                                      |  32|   0|   32|          0|
    |v23_1_reg_1672                                    |  32|   0|   32|          0|
    |v23_reg_1666                                      |  32|   0|   32|          0|
    |v50_0_addr_reg_1134                               |   6|   0|    6|          0|
    |v50_0_load19_fu_176                               |  32|   0|   32|          0|
    |v50_1_load17_fu_172                               |  32|   0|   32|          0|
    |v50_2_load15_fu_168                               |  32|   0|   32|          0|
    |v50_3_addr_reg_1149                               |   6|   0|    6|          0|
    |v50_3_load13_fu_164                               |  32|   0|   32|          0|
    |v50_4_load11_fu_160                               |  32|   0|   32|          0|
    |v50_5_load9_fu_156                                |  32|   0|   32|          0|
    |v50_6_addr_reg_1164                               |   6|   0|    6|          0|
    |v50_6_load7_fu_152                                |  32|   0|   32|          0|
    |v50_7_addr_reg_1169                               |   6|   0|    6|          0|
    |v50_7_load5_fu_148                                |  32|   0|   32|          0|
    |v50_8_addr_reg_1174                               |   6|   0|    6|          0|
    |v50_8_load3_fu_144                                |  32|   0|   32|          0|
    |v50_9_load1_fu_140                                |  32|   0|   32|          0|
    |v54_0_0_read_reg_1194                             |  32|   0|   32|          0|
    |v54_0_1_read_reg_1204                             |  32|   0|   32|          0|
    |v54_0_2_read_reg_1214                             |  32|   0|   32|          0|
    |v54_0_3_read_reg_1224                             |  32|   0|   32|          0|
    |v54_0_4_read_reg_1234                             |  32|   0|   32|          0|
    |v54_0_5_read_reg_1244                             |  32|   0|   32|          0|
    |v54_0_6_read_reg_1254                             |  32|   0|   32|          0|
    |v54_0_7_read_reg_1264                             |  32|   0|   32|          0|
    |v54_0_8_read_reg_1274                             |  32|   0|   32|          0|
    |v54_0_9_read_reg_1284                             |  32|   0|   32|          0|
    |v54_1_0_read_reg_1199                             |  32|   0|   32|          0|
    |v54_1_1_read_reg_1209                             |  32|   0|   32|          0|
    |v54_1_2_read_reg_1219                             |  32|   0|   32|          0|
    |v54_1_3_read_reg_1229                             |  32|   0|   32|          0|
    |v54_1_4_read_reg_1239                             |  32|   0|   32|          0|
    |v54_1_5_read_reg_1249                             |  32|   0|   32|          0|
    |v54_1_6_read_reg_1259                             |  32|   0|   32|          0|
    |v54_1_7_read_reg_1269                             |  32|   0|   32|          0|
    |v54_1_8_read_reg_1279                             |  32|   0|   32|          0|
    |v54_1_9_read_reg_1289                             |  32|   0|   32|          0|
    |cmp19_reg_1184                                    |  64|  32|    1|          0|
    |cmp36_9_reg_1190                                  |  64|  32|    1|          0|
    |or_ln62_reg_1125                                  |  64|  32|    1|          0|
    |select_ln62_reg_1129                              |  64|  32|    8|          0|
    |v14_1_addr_reg_1380                               |  64|  32|    8|          0|
    |v14_addr_reg_1374                                 |  64|  32|    8|          0|
    |v50_0_addr_reg_1134                               |  64|  32|    6|          0|
    |v50_3_addr_reg_1149                               |  64|  32|    6|          0|
    |v50_6_addr_reg_1164                               |  64|  32|    6|          0|
    |v50_7_addr_reg_1169                               |  64|  32|    6|          0|
    |v50_8_addr_reg_1174                               |  64|  32|    6|          0|
    |v54_0_0_read_reg_1194                             |  64|  32|   32|          0|
    |v54_0_3_read_reg_1224                             |  64|  32|   32|          0|
    |v54_0_6_read_reg_1254                             |  64|  32|   32|          0|
    |v54_0_7_read_reg_1264                             |  64|  32|   32|          0|
    |v54_0_8_read_reg_1274                             |  64|  32|   32|          0|
    |v54_1_0_read_reg_1199                             |  64|  32|   32|          0|
    |v54_1_3_read_reg_1229                             |  64|  32|   32|          0|
    |v54_1_6_read_reg_1259                             |  64|  32|   32|          0|
    |v54_1_7_read_reg_1269                             |  64|  32|   32|          0|
    |v54_1_8_read_reg_1279                             |  64|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |3809| 672| 2842|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         node2|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         node2|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v54_0_0_dout            |   in|   32|     ap_fifo|       v54_0_0|       pointer|
|v54_0_0_num_data_valid  |   in|   14|     ap_fifo|       v54_0_0|       pointer|
|v54_0_0_fifo_cap        |   in|   14|     ap_fifo|       v54_0_0|       pointer|
|v54_0_0_empty_n         |   in|    1|     ap_fifo|       v54_0_0|       pointer|
|v54_0_0_read            |  out|    1|     ap_fifo|       v54_0_0|       pointer|
|v54_1_0_dout            |   in|   32|     ap_fifo|       v54_1_0|       pointer|
|v54_1_0_num_data_valid  |   in|   14|     ap_fifo|       v54_1_0|       pointer|
|v54_1_0_fifo_cap        |   in|   14|     ap_fifo|       v54_1_0|       pointer|
|v54_1_0_empty_n         |   in|    1|     ap_fifo|       v54_1_0|       pointer|
|v54_1_0_read            |  out|    1|     ap_fifo|       v54_1_0|       pointer|
|v54_0_1_dout            |   in|   32|     ap_fifo|       v54_0_1|       pointer|
|v54_0_1_num_data_valid  |   in|   14|     ap_fifo|       v54_0_1|       pointer|
|v54_0_1_fifo_cap        |   in|   14|     ap_fifo|       v54_0_1|       pointer|
|v54_0_1_empty_n         |   in|    1|     ap_fifo|       v54_0_1|       pointer|
|v54_0_1_read            |  out|    1|     ap_fifo|       v54_0_1|       pointer|
|v54_1_1_dout            |   in|   32|     ap_fifo|       v54_1_1|       pointer|
|v54_1_1_num_data_valid  |   in|   14|     ap_fifo|       v54_1_1|       pointer|
|v54_1_1_fifo_cap        |   in|   14|     ap_fifo|       v54_1_1|       pointer|
|v54_1_1_empty_n         |   in|    1|     ap_fifo|       v54_1_1|       pointer|
|v54_1_1_read            |  out|    1|     ap_fifo|       v54_1_1|       pointer|
|v54_0_2_dout            |   in|   32|     ap_fifo|       v54_0_2|       pointer|
|v54_0_2_num_data_valid  |   in|   14|     ap_fifo|       v54_0_2|       pointer|
|v54_0_2_fifo_cap        |   in|   14|     ap_fifo|       v54_0_2|       pointer|
|v54_0_2_empty_n         |   in|    1|     ap_fifo|       v54_0_2|       pointer|
|v54_0_2_read            |  out|    1|     ap_fifo|       v54_0_2|       pointer|
|v54_1_2_dout            |   in|   32|     ap_fifo|       v54_1_2|       pointer|
|v54_1_2_num_data_valid  |   in|   14|     ap_fifo|       v54_1_2|       pointer|
|v54_1_2_fifo_cap        |   in|   14|     ap_fifo|       v54_1_2|       pointer|
|v54_1_2_empty_n         |   in|    1|     ap_fifo|       v54_1_2|       pointer|
|v54_1_2_read            |  out|    1|     ap_fifo|       v54_1_2|       pointer|
|v54_0_3_dout            |   in|   32|     ap_fifo|       v54_0_3|       pointer|
|v54_0_3_num_data_valid  |   in|   14|     ap_fifo|       v54_0_3|       pointer|
|v54_0_3_fifo_cap        |   in|   14|     ap_fifo|       v54_0_3|       pointer|
|v54_0_3_empty_n         |   in|    1|     ap_fifo|       v54_0_3|       pointer|
|v54_0_3_read            |  out|    1|     ap_fifo|       v54_0_3|       pointer|
|v54_1_3_dout            |   in|   32|     ap_fifo|       v54_1_3|       pointer|
|v54_1_3_num_data_valid  |   in|   14|     ap_fifo|       v54_1_3|       pointer|
|v54_1_3_fifo_cap        |   in|   14|     ap_fifo|       v54_1_3|       pointer|
|v54_1_3_empty_n         |   in|    1|     ap_fifo|       v54_1_3|       pointer|
|v54_1_3_read            |  out|    1|     ap_fifo|       v54_1_3|       pointer|
|v54_0_4_dout            |   in|   32|     ap_fifo|       v54_0_4|       pointer|
|v54_0_4_num_data_valid  |   in|   14|     ap_fifo|       v54_0_4|       pointer|
|v54_0_4_fifo_cap        |   in|   14|     ap_fifo|       v54_0_4|       pointer|
|v54_0_4_empty_n         |   in|    1|     ap_fifo|       v54_0_4|       pointer|
|v54_0_4_read            |  out|    1|     ap_fifo|       v54_0_4|       pointer|
|v54_1_4_dout            |   in|   32|     ap_fifo|       v54_1_4|       pointer|
|v54_1_4_num_data_valid  |   in|   14|     ap_fifo|       v54_1_4|       pointer|
|v54_1_4_fifo_cap        |   in|   14|     ap_fifo|       v54_1_4|       pointer|
|v54_1_4_empty_n         |   in|    1|     ap_fifo|       v54_1_4|       pointer|
|v54_1_4_read            |  out|    1|     ap_fifo|       v54_1_4|       pointer|
|v54_0_5_dout            |   in|   32|     ap_fifo|       v54_0_5|       pointer|
|v54_0_5_num_data_valid  |   in|   14|     ap_fifo|       v54_0_5|       pointer|
|v54_0_5_fifo_cap        |   in|   14|     ap_fifo|       v54_0_5|       pointer|
|v54_0_5_empty_n         |   in|    1|     ap_fifo|       v54_0_5|       pointer|
|v54_0_5_read            |  out|    1|     ap_fifo|       v54_0_5|       pointer|
|v54_1_5_dout            |   in|   32|     ap_fifo|       v54_1_5|       pointer|
|v54_1_5_num_data_valid  |   in|   14|     ap_fifo|       v54_1_5|       pointer|
|v54_1_5_fifo_cap        |   in|   14|     ap_fifo|       v54_1_5|       pointer|
|v54_1_5_empty_n         |   in|    1|     ap_fifo|       v54_1_5|       pointer|
|v54_1_5_read            |  out|    1|     ap_fifo|       v54_1_5|       pointer|
|v54_0_6_dout            |   in|   32|     ap_fifo|       v54_0_6|       pointer|
|v54_0_6_num_data_valid  |   in|   14|     ap_fifo|       v54_0_6|       pointer|
|v54_0_6_fifo_cap        |   in|   14|     ap_fifo|       v54_0_6|       pointer|
|v54_0_6_empty_n         |   in|    1|     ap_fifo|       v54_0_6|       pointer|
|v54_0_6_read            |  out|    1|     ap_fifo|       v54_0_6|       pointer|
|v54_1_6_dout            |   in|   32|     ap_fifo|       v54_1_6|       pointer|
|v54_1_6_num_data_valid  |   in|   14|     ap_fifo|       v54_1_6|       pointer|
|v54_1_6_fifo_cap        |   in|   14|     ap_fifo|       v54_1_6|       pointer|
|v54_1_6_empty_n         |   in|    1|     ap_fifo|       v54_1_6|       pointer|
|v54_1_6_read            |  out|    1|     ap_fifo|       v54_1_6|       pointer|
|v54_0_7_dout            |   in|   32|     ap_fifo|       v54_0_7|       pointer|
|v54_0_7_num_data_valid  |   in|   14|     ap_fifo|       v54_0_7|       pointer|
|v54_0_7_fifo_cap        |   in|   14|     ap_fifo|       v54_0_7|       pointer|
|v54_0_7_empty_n         |   in|    1|     ap_fifo|       v54_0_7|       pointer|
|v54_0_7_read            |  out|    1|     ap_fifo|       v54_0_7|       pointer|
|v54_1_7_dout            |   in|   32|     ap_fifo|       v54_1_7|       pointer|
|v54_1_7_num_data_valid  |   in|   14|     ap_fifo|       v54_1_7|       pointer|
|v54_1_7_fifo_cap        |   in|   14|     ap_fifo|       v54_1_7|       pointer|
|v54_1_7_empty_n         |   in|    1|     ap_fifo|       v54_1_7|       pointer|
|v54_1_7_read            |  out|    1|     ap_fifo|       v54_1_7|       pointer|
|v54_0_8_dout            |   in|   32|     ap_fifo|       v54_0_8|       pointer|
|v54_0_8_num_data_valid  |   in|   14|     ap_fifo|       v54_0_8|       pointer|
|v54_0_8_fifo_cap        |   in|   14|     ap_fifo|       v54_0_8|       pointer|
|v54_0_8_empty_n         |   in|    1|     ap_fifo|       v54_0_8|       pointer|
|v54_0_8_read            |  out|    1|     ap_fifo|       v54_0_8|       pointer|
|v54_1_8_dout            |   in|   32|     ap_fifo|       v54_1_8|       pointer|
|v54_1_8_num_data_valid  |   in|   14|     ap_fifo|       v54_1_8|       pointer|
|v54_1_8_fifo_cap        |   in|   14|     ap_fifo|       v54_1_8|       pointer|
|v54_1_8_empty_n         |   in|    1|     ap_fifo|       v54_1_8|       pointer|
|v54_1_8_read            |  out|    1|     ap_fifo|       v54_1_8|       pointer|
|v54_0_9_dout            |   in|   32|     ap_fifo|       v54_0_9|       pointer|
|v54_0_9_num_data_valid  |   in|   14|     ap_fifo|       v54_0_9|       pointer|
|v54_0_9_fifo_cap        |   in|   14|     ap_fifo|       v54_0_9|       pointer|
|v54_0_9_empty_n         |   in|    1|     ap_fifo|       v54_0_9|       pointer|
|v54_0_9_read            |  out|    1|     ap_fifo|       v54_0_9|       pointer|
|v54_1_9_dout            |   in|   32|     ap_fifo|       v54_1_9|       pointer|
|v54_1_9_num_data_valid  |   in|   14|     ap_fifo|       v54_1_9|       pointer|
|v54_1_9_fifo_cap        |   in|   14|     ap_fifo|       v54_1_9|       pointer|
|v54_1_9_empty_n         |   in|    1|     ap_fifo|       v54_1_9|       pointer|
|v54_1_9_read            |  out|    1|     ap_fifo|       v54_1_9|       pointer|
|v53_0_din               |  out|   32|     ap_fifo|         v53_0|       pointer|
|v53_0_num_data_valid    |   in|    9|     ap_fifo|         v53_0|       pointer|
|v53_0_fifo_cap          |   in|    9|     ap_fifo|         v53_0|       pointer|
|v53_0_full_n            |   in|    1|     ap_fifo|         v53_0|       pointer|
|v53_0_write             |  out|    1|     ap_fifo|         v53_0|       pointer|
|v53_1_din               |  out|   32|     ap_fifo|         v53_1|       pointer|
|v53_1_num_data_valid    |   in|    9|     ap_fifo|         v53_1|       pointer|
|v53_1_fifo_cap          |   in|    9|     ap_fifo|         v53_1|       pointer|
|v53_1_full_n            |   in|    1|     ap_fifo|         v53_1|       pointer|
|v53_1_write             |  out|    1|     ap_fifo|         v53_1|       pointer|
|v50_0_address0          |  out|    6|   ap_memory|         v50_0|         array|
|v50_0_ce0               |  out|    1|   ap_memory|         v50_0|         array|
|v50_0_q0                |   in|   32|   ap_memory|         v50_0|         array|
|v50_1_address0          |  out|    6|   ap_memory|         v50_1|         array|
|v50_1_ce0               |  out|    1|   ap_memory|         v50_1|         array|
|v50_1_q0                |   in|   32|   ap_memory|         v50_1|         array|
|v50_2_address0          |  out|    6|   ap_memory|         v50_2|         array|
|v50_2_ce0               |  out|    1|   ap_memory|         v50_2|         array|
|v50_2_q0                |   in|   32|   ap_memory|         v50_2|         array|
|v50_3_address0          |  out|    6|   ap_memory|         v50_3|         array|
|v50_3_ce0               |  out|    1|   ap_memory|         v50_3|         array|
|v50_3_q0                |   in|   32|   ap_memory|         v50_3|         array|
|v50_4_address0          |  out|    6|   ap_memory|         v50_4|         array|
|v50_4_ce0               |  out|    1|   ap_memory|         v50_4|         array|
|v50_4_q0                |   in|   32|   ap_memory|         v50_4|         array|
|v50_5_address0          |  out|    6|   ap_memory|         v50_5|         array|
|v50_5_ce0               |  out|    1|   ap_memory|         v50_5|         array|
|v50_5_q0                |   in|   32|   ap_memory|         v50_5|         array|
|v50_6_address0          |  out|    6|   ap_memory|         v50_6|         array|
|v50_6_ce0               |  out|    1|   ap_memory|         v50_6|         array|
|v50_6_q0                |   in|   32|   ap_memory|         v50_6|         array|
|v50_7_address0          |  out|    6|   ap_memory|         v50_7|         array|
|v50_7_ce0               |  out|    1|   ap_memory|         v50_7|         array|
|v50_7_q0                |   in|   32|   ap_memory|         v50_7|         array|
|v50_8_address0          |  out|    6|   ap_memory|         v50_8|         array|
|v50_8_ce0               |  out|    1|   ap_memory|         v50_8|         array|
|v50_8_q0                |   in|   32|   ap_memory|         v50_8|         array|
|v50_9_address0          |  out|    6|   ap_memory|         v50_9|         array|
|v50_9_ce0               |  out|    1|   ap_memory|         v50_9|         array|
|v50_9_q0                |   in|   32|   ap_memory|         v50_9|         array|
+------------------------+-----+-----+------------+--------------+--------------+

