"# CPU Pipeline with Hazard Detection" 
"RISC-V 5-stage pipeline processor implementation in Verilog" 
