{"vcs1":{"timestamp_begin":1728228090.138411545, "rt":9.15, "ut":7.91, "st":0.60}}
{"vcselab":{"timestamp_begin":1728228099.375445116, "rt":1.49, "ut":0.34, "st":0.18}}
{"link":{"timestamp_begin":1728228100.954844361, "rt":0.49, "ut":0.16, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728228089.475949354}
{"VCS_COMP_START_TIME": 1728228089.475949354}
{"VCS_COMP_END_TIME": 1728228103.106368602}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368224}}
{"stitch_vcselab": {"peak_mem": 239832}}
