/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [8:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [31:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [28:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[38] ? in_data[57] : in_data[76]);
  assign celloutsig_1_8z = !(celloutsig_1_3z ? celloutsig_1_1z[2] : celloutsig_1_7z);
  assign celloutsig_0_9z = !(celloutsig_0_2z ? celloutsig_0_2z : _00_);
  assign celloutsig_0_12z = !(celloutsig_0_3z[6] ? _01_ : celloutsig_0_7z[3]);
  assign celloutsig_0_14z = !(in_data[29] ? _01_ : _02_);
  assign celloutsig_0_1z = !(in_data[95] ? celloutsig_0_0z : celloutsig_0_0z);
  reg [8:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _10_ <= 9'h000;
    else _10_ <= in_data[44:36];
  assign { _03_[8:4], _02_, _00_, _01_, _03_[0] } = _10_;
  assign celloutsig_0_29z = celloutsig_0_6z[3:1] & celloutsig_0_22z[2:0];
  assign celloutsig_1_19z = celloutsig_1_1z[8:1] & celloutsig_1_1z[8:1];
  assign celloutsig_0_6z = in_data[46:43] & in_data[90:87];
  assign celloutsig_0_15z = celloutsig_0_11z[4:1] / { 1'h1, celloutsig_0_7z[2:1], celloutsig_0_14z };
  assign celloutsig_1_11z = celloutsig_1_0z[3:1] <= in_data[148:146];
  assign celloutsig_1_3z = ! { celloutsig_1_1z[8:7], celloutsig_1_1z };
  assign celloutsig_1_12z = ! { celloutsig_1_2z[7:6], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_0z[3], celloutsig_1_3z, celloutsig_1_0z } || { celloutsig_1_2z[7:3], celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_1z[6:4], celloutsig_1_1z } || { celloutsig_1_2z[2:1], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_28z = in_data[41:35] || { celloutsig_0_6z[2:0], celloutsig_0_15z };
  assign celloutsig_1_2z = { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_0z } * { celloutsig_1_1z[6:2], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_13z[2:1], celloutsig_1_10z } * { in_data[116:111], celloutsig_1_8z };
  assign celloutsig_0_4z = in_data[23:21] * { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_15z = ~ { in_data[119:118], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_4z = celloutsig_1_2z[7] & celloutsig_1_2z[8];
  assign celloutsig_0_2z = in_data[79] & in_data[69];
  assign celloutsig_1_5z = in_data[114:111] >> celloutsig_1_0z;
  assign celloutsig_1_18z = { celloutsig_1_2z[5:4], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_5z } >> { celloutsig_1_5z[1], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_22z = celloutsig_0_21z[3:0] >> { celloutsig_0_13z[13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[176:173] >>> in_data[127:124];
  assign celloutsig_1_1z = { in_data[160:153], celloutsig_1_0z } >>> in_data[111:100];
  assign celloutsig_0_7z = { _03_[4], _02_, _00_, _01_ } >>> { celloutsig_0_4z[0], celloutsig_0_4z };
  assign celloutsig_0_11z = { in_data[12:2], celloutsig_0_1z } >>> { _03_[8:4], _02_, _00_, _01_, celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_3z[1], celloutsig_0_4z } - { celloutsig_0_6z[2:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_10z = celloutsig_1_2z[6:2] ^ { celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_0z[2:0], celloutsig_1_10z, celloutsig_1_7z } ^ celloutsig_1_1z[11:3];
  assign celloutsig_0_21z = { _03_[5:4], _02_, _00_, _01_ } ^ { celloutsig_0_6z, celloutsig_0_12z };
  assign { celloutsig_0_3z[3], celloutsig_0_3z[1:0], celloutsig_0_3z[8:4] } = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, in_data[79:75] } & { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, in_data[18:16], celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_13z[17], celloutsig_0_13z[30], celloutsig_0_13z[16], celloutsig_0_13z[29], celloutsig_0_13z[15], celloutsig_0_13z[28], celloutsig_0_13z[14], celloutsig_0_13z[27], celloutsig_0_13z[13], celloutsig_0_13z[26], celloutsig_0_13z[12], celloutsig_0_13z[25:24], celloutsig_0_13z[11], celloutsig_0_13z[23], celloutsig_0_13z[10], celloutsig_0_13z[22], celloutsig_0_13z[9], celloutsig_0_13z[21], celloutsig_0_13z[8], celloutsig_0_13z[20], celloutsig_0_13z[7], celloutsig_0_13z[19], celloutsig_0_13z[6], celloutsig_0_13z[18], celloutsig_0_13z[5:4], celloutsig_0_13z[0], celloutsig_0_13z[3], celloutsig_0_13z[31] } = { celloutsig_0_11z[11], celloutsig_0_11z[11:10], celloutsig_0_11z[10:9], celloutsig_0_11z[9:8], celloutsig_0_11z[8:7], celloutsig_0_11z[7:6], celloutsig_0_11z[6:5], celloutsig_0_11z[5:4], celloutsig_0_11z[4:3], celloutsig_0_11z[3:2], celloutsig_0_11z[2:1], celloutsig_0_11z[1:0], celloutsig_0_11z[0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z[0], celloutsig_0_2z } ^ { celloutsig_0_11z[4], celloutsig_0_6z[1], celloutsig_0_11z[3], celloutsig_0_6z[0], celloutsig_0_11z[2], celloutsig_0_10z[3], celloutsig_0_11z[1], celloutsig_0_10z[2], celloutsig_0_11z[0], celloutsig_0_10z[1], celloutsig_0_10z[3], celloutsig_0_10z[0], celloutsig_0_11z[11], celloutsig_0_10z[2], celloutsig_0_11z[10], celloutsig_0_10z[1], celloutsig_0_11z[9], celloutsig_0_10z[0], celloutsig_0_11z[8], celloutsig_0_1z, celloutsig_0_11z[7], celloutsig_0_9z, celloutsig_0_11z[6], celloutsig_0_4z[2], celloutsig_0_11z[5], celloutsig_0_4z[1:0], celloutsig_0_9z, celloutsig_0_4z[2], celloutsig_0_6z[2] };
  assign _03_[3:1] = { _02_, _00_, _01_ };
  assign celloutsig_0_13z[2:1] = celloutsig_0_13z[5:4];
  assign celloutsig_0_3z[2] = celloutsig_0_3z[3];
  assign { out_data[156:128], out_data[103:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
