Flow Summary report for DE1_SoC_CAMERA
Tue Feb 11 16:42:39 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+---------------------------------+------------------------------------------------+
; Flow Status                     ; Successful - Tue Feb 11 16:28:33 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; DE1_SoC_CAMERA                                 ;
; Top-level Entity Name           ; DE1_SoC_CAMERA                                 ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CSEMA5F31C6                                   ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 891 / 32,070 ( 3 % )                           ;
; Total registers                 ; 1666                                           ;
; Total pins                      ; 226 / 457 ( 49 % )                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 243,328 / 4,065,280 ( 6 % )                    ;
; Total DSP Blocks                ; 16 / 87 ( 18 % )                               ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                  ;
+---------------------------------+------------------------------------------------+


