{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1543829406888 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MASTER EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"MASTER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543829406893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543829406944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543829406944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543829406944 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1543829407002 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] 1 500 90 2500000 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 90 degrees (2500000 ps) for PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1543829407002 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543829407002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543829407027 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543829407036 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543829407273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543829407273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543829407273 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543829407273 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 361 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543829407275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 363 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543829407275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 365 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543829407275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 367 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543829407275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 369 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543829407275 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543829407275 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543829407276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_SCL " "Pin o_SCL not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_SCL } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_SDA " "Pin o_SDA not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_SDA } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RST " "Pin i_RST not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RST } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CLK " "Pin i_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_CLK } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_BT_C " "Pin i_BT_C not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_BT_C } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_BT_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_BT_A " "Pin i_BT_A not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_BT_A } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_BT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_BT_B " "Pin i_BT_B not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_BT_B } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_BT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[7\] " "Pin i_DATA_SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[7] } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[6\] " "Pin i_DATA_SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[6] } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[5\] " "Pin i_DATA_SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[5] } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[4\] " "Pin i_DATA_SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[4] } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[3\] " "Pin i_DATA_SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[3] } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[2\] " "Pin i_DATA_SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[2] } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[1\] " "Pin i_DATA_SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[1] } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[0\] " "Pin i_DATA_SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[0] } } } { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543829408059 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543829408059 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543829408394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MASTER.sdc " "Synopsys Design Constraints File file not found: 'MASTER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543829408394 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543829408395 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543829408396 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "U_START_FRAME\|done~2\|combout " "Node \"U_START_FRAME\|done~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408397 ""} { "Warning" "WSTA_SCC_NODE" "U_START_FRAME\|done~8\|datad " "Node \"U_START_FRAME\|done~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408397 ""} { "Warning" "WSTA_SCC_NODE" "U_START_FRAME\|done~8\|combout " "Node \"U_START_FRAME\|done~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408397 ""} { "Warning" "WSTA_SCC_NODE" "U_START_FRAME\|done~2\|datac " "Node \"U_START_FRAME\|done~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408397 ""}  } { { "START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/START_FRAME/START_FRAME.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543829408397 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_P2S\|process_0~10\|combout " "Node \"U_P2S\|process_0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408398 ""} { "Warning" "WSTA_SCC_NODE" "U_P2S\|cont\[31\]~40\|datab " "Node \"U_P2S\|cont\[31\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408398 ""} { "Warning" "WSTA_SCC_NODE" "U_P2S\|cont\[31\]~40\|combout " "Node \"U_P2S\|cont\[31\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408398 ""} { "Warning" "WSTA_SCC_NODE" "U_P2S\|cont\[0\]~2\|datac " "Node \"U_P2S\|cont\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408398 ""} { "Warning" "WSTA_SCC_NODE" "U_P2S\|cont\[0\]~2\|combout " "Node \"U_P2S\|cont\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408398 ""} { "Warning" "WSTA_SCC_NODE" "U_P2S\|process_0~10\|datad " "Node \"U_P2S\|process_0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829408398 ""}  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543829408398 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543829408399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543829408402 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543829408402 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node i_CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STM_MASTER:U_STM_MASTER\|state.st_IDLE " "Destination node STM_MASTER:U_STM_MASTER\|state.st_IDLE" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM_MASTER:U_STM_MASTER\|state.st_IDLE" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|state.st_IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543829408418 ""}  } { { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543829408418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/db/altpll0_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543829408418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/db/altpll0_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543829408418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P2S:U_P2S\|process_0~10  " "Automatically promoted node P2S:U_P2S\|process_0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|o_CTRL_P2S " "Destination node P2S:U_P2S\|o_CTRL_P2S" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|o_CTRL_P2S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|cont\[31\]~40 " "Destination node P2S:U_P2S\|cont\[31\]~40" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|cont[31]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|w_REG\[11\]~18 " "Destination node P2S:U_P2S\|w_REG\[11\]~18" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|w_REG[11]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|w_REG\[10\]~22 " "Destination node P2S:U_P2S\|w_REG\[10\]~22" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|w_REG[10]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|w_REG\[8\]~26 " "Destination node P2S:U_P2S\|w_REG\[8\]~26" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|w_REG[8]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|w_REG\[7\]~30 " "Destination node P2S:U_P2S\|w_REG\[7\]~30" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|w_REG[7]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|w_REG\[6\]~34 " "Destination node P2S:U_P2S\|w_REG\[6\]~34" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|w_REG[6]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|w_REG\[5\]~38 " "Destination node P2S:U_P2S\|w_REG\[5\]~38" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|w_REG[5]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|w_REG\[4\]~42 " "Destination node P2S:U_P2S\|w_REG\[4\]~42" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|w_REG[4]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "P2S:U_P2S\|w_REG\[3\]~46 " "Destination node P2S:U_P2S\|w_REG\[3\]~46" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|w_REG[3]~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408418 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1543829408418 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543829408418 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2S:U_P2S|process_0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543829408418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "Automatically promoted node STM_MASTER:U_STM_MASTER\|state.st_READ_SW " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543829408419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STM_MASTER:U_STM_MASTER\|state.st_IDLE~0 " "Destination node STM_MASTER:U_STM_MASTER\|state.st_IDLE~0" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|state.st_IDLE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STM_MASTER:U_STM_MASTER\|state.st_IDLE~1 " "Destination node STM_MASTER:U_STM_MASTER\|state.st_IDLE~1" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|state.st_IDLE~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STM_MASTER:U_STM_MASTER\|Selector1~2 " "Destination node STM_MASTER:U_STM_MASTER\|Selector1~2" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|Selector1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STM_MASTER:U_STM_MASTER\|Selector1~4 " "Destination node STM_MASTER:U_STM_MASTER\|Selector1~4" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|Selector1~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STM_MASTER:U_STM_MASTER\|state~23 " "Destination node STM_MASTER:U_STM_MASTER\|state~23" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|state~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STM_MASTER:U_STM_MASTER\|state~24 " "Destination node STM_MASTER:U_STM_MASTER\|state~24" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|state~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 338 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408419 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543829408419 ""}  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM_MASTER:U_STM_MASTER\|state.st_READ_SW" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|state.st_READ_SW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543829408419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STM_MASTER:U_STM_MASTER\|Selector1~1  " "Automatically promoted node STM_MASTER:U_STM_MASTER\|Selector1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543829408420 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STM_MASTER:U_STM_MASTER\|Selector1~2 " "Destination node STM_MASTER:U_STM_MASTER\|Selector1~2" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|Selector1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543829408420 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543829408420 ""}  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM_MASTER:U_STM_MASTER|Selector1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543829408420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543829408578 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543829408578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543829408578 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543829408579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543829408580 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543829408580 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543829408581 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543829408581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543829408609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543829408610 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543829408610 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 12 2 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 12 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543829408612 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543829408612 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543829408612 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543829408613 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543829408613 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543829408613 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543829408613 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543829408613 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543829408613 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543829408613 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543829408613 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543829408613 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543829408613 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543829408639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543829409186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543829409305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543829409313 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543829410238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543829410238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543829410408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543829411160 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543829411160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543829412383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543829412383 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543829412383 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.95 " "Total time spent on timing analysis during the Fitter is 0.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543829412393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543829412463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543829412717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543829412762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543829412849 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543829413388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/T8/IN WORKING/MASTER/output_files/MASTER.fit.smsg " "Generated suppressed messages file D:/VHDL/T8/IN WORKING/MASTER/output_files/MASTER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543829414185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5392 " "Peak virtual memory: 5392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543829414524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 07:30:14 2018 " "Processing ended: Mon Dec 03 07:30:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543829414524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543829414524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543829414524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543829414524 ""}
