<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/X86/GISel/X86RegisterBankInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L67'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- X86RegisterBankInfo.cpp -----------------------------------*- C++ -*-==//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This file implements the targeting of the RegisterBankInfo class for X86.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \todo This should be generated by TableGen.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86RegisterBankInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86InstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86Subtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GenericMachineInstrs.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/Utils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegisterBank.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegisterBankInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IntrinsicsX86.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_TARGET_REGBANK_IMPL</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86GenRegisterBank.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file will be TableGen&apos;ed at some point.</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_TARGET_REGBANK_INFO_IMPL</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86GenRegisterBankInfo.def&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>X86RegisterBankInfo::X86RegisterBankInfo(const TargetRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // validate RegBank initialization.</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  const RegisterBank &amp;RBGPR = getRegBank(X86::GPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  (void)RBGPR;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  assert(&amp;X86::GPRRegBank == &amp;RBGPR &amp;&amp; &quot;Incorrect RegBanks inizalization.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The GPR register bank is fully defined by all the registers in</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // GR64 + its subclasses.</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  assert(RBGPR.covers(*TRI.getRegClass(X86::GR64RegClassID)) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>         &quot;Subclass not added?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  assert(getMaximumSize(RBGPR.getID()) == 64 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>         &quot;GPRs should hold up to 64-bit&quot;);</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBank &amp;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterBankInfo::getRegBankFromRegClass(const TargetRegisterClass &amp;RC,</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>                                            LLT) const {</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>  if (X86::GR8RegClass.hasSubClassEq(&amp;RC) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>      <div class='tooltip'>X86::GR16RegClass.hasSubClassEq(&amp;RC)<span class='tooltip-content'>13.4k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>681</span>, <span class='None'>False</span>: <span class='covered-line'>12.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>      <div class='tooltip'>X86::GR32RegClass.hasSubClassEq(&amp;RC)<span class='tooltip-content'>12.7k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L53' href='#L53'><span>53:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.99k</span>, <span class='None'>False</span>: <span class='covered-line'>6.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>      <div class='tooltip'>X86::GR64RegClass.hasSubClassEq(&amp;RC)<span class='tooltip-content'>6.74k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31k</span>, <span class='None'>False</span>: <span class='covered-line'>4.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>      <div class='tooltip'>X86::LOW32_ADDR_ACCESSRegClass.hasSubClassEq(&amp;RC)<span class='tooltip-content'>4.43k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L55' href='#L55'><span>55:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>      <div class='tooltip'>X86::LOW32_ADDR_ACCESS_RBPRegClass.hasSubClassEq(&amp;RC)<span class='tooltip-content'>4.43k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L56' href='#L56'><span>56:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>4.42k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L51'><span>51:7</span></a></span>) to (<span class='line-number'><a href='#L51'><span>56:60</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (51:7)
     Condition C2 --> (52:7)
     Condition C3 --> (53:7)
     Condition C4 --> (54:7)
     Condition C5 --> (55:7)
     Condition C6 --> (56:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  T,  -,  -  = T      }
  5 { F,  F,  T,  -,  -,  -  = T      }
  6 { F,  T,  -,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,6)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (1,4)
  C5-Pair: not covered
  C6-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 83.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    return getRegBank(X86::GPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>  if (X86::FR32XRegClass.hasSubClassEq(&amp;RC) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L59' href='#L59'><span>59:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.29k</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>      <div class='tooltip'>X86::FR64XRegClass.hasSubClassEq(&amp;RC)<span class='tooltip-content'>1.13k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>      <div class='tooltip'>X86::VR128XRegClass.hasSubClassEq(&amp;RC)<span class='tooltip-content'>1.13k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L61' href='#L61'><span>61:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>      <div class='tooltip'>X86::VR256XRegClass.hasSubClassEq(&amp;RC)<span class='tooltip-content'>1.13k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>799</span>, <span class='None'>False</span>: <span class='covered-line'>333</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>      <div class='tooltip'>X86::VR512RegClass.hasSubClassEq(&amp;RC)<span class='tooltip-content'>333</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>326</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L59'><span>59:7</span></a></span>) to (<span class='line-number'><a href='#L59'><span>63:44</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (59:7)
     Condition C2 --> (60:7)
     Condition C3 --> (61:7)
     Condition C4 --> (62:7)
     Condition C5 --> (63:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,4)
  C5-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>    return getRegBank(X86::VECRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (X86::RFP80RegClass.hasSubClassEq(&amp;RC) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      <div class='tooltip'><span class='red'>X86::RFP32RegClass.hasSubClassEq(&amp;RC)</span><span class='tooltip-content'>0</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L67' href='#L67'><span>67:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      <div class='tooltip'><span class='red'>X86::RFP64RegClass.hasSubClassEq(&amp;RC)</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L66'><span>66:7</span></a></span>) to (<span class='line-number'><a href='#L66'><span>68:44</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (66:7)
     Condition C2 --> (67:7)
     Condition C3 --> (68:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return getRegBank(X86::PSRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unsupported register kind yet.&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// \returns true if a given intrinsic only uses and defines FPRs.</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isFPIntrinsic(const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                          const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Add more intrinsics.</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  switch (cast&lt;GIntrinsic&gt;(MI).getIntrinsicID()) {</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SSE1</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::x86_sse_rcp_ss:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case Intrinsic::x86_sse_rcp_ps:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case Intrinsic::x86_sse_rsqrt_ss:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case Intrinsic::x86_sse_rsqrt_ps:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  case Intrinsic::x86_sse_min_ss:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case Intrinsic::x86_sse_min_ps:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  case Intrinsic::x86_sse_max_ss:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case Intrinsic::x86_sse_max_ps:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86RegisterBankInfo::hasFPConstraints(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>658</pre></td><td class='code'><pre>                                           unsigned Depth) const {</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>658</pre></td><td class='code'><pre>  unsigned Op = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>658</pre></td><td class='code'><pre>  if (Op == TargetOpcode::G_INTRINSIC &amp;&amp; <div class='tooltip'>isFPIntrinsic(MRI, MI)<span class='tooltip-content'>20</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L100' href='#L100'><span>100:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>638</span>]
  Branch (<span class='line-number'><a name='L100' href='#L100'><span>100:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L100'><span>100:7</span></a></span>) to (<span class='line-number'><a href='#L100'><span>100:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (100:7)
     Condition C2 --> (100:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do we have an explicit floating point instruction?</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>  if (isPreISelGenericFloatingPointOpcode(Op))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>599</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // No. Check if we have a copy-like instruction. If we do, then we could</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // still be fed by floating point instructions.</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>599</pre></td><td class='code'><pre>  if (Op != TargetOpcode::COPY &amp;&amp; <div class='tooltip'>!MI.isPHI()<span class='tooltip-content'>477</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>477</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>477</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>599</pre></td><td class='code'><pre>      <div class='tooltip'>!isPreISelGenericOptimizationHint(Op)<span class='tooltip-content'>477</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>457</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L109'><span>109:7</span></a></span>) to (<span class='line-number'><a href='#L109'><span>110:44</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (109:7)
     Condition C2 --> (109:35)
     Condition C3 --> (110:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>457</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if we already know the register bank.</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  auto *RB = getRegBank(MI.getOperand(0).getReg(), MRI, TRI);</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  if (RB == &amp;getRegBank(X86::PSRRegBankID))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>141</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  if (RB == &amp;getRegBank(X86::GPRRegBankID))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We don&apos;t know anything.</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have a phi, we may be able to infer that it will be assigned a fp</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // type based off of its inputs.</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  if (!MI.isPHI() || <div class='tooltip'><span class='red'>Depth &gt; MaxFPRSearchDepth</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L124'><span>124:7</span></a></span>) to (<span class='line-number'><a href='#L124'><span>124:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (124:7)
     Condition C2 --> (124:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return any_of(MI.explicit_uses(), [&amp;](const MachineOperand &amp;Op) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return </span><span class='red'>Op.isReg()</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L128' href='#L128'><span>128:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           </span><span class='red'>onlyDefinesFP(*MRI.getVRegDef(Op.getReg()), MRI, TRI, Depth + 1)</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L128'><span>128:12</span></a></span>) to (<span class='line-number'><a href='#L128'><span>129:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (128:12)
     Condition C2 --> (129:12)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  })</span>;</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86RegisterBankInfo::onlyUsesFP(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>                                     unsigned Depth) const {</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetOpcode::G_FPTOSI:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L138' href='#L138'><span>138:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>530</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_FPTOUI:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>530</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_FCMP:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>530</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_LROUND:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>530</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_LLROUND:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>530</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_INTRINSIC_TRUNC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>530</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_INTRINSIC_ROUND:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>530</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre><span class='red'>  </span>default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  return hasFPConstraints(MI, MRI, TRI, Depth);</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86RegisterBankInfo::onlyDefinesFP(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>                                        unsigned Depth) const {</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetOpcode::G_SITOFP:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_UITOFP:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre><span class='red'>  </span>default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  return hasFPConstraints(MI, MRI, TRI, Depth);</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86GenRegisterBankInfo::PartialMappingIdx</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86GenRegisterBankInfo::getPartialMappingIdx(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>5.50k</pre></td><td class='code'><pre>                                             const LLT &amp;Ty, bool isFP) {</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>5.50k</pre></td><td class='code'><pre>  const MachineFunction *MF = MI.getMF();</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>5.50k</pre></td><td class='code'><pre>  const X86Subtarget *ST = &amp;MF-&gt;getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>5.50k</pre></td><td class='code'><pre>  bool HasSSE1 = ST-&gt;hasSSE1();</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>5.50k</pre></td><td class='code'><pre>  bool HasSSE2 = ST-&gt;hasSSE2();</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 80 bits is only generated for X87 floating points.</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>5.50k</pre></td><td class='code'><pre>  if (Ty.getSizeInBits() == 80)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>5.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    isFP = true;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>5.50k</pre></td><td class='code'><pre>  if ((Ty.isScalar() &amp;&amp; <div class='tooltip'>!isFP<span class='tooltip-content'>3.96k</span></div>) || <div class='tooltip'>Ty.isPointer()<span class='tooltip-content'>2.19k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.96k</span>, <span class='None'>False</span>: <span class='covered-line'>1.54k</span>]
  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31k</span>, <span class='None'>False</span>: <span class='covered-line'>650</span>]
  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.24k</span>, <span class='None'>False</span>: <span class='covered-line'>947</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L176'><span>176:7</span></a></span>) to (<span class='line-number'><a href='#L176'><span>176:49</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (176:8)
     Condition C2 --> (176:25)
     Condition C3 --> (176:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  F  = F      }
  2 { T,  F,  F  = F      }
  3 { F,  -,  T  = T      }
  4 { T,  T,  -  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>4.55k</pre></td><td class='code'><pre>    switch (Ty.getSizeInBits()) {</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    case 1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L178' href='#L178'><span>178:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220</span>, <span class='None'>False</span>: <span class='covered-line'>4.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>858</pre></td><td class='code'><pre>    case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>638</span>, <span class='None'>False</span>: <span class='covered-line'>3.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>858</pre></td><td class='code'><pre>      return PMI_GPR8;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>    case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>321</span>, <span class='None'>False</span>: <span class='covered-line'>4.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>      return PMI_GPR16;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>    case 32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L183' href='#L183'><span>183:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.83k</span>, <span class='None'>False</span>: <span class='covered-line'>1.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>      return PMI_GPR32;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>    case 64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>546</span>, <span class='None'>False</span>: <span class='covered-line'>4.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>      return PMI_GPR64;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case 128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return PMI_VEC128;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;Unsupported register size.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>4.55k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>4.55k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>947</span></div><div class='tooltip'>Ty.isScalar()<span class='tooltip-content'>947</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>650</span>, <span class='None'>False</span>: <span class='covered-line'>297</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>    switch (Ty.getSizeInBits()) {</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>    case 32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>269</span>, <span class='None'>False</span>: <span class='covered-line'>381</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>      return HasSSE1 ? <div class='tooltip'>PMI_FP32<span class='tooltip-content'>254</span></div> : <div class='tooltip'>PMI_PSR32<span class='tooltip-content'>15</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>254</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>    case 64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167</span>, <span class='None'>False</span>: <span class='covered-line'>483</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>      return HasSSE2 ? <div class='tooltip'>PMI_FP64<span class='tooltip-content'>162</span></div> : <div class='tooltip'>PMI_PSR64<span class='tooltip-content'>5</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L198' href='#L198'><span>198:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>    case 128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>476</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>      return PMI_VEC128;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    case 80:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L201' href='#L201'><span>201:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>610</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      return PMI_PSR80;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>650</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;Unsupported register size.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>    switch (Ty.getSizeInBits()) {</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>    case 128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='None'>False</span>: <span class='covered-line'>106</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>      return PMI_VEC128;</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    case 256:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>220</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>      return PMI_VEC256;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    case 512:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>268</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      return PMI_VEC512;</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>297</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;Unsupported register size.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return PMI_None</span>;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>5.50k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void X86RegisterBankInfo::getInstrPartialMappingIdxs(</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, const bool isFP,</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>    SmallVectorImpl&lt;PartialMappingIdx&gt; &amp;OpRegBankIdx) {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>  unsigned NumOperands = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>9.03k</pre></td><td class='code'><pre>  for (unsigned Idx = 0; Idx &lt; NumOperands; <div class='tooltip'>++Idx<span class='tooltip-content'>6.18k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.18k</span>, <span class='None'>False</span>: <span class='covered-line'>2.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>    auto &amp;MO = MI.getOperand(Idx);</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>!MO.getReg()<span class='tooltip-content'>5.01k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>5.01k</span>]
  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>5.01k</span>]
  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>5.01k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L229'><span>229:9</span></a></span>) to (<span class='line-number'><a href='#L229'><span>229:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (229:9)
     Condition C2 --> (229:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>      OpRegBankIdx[Idx] = PMI_None;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>      OpRegBankIdx[Idx] =</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>          getPartialMappingIdx(MI, MRI.getType(MO.getReg()), isFP);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86RegisterBankInfo::getInstrValueMapping(</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SmallVectorImpl&lt;PartialMappingIdx&gt; &amp;OpRegBankIdx,</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>    SmallVectorImpl&lt;const ValueMapping *&gt; &amp;OpdsMapping) {</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>  unsigned NumOperands = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>9.60k</pre></td><td class='code'><pre>  for (unsigned Idx = 0; Idx &lt; NumOperands; <div class='tooltip'>++Idx<span class='tooltip-content'>6.62k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.62k</span>, <span class='None'>False</span>: <span class='covered-line'>2.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>    if (!MI.getOperand(Idx).isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L244' href='#L244'><span>244:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>5.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>5.35k</pre></td><td class='code'><pre>    if (!MI.getOperand(Idx).getReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>5.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>5.35k</pre></td><td class='code'><pre>    auto Mapping = getValueMapping(OpRegBankIdx[Idx], 1);</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>5.35k</pre></td><td class='code'><pre>    if (!Mapping-&gt;isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>5.35k</pre></td><td class='code'><pre>    OpdsMapping[Idx] = Mapping;</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>5.35k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::InstructionMapping &amp;</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterBankInfo::getSameOperandsMapping(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>                                            bool isFP) const {</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  unsigned NumOperands = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  if (NumOperands != 3 || (Ty != MRI.getType(MI.getOperand(1).getReg())) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>280</span>]
  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>280</span>]
  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>280</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>      (Ty != MRI.getType(MI.getOperand(2).getReg())))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>280</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L267'><span>267:7</span></a></span>) to (<span class='line-number'><a href='#L267'><span>268:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (267:7)
     Condition C2 --> (267:27)
     Condition C3 --> (268:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Unsupported operand mapping yet.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  auto Mapping = getValueMapping(getPartialMappingIdx(MI, Ty, isFP), 3);</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  return getInstructionMapping(DefaultMappingID, 1, Mapping, NumOperands);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::InstructionMapping &amp;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>5.42k</pre></td><td class='code'><pre>X86RegisterBankInfo::getInstrMapping(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>5.42k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>5.42k</pre></td><td class='code'><pre>  const TargetSubtargetInfo &amp;STI = MF.getSubtarget();</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>5.42k</pre></td><td class='code'><pre>  const TargetRegisterInfo &amp;TRI = *STI.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>5.42k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>5.42k</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try the default logic for non-generic instructions that are either</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // copies or already have some operands assigned to banks.</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>5.42k</pre></td><td class='code'><pre>  if (!isPreISelGenericOpcode(Opc) || <div class='tooltip'>Opc == TargetOpcode::G_PHI<span class='tooltip-content'>3.27k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.15k</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>3.26k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L285'><span>285:7</span></a></span>) to (<span class='line-number'><a href='#L285'><span>285:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (285:7)
     Condition C2 --> (285:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>    const InstructionMapping &amp;Mapping = getInstrMappingImpl(MI);</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>    if (Mapping.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.16k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>      return Mapping;</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  case TargetOpcode::G_ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>3.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>  case TargetOpcode::G_SUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>3.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>  case TargetOpcode::G_MUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>3.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>    return getSameOperandsMapping(MI, false);</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  case TargetOpcode::G_FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L296' href='#L296'><span>296:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>3.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  case TargetOpcode::G_FSUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  case TargetOpcode::G_FMUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  case TargetOpcode::G_FDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    return getSameOperandsMapping(MI, true);</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case TargetOpcode::G_SHL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  case TargetOpcode::G_LSHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L302' href='#L302'><span>302:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>3.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  case TargetOpcode::G_ASHR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L303' href='#L303'><span>303:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    unsigned NumOperands = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    LLT Ty = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    auto Mapping = getValueMapping(getPartialMappingIdx(MI, Ty, false), 3);</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    return getInstructionMapping(DefaultMappingID, 1, Mapping, NumOperands);</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.91k</span>, <span class='None'>False</span>: <span class='covered-line'>346</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>  unsigned NumOperands = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>  SmallVector&lt;PartialMappingIdx, 4&gt; OpRegBankIdx(NumOperands);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case TargetOpcode::G_FPEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>2.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case TargetOpcode::G_FPTRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  case TargetOpcode::G_FCONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L320' href='#L320'><span>320:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>2.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Instruction having only floating-point operands (all scalars in</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // VECRReg)</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    getInstrPartialMappingIdxs(MI, MRI, /* isFP= */ true, OpRegBankIdx);</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case TargetOpcode::G_SITOFP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>2.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case TargetOpcode::G_FPTOSI: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>2.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Some of the floating-point instructions have mixed GPR and FP</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // operands: fine-tune the computed mapping.</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    auto &amp;Op0 = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    auto &amp;Op1 = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    const LLT Ty0 = MRI.getType(Op0.getReg());</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    const LLT Ty1 = MRI.getType(Op1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    bool FirstArgIsFP = Opc == TargetOpcode::G_SITOFP;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    bool SecondArgIsFP = Opc == TargetOpcode::G_FPTOSI;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    OpRegBankIdx[0] = getPartialMappingIdx(MI, Ty0, /* isFP= */ FirstArgIsFP);</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    OpRegBankIdx[1] = getPartialMappingIdx(MI, Ty1, /* isFP= */ SecondArgIsFP);</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  case TargetOpcode::G_FCMP: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L340' href='#L340'><span>340:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>2.81k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    LLT Ty1 = MRI.getType(MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    LLT Ty2 = MRI.getType(MI.getOperand(3).getReg());</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    (void)Ty2;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    assert(Ty1.getSizeInBits() == Ty2.getSizeInBits() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>           &quot;Mismatched operand sizes for G_FCMP&quot;);</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    unsigned Size = Ty1.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    (void)Size;</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    assert((Size == 32 || Size == 64) &amp;&amp; &quot;Unsupported size for G_FCMP&quot;);</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    auto FpRegBank = getPartialMappingIdx(MI, Ty1, /* isFP= */ true);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    OpRegBankIdx = {PMI_GPR8,</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>                    /* Predicate */ PMI_None, FpRegBank, FpRegBank};</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>491</pre></td><td class='code'><pre>  case TargetOpcode::G_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>491</span>, <span class='None'>False</span>: <span class='covered-line'>2.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>  case TargetOpcode::G_ANYEXT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>2.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>    auto &amp;Op0 = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>    auto &amp;Op1 = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>    const LLT Ty0 = MRI.getType(Op0.getReg());</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>    const LLT Ty1 = MRI.getType(Op1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>    bool isFPTrunc = (Ty0.getSizeInBits() == 32 || <div class='tooltip'>Ty0.getSizeInBits() == 64<span class='tooltip-content'>445</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>445</span>]
  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>368</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>                     <div class='tooltip'>Ty1.getSizeInBits() == 128<span class='tooltip-content'>200</span></div> &amp;&amp; <div class='tooltip'>Opc == TargetOpcode::G_TRUNC<span class='tooltip-content'>150</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L364' href='#L364'><span>364:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
  Branch (<span class='line-number'><a name='L364' href='#L364'><span>364:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L363'><span>363:22</span></a></span>) to (<span class='line-number'><a href='#L363'><span>364:80</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (363:23)
     Condition C2 --> (363:52)
     Condition C3 --> (364:22)
     Condition C4 --> (364:52)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  F,  -  = F      }
  3 { T,  -,  T,  T  = T      }
  4 { F,  T,  F,  -  = F      }
  5 { F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (2,3)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>    bool isFPAnyExt =</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>        Ty0.getSizeInBits() == 128 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>544</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>24</span></div><div class='tooltip'>Ty1.getSizeInBits() == 32<span class='tooltip-content'>24</span></div> || <div class='tooltip'>Ty1.getSizeInBits() == 64<span class='tooltip-content'>10</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>        <div class='tooltip'>Opc == TargetOpcode::G_ANYEXT<span class='tooltip-content'>24</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L368' href='#L368'><span>368:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L366'><span>366:9</span></a></span>) to (<span class='line-number'><a href='#L366'><span>368:38</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (366:9)
     Condition C2 --> (367:10)
     Condition C3 --> (367:39)
     Condition C4 --> (368:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  -,  T  = T      }
  3 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>    getInstrPartialMappingIdxs(MI, MRI, /* isFP= */ isFPTrunc || <div class='tooltip'>isFPAnyExt<span class='tooltip-content'>418</span></div>,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>418</span>]
  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:66</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>394</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L370'><span>370:53</span></a></span>) to (<span class='line-number'><a href='#L370'><span>370:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (370:53)
     Condition C2 --> (370:66)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>                               OpRegBankIdx);</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>491</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>468</pre></td><td class='code'><pre>  case TargetOpcode::G_LOAD: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>468</span>, <span class='None'>False</span>: <span class='covered-line'>2.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if that load feeds fp instructions.</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In that case, we want the default mapping to be on FPR</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instead of blind map every scalar to GPR.</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>468</pre></td><td class='code'><pre>    bool IsFP = any_of(MRI.use_nodbg_instructions(cast&lt;GLoad&gt;(MI).getDstReg()),</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>                       [&amp;](const MachineInstr &amp;UseMI) {</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         // If we have at least one direct use in a FP</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         // instruction, assume this was a floating point load</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         // in the IR. If it was not, we would have had a</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         // bitcast before reaching that instruction.</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>                         return onlyUsesFP(UseMI, MRI, TRI);</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>                       });</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>468</pre></td><td class='code'><pre>    getInstrPartialMappingIdxs(MI, MRI, IsFP, OpRegBankIdx);</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>468</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>491</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  case TargetOpcode::G_STORE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>2.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if that store is fed by fp instructions.</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    Register VReg = cast&lt;GStore&gt;(MI).getValueReg();</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    if (!VReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    MachineInstr *DefMI = MRI.getVRegDef(VReg);</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    bool IsFP = onlyDefinesFP(*DefMI, MRI, TRI);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    getInstrPartialMappingIdxs(MI, MRI, IsFP, OpRegBankIdx);</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L399' href='#L399'><span>399:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.59k</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Track the bank of each register, use NotFP mapping (all scalars in</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // GPRs)</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>    getInstrPartialMappingIdxs(MI, MRI, /* isFP= */ false, OpRegBankIdx);</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Finally construct the computed mapping.</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping *, 8&gt; OpdsMapping(NumOperands);</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>  if (!getInstrValueMapping(MI, OpRegBankIdx, OpdsMapping))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L408' href='#L408'><span>408:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return getInvalidInstructionMapping()</span>;</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>  return getInstructionMapping(DefaultMappingID, /* Cost */ 1,</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>                               getOperandsMapping(OpdsMapping), NumOperands);</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void X86RegisterBankInfo::applyMappingImpl(</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MachineIRBuilder &amp;Builder, const OperandsMapper &amp;OpdMapper) const {</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RegisterBankInfo::InstructionMappings</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>X86RegisterBankInfo::getInstrAlternativeMappings(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>  const TargetSubtargetInfo &amp;STI = MF.getSubtarget();</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>  const TargetRegisterInfo &amp;TRI = *STI.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  case TargetOpcode::G_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L429' href='#L429'><span>429:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>573</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  case TargetOpcode::G_STORE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>593</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>  case TargetOpcode::G_IMPLICIT_DEF: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L431' href='#L431'><span>431:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>598</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we going to try to map 32/64/80 bit to PMI_FP32/PMI_FP64/PMI_FP80</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, TRI);</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    if (Size != 32 &amp;&amp; <div class='tooltip'>Size != 64<span class='tooltip-content'>52</span></div> &amp;&amp; <div class='tooltip'>Size != 80<span class='tooltip-content'>36</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L434'><span>434:9</span></a></span>) to (<span class='line-number'><a href='#L434'><span>434:47</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (434:9)
     Condition C2 --> (434:23)
     Condition C3 --> (434:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    unsigned NumOperands = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Track the bank of each register, use FP mapping (all scalars in VEC)</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    SmallVector&lt;PartialMappingIdx, 4&gt; OpRegBankIdx(NumOperands);</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    getInstrPartialMappingIdxs(MI, MRI, /* isFP= */ true, OpRegBankIdx);</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Finally construct the computed mapping.</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    SmallVector&lt;const ValueMapping *, 8&gt; OpdsMapping(NumOperands);</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    if (!getInstrValueMapping(MI, OpRegBankIdx, OpdsMapping))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    const RegisterBankInfo::InstructionMapping &amp;Mapping = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>        /*ID*/ 1, /*Cost*/ 1, getOperandsMapping(OpdsMapping), NumOperands);</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    InstructionMappings AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;Mapping);</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>528</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L454' href='#L454'><span>454:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>528</span>, <span class='None'>False</span>: <span class='covered-line'>90</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>528</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>564</pre></td><td class='code'><pre>  return RegisterBankInfo::getInstrAlternativeMappings(MI);</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>