/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [16:0] _01_;
  reg [3:0] _02_;
  reg [11:0] _03_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_22z;
  wire [31:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [23:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [11:0] celloutsig_0_46z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_59z;
  wire [20:0] celloutsig_0_5z;
  wire [18:0] celloutsig_0_68z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [6:0] celloutsig_0_73z;
  wire [15:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_24z[8:7], celloutsig_0_1z[6:3] };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 17'h00000;
    else _01_ <= { celloutsig_0_5z[19:15], celloutsig_0_22z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_23z[21:19], celloutsig_0_16z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_1_1z[4:2], celloutsig_1_2z };
  assign celloutsig_0_36z = celloutsig_0_28z ? celloutsig_0_10z : in_data[90:79];
  assign celloutsig_0_5z[20:5] = celloutsig_0_2z[8] ? { celloutsig_0_3z[3], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } : in_data[44:29];
  assign celloutsig_0_7z = celloutsig_0_0z ? celloutsig_0_2z[20:5] : { celloutsig_0_1z[4:1], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_8z = celloutsig_0_7z[6] ? celloutsig_0_3z : in_data[73:69];
  assign celloutsig_1_2z = celloutsig_1_0z[1] ? celloutsig_1_1z[8:0] : celloutsig_1_1z[9:1];
  assign celloutsig_1_3z = celloutsig_1_1z[4] ? { celloutsig_1_2z[7:6], celloutsig_1_2z } : celloutsig_1_0z[11:1];
  assign celloutsig_0_13z = celloutsig_0_12z[1] ? { celloutsig_0_11z[8:1], celloutsig_0_8z } : { celloutsig_0_10z[11:5], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[37:31] : { in_data[94:89], 1'h0 };
  assign celloutsig_0_22z = celloutsig_0_5z[16] ? in_data[85:74] : { celloutsig_0_10z[7:0], celloutsig_0_17z };
  assign { celloutsig_0_24z[11:7], celloutsig_0_24z[0] } = celloutsig_0_1z[0] ? { celloutsig_0_18z[4:0], 1'h1 } : { celloutsig_0_7z[12:8], 1'h0 };
  assign celloutsig_0_25z = celloutsig_0_13z[5] ? celloutsig_0_11z[10:4] : { celloutsig_0_23z[31:26], celloutsig_0_14z };
  assign celloutsig_0_43z = { celloutsig_0_23z[16:12], celloutsig_0_31z } !== { _00_[4:0], celloutsig_0_17z };
  assign celloutsig_0_71z = celloutsig_0_13z[11:4] !== { celloutsig_0_39z[6:0], celloutsig_0_43z };
  assign celloutsig_1_10z = { celloutsig_1_6z[9:4], celloutsig_1_9z, celloutsig_1_1z } !== { in_data[167:162], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_13z = celloutsig_1_7z[10:2] !== celloutsig_1_2z;
  assign celloutsig_0_15z = celloutsig_0_11z[18:6] !== celloutsig_0_7z[15:3];
  assign celloutsig_0_16z = celloutsig_0_7z[10:2] !== celloutsig_0_5z[16:8];
  assign celloutsig_0_19z = celloutsig_0_1z[6:4] !== celloutsig_0_10z[4:2];
  assign celloutsig_0_28z = { in_data[33:25], celloutsig_0_19z } !== { celloutsig_0_3z[4:3], celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_31z = { celloutsig_0_20z[2:0], celloutsig_0_19z } <<< celloutsig_0_11z[17:14];
  assign celloutsig_0_3z = celloutsig_0_2z[8:4] <<< in_data[49:45];
  assign celloutsig_0_39z = celloutsig_0_36z[9:2] <<< { celloutsig_0_36z[6:1], celloutsig_0_16z, celloutsig_0_32z };
  assign celloutsig_0_46z = { celloutsig_0_5z[15:5], celloutsig_0_3z[4] } <<< { celloutsig_0_7z[7:1], celloutsig_0_15z, celloutsig_0_31z };
  assign celloutsig_0_6z = { celloutsig_0_4z[3], celloutsig_0_3z } <<< { celloutsig_0_1z[6:2], celloutsig_0_0z };
  assign celloutsig_0_73z = { celloutsig_0_59z[2:1], celloutsig_0_71z, celloutsig_0_12z } <<< { celloutsig_0_68z[2:1], celloutsig_0_71z, celloutsig_0_17z };
  assign celloutsig_0_9z = { celloutsig_0_4z[3:0], celloutsig_0_0z, celloutsig_0_3z } <<< { celloutsig_0_6z[3:0], celloutsig_0_6z };
  assign celloutsig_1_11z = in_data[179:166] <<< in_data[169:156];
  assign celloutsig_0_10z = celloutsig_0_2z[15:4] <<< { in_data[44:38], celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_11z[12:11], celloutsig_1_17z, celloutsig_1_13z } <<< { _03_[9:8], celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_10z[6:3] <<< { celloutsig_0_11z[16:14], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_2z[14], celloutsig_0_3z } <<< in_data[69:64];
  assign celloutsig_0_2z = { in_data[90:81], celloutsig_0_1z, celloutsig_0_1z } <<< { in_data[63:49], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[60:56] - in_data[79:75];
  assign celloutsig_0_59z = celloutsig_0_26z[7:5] - celloutsig_0_8z[2:0];
  assign celloutsig_0_68z = { celloutsig_0_5z[16:10], celloutsig_0_46z } - { celloutsig_0_25z[5], celloutsig_0_44z, _01_ };
  assign celloutsig_0_85z = in_data[50:46] - celloutsig_0_73z[4:0];
  assign celloutsig_1_0z = in_data[164:153] - in_data[108:97];
  assign celloutsig_1_1z = in_data[146:137] - celloutsig_1_0z[9:0];
  assign celloutsig_1_4z = celloutsig_1_1z[9:2] - celloutsig_1_3z[8:1];
  assign celloutsig_1_6z = { celloutsig_1_4z[2:1], celloutsig_1_4z } - celloutsig_1_1z;
  assign celloutsig_1_7z = { celloutsig_1_1z[1], celloutsig_1_6z } - celloutsig_1_0z[11:1];
  assign celloutsig_0_11z = { celloutsig_0_5z[14:5], celloutsig_0_3z[4:1], celloutsig_0_6z } - { celloutsig_0_5z[18:11], celloutsig_0_10z };
  assign celloutsig_0_17z = celloutsig_0_9z[6:3] - { celloutsig_0_7z[9:7], celloutsig_0_15z };
  assign celloutsig_0_20z = celloutsig_0_1z[5:2] - celloutsig_0_10z[8:5];
  assign celloutsig_0_23z = { celloutsig_0_5z[10:5], celloutsig_0_3z, celloutsig_0_5z[20:5], celloutsig_0_3z } - { celloutsig_0_10z[11:2], celloutsig_0_5z[20:5], celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_1z[5:3], celloutsig_0_4z } - { celloutsig_0_17z[2], celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_0z = ~((in_data[77] & in_data[52]) | in_data[4]);
  assign celloutsig_0_32z = ~((celloutsig_0_29z & celloutsig_0_16z) | celloutsig_0_3z[3]);
  assign celloutsig_0_44z = ~((_00_[1] & celloutsig_0_14z) | celloutsig_0_32z);
  assign celloutsig_0_86z = ~((celloutsig_0_31z[1] & celloutsig_0_39z[7]) | _02_[2]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z[2] & in_data[175]) | _03_[3]);
  assign celloutsig_1_16z = ~((celloutsig_1_4z[0] & celloutsig_1_0z[6]) | _03_[2]);
  assign celloutsig_1_17z = ~((celloutsig_1_10z & celloutsig_1_16z) | celloutsig_1_9z);
  assign celloutsig_1_19z = ~((_03_[5] & celloutsig_1_16z) | _03_[11]);
  assign celloutsig_0_14z = ~((celloutsig_0_8z[4] & in_data[3]) | celloutsig_0_10z[3]);
  assign celloutsig_0_29z = ~((celloutsig_0_8z[2] & celloutsig_0_23z[30]) | celloutsig_0_12z[3]);
  assign celloutsig_0_24z[6:1] = celloutsig_0_1z[6:1];
  assign celloutsig_0_5z[4:0] = celloutsig_0_3z;
  assign { out_data[131:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
