git clone --depth 1 --no-tags https://github.com/bogdanmm97/obtain-20mhz-clk-from-100mhz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329264077
git clone --depth 1 --no-tags https://github.com/ckdur/spix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328533887
git clone --depth 1 --no-tags https://github.com/lemontea8909/logic_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328942562
git clone --depth 1 --no-tags https://github.com/AAWO/verilog_inout_delay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328797448
git clone --depth 1 --no-tags https://github.com/blairtyx/FSM-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329611229
git clone --depth 1 --no-tags https://github.com/andrew-castle/mips-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327691249
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/Pulse-Amplitude-modulation-DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328443013
git clone --depth 1 --no-tags https://github.com/Stylesoftware/Tang-Nano-FIFO-IP-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327823838
git clone --depth 1 --no-tags https://github.com/Jason-Du/FINAL_PIPELINE_VERSION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330245940
git clone --depth 1 --no-tags https://github.com/eiuflhlasf/CS145-Experiments-in-computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330158337
git clone --depth 1 --no-tags https://github.com/28aashish/IITB-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330214632
git clone --depth 1 --no-tags https://github.com/sdadsp/DPLL-ISDN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322069950
git clone --depth 1 --no-tags https://github.com/dumpinfo/DE2115backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321918290
git clone --depth 1 --no-tags https://github.com/karishma-shah/ece241_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324418131
git clone --depth 1 --no-tags https://github.com/hchenji/de0-nano-soc-ghrd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322686399
git clone --depth 1 --no-tags https://github.com/YixingShen/HDLBits_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324916390
git clone --depth 1 --no-tags https://github.com/agucarranza/Mips-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325431351
git clone --depth 1 --no-tags https://github.com/SunicYosen/stacc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325736765
git clone --depth 1 --no-tags https://github.com/dineeshmohan/PYGMYBB_7segment-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325766177
git clone --depth 1 --no-tags https://github.com/EDaraya/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325893326
git clone --depth 1 --no-tags https://github.com/SungJin27/Comsil-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327209105
git clone --depth 1 --no-tags https://github.com/NakamuraShinou/Floating-point-arithmetic-unit-new-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326927290
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/AXI4-Lite-IP-Creation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324143518
git clone --depth 1 --no-tags https://github.com/vmazashvili/simple-processor-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322913333
git clone --depth 1 --no-tags https://github.com/myadegari/SystemVerilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324494731
git clone --depth 1 --no-tags https://github.com/Utsav22G/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326406659
git clone --depth 1 --no-tags https://github.com/AGC-stuff/rotinom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326501175
git clone --depth 1 --no-tags https://github.com/austin-hua/ComputerArchitecture_SimuCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324724162
git clone --depth 1 --no-tags https://github.com/dosoon883/Merge-Parallel-sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322858139
git clone --depth 1 --no-tags https://github.com/CosetteX/Computer-Architecture-Lab_ZJU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322215866
git clone --depth 1 --no-tags https://github.com/ChrisUSC/EE354_Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322034822
git clone --depth 1 --no-tags https://github.com/eliasffyksen/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322929945
git clone --depth 1 --no-tags https://github.com/GerardoVielma/Verilog-Game-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322973780
git clone --depth 1 --no-tags https://github.com/Saiprem98/ECE154A_Lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322970395
git clone --depth 1 --no-tags https://github.com/Wenbin-Xiao/fllow_wzc_learn_mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325704610
git clone --depth 1 --no-tags https://github.com/VeridisQuo18/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324681496
git clone --depth 1 --no-tags https://github.com/AbdelrahmanBedour/PCI-Target-device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325540138
git clone --depth 1 --no-tags https://github.com/ShaunPrice/FPGA-Christmas-Lights_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323896951
git clone --depth 1 --no-tags https://github.com/choihamin/assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324080510
git clone --depth 1 --no-tags https://github.com/gjivaeri/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324129871
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/Rom-using-BRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324134877
git clone --depth 1 --no-tags https://github.com/uta9991/labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323712624
git clone --depth 1 --no-tags https://github.com/lee-coder/IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323560711
git clone --depth 1 --no-tags https://github.com/harvastum/ESL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323661906
git clone --depth 1 --no-tags https://github.com/SJ1115/MIPSHOMEWORK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323658127
git clone --depth 1 --no-tags https://github.com/Korea-Univ-Lectures/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324300156
git clone --depth 1 --no-tags https://github.com/Nimausfi/Only_Prime_Numbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324454046
git clone --depth 1 --no-tags https://github.com/c-dewey/FPGA-Verilog-LED-Variable-Blinking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326595375
git clone --depth 1 --no-tags https://github.com/a1ali/FPGA_Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327720901
git clone --depth 1 --no-tags https://github.com/ktpss95112/CA2020-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326120928
git clone --depth 1 --no-tags https://github.com/vishnuvardhangade/1-3-router-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328434432
git clone --depth 1 --no-tags https://github.com/a1ali/FPGA_Pong_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329116507
git clone --depth 1 --no-tags https://github.com/harry900831/LDL_Final_Project-2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327412545
git clone --depth 1 --no-tags https://github.com/DouglasYu/ECE385final_digit_recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327555651
git clone --depth 1 --no-tags https://github.com/DaveRichmond/hdl_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327183137
git clone --depth 1 --no-tags https://github.com/dora577/Array-sorting-custom-IP-using-Xilinx-Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330706068
git clone --depth 1 --no-tags https://github.com/hata6502/minimum-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330424205
git clone --depth 1 --no-tags https://github.com/hiweibolu/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326366378
git clone --depth 1 --no-tags https://github.com/albertomata8/Digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326523454
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328866175
git clone --depth 1 --no-tags https://github.com/chloe0919/finalproject_14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328911535
git clone --depth 1 --no-tags https://github.com/its-just-pritam/Computer-Organization-Lab-IITKGP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331006199
git clone --depth 1 --no-tags https://github.com/wangws-ic/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330158743
git clone --depth 1 --no-tags https://github.com/molaboon/Final_project_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329683354
git clone --depth 1 --no-tags https://github.com/IdLeoO/Verification_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329509790
git clone --depth 1 --no-tags https://github.com/kgetech/PWM_Messages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323856558
git clone --depth 1 --no-tags https://github.com/skarthik21/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322222880
git clone --depth 1 --no-tags https://github.com/GerardoVielma/VerilogROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323179860
git clone --depth 1 --no-tags https://github.com/KGback/Triumphcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323625864
git clone --depth 1 --no-tags https://github.com/Mael2001/Relog_Digital_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322688958
git clone --depth 1 --no-tags https://github.com/hit-zblv/verilog_units.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322794838
git clone --depth 1 --no-tags https://github.com/108321005/DEMO1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329827474
git clone --depth 1 --no-tags https://github.com/mihirkestur/16-bit-shift-rotate-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329575921
git clone --depth 1 --no-tags https://github.com/Vinitha14/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329362480
git clone --depth 1 --no-tags https://github.com/zxc97st60108/catch_pdm_zedboard_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330408880
git clone --depth 1 --no-tags https://github.com/ryankosta/r100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328216241
git clone --depth 1 --no-tags https://github.com/CesareConsonni/ES_20-21-CCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326140894
git clone --depth 1 --no-tags https://github.com/yousha806/ddcolab2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325934589
git clone --depth 1 --no-tags https://github.com/Shakiba-Bolbolian-Khah/ComputerArchitectureLab-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325967333
git clone --depth 1 --no-tags https://github.com/pwang7/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326223592
git clone --depth 1 --no-tags https://github.com/ionhedes/CA2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324757360
git clone --depth 1 --no-tags https://github.com/sdlas/CPU_exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326644355
git clone --depth 1 --no-tags https://github.com/VivianLiu108/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326883903
git clone --depth 1 --no-tags https://github.com/peanutlu/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325554008
git clone --depth 1 --no-tags https://github.com/stevefielding/spiMon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325880100
git clone --depth 1 --no-tags https://github.com/ismaelg-avilag/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326337700
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/MealyFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324127845
git clone --depth 1 --no-tags https://github.com/Pedro-Rella/KNN_copy2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325351207
git clone --depth 1 --no-tags https://github.com/D3r3k23/VGA-Console.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325431147
git clone --depth 1 --no-tags https://github.com/XiaoLing12138/Computer_Organization_Project_Traffic_Lights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323824072
git clone --depth 1 --no-tags https://github.com/woorim1022/verilog-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327651037
git clone --depth 1 --no-tags https://github.com/anupamhassapurty/Mtech-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328681857
git clone --depth 1 --no-tags https://github.com/mfkiwl/hdmi-vpu-card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325367663
git clone --depth 1 --no-tags https://github.com/AdityaNG/BasicModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328932479
