<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p314" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_314{left:96px;bottom:48px;letter-spacing:-0.1px;}
#t2_314{left:626px;bottom:48px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t3_314{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_314{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_314{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.93px;}
#t6_314{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.4px;}
#t7_314{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t8_314{left:96px;bottom:974px;letter-spacing:0.19px;word-spacing:-0.21px;}
#t9_314{left:96px;bottom:939px;letter-spacing:0.09px;word-spacing:-0.37px;}
#ta_314{left:96px;bottom:918px;letter-spacing:0.09px;word-spacing:-0.31px;}
#tb_314{left:96px;bottom:882px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tc_314{left:96px;bottom:843px;letter-spacing:-0.02px;}
#td_314{left:172px;bottom:843px;letter-spacing:0.18px;word-spacing:-0.15px;}
#te_314{left:96px;bottom:809px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tf_314{left:96px;bottom:779px;}
#tg_314{left:124px;bottom:779px;letter-spacing:0.1px;word-spacing:-0.5px;}
#th_314{left:96px;bottom:751px;}
#ti_314{left:124px;bottom:751px;letter-spacing:0.09px;word-spacing:-0.5px;}
#tj_314{left:96px;bottom:724px;}
#tk_314{left:124px;bottom:724px;letter-spacing:0.07px;word-spacing:-0.22px;}
#tl_314{left:96px;bottom:696px;}
#tm_314{left:124px;bottom:696px;letter-spacing:0.08px;word-spacing:-0.35px;}
#tn_314{left:96px;bottom:669px;}
#to_314{left:124px;bottom:669px;letter-spacing:0.09px;word-spacing:-0.36px;}
#tp_314{left:96px;bottom:641px;}
#tq_314{left:124px;bottom:641px;letter-spacing:0.07px;word-spacing:-0.34px;}
#tr_314{left:96px;bottom:614px;}
#ts_314{left:124px;bottom:614px;letter-spacing:0.09px;word-spacing:-0.5px;}
#tt_314{left:96px;bottom:586px;}
#tu_314{left:124px;bottom:586px;letter-spacing:0.09px;word-spacing:-0.49px;}
#tv_314{left:96px;bottom:559px;}
#tw_314{left:124px;bottom:559px;letter-spacing:0.07px;word-spacing:-0.23px;}
#tx_314{left:96px;bottom:523px;letter-spacing:0.09px;word-spacing:-0.37px;}
#ty_314{left:96px;bottom:484px;letter-spacing:-0.03px;}
#tz_314{left:156px;bottom:484px;letter-spacing:0.16px;word-spacing:-0.09px;}
#t10_314{left:96px;bottom:449px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t11_314{left:96px;bottom:427px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t12_314{left:96px;bottom:406px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t13_314{left:96px;bottom:384px;letter-spacing:0.12px;word-spacing:-0.98px;}
#t14_314{left:96px;bottom:363px;letter-spacing:0.13px;word-spacing:-0.68px;}
#t15_314{left:96px;bottom:342px;letter-spacing:0.13px;word-spacing:-0.39px;}
#t16_314{left:96px;bottom:283px;letter-spacing:0.26px;}
#t17_314{left:192px;bottom:283px;letter-spacing:0.15px;word-spacing:0.17px;}
#t18_314{left:96px;bottom:247px;letter-spacing:0.14px;word-spacing:-1.07px;}
#t19_314{left:96px;bottom:226px;letter-spacing:0.15px;word-spacing:-0.94px;}
#t1a_314{left:349px;bottom:226px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t1b_314{left:529px;bottom:226px;letter-spacing:0.12px;word-spacing:-0.9px;}
#t1c_314{left:96px;bottom:204px;letter-spacing:0.12px;word-spacing:-0.41px;}
#t1d_314{left:96px;bottom:183px;letter-spacing:0.1px;word-spacing:-0.36px;}
#t1e_314{left:96px;bottom:148px;letter-spacing:0.12px;word-spacing:-1.18px;}
#t1f_314{left:96px;bottom:126px;letter-spacing:0.14px;word-spacing:-0.57px;}
#t1g_314{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_314{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_314{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_314{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_314{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_314{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_314{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts314" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg314Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg314" style="-webkit-user-select: none;"><object width="935" height="1210" data="314/314.svg" type="image/svg+xml" id="pdf314" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_314" class="t s1_314">278 </span><span id="t2_314" class="t s1_314">64-Bit Media Programming </span>
<span id="t3_314" class="t s1_314">AMD64 Technology </span><span id="t4_314" class="t s1_314">24592—Rev. 3.23—October 2020 </span>
<span id="t5_314" class="t s2_314">An invalid-opcode exception (#UD) can occur if a required CPUID feature flag is not set (see “Feature </span>
<span id="t6_314" class="t s2_314">Detection” on page 276), or if an attempt is made to execute a 64-bit media instruction and the </span>
<span id="t7_314" class="t s2_314">operating system has set the floating-point software-emulation (EM) bit in control register 0 to 1 </span>
<span id="t8_314" class="t s2_314">(CR0.EM = 1). </span>
<span id="t9_314" class="t s2_314">For details on the system control-register bits, see “System-Control Registers” in Volume 2. For </span>
<span id="ta_314" class="t s2_314">details on the machine-check mechanism, see “Machine Check Mechanism” in Volume 2. </span>
<span id="tb_314" class="t s2_314">For details on #MF exceptions, see “x87 Floating-Point Exceptions (#MF)” on page 278. </span>
<span id="tc_314" class="t s3_314">5.11.1.2 </span><span id="td_314" class="t s3_314">Exceptions Not Generated </span>
<span id="te_314" class="t s2_314">The 64-bit media instructions do not generate the following general-purpose exceptions: </span>
<span id="tf_314" class="t s4_314">• </span><span id="tg_314" class="t s2_314">#DE—Divide-By-Zero-Error Exception (Vector 0) </span>
<span id="th_314" class="t s4_314">• </span><span id="ti_314" class="t s2_314">Non-Maskable-Interrupt Exception (Vector 2) </span>
<span id="tj_314" class="t s4_314">• </span><span id="tk_314" class="t s2_314">#BP—Breakpoint Exception (Vector 3) </span>
<span id="tl_314" class="t s4_314">• </span><span id="tm_314" class="t s2_314">#OF—Overflow Exception (Vector 4) </span>
<span id="tn_314" class="t s4_314">• </span><span id="to_314" class="t s2_314">#BR—Bound-Range Exception (Vector 5) </span>
<span id="tp_314" class="t s4_314">• </span><span id="tq_314" class="t s2_314">#NM—Device-Not-Available Exception (Vector 7) </span>
<span id="tr_314" class="t s4_314">• </span><span id="ts_314" class="t s2_314">Coprocessor-Segment-Overrun Exception (Vector 9) </span>
<span id="tt_314" class="t s4_314">• </span><span id="tu_314" class="t s2_314">#TS—Invalid-TSS Exception (Vector 10) </span>
<span id="tv_314" class="t s4_314">• </span><span id="tw_314" class="t s2_314">#NP—Segment-Not-Present Exception (Vector 11) </span>
<span id="tx_314" class="t s2_314">For details on all general-purpose exceptions, see “Exceptions and Interrupts” in Volume 2. </span>
<span id="ty_314" class="t s3_314">5.11.2 </span><span id="tz_314" class="t s3_314">x87 Floating-Point Exceptions (#MF) </span>
<span id="t10_314" class="t s2_314">The 64-bit media instructions do not generate x87 floating-point (#MF) exceptions as a consequence </span>
<span id="t11_314" class="t s2_314">of their own computations. However, an #MF exception can occur during the execution of a 64-bit </span>
<span id="t12_314" class="t s2_314">media instruction, due to a prior x87 floating-point instruction. Specifically, if an unmasked x87 </span>
<span id="t13_314" class="t s2_314">floating-point exception is pending at the instruction boundary of the next 64-bit media instruction, the </span>
<span id="t14_314" class="t s2_314">processor asserts the FERR# output signal. For details about the x87 floating-point exceptions and the </span>
<span id="t15_314" class="t s2_314">FERR# output signal, see Section 6.8.2. “x87 Floating-Point Exception Causes” on page 329. </span>
<span id="t16_314" class="t s5_314">5.12 </span><span id="t17_314" class="t s5_314">Actions Taken on Executing 64-Bit Media Instructions </span>
<span id="t18_314" class="t s2_314">The MMX registers are mapped onto the low 64 bits of the 80-bit x87 floating-point physical registers, </span>
<span id="t19_314" class="t s2_314">FPR0–FPR7, described in Section </span><span id="t1a_314" class="t s2_314">6.2. “Registers” on page </span><span id="t1b_314" class="t s2_314">286. The MMX instructions do not use the </span>
<span id="t1c_314" class="t s2_314">x87 stack-addressing mechanism. However, 64-bit media instructions write certain values in the x87 </span>
<span id="t1d_314" class="t s2_314">top-of-stack pointer, tag bits, and high bits of the FPR0–FPR7 data registers. </span>
<span id="t1e_314" class="t s2_314">Specifically, the processor performs the following x87-related actions atomically with the execution of </span>
<span id="t1f_314" class="t s2_314">64-bit media instructions: </span>
<span id="t1g_314" class="t s6_314">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
