#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 14 14:54:45 2019
# Process ID: 9544
# Current directory: E:/4730/project3/v1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11648 E:\4730\project3\v1\v1.xpr
# Log file: E:/4730/project3/v1/vivado.log
# Journal file: E:/4730/project3/v1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/4730/project3/v1/v1.xpr
INFO: [Project 1-313] Project file moved from 'I:/4730/project3/v1' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-10:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/4730/project3/ip_repo/multiply_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/x/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mult.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mult_processing_system7_0_0
mult_rst_ps7_0_100M_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 781.203 ; gain = 140.922
update_compile_order -fileset sources_1
open_bd_design {E:/4730/project3/v1/v1.srcs/sources_1/bd/mult/mult.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:multiply:1.0 - multiply_0
Successfully read diagram <mult> from BD file <E:/4730/project3/v1/v1.srcs/sources_1/bd/mult/mult.bd>
ipx::edit_ip_in_project -upgrade true -name multiply_v1_0_project -directory E:/4730/project3/v1/v1.tmp/multiply_v1_0_project e:/4730/project3/ip_repo/multiply_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/x/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 951.324 ; gain = 20.160
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/4730/project3/ip_repo/multiply_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/4730/project3/ip_repo/multiply_1.0/hdl/multiply_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/4730/project3/ip_repo/multiply_1.0/hdl/multiply_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 951.324 ; gain = 20.160
update_compile_order -fileset sources_1
current_project v1
file copy -force E:/4730/project3/v1/v1.runs/impl_1/mult_wrapper.sysdef E:/4730/project3/v1/v1.sdk/mult_wrapper.hdf

launch_sdk -workspace E:/4730/project3/v1/v1.sdk -hwspec E:/4730/project3/v1/v1.sdk/mult_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/4730/project3/v1/v1.sdk -hwspec E:/4730/project3/v1/v1.sdk/mult_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project multiply_v1_0_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 15:02:50 2019...
