
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./bp_fe/src/v/bp_fe_btb.v Cov: 98% </h3>
<pre style="margin:0; padding:0 ">   1: /*</pre>
<pre style="margin:0; padding:0 ">   2:  * bp_fe_btb.v</pre>
<pre style="margin:0; padding:0 ">   3:  * </pre>
<pre style="margin:0; padding:0 ">   4:  * Branch Target Buffer (BTB) stores the addresses of the branch targets and the</pre>
<pre style="margin:0; padding:0 ">   5:  * corresponding branch sites. Branch happens from the branch sites to the branch</pre>
<pre style="margin:0; padding:0 ">   6:  * targets. In order to save the logic sizes, the BTB is designed to have limited </pre>
<pre style="margin:0; padding:0 ">   7:  * entries for storing the branch sites, branch target pairs. The implementation </pre>
<pre style="margin:0; padding:0 ">   8:  * uses the bsg_mem_1rw_sync_synth RAM design.</pre>
<pre style="margin:0; padding:0 ">   9:  *</pre>
<pre style="margin:0; padding:0 ">  10:  * Notes:</pre>
<pre style="margin:0; padding:0 ">  11:  *   BTB writes are prioritized over BTB reads, since they come on redirections and therefore </pre>
<pre style="margin:0; padding:0 ">  12:  *     the BTB read is most likely for an erroneous instruction, anyway.</pre>
<pre style="margin:0; padding:0 ">  13:  */</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14: module bp_fe_btb</pre>
<pre style="margin:0; padding:0 ">  15:  import bp_fe_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  16:  import bp_common_rv64_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:  #(parameter vaddr_width_p = "inv"</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:    , parameter btb_tag_width_p = "inv"</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:    , parameter btb_idx_width_p = "inv"</pre>
<pre style="margin:0; padding:0 ">  20: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:    , localparam btb_offset_width_lp = 2 // bottom 2 bits are unused without compressed branches</pre>
<pre style="margin:0; padding:0 ">  22:                                         // TODO: Should be a parameterizable struct</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="margin:0; padding:0 ">  24:    // From RISC-V specifications</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:    , localparam eaddr_width_lp = rv64_eaddr_width_gp</pre>
<pre style="margin:0; padding:0 ">  26:    ) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   (input                          clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:    , input                        reset_i </pre>
<pre style="margin:0; padding:0 ">  29: </pre>
<pre style="margin:0; padding:0 ">  30:    // Synchronous read</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:    , input [vaddr_width_p-1:0]    r_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:    , input                        r_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:    , output [vaddr_width_p-1:0]   br_tgt_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:    , output                       br_tgt_v_o</pre>
<pre style="margin:0; padding:0 ">  35: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:    , input [btb_tag_width_p-1:0]  w_tag_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:    , input [btb_idx_width_p-1:0]  w_idx_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:    , input                        w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:    , input [vaddr_width_p-1:0]    br_tgt_i</pre>
<pre style="margin:0; padding:0 ">  40:    );</pre>
<pre style="margin:0; padding:0 ">  41: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42: localparam btb_els_lp = 2**btb_idx_width_p;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44: logic [btb_tag_width_p-1:0] tag_mem_li, tag_mem_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45: logic [btb_idx_width_p-1:0] tag_mem_addr_li;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46: logic                       tag_mem_v_lo;</pre>
<pre style="margin:0; padding:0 ">  47: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48: logic [vaddr_width_p-1:0]   tgt_mem_li, tgt_mem_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49: logic [btb_idx_width_p-1:0] tgt_mem_addr_li;</pre>
<pre style="margin:0; padding:0 ">  50:    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51: logic [btb_tag_width_p-1:0] w_tag_n, w_tag_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52: logic [btb_tag_width_p-1:0] r_tag_n, r_tag_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53: logic [btb_idx_width_p-1:0] r_idx_n, r_idx_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54: logic                       r_v_r;</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56: assign tag_mem_li      = w_tag_i; </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57: assign tgt_mem_li      = br_tgt_i[0+:vaddr_width_p];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58: assign tag_mem_addr_li = w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:                          ? w_idx_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:                          : r_addr_i[btb_offset_width_lp+:btb_idx_width_p];</pre>
<pre style="margin:0; padding:0 ">  61:                             </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62: logic [btb_els_lp-1:0] v_r, v_n;</pre>
<pre style="margin:0; padding:0 ">  63:     </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64: bsg_mem_1rw_sync</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:  #(.width_p(btb_tag_width_p+vaddr_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:    ,.els_p(btb_els_lp)</pre>
<pre style="margin:0; padding:0 ">  67:    )</pre>
<pre id="id68" style="background-color: #FFB6C1; margin:0; padding:0 ">  68:  tag_mem</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   (.clk_i(clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:    ,.reset_i(reset_i)</pre>
<pre style="margin:0; padding:0 ">  71:  </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:    ,.v_i(r_v_i | w_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:    ,.w_i(w_v_i)</pre>
<pre style="margin:0; padding:0 ">  74: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:    ,.data_i({tag_mem_li, tgt_mem_li})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:    ,.addr_i(tag_mem_addr_li)</pre>
<pre style="margin:0; padding:0 ">  77:      </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:    ,.data_o({tag_mem_lo, tgt_mem_lo})</pre>
<pre style="margin:0; padding:0 ">  79:    );</pre>
<pre style="margin:0; padding:0 ">  80: </pre>
<pre style="margin:0; padding:0 ">  81: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82: assign tag_mem_v_lo = v_r[r_idx_r];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83: assign br_tgt_o   = tgt_mem_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84: assign br_tgt_v_o = tag_mem_v_lo & r_v_r & (tag_mem_lo == r_tag_r);</pre>
<pre style="margin:0; padding:0 ">  85: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86: always_ff @(posedge clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:   begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:     if (reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:       begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:         r_v_r <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:         r_tag_r <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:         r_idx_r <= '0;</pre>
<pre style="margin:0; padding:0 ">  93:       end</pre>
<pre style="margin:0; padding:0 ">  94:     else</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:       begin</pre>
<pre style="margin:0; padding:0 ">  96:         // Read didn't actually happen if there was a write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:         r_v_r <= r_v_i & ~w_v_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:         r_tag_r <= r_addr_i[btb_offset_width_lp+btb_idx_width_p+:btb_tag_width_p];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:         r_idx_r <= r_addr_i[btb_offset_width_lp+:btb_idx_width_p];</pre>
<pre style="margin:0; padding:0 "> 100:       end</pre>
<pre style="margin:0; padding:0 "> 101:     </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:       if (reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:         v_r <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:       else if (w_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:         v_r[tag_mem_addr_li] <= 1'b1;</pre>
<pre style="margin:0; padding:0 "> 106:       else </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:         v_r <= v_r;</pre>
<pre style="margin:0; padding:0 "> 108:   end</pre>
<pre style="margin:0; padding:0 "> 109: </pre>
<pre style="margin:0; padding:0 "> 110: /*</pre>
<pre style="margin:0; padding:0 "> 111: always_ff @(posedge clk_i)</pre>
<pre style="margin:0; padding:0 "> 112:   begin</pre>
<pre style="margin:0; padding:0 "> 113:     if (w_v_i)</pre>
<pre style="margin:0; padding:0 "> 114:       begin</pre>
<pre style="margin:0; padding:0 "> 115:         $display("[BTB] WRITE INDEX: %x TAG: %x TARGET: %x"</pre>
<pre style="margin:0; padding:0 "> 116:                  , tag_mem_addr_li</pre>
<pre style="margin:0; padding:0 "> 117:                  , tag_mem_li</pre>
<pre style="margin:0; padding:0 "> 118:                  , tgt_mem_li</pre>
<pre style="margin:0; padding:0 "> 119:                  );</pre>
<pre style="margin:0; padding:0 "> 120:       end</pre>
<pre style="margin:0; padding:0 "> 121:     if (br_tgt_v_o)</pre>
<pre style="margin:0; padding:0 "> 122:       begin</pre>
<pre style="margin:0; padding:0 "> 123:         $display("[BTB] READ INDEX: %x TAG: %x TARGET: %x"</pre>
<pre style="margin:0; padding:0 "> 124:                  , '0</pre>
<pre style="margin:0; padding:0 "> 125:                  , r_tag_r</pre>
<pre style="margin:0; padding:0 "> 126:                  , br_tgt_o</pre>
<pre style="margin:0; padding:0 "> 127:                  );</pre>
<pre style="margin:0; padding:0 "> 128:       end</pre>
<pre style="margin:0; padding:0 "> 129:   end</pre>
<pre style="margin:0; padding:0 "> 130: */</pre>
<pre style="margin:0; padding:0 "> 131: </pre>
<pre style="margin:0; padding:0 "> 132: endmodule</pre>
<pre style="margin:0; padding:0 "> 133: </pre>
</body>
</html>
