{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428942752561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 Patches 0.19 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 Patches 0.19 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428942752572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 13:32:32 2015 " "Processing started: Mon Apr 13 13:32:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428942752572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428942752572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Apollo_3 -c Apollo_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Apollo_3 -c Apollo_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428942752572 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428942756012 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "FPGA_VGA.qsys " "Elaborating Qsys system entity \"FPGA_VGA.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942770227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:32:56 Progress: Loading Apollo_3/FPGA_VGA.qsys " "2015.04.13.13:32:56 Progress: Loading Apollo_3/FPGA_VGA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942776793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:32:57 Progress: Reading input file " "2015.04.13.13:32:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942777648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:32:57 Progress: Adding VGA_0 \[VGA 1.0\] " "2015.04.13.13:32:57 Progress: Adding VGA_0 \[VGA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942777872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:32:59 Progress: Parameterizing module VGA_0 " "2015.04.13.13:32:59 Progress: Parameterizing module VGA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942779885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:32:59 Progress: Adding clk_0 \[clock_source 14.1\] " "2015.04.13.13:32:59 Progress: Adding clk_0 \[clock_source 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942779893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:33:00 Progress: Parameterizing module clk_0 " "2015.04.13.13:33:00 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942780109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:33:00 Progress: Adding hps_0 \[altera_hps 14.1\] " "2015.04.13.13:33:00 Progress: Adding hps_0 \[altera_hps 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942780110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:33:03 Progress: Parameterizing module hps_0 " "2015.04.13.13:33:03 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942783313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:33:03 Progress: Building connections " "2015.04.13.13:33:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942783355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:33:03 Progress: Parameterizing connections " "2015.04.13.13:33:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942783409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:33:03 Progress: Validating " "2015.04.13.13:33:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942783411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.13.13:33:18 Progress: Done reading input file " "2015.04.13.13:33:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942798061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGA_VGA.hps_0: HPS Main PLL counter settings: n = 0  m = 31 " "FPGA_VGA.hps_0: HPS Main PLL counter settings: n = 0  m = 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942800666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGA_VGA.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19 " "FPGA_VGA.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942800666 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FPGA_VGA.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "FPGA_VGA.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1428942800667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGA_VGA: Generating FPGA_VGA \"FPGA_VGA\" for QUARTUS_SYNTH " "FPGA_VGA: Generating FPGA_VGA \"FPGA_VGA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942806444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave VGA_0.avalon_slave_0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave VGA_0.avalon_slave_0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942811995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0: \"FPGA_VGA\" instantiated VGA \"VGA_0\" " "VGA_0: \"FPGA_VGA\" instantiated VGA \"VGA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942818431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942818433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 31 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942819418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 19 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942820146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1428942820539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"FPGA_VGA\" instantiated altera_hps \"hps_0\" " "Hps_0: \"FPGA_VGA\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"FPGA_VGA\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"FPGA_VGA\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"FPGA_VGA\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"FPGA_VGA\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"VGA_0_avalon_slave_0_translator\" " "VGA_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"VGA_0_avalon_slave_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"VGA_0_avalon_slave_0_agent\" " "VGA_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"VGA_0_avalon_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"VGA_0_avalon_slave_0_agent_rsp_fifo\" " "VGA_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"VGA_0_avalon_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"VGA_0_avalon_slave_0_burst_adapter\" " "VGA_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"VGA_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"VGA_0_avalon_slave_0_rsp_width_adapter\" " "VGA_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"VGA_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942821892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942850926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGA_VGA: Done \"FPGA_VGA\" with 20 modules, 73 files " "FPGA_VGA: Done \"FPGA_VGA\" with 20 modules, 73 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1428942850932 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "FPGA_VGA.qsys " "Finished elaborating Qsys system entity \"FPGA_VGA.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942853625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Linux_VGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Linux_VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Linux_VGA-behavior " "Found design unit 1: Linux_VGA-behavior" {  } { { "Linux_VGA.vhd" "" { Text "/home/vigas/Apollo/Apollo_3/Linux_VGA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861559 ""} { "Info" "ISGN_ENTITY_NAME" "1 Linux_VGA " "Found entity 1: Linux_VGA" {  } { { "Linux_VGA.vhd" "" { Text "/home/vigas/Apollo/Apollo_3/Linux_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/FPGA_VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/FPGA_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA " "Found entity 1: FPGA_VGA" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_hps_0 " "Found entity 1: FPGA_VGA_hps_0" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_hps_0_fpga_interfaces " "Found entity 1: FPGA_VGA_hps_0_fpga_interfaces" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_fpga_interfaces.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_hps_0_hps_io " "Found entity 1: FPGA_VGA_hps_0_hps_io" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_hps_0_hps_io_border " "Found entity 1: FPGA_VGA_hps_0_hps_io_border" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_mm_interconnect_0 " "Found entity 1: FPGA_VGA_mm_interconnect_0" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_mm_interconnect_0_cmd_demux " "Found entity 1: FPGA_VGA_mm_interconnect_0_cmd_demux" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_mm_interconnect_0_cmd_mux " "Found entity 1: FPGA_VGA_mm_interconnect_0_cmd_mux" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FPGA_VGA_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at FPGA_VGA_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428942861615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FPGA_VGA_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at FPGA_VGA_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428942861615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_mm_interconnect_0_router_default_decode " "Found entity 1: FPGA_VGA_mm_interconnect_0_router_default_decode" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861619 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGA_VGA_mm_interconnect_0_router " "Found entity 2: FPGA_VGA_mm_interconnect_0_router" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FPGA_VGA_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at FPGA_VGA_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428942861620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FPGA_VGA_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at FPGA_VGA_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428942861620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_mm_interconnect_0_router_002_default_decode " "Found entity 1: FPGA_VGA_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861624 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGA_VGA_mm_interconnect_0_router_002 " "Found entity 2: FPGA_VGA_mm_interconnect_0_router_002" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_mm_interconnect_0_rsp_demux " "Found entity 1: FPGA_VGA_mm_interconnect_0_rsp_demux" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_VGA_mm_interconnect_0_rsp_mux " "Found entity 1: FPGA_VGA_mm_interconnect_0_rsp_mux" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/Linux_VGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Linux_VGA-behavior " "Found design unit 1: Linux_VGA-behavior" {  } { { "db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861634 ""} { "Info" "ISGN_ENTITY_NAME" "1 Linux_VGA " "Found entity 1: Linux_VGA" {  } { { "db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/FPGA_VGA/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/FPGA_VGA/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/FPGA_VGA/submodules/altera_default_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/FPGA_VGA/submodules/altera_incr_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861691 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861716 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861716 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861716 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861716 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428942861725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/FPGA_VGA/submodules/altera_reset_controller.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/FPGA_VGA/submodules/altera_reset_synchronizer.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/FPGA_VGA/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428942861759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/FPGA_VGA/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942861934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942861934 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942861936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_VGA " "Elaborating entity \"FPGA_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428942862246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Linux_VGA Linux_VGA:vga_0 " "Elaborating entity \"Linux_VGA\" for hierarchy \"Linux_VGA:vga_0\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "vga_0" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862389 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGA_SYNC_n Linux_VGA.vhd(15) " "VHDL Signal Declaration warning at Linux_VGA.vhd(15): used explicit default value for signal \"VGA_SYNC_n\" because signal was never assigned a value" {  } { { "db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1428942862402 "|FPGA_VGA|Linux_VGA:vga_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGA_BLANK_n Linux_VGA.vhd(16) " "VHDL Signal Declaration warning at Linux_VGA.vhd(16): used explicit default value for signal \"VGA_BLANK_n\" because signal was never assigned a value" {  } { { "db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1428942862402 "|FPGA_VGA|Linux_VGA:vga_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Datain Linux_VGA.vhd(81) " "VHDL Process Statement warning at Linux_VGA.vhd(81): signal \"Datain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428942862402 "|FPGA_VGA|Linux_VGA:vga_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Datain Linux_VGA.vhd(82) " "VHDL Process Statement warning at Linux_VGA.vhd(82): signal \"Datain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428942862402 "|FPGA_VGA|Linux_VGA:vga_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Datain Linux_VGA.vhd(83) " "VHDL Process Statement warning at Linux_VGA.vhd(83): signal \"Datain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/Linux_VGA.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1428942862402 "|FPGA_VGA|Linux_VGA:vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_hps_0 FPGA_VGA_hps_0:hps_0 " "Elaborating entity \"FPGA_VGA_hps_0\" for hierarchy \"FPGA_VGA_hps_0:hps_0\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "hps_0" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_hps_0_fpga_interfaces FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"FPGA_VGA_hps_0_fpga_interfaces\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0.v" "fpga_interfaces" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_hps_0_hps_io FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io " "Elaborating entity \"FPGA_VGA_hps_0_hps_io\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0.v" "hps_io" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_hps_0_hps_io_border FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border " "Elaborating entity \"FPGA_VGA_hps_0_hps_io_border\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io.v" "border" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram.v" "pll" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428942862542 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428942862543 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram.v" "p0" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862544 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1428942862552 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862553 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1428942862563 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428942862563 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1428942862563 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428942862563 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428942862566 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428942862567 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862569 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428942862575 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942862949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942862964 ""}  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428942862964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/vigas/Apollo/Apollo_3/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428942863035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428942863035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/vigas/altera/14.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram.v" "seq" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram.v" "c0" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428942863150 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428942863150 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428942863150 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428942863150 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428942863150 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428942863151 "|FPGA_VGA|FPGA_VGA_hps_0:hps_0|FPGA_VGA_hps_0_hps_io:hps_io|FPGA_VGA_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram.v" "oct" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/FPGA_VGA/submodules/hps_sdram.v" "dll" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_mm_interconnect_0 FPGA_VGA_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FPGA_VGA_mm_interconnect_0\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "mm_interconnect_0" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_0_avalon_slave_0_translator\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "vga_0_avalon_slave_0_translator" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_0_avalon_slave_0_agent\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "vga_0_avalon_slave_0_agent" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "vga_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "vga_0_avalon_slave_0_agent_rdata_fifo" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_mm_interconnect_0_router FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_router:router " "Elaborating entity \"FPGA_VGA_mm_interconnect_0_router\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_router:router\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "router" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_mm_interconnect_0_router_default_decode FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_router:router\|FPGA_VGA_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"FPGA_VGA_mm_interconnect_0_router_default_decode\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_router:router\|FPGA_VGA_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_mm_interconnect_0_router_002 FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"FPGA_VGA_mm_interconnect_0_router_002\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "router_002" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_mm_interconnect_0_router_002_default_decode FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_router_002:router_002\|FPGA_VGA_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"FPGA_VGA_mm_interconnect_0_router_002_default_decode\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_router_002:router_002\|FPGA_VGA_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "vga_0_avalon_slave_0_burst_adapter" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428942863349 "|FPGA_VGA|FPGA_VGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 23 to match size of target (21)" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428942863349 "|FPGA_VGA|FPGA_VGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_mm_interconnect_0_cmd_demux FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"FPGA_VGA_mm_interconnect_0_cmd_demux\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "cmd_demux" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_mm_interconnect_0_cmd_mux FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"FPGA_VGA_mm_interconnect_0_cmd_mux\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "cmd_mux" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_mm_interconnect_0_rsp_demux FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"FPGA_VGA_mm_interconnect_0_rsp_demux\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "rsp_demux" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_VGA_mm_interconnect_0_rsp_mux FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"FPGA_VGA_mm_interconnect_0_rsp_mux\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|FPGA_VGA_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "rsp_mux" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "vga_0_avalon_slave_0_rsp_width_adapter" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428942863398 "|FPGA_VGA|FPGA_VGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428942863398 "|FPGA_VGA|FPGA_VGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" "vga_0_avalon_slave_0_cmd_width_adapter" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863402 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(450) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(450): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" 450 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428942863406 "|FPGA_VGA|FPGA_VGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(450) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(450): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" 450 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428942863406 "|FPGA_VGA|FPGA_VGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"FPGA_VGA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "rst_controller" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/FPGA_VGA/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428942863414 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1428942872793 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873507 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1428942873507 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_vga_vga_sync GND " "Pin \"fpga_vga_vga_sync\" is stuck at GND" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428942873513 "|FPGA_VGA|fpga_vga_vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_vga_vga_blank VCC " "Pin \"fpga_vga_vga_blank\" is stuck at VCC" {  } { { "db/ip/FPGA_VGA/FPGA_VGA.v" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428942873513 "|FPGA_VGA|fpga_vga_vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428942873513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942873890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "195 " "195 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1428942874553 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "FPGA_VGA_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"FPGA_VGA_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942874955 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/Apollo_3/output_files/Apollo_3.map.smsg " "Generated suppressed messages file /home/vigas/Apollo/Apollo_3/output_files/Apollo_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1428942875862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428942878811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428942878811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "762 " "Implemented 762 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428942879955 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428942879955 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1428942879955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "453 " "Implemented 453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428942879955 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1428942879955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428942879955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1204 " "Peak virtual memory: 1204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428942880177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 13:34:40 2015 " "Processing ended: Mon Apr 13 13:34:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428942880177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428942880177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:06 " "Total CPU time (on all processors): 00:04:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428942880177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428942880177 ""}
