# Timer
The project represents a FSM (Finite State Machine) that controls a counter. There are 5 main states: count up, pause, increase minutes, increase seconds, count down. The project was designed using VHDL and runs on FPGA board Basys 3 (constraints.xdc).
