$date
	Mon Dec 29 13:18:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module shiftled_tb $end
$var wire 4 ! led [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ shift_in $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 % led [3:0] $end
$var wire 1 # rst $end
$var wire 1 $ shift_in $end
$var reg 4 & shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
1#
0"
b0 !
$end
#500
1"
#1000
0"
#1500
1"
#2000
0"
#2500
1"
#3000
0"
#3500
1"
#4000
0"
#4500
1"
#5000
0"
0#
#5500
1"
#6000
b1 !
b1 %
b1 &
0"
1$
#6500
b11 !
b11 %
b11 &
1"
#7000
b110 !
b110 %
b110 &
0"
0$
#7500
b1100 !
b1100 %
b1100 &
1"
#8000
b1001 !
b1001 %
b1001 &
0"
1$
#8500
b11 !
b11 %
b11 &
1"
#9000
b111 !
b111 %
b111 &
0"
#9500
b1111 !
b1111 %
b1111 &
1"
#10000
0"
#10500
1"
#11000
0"
#11500
1"
#12000
0"
#12500
1"
#13000
0"
#13500
1"
#14000
0"
