// Seed: 853381162
`timescale 1 ps / 1ps
module module_0;
  logic id_0;
  logic id_1;
  logic id_2 = id_0;
  always @(posedge id_2 && id_0 or posedge 1'b0) begin
    SystemTFIdentifier(1, 1 - 1, 1);
  end
  logic id_3;
  logic id_4, id_5;
  always @(1 or(id_1)) id_2 = 1;
endmodule
