# system info ethernet_sys on 2024.02.22.10:54:15
system_info:
name,value
DEVICE,EP4CGX15BF14C6
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1708584722
#
#
# Files generated for ethernet_sys on 2024.02.22.10:54:15
files:
filepath,kind,attributes,module,is_top
simulation/ethernet_sys.v,VERILOG,,ethernet_sys,true
simulation/submodules/ethernet_sys_NIOS_data.v,VERILOG,,ethernet_sys_NIOS_data,false
simulation/submodules/ethernet_sys_altpll_0.vo,VERILOG,,ethernet_sys_altpll_0,false
simulation/submodules/ethernet_sys_descriptor_memory.hex,HEX,,ethernet_sys_descriptor_memory,false
simulation/submodules/ethernet_sys_descriptor_memory.v,VERILOG,,ethernet_sys_descriptor_memory,false
simulation/submodules/ethernet_sys_eth_tse_0.v,VERILOG,,ethernet_sys_eth_tse_0,false
simulation/submodules/ethernet_sys_lcd_16207_0.v,VERILOG,,ethernet_sys_lcd_16207_0,false
simulation/submodules/ethernet_sys_nios2_gen2_0.v,VERILOG,,ethernet_sys_nios2_gen2_0,false
simulation/submodules/ethernet_sys_onchip_memory2_0.hex,HEX,,ethernet_sys_onchip_memory2_0,false
simulation/submodules/ethernet_sys_onchip_memory2_0.v,VERILOG,,ethernet_sys_onchip_memory2_0,false
simulation/submodules/ethernet_sys_sgdma_0.v,VERILOG,,ethernet_sys_sgdma_0,false
simulation/submodules/ethernet_sys_sgdma_1.v,VERILOG,,ethernet_sys_sgdma_1,false
simulation/submodules/ethernet_sys_mm_interconnect_0.v,VERILOG,,ethernet_sys_mm_interconnect_0,false
simulation/submodules/ethernet_sys_mm_interconnect_1.v,VERILOG,,ethernet_sys_mm_interconnect_1,false
simulation/submodules/ethernet_sys_mm_interconnect_2.v,VERILOG,,ethernet_sys_mm_interconnect_2,false
simulation/submodules/ethernet_sys_irq_mapper.sv,SYSTEM_VERILOG,,ethernet_sys_irq_mapper,false
simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
simulation/submodules/ethernet_sys_avalon_st_adapter.v,VERILOG,,ethernet_sys_avalon_st_adapter,false
simulation/submodules/ethernet_sys_avalon_st_adapter_001.v,VERILOG,,ethernet_sys_avalon_st_adapter_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/mentor/altera_eth_tse_mac.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_mac.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328checker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328checker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328generator.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328generator.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gmii_io.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gmii_io.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_hashing.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_hashing.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_magic_detection.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_magic_detection.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_avalon_arbiter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_avalon_arbiter,false
simulation/submodules/aldec/altera_eth_tse_avalon_arbiter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_avalon_arbiter,false
simulation/submodules/mentor/altera_eth_tse_pcs_pma_gxb.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_eth_tse_pcs_pma_gxb.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_align_sync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_align_sync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_dec10b8b.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_dec10b8b.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_dec_func.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_dec_func.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_enc8b10b.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_enc8b10b.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_autoneg.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_autoneg.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_carrier_sense.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_carrier_sense.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_clk_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_clk_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_sgmii_clk_div.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_sgmii_clk_div.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_sgmii_clk_enable.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_sgmii_clk_enable.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_rx_encapsulation.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_rx_encapsulation.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_tx_encapsulation.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_tx_encapsulation.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_rx_encapsulation_strx_gx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_rx_encapsulation_strx_gx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_pcs_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_pcs_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_pcs_host_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_pcs_host_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_mdio_reg.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_mdio_reg.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_mii_rx_if_pcs.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_mii_rx_if_pcs.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_mii_tx_if_pcs.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_mii_tx_if_pcs.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_rx_sync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_rx_sync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_sgmii_clk_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_sgmii_clk_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_colision_detect.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_colision_detect.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_rx_converter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_rx_converter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_rx_fifo_rd.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_rx_fifo_rd.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_rx_converter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_rx_converter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_sgmii.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_sgmii.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_sgmii_strx_gx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_sgmii_strx_gx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_tx_converter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_tx_converter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_tx_converter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_tx_converter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_1000_base_x.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_1000_base_x.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_1000_base_x_strx_gx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_1000_base_x_strx_gx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_pcs.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_pcs.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_pcs_strx_gx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_pcs_strx_gx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_top_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_top_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_reset_sequencer.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_reset_sequencer.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_reset_ctrl_lego.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_reset_ctrl_lego.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_xcvr_resync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_xcvr_resync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_gxb_aligned_rxsync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_gxb_aligned_rxsync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/mentor/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/aldec/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_eth_tse_pcs_pma_gxb,false
simulation/submodules/ethernet_sys_eth_tse_0_i_altgxb_0.vo,VERILOG,,ethernet_sys_eth_tse_0_i_altgxb_0,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu.sdc,SDC,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu.v,VERILOG,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/ethernet_sys_nios2_gen2_0_cpu_test_bench.v,VERILOG,,ethernet_sys_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/ethernet_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_router,false
simulation/submodules/ethernet_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_router_001,false
simulation/submodules/ethernet_sys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_router_002,false
simulation/submodules/ethernet_sys_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_router_006,false
simulation/submodules/ethernet_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/ethernet_sys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/ethernet_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/ethernet_sys_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/ethernet_sys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_rsp_demux,false
simulation/submodules/ethernet_sys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/ethernet_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/ethernet_sys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/ethernet_sys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,ethernet_sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/ethernet_sys_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_1_router,false
simulation/submodules/ethernet_sys_mm_interconnect_1_router_004.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_1_router_004,false
simulation/submodules/ethernet_sys_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_1_cmd_demux,false
simulation/submodules/ethernet_sys_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_1_cmd_mux,false
simulation/submodules/ethernet_sys_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_1_rsp_demux,false
simulation/submodules/ethernet_sys_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_1_rsp_mux,false
simulation/submodules/ethernet_sys_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_2_router,false
simulation/submodules/ethernet_sys_mm_interconnect_2_router_002.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_2_router_002,false
simulation/submodules/ethernet_sys_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_2_cmd_demux,false
simulation/submodules/ethernet_sys_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_2_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_2_cmd_mux,false
simulation/submodules/ethernet_sys_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_2_rsp_demux,false
simulation/submodules/ethernet_sys_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_2_rsp_mux,false
simulation/submodules/ethernet_sys_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ethernet_sys_avalon_st_adapter_error_adapter_0,false
simulation/submodules/ethernet_sys_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,ethernet_sys_avalon_st_adapter_001_error_adapter_0,false
simulation/submodules/ethernet_sys_avalon_st_adapter_001_timing_adapter_0.sv,SYSTEM_VERILOG,,ethernet_sys_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo.sv,SYSTEM_VERILOG,,ethernet_sys_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ethernet_sys.NIOS_data,ethernet_sys_NIOS_data
ethernet_sys.altpll_0,ethernet_sys_altpll_0
ethernet_sys.descriptor_memory,ethernet_sys_descriptor_memory
ethernet_sys.eth_tse_0,ethernet_sys_eth_tse_0
ethernet_sys.eth_tse_0.i_tse_mac,altera_eth_tse_mac
ethernet_sys.eth_tse_0.avalon_arbiter,altera_eth_tse_avalon_arbiter
ethernet_sys.eth_tse_0.i_tse_pcs_0,altera_eth_tse_pcs_pma_gxb
ethernet_sys.eth_tse_0.i_altgxb_0,ethernet_sys_eth_tse_0_i_altgxb_0
ethernet_sys.eth_tse_0.rst_controller,altera_reset_controller
ethernet_sys.eth_tse_0.rst_controller_001,altera_reset_controller
ethernet_sys.lcd_16207_0,ethernet_sys_lcd_16207_0
ethernet_sys.nios2_gen2_0,ethernet_sys_nios2_gen2_0
ethernet_sys.nios2_gen2_0.cpu,ethernet_sys_nios2_gen2_0_cpu
ethernet_sys.onchip_memory2_0,ethernet_sys_onchip_memory2_0
ethernet_sys.sgdma_0,ethernet_sys_sgdma_0
ethernet_sys.sgdma_1,ethernet_sys_sgdma_1
ethernet_sys.mm_interconnect_0,ethernet_sys_mm_interconnect_0
ethernet_sys.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
ethernet_sys.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
ethernet_sys.mm_interconnect_0.eth_tse_0_control_port_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_0.lcd_16207_0_control_slave_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_0.sgdma_0_csr_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_0.sgdma_1_csr_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_0.NIOS_data_s1_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_0.descriptor_memory_s2_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_0.onchip_memory2_0_s2_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
ethernet_sys.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
ethernet_sys.mm_interconnect_0.eth_tse_0_control_port_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_0.lcd_16207_0_control_slave_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_0.sgdma_0_csr_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_0.sgdma_1_csr_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_0.NIOS_data_s1_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_0.descriptor_memory_s2_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_0.onchip_memory2_0_s2_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_0.eth_tse_0_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.eth_tse_0_control_port_agent_rdata_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.lcd_16207_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.sgdma_0_csr_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.sgdma_0_csr_agent_rdata_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.sgdma_1_csr_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.sgdma_1_csr_agent_rdata_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.NIOS_data_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.descriptor_memory_s2_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.onchip_memory2_0_s2_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_0.router,ethernet_sys_mm_interconnect_0_router
ethernet_sys.mm_interconnect_0.router_001,ethernet_sys_mm_interconnect_0_router_001
ethernet_sys.mm_interconnect_0.router_002,ethernet_sys_mm_interconnect_0_router_002
ethernet_sys.mm_interconnect_0.router_003,ethernet_sys_mm_interconnect_0_router_002
ethernet_sys.mm_interconnect_0.router_004,ethernet_sys_mm_interconnect_0_router_002
ethernet_sys.mm_interconnect_0.router_005,ethernet_sys_mm_interconnect_0_router_002
ethernet_sys.mm_interconnect_0.router_008,ethernet_sys_mm_interconnect_0_router_002
ethernet_sys.mm_interconnect_0.router_009,ethernet_sys_mm_interconnect_0_router_002
ethernet_sys.mm_interconnect_0.router_006,ethernet_sys_mm_interconnect_0_router_006
ethernet_sys.mm_interconnect_0.router_007,ethernet_sys_mm_interconnect_0_router_006
ethernet_sys.mm_interconnect_0.cmd_demux,ethernet_sys_mm_interconnect_0_cmd_demux
ethernet_sys.mm_interconnect_0.cmd_demux_001,ethernet_sys_mm_interconnect_0_cmd_demux_001
ethernet_sys.mm_interconnect_0.rsp_demux_004,ethernet_sys_mm_interconnect_0_cmd_demux_001
ethernet_sys.mm_interconnect_0.rsp_demux_005,ethernet_sys_mm_interconnect_0_cmd_demux_001
ethernet_sys.mm_interconnect_0.cmd_mux,ethernet_sys_mm_interconnect_0_cmd_mux
ethernet_sys.mm_interconnect_0.cmd_mux_001,ethernet_sys_mm_interconnect_0_cmd_mux
ethernet_sys.mm_interconnect_0.cmd_mux_002,ethernet_sys_mm_interconnect_0_cmd_mux
ethernet_sys.mm_interconnect_0.cmd_mux_003,ethernet_sys_mm_interconnect_0_cmd_mux
ethernet_sys.mm_interconnect_0.cmd_mux_006,ethernet_sys_mm_interconnect_0_cmd_mux
ethernet_sys.mm_interconnect_0.cmd_mux_007,ethernet_sys_mm_interconnect_0_cmd_mux
ethernet_sys.mm_interconnect_0.cmd_mux_004,ethernet_sys_mm_interconnect_0_cmd_mux_004
ethernet_sys.mm_interconnect_0.cmd_mux_005,ethernet_sys_mm_interconnect_0_cmd_mux_004
ethernet_sys.mm_interconnect_0.rsp_demux,ethernet_sys_mm_interconnect_0_rsp_demux
ethernet_sys.mm_interconnect_0.rsp_demux_002,ethernet_sys_mm_interconnect_0_rsp_demux
ethernet_sys.mm_interconnect_0.rsp_demux_003,ethernet_sys_mm_interconnect_0_rsp_demux
ethernet_sys.mm_interconnect_0.rsp_demux_001,ethernet_sys_mm_interconnect_0_rsp_demux_001
ethernet_sys.mm_interconnect_0.rsp_demux_006,ethernet_sys_mm_interconnect_0_rsp_demux_001
ethernet_sys.mm_interconnect_0.rsp_demux_007,ethernet_sys_mm_interconnect_0_rsp_demux_001
ethernet_sys.mm_interconnect_0.rsp_mux,ethernet_sys_mm_interconnect_0_rsp_mux
ethernet_sys.mm_interconnect_0.rsp_mux_001,ethernet_sys_mm_interconnect_0_rsp_mux_001
ethernet_sys.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
ethernet_sys.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
ethernet_sys.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
ethernet_sys.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
ethernet_sys.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
ethernet_sys.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
ethernet_sys.mm_interconnect_0.avalon_st_adapter,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.mm_interconnect_0.avalon_st_adapter_001,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.mm_interconnect_0.avalon_st_adapter_002,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.mm_interconnect_0.avalon_st_adapter_003,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.mm_interconnect_0.avalon_st_adapter_004,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.mm_interconnect_0.avalon_st_adapter_005,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.mm_interconnect_0.avalon_st_adapter_006,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.mm_interconnect_0.avalon_st_adapter_007,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.mm_interconnect_1,ethernet_sys_mm_interconnect_1
ethernet_sys.mm_interconnect_1.sgdma_1_descriptor_read_translator,altera_merlin_master_translator
ethernet_sys.mm_interconnect_1.sgdma_0_descriptor_read_translator,altera_merlin_master_translator
ethernet_sys.mm_interconnect_1.sgdma_1_descriptor_write_translator,altera_merlin_master_translator
ethernet_sys.mm_interconnect_1.sgdma_0_descriptor_write_translator,altera_merlin_master_translator
ethernet_sys.mm_interconnect_1.descriptor_memory_s1_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_1.sgdma_1_descriptor_read_agent,altera_merlin_master_agent
ethernet_sys.mm_interconnect_1.sgdma_0_descriptor_read_agent,altera_merlin_master_agent
ethernet_sys.mm_interconnect_1.sgdma_1_descriptor_write_agent,altera_merlin_master_agent
ethernet_sys.mm_interconnect_1.sgdma_0_descriptor_write_agent,altera_merlin_master_agent
ethernet_sys.mm_interconnect_1.descriptor_memory_s1_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_1.descriptor_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_1.router,ethernet_sys_mm_interconnect_1_router
ethernet_sys.mm_interconnect_1.router_001,ethernet_sys_mm_interconnect_1_router
ethernet_sys.mm_interconnect_1.router_002,ethernet_sys_mm_interconnect_1_router
ethernet_sys.mm_interconnect_1.router_003,ethernet_sys_mm_interconnect_1_router
ethernet_sys.mm_interconnect_1.router_004,ethernet_sys_mm_interconnect_1_router_004
ethernet_sys.mm_interconnect_1.cmd_demux,ethernet_sys_mm_interconnect_1_cmd_demux
ethernet_sys.mm_interconnect_1.cmd_demux_001,ethernet_sys_mm_interconnect_1_cmd_demux
ethernet_sys.mm_interconnect_1.cmd_demux_002,ethernet_sys_mm_interconnect_1_cmd_demux
ethernet_sys.mm_interconnect_1.cmd_demux_003,ethernet_sys_mm_interconnect_1_cmd_demux
ethernet_sys.mm_interconnect_1.cmd_mux,ethernet_sys_mm_interconnect_1_cmd_mux
ethernet_sys.mm_interconnect_1.rsp_demux,ethernet_sys_mm_interconnect_1_rsp_demux
ethernet_sys.mm_interconnect_1.rsp_mux,ethernet_sys_mm_interconnect_1_rsp_mux
ethernet_sys.mm_interconnect_1.rsp_mux_001,ethernet_sys_mm_interconnect_1_rsp_mux
ethernet_sys.mm_interconnect_1.rsp_mux_002,ethernet_sys_mm_interconnect_1_rsp_mux
ethernet_sys.mm_interconnect_1.rsp_mux_003,ethernet_sys_mm_interconnect_1_rsp_mux
ethernet_sys.mm_interconnect_1.avalon_st_adapter,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_1.avalon_st_adapter.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.mm_interconnect_2,ethernet_sys_mm_interconnect_2
ethernet_sys.mm_interconnect_2.sgdma_0_m_read_translator,altera_merlin_master_translator
ethernet_sys.mm_interconnect_2.sgdma_1_m_write_translator,altera_merlin_master_translator
ethernet_sys.mm_interconnect_2.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
ethernet_sys.mm_interconnect_2.sgdma_0_m_read_agent,altera_merlin_master_agent
ethernet_sys.mm_interconnect_2.sgdma_1_m_write_agent,altera_merlin_master_agent
ethernet_sys.mm_interconnect_2.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
ethernet_sys.mm_interconnect_2.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_sys.mm_interconnect_2.router,ethernet_sys_mm_interconnect_2_router
ethernet_sys.mm_interconnect_2.router_001,ethernet_sys_mm_interconnect_2_router
ethernet_sys.mm_interconnect_2.router_002,ethernet_sys_mm_interconnect_2_router_002
ethernet_sys.mm_interconnect_2.cmd_demux,ethernet_sys_mm_interconnect_2_cmd_demux
ethernet_sys.mm_interconnect_2.cmd_demux_001,ethernet_sys_mm_interconnect_2_cmd_demux
ethernet_sys.mm_interconnect_2.cmd_mux,ethernet_sys_mm_interconnect_2_cmd_mux
ethernet_sys.mm_interconnect_2.rsp_demux,ethernet_sys_mm_interconnect_2_rsp_demux
ethernet_sys.mm_interconnect_2.rsp_mux,ethernet_sys_mm_interconnect_2_rsp_mux
ethernet_sys.mm_interconnect_2.rsp_mux_001,ethernet_sys_mm_interconnect_2_rsp_mux
ethernet_sys.mm_interconnect_2.avalon_st_adapter,ethernet_sys_mm_interconnect_0_avalon_st_adapter
ethernet_sys.mm_interconnect_2.avalon_st_adapter.error_adapter_0,ethernet_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_sys.irq_mapper,ethernet_sys_irq_mapper
ethernet_sys.irq_synchronizer,altera_irq_clock_crosser
ethernet_sys.irq_synchronizer_001,altera_irq_clock_crosser
ethernet_sys.avalon_st_adapter,ethernet_sys_avalon_st_adapter
ethernet_sys.avalon_st_adapter.error_adapter_0,ethernet_sys_avalon_st_adapter_error_adapter_0
ethernet_sys.avalon_st_adapter_001,ethernet_sys_avalon_st_adapter_001
ethernet_sys.avalon_st_adapter_001.error_adapter_0,ethernet_sys_avalon_st_adapter_001_error_adapter_0
ethernet_sys.avalon_st_adapter_001.timing_adapter_0,ethernet_sys_avalon_st_adapter_001_timing_adapter_0
ethernet_sys.rst_controller,altera_reset_controller
ethernet_sys.rst_controller_001,altera_reset_controller
