[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20997       tick       1173275        497029        450713       1173275 
      2  20997       tick       3962747       1929745       1901384       3962747 
      3  20997       tick       3899936       1899967       1885282       3899936 
      4  20997       tick       3904864       1901407       1887006       3904864 
      5  20997       tick       3908998       1901754       1877517       3908998 
      6  20997       tick       3902179       1899205       1868503       3902179 
      7  20997       tick       3903932       1900295       1870722       3903932 
      8  20997       tick       3898560       1898714       1857010       3898560 
      9  20997       tick       3905261       1901135       1858281       3905261 
     10  20997       tick       3901278       1899535       1851879       3901278 
     11  20997       tick       3883063       1891041       1846765       3883063 
     12  20997       tick       3899866       1898772       1855310       3899866 
     13  20997       tick       3908183       1902969       1872970       3908183 
     14  20997       tick       3904325       1900678       1878249       3904325 
     15  20997       tick       3903806       1900368       1878337       3903806 
     16  20997       tick       3863156       1880589       1864626       3863156 
     17  20997       tick       3938846       1917938       1901583       3938846 
     18  20997       tick       3901702       1898665       1872743       3901702 
     19  20997       tick       3900833       1899042       1883455       3900833 
     20  20997       tick       3904925       1901567       1881881       3904925 
     21  20997       tick       3905442       1901524       1886539       3905442 
     22  20997       exit       2909427       1416488       1401303       2909427 
