{"vcs1":{"timestamp_begin":1750491614.440771548, "rt":0.97, "ut":0.44, "st":0.09}}
{"vcselab":{"timestamp_begin":1750491615.504655813, "rt":0.86, "ut":0.22, "st":0.07}}
{"link":{"timestamp_begin":1750491616.443897717, "rt":0.19, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750491614.052207822}
{"VCS_COMP_START_TIME": 1750491614.052207822}
{"VCS_COMP_END_TIME": 1750491619.321803808}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2597435}}
{"stitch_vcselab": {"peak_mem": 2597500}}
