{
  "INTERFACE_TYPE": "DDR3",
  "IO_TYPE": "SSTL15_II",
  "GEARING_INPUT": "X2",
  "BUS_WIDTH": 16,
  "DATA_MASK_ENABLE": false,
  "CLK_ADDR_CMD_ENABLE": true,
  "DYN_MARGIN_ENABLE": false,
  "PLL_EN_IN": false,
  "NUM_DDRCLK": 1,
  "DQS_RD_DEL_ADJ_EN": false,
  "DQS_WR_DEL_ADJ_EN": false
}