

================================================================
== Vivado HLS Report for 'filt_Block_codeRepl42_proc'
================================================================
* Date:           Fri Aug 26 09:20:26 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        filt_hls_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      4.63|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      1|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      4|
|Register         |        -|      -|      2|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      2|      5|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_sig_58     |    or    |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |dst_mat_cols_V_out_blk_n  |   1|          2|    1|          2|
    |dst_mat_rows_V_out_blk_n  |   1|          2|    1|          2|
    |src_mat_cols_V_out_blk_n  |   1|          2|    1|          2|
    |src_mat_rows_V_out_blk_n  |   1|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |   4|          8|    4|          8|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_done                    | out |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|src_mat_rows_V_out_din     | out |    9|   ap_fifo  |     src_mat_rows_V_out     |    pointer   |
|src_mat_rows_V_out_full_n  |  in |    1|   ap_fifo  |     src_mat_rows_V_out     |    pointer   |
|src_mat_rows_V_out_write   | out |    1|   ap_fifo  |     src_mat_rows_V_out     |    pointer   |
|src_mat_cols_V_out_din     | out |   10|   ap_fifo  |     src_mat_cols_V_out     |    pointer   |
|src_mat_cols_V_out_full_n  |  in |    1|   ap_fifo  |     src_mat_cols_V_out     |    pointer   |
|src_mat_cols_V_out_write   | out |    1|   ap_fifo  |     src_mat_cols_V_out     |    pointer   |
|dst_mat_rows_V_out_din     | out |   10|   ap_fifo  |     dst_mat_rows_V_out     |    pointer   |
|dst_mat_rows_V_out_full_n  |  in |    1|   ap_fifo  |     dst_mat_rows_V_out     |    pointer   |
|dst_mat_rows_V_out_write   | out |    1|   ap_fifo  |     dst_mat_rows_V_out     |    pointer   |
|dst_mat_cols_V_out_din     | out |   11|   ap_fifo  |     dst_mat_cols_V_out     |    pointer   |
|dst_mat_cols_V_out_full_n  |  in |    1|   ap_fifo  |     dst_mat_cols_V_out     |    pointer   |
|dst_mat_cols_V_out_write   | out |    1|   ap_fifo  |     dst_mat_cols_V_out     |    pointer   |
+---------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 4.63ns
ST_1: stg_2 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i11* %dst_mat_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_3 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_mat_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_4 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i10* %src_mat_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_5 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i9* %src_mat_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_6 [1/1] 4.63ns
entry:4  call void @_ssdm_op_Write.ap_fifo.i9P(i9* %src_mat_rows_V_out, i9 240)

ST_1: stg_7 [1/1] 4.63ns
entry:5  call void @_ssdm_op_Write.ap_fifo.i10P(i10* %src_mat_cols_V_out, i10 320)

ST_1: stg_8 [1/1] 4.63ns
entry:6  call void @_ssdm_op_Write.ap_fifo.i10P(i10* %dst_mat_rows_V_out, i10 480)

ST_1: stg_9 [1/1] 4.63ns
entry:7  call void @_ssdm_op_Write.ap_fifo.i11P(i11* %dst_mat_cols_V_out, i11 640)

ST_1: stg_10 [1/1] 0.00ns
entry:8  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_mat_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_mat_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_mat_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_mat_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2  (specinterface) [ 00]
stg_3  (specinterface) [ 00]
stg_4  (specinterface) [ 00]
stg_5  (specinterface) [ 00]
stg_6  (write        ) [ 00]
stg_7  (write        ) [ 00]
stg_8  (write        ) [ 00]
stg_9  (write        ) [ 00]
stg_10 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_mat_rows_V_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_mat_cols_V_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_mat_rows_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_mat_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_mat_cols_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_mat_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="stg_6_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="9" slack="0"/>
<pin id="37" dir="0" index="2" bw="9" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_6/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="stg_7_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="10" slack="0"/>
<pin id="45" dir="0" index="2" bw="10" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_7/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="stg_8_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="10" slack="0"/>
<pin id="53" dir="0" index="2" bw="10" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_8/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="stg_9_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="0" index="2" bw="11" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="22" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="47"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="26" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_mat_rows_V_out | {1 }
	Port: src_mat_cols_V_out | {1 }
	Port: dst_mat_rows_V_out | {1 }
	Port: dst_mat_cols_V_out | {1 }
 - Input state : 
	Port: filt_Block_codeRepl42_proc : src_mat_rows_V_out | {}
	Port: filt_Block_codeRepl42_proc : src_mat_cols_V_out | {}
	Port: filt_Block_codeRepl42_proc : dst_mat_rows_V_out | {}
	Port: filt_Block_codeRepl42_proc : dst_mat_cols_V_out | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|
| Operation|  Functional Unit  |
|----------|-------------------|
|          | stg_6_write_fu_34 |
|   write  | stg_7_write_fu_42 |
|          | stg_8_write_fu_50 |
|          | stg_9_write_fu_58 |
|----------|-------------------|
|   Total  |                   |
|----------|-------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
