// Seed: 2947348797
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign module_1.id_1 = 0;
  assign id_2 = id_5;
endmodule
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 module_1,
    input uwire id_4,
    output tri id_5
);
  logic [7:0] id_7;
  assign id_7[1] = {-1, -1};
  not primCall (id_5, id_0);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
