<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Omnixtend on CHIPS Alliance</title><link>https://chipsalliance.org/tags/omnixtend/</link><description>Recent content in Omnixtend on CHIPS Alliance</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Tue, 26 Oct 2021 00:00:00 +0000</lastBuildDate><atom:link href="https://chipsalliance.org/tags/omnixtend/index.xml" rel="self" type="application/rss+xml"/><item><title>Recap of the Fall 2021 CHIPS Alliance Workshop</title><link>https://chipsalliance.org/news/recap-of-the-fall-2021-chips-alliance-workshop-rob-mains-chips-alliance/</link><pubDate>Tue, 26 Oct 2021 00:00:00 +0000</pubDate><guid>https://chipsalliance.org/news/recap-of-the-fall-2021-chips-alliance-workshop-rob-mains-chips-alliance/</guid><description>&lt;p>We recently held our fall 2021 CHIPS Alliance workshop with nearly 160 attendees present for informative seminars covering a range of topics including porting Android to RISC-V, open source ASIC design and FPGA tooling, and OmniXtend. In case you missed the talks, a replay is available &lt;a href="https://www.youtube.com/watch?v=auXZdPwYs10">on the CHIPS Alliance YouTube channel&lt;/a>.&lt;/p>
&lt;p>During the seminar, we had eight exciting technical presentations, including:&lt;/p>
&lt;ul>
&lt;li>&lt;a href="porting-android-chips_alliance-slides-v1.2-Han-Mao.pdf">Porting Android to RISC-V&lt;/a> – Guoyin Chen and Han Mao, Alibaba&lt;/li>
&lt;li>&lt;a href="Practical-Adoption-of-Open-Source-System-Verilog-Tools-CHIPS-Fall-Workshop-Michael-Gielda.pdf">Practical Adoption of Open Source SystemVerilog Tools&lt;/a> – Michael Gielda, Antmicro&lt;/li>
&lt;li>&lt;a href="ChiselTalk_ChipsAlliance_2021_October-Jack-Koenig.pdf">Chisel and FIRRTL for Next-Generation SoC Designs&lt;/a> – Jack Koenig, SiFive&lt;/li>
&lt;li>&lt;a href="OpenFASOC_-Open-Source-Fully-Autonomous-SoC-Synthesis-using-Customizable-Cell-Based-Synthesizable-Analog-Circuits-CHIPS-Alliance-Mehdi-Saligane.pdf">OpenFASOC: Automated Open Source Analog and Mixed-Signals IC Generation&lt;/a> – Mehdi Saligane, University of Michigan (UMICH)&lt;/li>
&lt;li>&lt;a href="FPGA-Tooling-Interoperability-with-the-FPGA-Interchange-Format-Maciej-Kurc.pdf">FPGA Tooling Interoperability with the FPGA Interchange Format&lt;/a> – Maciej Kurc, Antmicro&lt;/li>
&lt;li>&lt;a href="OXLPC_ChipsAlliance-Jaco-Hofmann.pdf">OmniXtend: Scalability and LPC&lt;/a> – Jaco Hofmann, Western Digital Corporation&lt;/li>
&lt;li>&lt;a href="Open-Source-NVME-IP-with-AI-Acceleration-Karol-Gugala.pdf">Open Source NVME IP with AI Acceleration&lt;/a> – Anand Kulkarni, Western Digital Corporation and Karol Gugala, Antmicro&lt;/li>
&lt;li>&lt;a href="2021-10-CHIPS_Alliance-Sachin-Sapatnekar.pdf">Automating Analog Layout using ALIGN&lt;/a> – Sachin Sapatnekar, University of Minnesota (UMN)&lt;/li>
&lt;/ul>
&lt;p>Each of these talks provided informative, technical details of key aspects of the work underway by members of CHIPS Alliance who are working in an open, collaborative fashion. Of particular interest are the following topic areas:&lt;/p></description></item><item><title>CHIPS Alliance and RISC-V International Invite the RISC-V Community to Participate in Updating a New Unified Memory Architecture Standard</title><link>https://chipsalliance.org/news/risc-v-international-omnixtend-working-group/</link><pubDate>Wed, 24 Mar 2021 00:00:00 +0000</pubDate><guid>https://chipsalliance.org/news/risc-v-international-omnixtend-working-group/</guid><description>&lt;p>&lt;em>New joint working group will enhance the OmniXtend Cache Coherency architecture&lt;/em>&lt;/p>
&lt;p>&lt;strong>SAN FRANCISCO, March 24, 2020&lt;/strong> – &lt;a href="https://riscv.org/">RISC-V International&lt;/a>, a non-profit corporation controlled by its members to drive the adoption and implementation of the free and open RISC-V instruction set architecture (ISA), and &lt;a href="https://chipsalliance.org/">CHIPS Alliance&lt;/a>, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced a joint collaboration to update the OmniXtend Cache Coherency specification and protocol, along with building out developer tools for OmniXtend.&lt;/p></description></item><item><title>CHIPS Alliance to Collaborate with RISC-V to Standardize an Open Unified Memory Leveraging OmniXtend</title><link>https://chipsalliance.org/news/omnixtend/</link><pubDate>Tue, 08 Dec 2020 00:00:00 +0000</pubDate><guid>https://chipsalliance.org/news/omnixtend/</guid><description>&lt;p>&lt;em>CHIPS Alliance to highlight OmniXtend advances at RISC-V Summit&lt;/em>&lt;/p>
&lt;p>&lt;strong>SAN FRANCISCO, Dec. 8, 2020&lt;/strong> – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that the organization will highlight OmniXtend advances in a presentation at the &lt;a href="https://tmt.knect365.com/risc-v-summit/">RISC-V Summit&lt;/a>, taking place virtually from Dec. 8-10, 2020. The CHIPS Alliance plans to work with RISC-V International to standardize an open unified memory coherency bus leveraging OmniXtend to foster innovation for data-centric applications.&lt;/p></description></item></channel></rss>