Analysis & Elaboration report for CPUDesign
Sun Mar 31 01:41:46 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: alu_32:alu
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "alu_32:alu|sub_32:sub_32|switch_to_neg_32:switch_to_neg_32|add_32:add_32"
  7. Port Connectivity Checks: "alu_32:alu|sub_32:sub_32"
  8. Port Connectivity Checks: "alu_32:alu|add_32:add_32"
  9. Port Connectivity Checks: "con_ff:con_ff|d_flip_flop:CON_d_ff"
 10. Port Connectivity Checks: "encoder_32_5:encoder_32_5"
 11. Port Connectivity Checks: "register:outport"
 12. Port Connectivity Checks: "register:inport"
 13. Port Connectivity Checks: "register:MAR"
 14. Analysis & Elaboration Messages
 15. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Mar 31 01:41:46 2024       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; CPUDesign                                   ;
; Top-level Entity Name         ; Datapath                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_32:alu ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; Load           ; 00000 ; Unsigned Binary                ;
; Loadi          ; 00001 ; Unsigned Binary                ;
; Store          ; 00010 ; Unsigned Binary                ;
; Addi           ; 01100 ; Unsigned Binary                ;
; Andi           ; 01101 ; Unsigned Binary                ;
; Ori            ; 01110 ; Unsigned Binary                ;
; Branch         ; 10011 ; Unsigned Binary                ;
; Jr             ; 10100 ; Unsigned Binary                ;
; Jal            ; 10101 ; Unsigned Binary                ;
; In             ; 10110 ; Unsigned Binary                ;
; Out            ; 10111 ; Unsigned Binary                ;
; Mfhi           ; 11000 ; Unsigned Binary                ;
; Mflo           ; 11001 ; Unsigned Binary                ;
; Add            ; 00011 ; Unsigned Binary                ;
; Sub            ; 00100 ; Unsigned Binary                ;
; Shr            ; 00101 ; Unsigned Binary                ;
; Shra           ; 00110 ; Unsigned Binary                ;
; Shl            ; 00111 ; Unsigned Binary                ;
; Ror            ; 01000 ; Unsigned Binary                ;
; Rol            ; 01001 ; Unsigned Binary                ;
; And            ; 01010 ; Unsigned Binary                ;
; Or             ; 01011 ; Unsigned Binary                ;
; Div            ; 10000 ; Unsigned Binary                ;
; Mul            ; 01111 ; Unsigned Binary                ;
; Neg            ; 10001 ; Unsigned Binary                ;
; Not            ; 10010 ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Datapath           ; CPUDesign          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_32:alu|sub_32:sub_32|switch_to_neg_32:switch_to_neg_32|add_32:add_32"               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; B[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_32:alu|sub_32:sub_32"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_32:alu|add_32:add_32"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "con_ff:con_ff|d_flip_flop:CON_d_ff"                                                                       ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; D     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Q_bar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "encoder_32_5:encoder_32_5" ;
+------------+-------+----------+-----------------------+
; Port       ; Type  ; Severity ; Details               ;
+------------+-------+----------+-----------------------+
; in[31..24] ; Input ; Info     ; Stuck at GND          ;
+------------+-------+----------+-----------------------+


+----------------------------------------------+
; Port Connectivity Checks: "register:outport" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; enable ; Input ; Info     ; Stuck at VCC     ;
+--------+-------+----------+------------------+


+---------------------------------------------+
; Port Connectivity Checks: "register:inport" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; enable ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:MAR"                                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; BusMuxIn[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Mar 31 01:41:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file select_encode_logic.v
    Info (12023): Found entity 1: select_encode_logic File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/select_encode_logic.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decoder_4_to_16.v
    Info (12023): Found entity 1: decoder_4_to_16 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/decoder_4_to_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_1 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_2_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v Line: 1
    Info (12023): Found entity 2: registerMDR File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v Line: 20
    Info (12023): Found entity 3: pc_register File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file and_32_tb.v
    Info (12023): Found entity 1: and_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file and_32.v
    Info (12023): Found entity 1: and_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_32.v
    Info (12023): Found entity 1: alu_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: Bus File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_to_5.v
    Info (12023): Found entity 1: encoder_32_5 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/encoder_32_to_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mul_32.v
    Info (12023): Found entity 1: mul_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mul_32_tb.v
    Info (12023): Found entity 1: mul_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or_32_tb.v
    Info (12023): Found entity 1: or_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/or_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or_32.v
    Info (12023): Found entity 1: or_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/or_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shra_32.v
    Info (12023): Found entity 1: shra_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shra_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shr_32.v
    Info (12023): Found entity 1: shr_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shr_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shl_32.v
    Info (12023): Found entity 1: shl_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shl_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ror_32.v
    Info (12023): Found entity 1: ror_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ror_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rol_32.v
    Info (12023): Found entity 1: rol_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/rol_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switch_to_neg_32.v
    Info (12023): Found entity 1: switch_to_neg_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/switch_to_neg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub_32.v
    Info (12023): Found entity 1: sub_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/sub_32.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file add_32.v
    Info (12023): Found entity 1: add_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v Line: 2
    Info (12023): Found entity 2: add_16 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v Line: 10
    Info (12023): Found entity 3: add_4 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file not_32.v
    Info (12023): Found entity 1: not_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/not_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_32.v
    Info (12023): Found entity 1: div_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/div_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_32_tb.v
    Info (12023): Found entity 1: add_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sub_32_tb.v
    Info (12023): Found entity 1: sub_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/sub_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file div_32_tb.v
    Info (12023): Found entity 1: div_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/div_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shr_32_tb.v
    Info (12023): Found entity 1: shr_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shr_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shra_32_tb.v
    Info (12023): Found entity 1: shra_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shra_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shl_32_tb.v
    Info (12023): Found entity 1: shl_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shl_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ror_32_tb.v
    Info (12023): Found entity 1: ror_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ror_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rol_32_tb.v
    Info (12023): Found entity 1: rol_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/rol_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file neg_32_tb.v
    Info (12023): Found entity 1: neg_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/neg_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file not_32_tb.v
    Info (12023): Found entity 1: not_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/not_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file d_flip_flop.v
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/d_flip_flop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: con_ff File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/con_ff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2_to_4.v
    Info (12023): Found entity 1: decoder_2_to_4 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/decoder_2_to_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inc_pc_32.v
    Info (12023): Found entity 1: Inc_PC_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Inc_PC_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ld_tb.v
    Info (12023): Found entity 1: ld_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ld_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ldi_tb.v
    Info (12023): Found entity 1: ldi_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ldi_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file st_tb.v
    Info (12023): Found entity 1: st_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/st_tb.v Line: 2
Info (12127): Elaborating entity "Datapath" for the top level hierarchy
Info (12128): Elaborating entity "register" for hierarchy "register:R0" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 49
Info (12128): Elaborating entity "pc_register" for hierarchy "pc_register:PC" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 71
Info (12128): Elaborating entity "registerMDR" for hierarchy "registerMDR:MDR" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 72
Info (12128): Elaborating entity "mux_2_1" for hierarchy "registerMDR:MDR|mux_2_1:MDMux" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v Line: 22
Info (12128): Elaborating entity "encoder_32_5" for hierarchy "encoder_32_5:encoder_32_5" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 97
Warning (10762): Verilog HDL Case Statement warning at encoder_32_to_5.v(6): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/encoder_32_to_5.v Line: 6
Info (10264): Verilog HDL Case Statement information at encoder_32_to_5.v(6): all case item expressions in this case statement are onehot File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/encoder_32_to_5.v Line: 6
Info (12128): Elaborating entity "select_encode_logic" for hierarchy "select_encode_logic:select_encode_logic" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 99
Info (12128): Elaborating entity "decoder_4_to_16" for hierarchy "select_encode_logic:select_encode_logic|decoder_4_to_16:decode4to16" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/select_encode_logic.v Line: 11
Info (12128): Elaborating entity "con_ff" for hierarchy "con_ff:con_ff" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 101
Warning (10858): Verilog HDL warning at con_ff.v(3): object decode_out used but never assigned File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/con_ff.v Line: 3
Warning (10030): Net "decode_out" at con_ff.v(3) has no driver or initial value, using a default initial value '0' File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/con_ff.v Line: 3
Info (12128): Elaborating entity "d_flip_flop" for hierarchy "con_ff:con_ff|d_flip_flop:CON_d_ff" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/con_ff.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at d_flip_flop.v(9): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/d_flip_flop.v Line: 9
Warning (10235): Verilog HDL Always Construct warning at d_flip_flop.v(10): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/d_flip_flop.v Line: 10
Info (12128): Elaborating entity "alu_32" for hierarchy "alu_32:alu" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 103
Warning (10858): Verilog HDL warning at alu_32.v(30): object IncPC_out used but never assigned File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 30
Warning (10030): Net "IncPC_out" at alu_32.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 30
Info (12128): Elaborating entity "add_32" for hierarchy "alu_32:alu|add_32:add_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 34
Info (12128): Elaborating entity "add_16" for hierarchy "alu_32:alu|add_32:add_32|add_16:a1_16" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v Line: 5
Info (12128): Elaborating entity "add_4" for hierarchy "alu_32:alu|add_32:add_32|add_16:a1_16|add_4:a1_4" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v Line: 13
Info (12128): Elaborating entity "sub_32" for hierarchy "alu_32:alu|sub_32:sub_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 35
Info (12128): Elaborating entity "switch_to_neg_32" for hierarchy "alu_32:alu|sub_32:sub_32|switch_to_neg_32:switch_to_neg_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/sub_32.v Line: 3
Info (12128): Elaborating entity "not_32" for hierarchy "alu_32:alu|sub_32:sub_32|switch_to_neg_32:switch_to_neg_32|not_32:not_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/switch_to_neg_32.v Line: 5
Info (12128): Elaborating entity "and_32" for hierarchy "alu_32:alu|and_32:and_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 37
Info (12128): Elaborating entity "shr_32" for hierarchy "alu_32:alu|shr_32:shr_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 38
Info (12128): Elaborating entity "shra_32" for hierarchy "alu_32:alu|shra_32:shra_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 39
Info (12128): Elaborating entity "shl_32" for hierarchy "alu_32:alu|shl_32:shl_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 40
Info (12128): Elaborating entity "ror_32" for hierarchy "alu_32:alu|ror_32:ror_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 41
Info (12128): Elaborating entity "rol_32" for hierarchy "alu_32:alu|rol_32:rol_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 42
Info (12128): Elaborating entity "mul_32" for hierarchy "alu_32:alu|mul_32:mul_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 43
Warning (10199): Verilog HDL Case Statement warning at mul_32.v(25): case item expression never matches the case expression File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v Line: 25
Warning (10199): Verilog HDL Case Statement warning at mul_32.v(27): case item expression never matches the case expression File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v Line: 27
Warning (10235): Verilog HDL Always Construct warning at mul_32.v(30): variable "n_a2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v Line: 30
Warning (10199): Verilog HDL Case Statement warning at mul_32.v(31): case item expression never matches the case expression File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at mul_32.v(28): variable "a_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v Line: 28
Info (12128): Elaborating entity "div_32" for hierarchy "alu_32:alu|div_32:div_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 44
Info (12128): Elaborating entity "or_32" for hierarchy "alu_32:alu|or_32:or_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 45
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 105
Info (12128): Elaborating entity "Bus" for hierarchy "Bus:bus" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 113
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Sun Mar 31 01:41:46 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg.


