
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ä
Running: %s
333*	simulator2˜
ƒ/opt/Xilinx/Vivado/2013.3/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj /home/chupa/final_dma/IPCore/Emul/edit_ip.sim/sim_1/behav/testbench.prj work.testbench work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
¡
+Analyzing Verilog file "%s" into library %s165*xsimverific2<
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
work2default:defaultZ10-165
Ä
,redeclaration of ansi port %s is not allowed1315*xsimverific2
clkp2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
272default:default8@Z10-1315
Ä
,redeclaration of ansi port %s is not allowed1315*xsimverific2
clkn2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
282default:default8@Z10-1315
Å
,redeclaration of ansi port %s is not allowed1315*xsimverific2
datap2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
292default:default8@Z10-1315
Å
,redeclaration of ansi port %s is not allowed1315*xsimverific2
datan2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
302default:default8@Z10-1315
É
,redeclaration of ansi port %s is not allowed1315*xsimverific2
	delay_clk2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
312default:default8@Z10-1315
Í
,redeclaration of ansi port %s is not allowed1315*xsimverific2!
adc_data_or_p2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
322default:default8@Z10-1315
Í
,redeclaration of ansi port %s is not allowed1315*xsimverific2!
adc_data_or_n2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
332default:default8@Z10-1315
Å
,redeclaration of ansi port %s is not allowed1315*xsimverific2
reset2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
372default:default8@Z10-1315
Å
,redeclaration of ansi port %s is not allowed1315*xsimverific2
valid2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
382default:default8@Z10-1315
Á
,redeclaration of ansi port %s is not allowed1315*xsimverific2
r2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
402default:default8@Z10-1315
Ä
,redeclaration of ansi port %s is not allowed1315*xsimverific2
link2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
432default:default8@Z10-1315
Æ
,redeclaration of ansi port %s is not allowed1315*xsimverific2
strobe2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
442default:default8@Z10-1315
Ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2_
K/home/chupa/final_dma/IPCore/Emul/edit_ip.srcs/sim_1/imports/Emul/Emul_tb.v2default:default2
work2default:defaultZ10-165
ª
+Analyzing Verilog file "%s" into library %s165*xsimverific2E
1/opt/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
Ú
"cannot find port %s on this module426*xsimverific2
clk2default:default2a
K/home/chupa/final_dma/IPCore/Emul/edit_ip.srcs/sim_1/imports/Emul/Emul_tb.v2default:default2
262default:default8@Z10-426
ô
%s has no port called %s35*xsimverific2$
ADC_emul_default2default:default2
clk2default:default2a
K/home/chupa/final_dma/IPCore/Emul/edit_ip.srcs/sim_1/imports/Emul/Emul_tb.v2default:default2
272default:default8@Z10-35
ƒ
LStatic elaboration of top level Verilog design unit(s) in library %s failed
206*	simulator2
work2default:defaultZ43-3322


End Record