// File: exer1207q.pepcpu
// Computer Systems, Fourth Edition
// Exercise 12.7(q)
// ANDA this,i
// RTL: A <- A AND Oprnd; N <- A<0, Z <- A=0
// Immediate addressing: Oprnd = OprndSpec
// Shortest known implementation: 2 cycles

UnitPre: IR=0x9000FF, A=0xABCD, N=1, Z=0
UnitPost: A=0x00CD, N=0, Z=0

// UnitPre: IR=0x9000FF, A=0xAB00, N=1, Z=0
// UnitPost: A=0x0000, N=0, Z=1

