Stms:
  x629 = VecApply(x628,0)
  x760 = DelayLine(4,x495)
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x518 = CounterNew(Const(0),x734,Const(1),Const(1))
  x777 = DelayLine(6,x582)
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798)))
  x523 = FixLeq(x522,b520)
  x582 = VecApply(x581,0)
  x762 = DelayLine(1,x486)
  x683 = FixSub(x753,x681)
  x741 = FixSLA(x488,Const(6))
  x655 = CounterChainNew(List(x654))
  x511 = RegWrite(x505,x510,Set())
  x614 = FixDiv(x613,x781)
  x677 = RegNew(Const(0))
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x500 = FringeDenseLoad(x468,x474,x476)
  x797 = DelayLine(2,x659)
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
  x698 = UnitPipe(Set(),Block(Const(())),None)
  x747 = FixAdd(x746,b550)
  x538 = UnitPipe(Set(),Block(Const(())),None)
  x670 = StreamOutNew(BurstFullDataBus())
  x782 = DelayLine(80,x610)
  x709 = FixSub(b702,x704)
  x565 = FixAdd(x745,x769)
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x724 = UnitPipe(Set(),Block(Const(())),None)
  x570 = FixAdd(x747,x769)
  x719 = FringeDenseStore(x470,x669,x670,x671)
  x785 = DelayLine(14,b552)
  x619 = SwitchCase(Block(x618))
  x751 = FixAdd(x750,b542)
  x802 = DelayLine(1,x691)
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x770 = DelayLine(2,b543)
  x475 = FIFONew(Const(16))
  x492 = DRAMAddress(x468)
  x756 = FixSLA(b674,Const(1))
  x789 = DelayLine(1,x641)
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x485 = FixSub(x739,x483)
  x514 = FieldApply(x509,size)
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x806 = DelayLine(4,x708)
  x602 = Not(x601)
  x766 = DelayLine(1,x529)
  x687 = FixSLA(x686,Const(4))
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x734 = RegRead(x507)
  x774 = DelayLine(5,b562)
  x507 = RegNew(Const(0))
  x527 = FixSub(b520,x522)
  x512 = FieldApply(x509,end)
  x678 = RegNew(Const(0))
  x529 = VecApply(x764,0)
  x546 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x793 = DelayLine(3,b551)
  x761 = DelayLine(4,b480)
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x714 = VecApply(x713,0)
  x798 = DelayLine(5,b543)
  x746 = FixSLA(b550,Const(1))
  x778 = DelayLine(12,x589)
  x598 = VecApply(x597,0)
  x693 = DRAMIsAlloc(x470)
  x630 = FixMul(x629,Const(0.099999904632568359375))
  x788 = DelayLine(14,b543)
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x625 = CounterChainNew(List(x624))
  x665 = FixAdd(x797,x664)
  x522 = RegRead(x505)
  x493 = FixAdd(x491,x758)
  x757 = FixAdd(x756,b674)
  x519 = CounterChainNew(List(x518))
  x742 = FixSLA(b503,Const(1))
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x697 = RegWrite(x678,x687,Set())
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x615 = FixDiv(x614,x782)
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None)
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
  x488 = FixDivSRA(x487,Const(4))
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x753 = FixAdd(x752,b674)
  x537 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None)
  x669 = StreamOutNew(BurstCmdBus)
  x686 = FixDivSRA(x685,Const(4))
  x476 = StreamInNew(BurstDataBus())
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x526 = And(x523,x525)
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x489 = FixSLA(x488,Const(4))
  x547 = CounterChainNew(List(x546))
  x706 = RegRead(x677)
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
  x647 = FixEql(b550,Const(0))
  x701 = CounterChainNew(List(x700))
  x515 = RegWrite(x507,x514,Set())
  x738 = FixSLA(b479,Const(1))
  x654 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x779 = DelayLine(20,x610)
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x792 = DelayLine(3,b553)
  x633 = FixMul(x630,x784)
  x805 = DelayLine(2,x708)
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
  x541 = CounterChainNew(List(x540))
  x765 = DelayLine(2,b504)
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x773 = DelayLine(5,b561)
  x794 = DelayLine(1,b656)
  x586 = FixMul(x585,x585)
  x662 = FixAdd(x751,x794)
  x718 = UnitPipe(Set(b675),Block(Const(())),None)
  x750 = FixSLA(b542,Const(1))
  x618 = FixSub(x615,x783)
  x513 = RegWrite(x506,x512,Set())
  x745 = FixAdd(x744,b542)
  x573 = FixSub(x567,x572)
  x689 = FixToFix(x754,TRUE,_64,_0)
  x601 = And(x599,x600)
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x772 = DelayLine(2,b562)
  x743 = FixAdd(x742,b503)
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None)
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x641 = VecApply(x640,0)
  x572 = VecApply(x571,0)
  x611 = FixDiv(Const(100),x610)
  x787 = DelayLine(14,b627)
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761)))
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x540 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x672 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x764 = DelayLine(1,x528)
  x604 = RegWrite(x596,x602,Set())
  x681 = FixSLA(x680,Const(4))
  x784 = DelayLine(6,x632)
  x736 = RegRead(x596)
  x567 = VecApply(x566,0)
  x737 = RegRead(x678)
  x509 = VecApply(x508,0)
  x649 = Mux(x790,x789,x648)
  x616 = FixDiv(Const(10),x610)
  x599 = FixLst(Const(0),x598)
  x477 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true))))
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x758 = DelayLine(1,x492)
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x799 = DelayLine(3,x662)
  x621 = Switch(List(x735, x736),Block(x620))
  x483 = FixSLA(x482,Const(4))
  x700 = CounterNew(Const(0),x737,Const(1),Const(1))
  x769 = DelayLine(1,b561)
  x668 = UnrolledForeach(Set(),x541,Block(Const(())),List(List(b542)),List(List(b543)),None)
  x685 = FixAdd(x683,Const(18))
  x768 = DelayLine(2,b521)
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x695 = RegWrite(x676,x683,Set())
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x505 = RegNew(Const(0))
  x653 = UnrolledReduce(Set(b543),x547,Block((x544) => Const(())),List(List(b550)),List(List(b552)),None)
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]])
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
  x722 = UnitPipe(Set(b675),Block(Const(())),None)
  x589 = VecApply(x588,0)
  x795 = DelayLine(2,b543)
  x680 = FixDivSRA(x753,Const(4))
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]])
  x548 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x648 = FixAdd(x641,x643)
  x487 = FixAdd(x485,Const(18))
  x749 = FixFMA(x778,x778,x748)
  x617 = FixDiv(x616,x779)
  x516 = UnitPipe(Set(b504),Block(Const(())),None)
  x754 = FixSLA(x680,Const(6))
  x776 = DelayLine(5,b543)
  x525 = FixLst(b520,x524)
  x712 = FixAdd(x757,x709)
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x690 = DRAMAddress(x470)
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x739 = FixAdd(x738,b479)
  x673 = CounterChainNew(List(x672))
  x791 = DelayLine(3,b543)
  x585 = VecApply(x584,0)
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
  x502 = CounterChainNew(List(x501))
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x643 = VecApply(x642,0)
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x744 = FixSLA(b542,Const(1))
  x613 = FixDiv(x612,x780)
  x600 = FixLst(Const(1),x598)
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x595 = RegNew(Const(false))
  x612 = FixDiv(x611,x779)
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762)))
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
  x482 = FixDivSRA(x739,Const(4))
  x671 = StreamInNew(BurstAckBus)
  x524 = RegRead(x506)
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x495 = DRAMIsAlloc(x468)
  x759 = DelayLine(1,x493)
  x771 = DelayLine(2,b552)
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x748 = FixFMA(x777,x777,x586)
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None)
  x632 = VecApply(x631,0)
  x786 = DelayLine(14,b626)
  x781 = DelayLine(60,x610)
  x510 = FieldApply(x509,start)
  x667 = UnrolledForeach(Set(b543),x655,Block(Const(())),List(List(b656)),List(List(b657)),None)
  x478 = CounterChainNew(List(x477))
  x763 = DelayLine(2,x485)
  x684 = FixAdd(x683,Const(3))
  x549 = CounterChainNew(Vector(x548))
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None)
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x800 = DelayLine(5,b657)
  x620 = SwitchCase(Block(Const(90)))
  x752 = FixSLA(b674,Const(1))
  x790 = DelayLine(3,x647)
  x603 = RegWrite(x595,x601,Set())
  x735 = RegRead(x595)
  x801 = DelayLine(1,x690)
  x506 = RegNew(Const(0))
  x807 = DelayLine(4,b703)
  x474 = StreamOutNew(BurstCmdBus)
  x767 = DelayLine(2,x526)
  x664 = VecApply(x663,0)
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x532 = FixAdd(x743,x527)
  x696 = RegWrite(x677,x684,Set())
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set()))
  x796 = DelayLine(2,b657)
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x740 = FixSLA(x482,Const(6))
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x596 = RegNew(Const(false))
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
  x723 = UnrolledForeach(Set(),x673,Block(Const(())),List(List(b674)),List(List(b675)),None)
  x691 = FixAdd(x689,x801)
  x501 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x486 = FixAdd(x485,Const(3))
  x803 = DelayLine(4,x693)
  x659 = VecApply(x658,0)
  x775 = DelayLine(5,b552)
  x560 = CounterChainNew(List(x559))
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None)
  x755 = FixSLA(x686,Const(6))
  x676 = RegNew(Const(0))
  x491 = FixToFix(x740,TRUE,_64,_0)
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761)))
  x708 = And(x705,x707)
Used:
  x629 = VecApply(x628,0) [Made: true]
  x760 = DelayLine(4,x495) [Made: true]
  b479 [Made: true]
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x518 = CounterNew(Const(0),x734,Const(1),Const(1)) [Made: true]
  x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  () [Made: false]
  x777 = DelayLine(6,x582) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798))) [Made: true]
  x523 = FixLeq(x522,b520) [Made: true]
  x582 = VecApply(x581,0) [Made: true]
  x762 = DelayLine(1,x486) [Made: true]
  x683 = FixSub(x753,x681) [Made: true]
  x741 = FixSLA(x488,Const(6)) [Made: true]
  x655 = CounterChainNew(List(x654)) [Made: true]
  x511 = RegWrite(x505,x510,Set()) [Made: true]
  x614 = FixDiv(x613,x781) [Made: true]
  x677 = RegNew(Const(0)) [Made: true]
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  b550 [Made: true]
  x500 = FringeDenseLoad(x468,x474,x476) [Made: true]
  x797 = DelayLine(2,x659) [Made: true]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
  x698 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  x747 = FixAdd(x746,b550) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x709 = FixSub(b702,x704) [Made: true]
  x565 = FixAdd(x745,x769) [Made: true]
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x570 = FixAdd(x747,x769) [Made: true]
  x719 = FringeDenseStore(x470,x669,x670,x671) [Made: true]
  x785 = DelayLine(14,b552) [Made: true]
  b504 [Made: true]
  x619 = SwitchCase(Block(x618)) [Made: true]
  b702 [Made: true]
  x751 = FixAdd(x750,b542) [Made: true]
  x802 = DelayLine(1,x691) [Made: true]
  b542 [Made: true]
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x770 = DelayLine(2,b543) [Made: true]
  x475 = FIFONew(Const(16)) [Made: true]
  x492 = DRAMAddress(x468) [Made: true]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x789 = DelayLine(1,x641) [Made: true]
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x485 = FixSub(x739,x483) [Made: true]
  x514 = FieldApply(x509,size) [Made: true]
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  b480 [Made: true]
  x602 = Not(x601) [Made: true]
  x766 = DelayLine(1,x529) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x734 = RegRead(x507) [Made: true]
  x774 = DelayLine(5,b562) [Made: true]
  x507 = RegNew(Const(0)) [Made: true]
  x527 = FixSub(b520,x522) [Made: true]
  x512 = FieldApply(x509,end) [Made: true]
  x678 = RegNew(Const(0)) [Made: true]
  x529 = VecApply(x764,0) [Made: true]
  x546 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x793 = DelayLine(3,b551) [Made: true]
  x761 = DelayLine(4,b480) [Made: true]
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x798 = DelayLine(5,b543) [Made: true]
  x746 = FixSLA(b550,Const(1)) [Made: true]
  x778 = DelayLine(12,x589) [Made: true]
  x598 = VecApply(x597,0) [Made: true]
  b561 [Made: true]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x630 = FixMul(x629,Const(0.099999904632568359375)) [Made: true]
  x788 = DelayLine(14,b543) [Made: true]
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x625 = CounterChainNew(List(x624)) [Made: true]
  x665 = FixAdd(x797,x664) [Made: true]
  x522 = RegRead(x505) [Made: true]
  x493 = FixAdd(x491,x758) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  b551 [Made: true]
  x519 = CounterChainNew(List(x518)) [Made: true]
  x742 = FixSLA(b503,Const(1)) [Made: true]
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x697 = RegWrite(x678,x687,Set()) [Made: true]
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
  x488 = FixDivSRA(x487,Const(4)) [Made: true]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x537 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: true]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  x476 = StreamInNew(BurstDataBus()) [Made: true]
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x526 = And(x523,x525) [Made: true]
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x489 = FixSLA(x488,Const(4)) [Made: true]
  x547 = CounterChainNew(List(x546)) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
  x647 = FixEql(b550,Const(0)) [Made: true]
  x701 = CounterChainNew(List(x700)) [Made: true]
  x515 = RegWrite(x507,x514,Set()) [Made: true]
  x738 = FixSLA(b479,Const(1)) [Made: true]
  x654 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  b503 [Made: true]
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x792 = DelayLine(3,b553) [Made: true]
  x633 = FixMul(x630,x784) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd]) [Made: true]
  x541 = CounterChainNew(List(x540)) [Made: true]
  b657 [Made: true]
  x765 = DelayLine(2,b504) [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  b674 [Made: true]
  x773 = DelayLine(5,b561) [Made: true]
  x794 = DelayLine(1,b656) [Made: true]
  x586 = FixMul(x585,x585) [Made: true]
  x662 = FixAdd(x751,x794) [Made: true]
  x718 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
  x750 = FixSLA(b542,Const(1)) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x513 = RegWrite(x506,x512,Set()) [Made: true]
  x745 = FixAdd(x744,b542) [Made: true]
  x573 = FixSub(x567,x572) [Made: true]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x601 = And(x599,x600) [Made: true]
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b562 [Made: true]
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803))) [Made: true]
  x772 = DelayLine(2,b562) [Made: true]
  x743 = FixAdd(x742,b503) [Made: true]
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None) [Made: true]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x641 = VecApply(x640,0) [Made: true]
  x572 = VecApply(x571,0) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x787 = DelayLine(14,b627) [Made: true]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761))) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x540 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x672 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x764 = DelayLine(1,x528) [Made: true]
  x604 = RegWrite(x596,x602,Set()) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x784 = DelayLine(6,x632) [Made: true]
  x736 = RegRead(x596) [Made: true]
  x567 = VecApply(x566,0) [Made: true]
  x737 = RegRead(x678) [Made: true]
  x509 = VecApply(x508,0) [Made: true]
  x649 = Mux(x790,x789,x648) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x599 = FixLst(Const(0),x598) [Made: true]
  x477 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true)))) [Made: true]
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x758 = DelayLine(1,x492) [Made: true]
  b552 [Made: true]
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x799 = DelayLine(3,x662) [Made: true]
  x621 = Switch(List(x735, x736),Block(x620)) [Made: true]
  x483 = FixSLA(x482,Const(4)) [Made: true]
  x700 = CounterNew(Const(0),x737,Const(1),Const(1)) [Made: true]
  b520 [Made: true]
  b626 [Made: true]
  x769 = DelayLine(1,b561) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  b521 [Made: true]
  x768 = DelayLine(2,b521) [Made: true]
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x695 = RegWrite(x676,x683,Set()) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  x505 = RegNew(Const(0)) [Made: true]
  x653 = UnrolledReduce(Set(b543),x547,Block((x544) => Const(())),List(List(b550)),List(List(b552)),None) [Made: true]
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
  x722 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
  90 [Made: false]
  b675 [Made: true]
  x589 = VecApply(x588,0) [Made: true]
  x795 = DelayLine(2,b543) [Made: true]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x548 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x648 = FixAdd(x641,x643) [Made: true]
  x487 = FixAdd(x485,Const(18)) [Made: true]
  x749 = FixFMA(x778,x778,x748) [Made: true]
  x617 = FixDiv(x616,x779) [Made: true]
  x516 = UnitPipe(Set(b504),Block(Const(())),None) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  b553 [Made: true]
  x776 = DelayLine(5,b543) [Made: true]
  x525 = FixLst(b520,x524) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  x739 = FixAdd(x738,b479) [Made: true]
  x673 = CounterChainNew(List(x672)) [Made: true]
  x791 = DelayLine(3,b543) [Made: true]
  x585 = VecApply(x584,0) [Made: true]
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None) [Made: true]
  x502 = CounterChainNew(List(x501)) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x643 = VecApply(x642,0) [Made: true]
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x744 = FixSLA(b542,Const(1)) [Made: true]
  b703 [Made: true]
  b656 [Made: true]
  x613 = FixDiv(x612,x780) [Made: true]
  x600 = FixLst(Const(1),x598) [Made: true]
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x595 = RegNew(Const(false)) [Made: true]
  x612 = FixDiv(x611,x779) [Made: true]
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762))) [Made: true]
  b627 [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
  x482 = FixDivSRA(x739,Const(4)) [Made: true]
  x671 = StreamInNew(BurstAckBus) [Made: true]
  x524 = RegRead(x506) [Made: true]
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x495 = DRAMIsAlloc(x468) [Made: true]
  x759 = DelayLine(1,x493) [Made: true]
  x771 = DelayLine(2,b552) [Made: true]
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x748 = FixFMA(x777,x777,x586) [Made: true]
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None) [Made: true]
  x632 = VecApply(x631,0) [Made: true]
  x786 = DelayLine(14,b626) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
  x510 = FieldApply(x509,start) [Made: true]
  x667 = UnrolledForeach(Set(b543),x655,Block(Const(())),List(List(b656)),List(List(b657)),None) [Made: true]
  x478 = CounterChainNew(List(x477)) [Made: true]
  x763 = DelayLine(2,x485) [Made: true]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x549 = CounterChainNew(Vector(x548)) [Made: true]
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None) [Made: true]
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807))) [Made: true]
  x800 = DelayLine(5,b657) [Made: true]
  x620 = SwitchCase(Block(Const(90))) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x790 = DelayLine(3,x647) [Made: true]
  x603 = RegWrite(x595,x601,Set()) [Made: true]
  x735 = RegRead(x595) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x506 = RegNew(Const(0)) [Made: true]
  x807 = DelayLine(4,b703) [Made: true]
  x474 = StreamOutNew(BurstCmdBus) [Made: true]
  x767 = DelayLine(2,x526) [Made: true]
  x664 = VecApply(x663,0) [Made: true]
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x532 = FixAdd(x743,x527) [Made: true]
  x696 = RegWrite(x677,x684,Set()) [Made: true]
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set())) [Made: true]
  x796 = DelayLine(2,b657) [Made: true]
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x740 = FixSLA(x482,Const(6)) [Made: true]
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x596 = RegNew(Const(false)) [Made: true]
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504))) [Made: true]
  x723 = UnrolledForeach(Set(),x673,Block(Const(())),List(List(b674)),List(List(b675)),None) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x501 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x486 = FixAdd(x485,Const(3)) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x659 = VecApply(x658,0) [Made: true]
  b543 [Made: true]
  x775 = DelayLine(5,b552) [Made: true]
  x560 = CounterChainNew(List(x559)) [Made: true]
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: true]
  x491 = FixToFix(x740,TRUE,_64,_0) [Made: true]
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761))) [Made: true]
  x708 = And(x705,x707) [Made: true]
Inputs for x444 are (Set(x468, x470) ++ Set() ++ Set(x468, x670, x669, x476, x470, x671, x474) ++ Set()) diff Set(x472, x538, x724, x471, x541, x540, x668, x473, x539) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x629 = VecApply(x628,0)
  x760 = DelayLine(4,x495)
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x518 = CounterNew(Const(0),x734,Const(1),Const(1))
  x777 = DelayLine(6,x582)
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798)))
  x523 = FixLeq(x522,b520)
  x582 = VecApply(x581,0)
  x762 = DelayLine(1,x486)
  x683 = FixSub(x753,x681)
  x741 = FixSLA(x488,Const(6))
  x655 = CounterChainNew(List(x654))
  x511 = RegWrite(x505,x510,Set())
  x614 = FixDiv(x613,x781)
  x677 = RegNew(Const(0))
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x500 = FringeDenseLoad(x468,x474,x476)
  x797 = DelayLine(2,x659)
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
  x698 = UnitPipe(Set(),Block(Const(())),None)
  x747 = FixAdd(x746,b550)
  x538 = UnitPipe(Set(),Block(Const(())),None)
  x670 = StreamOutNew(BurstFullDataBus())
  x782 = DelayLine(80,x610)
  x709 = FixSub(b702,x704)
  x565 = FixAdd(x745,x769)
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x724 = UnitPipe(Set(),Block(Const(())),None)
  x570 = FixAdd(x747,x769)
  x719 = FringeDenseStore(x470,x669,x670,x671)
  x785 = DelayLine(14,b552)
  x619 = SwitchCase(Block(x618))
  x751 = FixAdd(x750,b542)
  x802 = DelayLine(1,x691)
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x770 = DelayLine(2,b543)
  x475 = FIFONew(Const(16))
  x492 = DRAMAddress(x468)
  x756 = FixSLA(b674,Const(1))
  x789 = DelayLine(1,x641)
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x485 = FixSub(x739,x483)
  x514 = FieldApply(x509,size)
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x806 = DelayLine(4,x708)
  x602 = Not(x601)
  x766 = DelayLine(1,x529)
  x687 = FixSLA(x686,Const(4))
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x734 = RegRead(x507)
  x774 = DelayLine(5,b562)
  x507 = RegNew(Const(0))
  x527 = FixSub(b520,x522)
  x512 = FieldApply(x509,end)
  x678 = RegNew(Const(0))
  x529 = VecApply(x764,0)
  x546 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x793 = DelayLine(3,b551)
  x761 = DelayLine(4,b480)
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x714 = VecApply(x713,0)
  x798 = DelayLine(5,b543)
  x746 = FixSLA(b550,Const(1))
  x778 = DelayLine(12,x589)
  x598 = VecApply(x597,0)
  x693 = DRAMIsAlloc(x470)
  x630 = FixMul(x629,Const(0.099999904632568359375))
  x788 = DelayLine(14,b543)
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x625 = CounterChainNew(List(x624))
  x665 = FixAdd(x797,x664)
  x522 = RegRead(x505)
  x493 = FixAdd(x491,x758)
  x757 = FixAdd(x756,b674)
  x519 = CounterChainNew(List(x518))
  x742 = FixSLA(b503,Const(1))
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x697 = RegWrite(x678,x687,Set())
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x615 = FixDiv(x614,x782)
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None)
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
  x488 = FixDivSRA(x487,Const(4))
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x753 = FixAdd(x752,b674)
  x537 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None)
  x669 = StreamOutNew(BurstCmdBus)
  x686 = FixDivSRA(x685,Const(4))
  x476 = StreamInNew(BurstDataBus())
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x526 = And(x523,x525)
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x489 = FixSLA(x488,Const(4))
  x547 = CounterChainNew(List(x546))
  x706 = RegRead(x677)
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
  x647 = FixEql(b550,Const(0))
  x701 = CounterChainNew(List(x700))
  x515 = RegWrite(x507,x514,Set())
  x738 = FixSLA(b479,Const(1))
  x654 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x779 = DelayLine(20,x610)
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x792 = DelayLine(3,b553)
  x633 = FixMul(x630,x784)
  x805 = DelayLine(2,x708)
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
  x541 = CounterChainNew(List(x540))
  x765 = DelayLine(2,b504)
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x773 = DelayLine(5,b561)
  x794 = DelayLine(1,b656)
  x586 = FixMul(x585,x585)
  x662 = FixAdd(x751,x794)
  x718 = UnitPipe(Set(b675),Block(Const(())),None)
  x750 = FixSLA(b542,Const(1))
  x618 = FixSub(x615,x783)
  x513 = RegWrite(x506,x512,Set())
  x745 = FixAdd(x744,b542)
  x573 = FixSub(x567,x572)
  x689 = FixToFix(x754,TRUE,_64,_0)
  x601 = And(x599,x600)
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x772 = DelayLine(2,b562)
  x743 = FixAdd(x742,b503)
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None)
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x641 = VecApply(x640,0)
  x572 = VecApply(x571,0)
  x611 = FixDiv(Const(100),x610)
  x787 = DelayLine(14,b627)
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761)))
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x540 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x672 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x764 = DelayLine(1,x528)
  x604 = RegWrite(x596,x602,Set())
  x681 = FixSLA(x680,Const(4))
  x784 = DelayLine(6,x632)
  x736 = RegRead(x596)
  x567 = VecApply(x566,0)
  x737 = RegRead(x678)
  x509 = VecApply(x508,0)
  x649 = Mux(x790,x789,x648)
  x616 = FixDiv(Const(10),x610)
  x599 = FixLst(Const(0),x598)
  x477 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true))))
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x758 = DelayLine(1,x492)
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x799 = DelayLine(3,x662)
  x621 = Switch(List(x735, x736),Block(x620))
  x483 = FixSLA(x482,Const(4))
  x700 = CounterNew(Const(0),x737,Const(1),Const(1))
  x769 = DelayLine(1,b561)
  x668 = UnrolledForeach(Set(),x541,Block(Const(())),List(List(b542)),List(List(b543)),None)
  x685 = FixAdd(x683,Const(18))
  x768 = DelayLine(2,b521)
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x695 = RegWrite(x676,x683,Set())
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x505 = RegNew(Const(0))
  x653 = UnrolledReduce(Set(b543),x547,Block((x544) => Const(())),List(List(b550)),List(List(b552)),None)
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]])
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
  x722 = UnitPipe(Set(b675),Block(Const(())),None)
  x589 = VecApply(x588,0)
  x795 = DelayLine(2,b543)
  x680 = FixDivSRA(x753,Const(4))
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]])
  x548 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x648 = FixAdd(x641,x643)
  x487 = FixAdd(x485,Const(18))
  x749 = FixFMA(x778,x778,x748)
  x617 = FixDiv(x616,x779)
  x516 = UnitPipe(Set(b504),Block(Const(())),None)
  x754 = FixSLA(x680,Const(6))
  x776 = DelayLine(5,b543)
  x525 = FixLst(b520,x524)
  x712 = FixAdd(x757,x709)
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x690 = DRAMAddress(x470)
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x739 = FixAdd(x738,b479)
  x673 = CounterChainNew(List(x672))
  x791 = DelayLine(3,b543)
  x585 = VecApply(x584,0)
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
  x502 = CounterChainNew(List(x501))
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x643 = VecApply(x642,0)
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x744 = FixSLA(b542,Const(1))
  x613 = FixDiv(x612,x780)
  x600 = FixLst(Const(1),x598)
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x595 = RegNew(Const(false))
  x612 = FixDiv(x611,x779)
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762)))
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
  x482 = FixDivSRA(x739,Const(4))
  x671 = StreamInNew(BurstAckBus)
  x524 = RegRead(x506)
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x495 = DRAMIsAlloc(x468)
  x759 = DelayLine(1,x493)
  x771 = DelayLine(2,b552)
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x748 = FixFMA(x777,x777,x586)
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None)
  x632 = VecApply(x631,0)
  x786 = DelayLine(14,b626)
  x781 = DelayLine(60,x610)
  x510 = FieldApply(x509,start)
  x667 = UnrolledForeach(Set(b543),x655,Block(Const(())),List(List(b656)),List(List(b657)),None)
  x478 = CounterChainNew(List(x477))
  x763 = DelayLine(2,x485)
  x684 = FixAdd(x683,Const(3))
  x549 = CounterChainNew(Vector(x548))
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None)
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x800 = DelayLine(5,b657)
  x620 = SwitchCase(Block(Const(90)))
  x752 = FixSLA(b674,Const(1))
  x790 = DelayLine(3,x647)
  x603 = RegWrite(x595,x601,Set())
  x735 = RegRead(x595)
  x801 = DelayLine(1,x690)
  x506 = RegNew(Const(0))
  x807 = DelayLine(4,b703)
  x474 = StreamOutNew(BurstCmdBus)
  x767 = DelayLine(2,x526)
  x664 = VecApply(x663,0)
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x532 = FixAdd(x743,x527)
  x696 = RegWrite(x677,x684,Set())
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set()))
  x796 = DelayLine(2,b657)
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x740 = FixSLA(x482,Const(6))
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x596 = RegNew(Const(false))
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
  x723 = UnrolledForeach(Set(),x673,Block(Const(())),List(List(b674)),List(List(b675)),None)
  x691 = FixAdd(x689,x801)
  x501 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x486 = FixAdd(x485,Const(3))
  x803 = DelayLine(4,x693)
  x659 = VecApply(x658,0)
  x775 = DelayLine(5,b552)
  x560 = CounterChainNew(List(x559))
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None)
  x755 = FixSLA(x686,Const(6))
  x676 = RegNew(Const(0))
  x491 = FixToFix(x740,TRUE,_64,_0)
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761)))
  x708 = And(x705,x707)
Used:
  x629 = VecApply(x628,0) [Made: true]
  x760 = DelayLine(4,x495) [Made: true]
  b479 [Made: true]
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x518 = CounterNew(Const(0),x734,Const(1),Const(1)) [Made: true]
  x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  () [Made: false]
  x777 = DelayLine(6,x582) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798))) [Made: true]
  x523 = FixLeq(x522,b520) [Made: true]
  x582 = VecApply(x581,0) [Made: true]
  x762 = DelayLine(1,x486) [Made: true]
  x683 = FixSub(x753,x681) [Made: true]
  x741 = FixSLA(x488,Const(6)) [Made: true]
  x655 = CounterChainNew(List(x654)) [Made: true]
  x511 = RegWrite(x505,x510,Set()) [Made: true]
  x614 = FixDiv(x613,x781) [Made: true]
  x677 = RegNew(Const(0)) [Made: true]
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  b550 [Made: true]
  x500 = FringeDenseLoad(x468,x474,x476) [Made: true]
  x797 = DelayLine(2,x659) [Made: true]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
  x698 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  x747 = FixAdd(x746,b550) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x709 = FixSub(b702,x704) [Made: true]
  x565 = FixAdd(x745,x769) [Made: true]
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x570 = FixAdd(x747,x769) [Made: true]
  x719 = FringeDenseStore(x470,x669,x670,x671) [Made: true]
  x785 = DelayLine(14,b552) [Made: true]
  b504 [Made: true]
  x619 = SwitchCase(Block(x618)) [Made: true]
  b702 [Made: true]
  x751 = FixAdd(x750,b542) [Made: true]
  x802 = DelayLine(1,x691) [Made: true]
  b542 [Made: true]
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x770 = DelayLine(2,b543) [Made: true]
  x475 = FIFONew(Const(16)) [Made: true]
  x492 = DRAMAddress(x468) [Made: true]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x789 = DelayLine(1,x641) [Made: true]
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x485 = FixSub(x739,x483) [Made: true]
  x514 = FieldApply(x509,size) [Made: true]
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  b480 [Made: true]
  x602 = Not(x601) [Made: true]
  x766 = DelayLine(1,x529) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x734 = RegRead(x507) [Made: true]
  x774 = DelayLine(5,b562) [Made: true]
  x507 = RegNew(Const(0)) [Made: true]
  x527 = FixSub(b520,x522) [Made: true]
  x512 = FieldApply(x509,end) [Made: true]
  x678 = RegNew(Const(0)) [Made: true]
  x529 = VecApply(x764,0) [Made: true]
  x546 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x793 = DelayLine(3,b551) [Made: true]
  x761 = DelayLine(4,b480) [Made: true]
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x798 = DelayLine(5,b543) [Made: true]
  x746 = FixSLA(b550,Const(1)) [Made: true]
  x778 = DelayLine(12,x589) [Made: true]
  x598 = VecApply(x597,0) [Made: true]
  b561 [Made: true]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x630 = FixMul(x629,Const(0.099999904632568359375)) [Made: true]
  x788 = DelayLine(14,b543) [Made: true]
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x625 = CounterChainNew(List(x624)) [Made: true]
  x665 = FixAdd(x797,x664) [Made: true]
  x522 = RegRead(x505) [Made: true]
  x493 = FixAdd(x491,x758) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  b551 [Made: true]
  x519 = CounterChainNew(List(x518)) [Made: true]
  x742 = FixSLA(b503,Const(1)) [Made: true]
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x697 = RegWrite(x678,x687,Set()) [Made: true]
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
  x488 = FixDivSRA(x487,Const(4)) [Made: true]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x537 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: true]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  x476 = StreamInNew(BurstDataBus()) [Made: true]
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x526 = And(x523,x525) [Made: true]
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x489 = FixSLA(x488,Const(4)) [Made: true]
  x547 = CounterChainNew(List(x546)) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
  x647 = FixEql(b550,Const(0)) [Made: true]
  x701 = CounterChainNew(List(x700)) [Made: true]
  x515 = RegWrite(x507,x514,Set()) [Made: true]
  x738 = FixSLA(b479,Const(1)) [Made: true]
  x654 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  b503 [Made: true]
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x792 = DelayLine(3,b553) [Made: true]
  x633 = FixMul(x630,x784) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd]) [Made: true]
  x541 = CounterChainNew(List(x540)) [Made: true]
  b657 [Made: true]
  x765 = DelayLine(2,b504) [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  b674 [Made: true]
  x773 = DelayLine(5,b561) [Made: true]
  x794 = DelayLine(1,b656) [Made: true]
  x586 = FixMul(x585,x585) [Made: true]
  x662 = FixAdd(x751,x794) [Made: true]
  x718 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
  x750 = FixSLA(b542,Const(1)) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x513 = RegWrite(x506,x512,Set()) [Made: true]
  x745 = FixAdd(x744,b542) [Made: true]
  x573 = FixSub(x567,x572) [Made: true]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x601 = And(x599,x600) [Made: true]
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b562 [Made: true]
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803))) [Made: true]
  x772 = DelayLine(2,b562) [Made: true]
  x743 = FixAdd(x742,b503) [Made: true]
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None) [Made: true]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x641 = VecApply(x640,0) [Made: true]
  x572 = VecApply(x571,0) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x787 = DelayLine(14,b627) [Made: true]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761))) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x540 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x672 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x764 = DelayLine(1,x528) [Made: true]
  x604 = RegWrite(x596,x602,Set()) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x784 = DelayLine(6,x632) [Made: true]
  x736 = RegRead(x596) [Made: true]
  x567 = VecApply(x566,0) [Made: true]
  x737 = RegRead(x678) [Made: true]
  x509 = VecApply(x508,0) [Made: true]
  x649 = Mux(x790,x789,x648) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x599 = FixLst(Const(0),x598) [Made: true]
  x477 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true)))) [Made: true]
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x758 = DelayLine(1,x492) [Made: true]
  b552 [Made: true]
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x799 = DelayLine(3,x662) [Made: true]
  x621 = Switch(List(x735, x736),Block(x620)) [Made: true]
  x483 = FixSLA(x482,Const(4)) [Made: true]
  x700 = CounterNew(Const(0),x737,Const(1),Const(1)) [Made: true]
  b520 [Made: true]
  b626 [Made: true]
  x769 = DelayLine(1,b561) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  b521 [Made: true]
  x768 = DelayLine(2,b521) [Made: true]
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x695 = RegWrite(x676,x683,Set()) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  x505 = RegNew(Const(0)) [Made: true]
  x653 = UnrolledReduce(Set(b543),x547,Block((x544) => Const(())),List(List(b550)),List(List(b552)),None) [Made: true]
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
  x722 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
  90 [Made: false]
  b675 [Made: true]
  x589 = VecApply(x588,0) [Made: true]
  x795 = DelayLine(2,b543) [Made: true]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x548 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x648 = FixAdd(x641,x643) [Made: true]
  x487 = FixAdd(x485,Const(18)) [Made: true]
  x749 = FixFMA(x778,x778,x748) [Made: true]
  x617 = FixDiv(x616,x779) [Made: true]
  x516 = UnitPipe(Set(b504),Block(Const(())),None) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  b553 [Made: true]
  x776 = DelayLine(5,b543) [Made: true]
  x525 = FixLst(b520,x524) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  x739 = FixAdd(x738,b479) [Made: true]
  x673 = CounterChainNew(List(x672)) [Made: true]
  x791 = DelayLine(3,b543) [Made: true]
  x585 = VecApply(x584,0) [Made: true]
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None) [Made: true]
  x502 = CounterChainNew(List(x501)) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x643 = VecApply(x642,0) [Made: true]
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x744 = FixSLA(b542,Const(1)) [Made: true]
  b703 [Made: true]
  b656 [Made: true]
  x613 = FixDiv(x612,x780) [Made: true]
  x600 = FixLst(Const(1),x598) [Made: true]
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x595 = RegNew(Const(false)) [Made: true]
  x612 = FixDiv(x611,x779) [Made: true]
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762))) [Made: true]
  b627 [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
  x482 = FixDivSRA(x739,Const(4)) [Made: true]
  x671 = StreamInNew(BurstAckBus) [Made: true]
  x524 = RegRead(x506) [Made: true]
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x495 = DRAMIsAlloc(x468) [Made: true]
  x759 = DelayLine(1,x493) [Made: true]
  x771 = DelayLine(2,b552) [Made: true]
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x748 = FixFMA(x777,x777,x586) [Made: true]
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None) [Made: true]
  x632 = VecApply(x631,0) [Made: true]
  x786 = DelayLine(14,b626) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
  x510 = FieldApply(x509,start) [Made: true]
  x667 = UnrolledForeach(Set(b543),x655,Block(Const(())),List(List(b656)),List(List(b657)),None) [Made: true]
  x478 = CounterChainNew(List(x477)) [Made: true]
  x763 = DelayLine(2,x485) [Made: true]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x549 = CounterChainNew(Vector(x548)) [Made: true]
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None) [Made: true]
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807))) [Made: true]
  x800 = DelayLine(5,b657) [Made: true]
  x620 = SwitchCase(Block(Const(90))) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x790 = DelayLine(3,x647) [Made: true]
  x603 = RegWrite(x595,x601,Set()) [Made: true]
  x735 = RegRead(x595) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x506 = RegNew(Const(0)) [Made: true]
  x807 = DelayLine(4,b703) [Made: true]
  x474 = StreamOutNew(BurstCmdBus) [Made: true]
  x767 = DelayLine(2,x526) [Made: true]
  x664 = VecApply(x663,0) [Made: true]
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x532 = FixAdd(x743,x527) [Made: true]
  x696 = RegWrite(x677,x684,Set()) [Made: true]
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set())) [Made: true]
  x796 = DelayLine(2,b657) [Made: true]
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x740 = FixSLA(x482,Const(6)) [Made: true]
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x596 = RegNew(Const(false)) [Made: true]
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504))) [Made: true]
  x723 = UnrolledForeach(Set(),x673,Block(Const(())),List(List(b674)),List(List(b675)),None) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x501 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x486 = FixAdd(x485,Const(3)) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x659 = VecApply(x658,0) [Made: true]
  b543 [Made: true]
  x775 = DelayLine(5,b552) [Made: true]
  x560 = CounterChainNew(List(x559)) [Made: true]
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: true]
  x491 = FixToFix(x740,TRUE,_64,_0) [Made: true]
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761))) [Made: true]
  x708 = And(x705,x707) [Made: true]
Inputs for x444 are (Set(x468, x470) ++ Set() ++ Set(x468, x670, x669, x476, x470, x671, x474) ++ Set()) diff Set(x472, x538, x724, x471, x541, x540, x668, x473, x539) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x444 = AccelScope(Block(Const(())))
 - x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - x670 = StreamOutNew(BurstFullDataBus())
 - x669 = StreamOutNew(BurstCmdBus)
 - x476 = StreamInNew(BurstDataBus())
 - x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - x671 = StreamInNew(BurstAckBus)
 - x474 = StreamOutNew(BurstCmdBus)
 - x468_A_dram
 - x670
 - x669
 - x476
 - x470_out_host
 - x671
 - x474
Stms:
  x760 = DelayLine(4,x495)
  x518 = CounterNew(Const(0),x734,Const(1),Const(1))
  x523 = FixLeq(x522,b520)
  x762 = DelayLine(1,x486)
  x741 = FixSLA(x488,Const(6))
  x511 = RegWrite(x505,x510,Set())
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x500 = FringeDenseLoad(x468,x474,x476)
  x475 = FIFONew(Const(16))
  x492 = DRAMAddress(x468)
  x485 = FixSub(x739,x483)
  x514 = FieldApply(x509,size)
  x766 = DelayLine(1,x529)
  x734 = RegRead(x507)
  x507 = RegNew(Const(0))
  x527 = FixSub(b520,x522)
  x512 = FieldApply(x509,end)
  x529 = VecApply(x764,0)
  x761 = DelayLine(4,b480)
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x522 = RegRead(x505)
  x493 = FixAdd(x491,x758)
  x519 = CounterChainNew(List(x518))
  x742 = FixSLA(b503,Const(1))
  x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None)
  x488 = FixDivSRA(x487,Const(4))
  x537 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None)
  x476 = StreamInNew(BurstDataBus())
  x526 = And(x523,x525)
  x489 = FixSLA(x488,Const(4))
  x515 = RegWrite(x507,x514,Set())
  x738 = FixSLA(b479,Const(1))
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
  x765 = DelayLine(2,b504)
  x513 = RegWrite(x506,x512,Set())
  x743 = FixAdd(x742,b503)
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761)))
  x764 = DelayLine(1,x528)
  x509 = VecApply(x508,0)
  x477 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true))))
  x758 = DelayLine(1,x492)
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x483 = FixSLA(x482,Const(4))
  x768 = DelayLine(2,b521)
  x505 = RegNew(Const(0))
  x487 = FixAdd(x485,Const(18))
  x516 = UnitPipe(Set(b504),Block(Const(())),None)
  x525 = FixLst(b520,x524)
  x739 = FixAdd(x738,b479)
  x502 = CounterChainNew(List(x501))
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762)))
  x482 = FixDivSRA(x739,Const(4))
  x524 = RegRead(x506)
  x495 = DRAMIsAlloc(x468)
  x759 = DelayLine(1,x493)
  x510 = FieldApply(x509,start)
  x478 = CounterChainNew(List(x477))
  x763 = DelayLine(2,x485)
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None)
  x506 = RegNew(Const(0))
  x474 = StreamOutNew(BurstCmdBus)
  x767 = DelayLine(2,x526)
  x532 = FixAdd(x743,x527)
  x740 = FixSLA(x482,Const(6))
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
  x501 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x486 = FixAdd(x485,Const(3))
  x491 = FixToFix(x740,TRUE,_64,_0)
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761)))
Used:
  x760 = DelayLine(4,x495) [Made: true]
  b479 [Made: true]
  x518 = CounterNew(Const(0),x734,Const(1),Const(1)) [Made: true]
  x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  () [Made: false]
  x523 = FixLeq(x522,b520) [Made: true]
  x762 = DelayLine(1,x486) [Made: true]
  x741 = FixSLA(x488,Const(6)) [Made: true]
  x511 = RegWrite(x505,x510,Set()) [Made: true]
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  b504 [Made: true]
  x475 = FIFONew(Const(16)) [Made: true]
  x492 = DRAMAddress(x468) [Made: true]
  x485 = FixSub(x739,x483) [Made: true]
  x514 = FieldApply(x509,size) [Made: true]
  b480 [Made: true]
  x766 = DelayLine(1,x529) [Made: true]
  x734 = RegRead(x507) [Made: true]
  x507 = RegNew(Const(0)) [Made: true]
  x527 = FixSub(b520,x522) [Made: true]
  x512 = FieldApply(x509,end) [Made: true]
  x529 = VecApply(x764,0) [Made: true]
  x761 = DelayLine(4,b480) [Made: true]
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x522 = RegRead(x505) [Made: true]
  x493 = FixAdd(x491,x758) [Made: true]
  x519 = CounterChainNew(List(x518)) [Made: true]
  x742 = FixSLA(b503,Const(1)) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x488 = FixDivSRA(x487,Const(4)) [Made: true]
  x476 = StreamInNew(BurstDataBus()) [Made: true]
  x526 = And(x523,x525) [Made: true]
  x489 = FixSLA(x488,Const(4)) [Made: true]
  x515 = RegWrite(x507,x514,Set()) [Made: true]
  x738 = FixSLA(b479,Const(1)) [Made: true]
  b503 [Made: true]
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd]) [Made: true]
  x765 = DelayLine(2,b504) [Made: true]
  x513 = RegWrite(x506,x512,Set()) [Made: true]
  x743 = FixAdd(x742,b503) [Made: true]
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761))) [Made: true]
  x764 = DelayLine(1,x528) [Made: true]
  x509 = VecApply(x508,0) [Made: true]
  x477 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true)))) [Made: true]
  x758 = DelayLine(1,x492) [Made: true]
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x483 = FixSLA(x482,Const(4)) [Made: true]
  b520 [Made: true]
  b521 [Made: true]
  x768 = DelayLine(2,b521) [Made: true]
  x505 = RegNew(Const(0)) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x487 = FixAdd(x485,Const(18)) [Made: true]
  x516 = UnitPipe(Set(b504),Block(Const(())),None) [Made: true]
  x525 = FixLst(b520,x524) [Made: true]
  x739 = FixAdd(x738,b479) [Made: true]
  x502 = CounterChainNew(List(x501)) [Made: true]
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762))) [Made: true]
  x482 = FixDivSRA(x739,Const(4)) [Made: true]
  x524 = RegRead(x506) [Made: true]
  x495 = DRAMIsAlloc(x468) [Made: true]
  x759 = DelayLine(1,x493) [Made: true]
  x510 = FieldApply(x509,start) [Made: true]
  x478 = CounterChainNew(List(x477)) [Made: true]
  x763 = DelayLine(2,x485) [Made: true]
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None) [Made: true]
  x506 = RegNew(Const(0)) [Made: true]
  x474 = StreamOutNew(BurstCmdBus) [Made: true]
  x767 = DelayLine(2,x526) [Made: true]
  x532 = FixAdd(x743,x527) [Made: true]
  x740 = FixSLA(x482,Const(6)) [Made: true]
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504))) [Made: true]
  x501 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x486 = FixAdd(x485,Const(3)) [Made: true]
  x491 = FixToFix(x740,TRUE,_64,_0) [Made: true]
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761))) [Made: true]
Inputs for x538 are (Set(x468, x472, x471, x473) ++ Set() ++ Set(x468, x476, x474) ++ Set()) diff Set(x500, x475, x499, x537, x477, x502, x478, x501) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x760 = DelayLine(4,x495)
  x518 = CounterNew(Const(0),x734,Const(1),Const(1))
  x523 = FixLeq(x522,b520)
  x762 = DelayLine(1,x486)
  x741 = FixSLA(x488,Const(6))
  x511 = RegWrite(x505,x510,Set())
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x500 = FringeDenseLoad(x468,x474,x476)
  x475 = FIFONew(Const(16))
  x492 = DRAMAddress(x468)
  x485 = FixSub(x739,x483)
  x514 = FieldApply(x509,size)
  x766 = DelayLine(1,x529)
  x734 = RegRead(x507)
  x507 = RegNew(Const(0))
  x527 = FixSub(b520,x522)
  x512 = FieldApply(x509,end)
  x529 = VecApply(x764,0)
  x761 = DelayLine(4,b480)
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x522 = RegRead(x505)
  x493 = FixAdd(x491,x758)
  x519 = CounterChainNew(List(x518))
  x742 = FixSLA(b503,Const(1))
  x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None)
  x488 = FixDivSRA(x487,Const(4))
  x537 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None)
  x476 = StreamInNew(BurstDataBus())
  x526 = And(x523,x525)
  x489 = FixSLA(x488,Const(4))
  x515 = RegWrite(x507,x514,Set())
  x738 = FixSLA(b479,Const(1))
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
  x765 = DelayLine(2,b504)
  x513 = RegWrite(x506,x512,Set())
  x743 = FixAdd(x742,b503)
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761)))
  x764 = DelayLine(1,x528)
  x509 = VecApply(x508,0)
  x477 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true))))
  x758 = DelayLine(1,x492)
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x483 = FixSLA(x482,Const(4))
  x768 = DelayLine(2,b521)
  x505 = RegNew(Const(0))
  x487 = FixAdd(x485,Const(18))
  x516 = UnitPipe(Set(b504),Block(Const(())),None)
  x525 = FixLst(b520,x524)
  x739 = FixAdd(x738,b479)
  x502 = CounterChainNew(List(x501))
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762)))
  x482 = FixDivSRA(x739,Const(4))
  x524 = RegRead(x506)
  x495 = DRAMIsAlloc(x468)
  x759 = DelayLine(1,x493)
  x510 = FieldApply(x509,start)
  x478 = CounterChainNew(List(x477))
  x763 = DelayLine(2,x485)
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None)
  x506 = RegNew(Const(0))
  x474 = StreamOutNew(BurstCmdBus)
  x767 = DelayLine(2,x526)
  x532 = FixAdd(x743,x527)
  x740 = FixSLA(x482,Const(6))
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
  x501 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x486 = FixAdd(x485,Const(3))
  x491 = FixToFix(x740,TRUE,_64,_0)
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761)))
Used:
  x760 = DelayLine(4,x495) [Made: true]
  b479 [Made: true]
  x518 = CounterNew(Const(0),x734,Const(1),Const(1)) [Made: true]
  x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  () [Made: false]
  x523 = FixLeq(x522,b520) [Made: true]
  x762 = DelayLine(1,x486) [Made: true]
  x741 = FixSLA(x488,Const(6)) [Made: true]
  x511 = RegWrite(x505,x510,Set()) [Made: true]
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  b504 [Made: true]
  x475 = FIFONew(Const(16)) [Made: true]
  x492 = DRAMAddress(x468) [Made: true]
  x485 = FixSub(x739,x483) [Made: true]
  x514 = FieldApply(x509,size) [Made: true]
  b480 [Made: true]
  x766 = DelayLine(1,x529) [Made: true]
  x734 = RegRead(x507) [Made: true]
  x507 = RegNew(Const(0)) [Made: true]
  x527 = FixSub(b520,x522) [Made: true]
  x512 = FieldApply(x509,end) [Made: true]
  x529 = VecApply(x764,0) [Made: true]
  x761 = DelayLine(4,b480) [Made: true]
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x522 = RegRead(x505) [Made: true]
  x493 = FixAdd(x491,x758) [Made: true]
  x519 = CounterChainNew(List(x518)) [Made: true]
  x742 = FixSLA(b503,Const(1)) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x488 = FixDivSRA(x487,Const(4)) [Made: true]
  x476 = StreamInNew(BurstDataBus()) [Made: true]
  x526 = And(x523,x525) [Made: true]
  x489 = FixSLA(x488,Const(4)) [Made: true]
  x515 = RegWrite(x507,x514,Set()) [Made: true]
  x738 = FixSLA(b479,Const(1)) [Made: true]
  b503 [Made: true]
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd]) [Made: true]
  x765 = DelayLine(2,b504) [Made: true]
  x513 = RegWrite(x506,x512,Set()) [Made: true]
  x743 = FixAdd(x742,b503) [Made: true]
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761))) [Made: true]
  x764 = DelayLine(1,x528) [Made: true]
  x509 = VecApply(x508,0) [Made: true]
  x477 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true)))) [Made: true]
  x758 = DelayLine(1,x492) [Made: true]
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x483 = FixSLA(x482,Const(4)) [Made: true]
  b520 [Made: true]
  b521 [Made: true]
  x768 = DelayLine(2,b521) [Made: true]
  x505 = RegNew(Const(0)) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x487 = FixAdd(x485,Const(18)) [Made: true]
  x516 = UnitPipe(Set(b504),Block(Const(())),None) [Made: true]
  x525 = FixLst(b520,x524) [Made: true]
  x739 = FixAdd(x738,b479) [Made: true]
  x502 = CounterChainNew(List(x501)) [Made: true]
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762))) [Made: true]
  x482 = FixDivSRA(x739,Const(4)) [Made: true]
  x524 = RegRead(x506) [Made: true]
  x495 = DRAMIsAlloc(x468) [Made: true]
  x759 = DelayLine(1,x493) [Made: true]
  x510 = FieldApply(x509,start) [Made: true]
  x478 = CounterChainNew(List(x477)) [Made: true]
  x763 = DelayLine(2,x485) [Made: true]
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None) [Made: true]
  x506 = RegNew(Const(0)) [Made: true]
  x474 = StreamOutNew(BurstCmdBus) [Made: true]
  x767 = DelayLine(2,x526) [Made: true]
  x532 = FixAdd(x743,x527) [Made: true]
  x740 = FixSLA(x482,Const(6)) [Made: true]
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504))) [Made: true]
  x501 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x486 = FixAdd(x485,Const(3)) [Made: true]
  x491 = FixToFix(x740,TRUE,_64,_0) [Made: true]
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761))) [Made: true]
Inputs for x538 are (Set(x468, x472, x471, x473) ++ Set() ++ Set(x468, x476, x474) ++ Set()) diff Set(x500, x475, x499, x537, x477, x502, x478, x501) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x538 = UnitPipe(Set(),Block(Const(())),None)
 - x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x476 = StreamInNew(BurstDataBus())
 - x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x474 = StreamOutNew(BurstCmdBus)
 - x468_A_dram
 - x472_A_sram_1
 - x471_A_sram_0
 - x476
 - x473_A_sram_2
 - x474
Stms:
  x760 = DelayLine(4,x495)
  x762 = DelayLine(1,x486)
  x741 = FixSLA(x488,Const(6))
  x492 = DRAMAddress(x468)
  x485 = FixSub(x739,x483)
  x761 = DelayLine(4,b480)
  x493 = FixAdd(x491,x758)
  x488 = FixDivSRA(x487,Const(4))
  x489 = FixSLA(x488,Const(4))
  x738 = FixSLA(b479,Const(1))
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761)))
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true))))
  x758 = DelayLine(1,x492)
  x483 = FixSLA(x482,Const(4))
  x487 = FixAdd(x485,Const(18))
  x739 = FixAdd(x738,b479)
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762)))
  x482 = FixDivSRA(x739,Const(4))
  x495 = DRAMIsAlloc(x468)
  x759 = DelayLine(1,x493)
  x763 = DelayLine(2,x485)
  x740 = FixSLA(x482,Const(6))
  x486 = FixAdd(x485,Const(3))
  x491 = FixToFix(x740,TRUE,_64,_0)
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761)))
Used:
  x760 = DelayLine(4,x495) [Made: true]
  b479 [Made: false]
  x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  x762 = DelayLine(1,x486) [Made: true]
  x741 = FixSLA(x488,Const(6)) [Made: true]
  x475 = FIFONew(Const(16)) [Made: false]
  x492 = DRAMAddress(x468) [Made: true]
  x485 = FixSub(x739,x483) [Made: true]
  b480 [Made: false]
  x761 = DelayLine(4,b480) [Made: true]
  x493 = FixAdd(x491,x758) [Made: true]
  x488 = FixDivSRA(x487,Const(4)) [Made: true]
  x489 = FixSLA(x488,Const(4)) [Made: true]
  x738 = FixSLA(b479,Const(1)) [Made: true]
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true)))) [Made: true]
  x758 = DelayLine(1,x492) [Made: true]
  x483 = FixSLA(x482,Const(4)) [Made: true]
  x487 = FixAdd(x485,Const(18)) [Made: true]
  x739 = FixAdd(x738,b479) [Made: true]
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762))) [Made: true]
  x482 = FixDivSRA(x739,Const(4)) [Made: true]
  x495 = DRAMIsAlloc(x468) [Made: true]
  x759 = DelayLine(1,x493) [Made: true]
  x763 = DelayLine(2,x485) [Made: true]
  x474 = StreamOutNew(BurstCmdBus) [Made: false]
  x740 = FixSLA(x482,Const(6)) [Made: true]
  x486 = FixAdd(x485,Const(3)) [Made: true]
  x491 = FixToFix(x740,TRUE,_64,_0) [Made: true]
Inputs for x499 are (Set(b479, x468, x475, b480, x474) ++ Set() ++ Set(x468, x474) ++ Set(x475, x474)) diff Set(b479, x492, b480, x498, x495, x496) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x760 = DelayLine(4,x495)
  x762 = DelayLine(1,x486)
  x741 = FixSLA(x488,Const(6))
  x492 = DRAMAddress(x468)
  x485 = FixSub(x739,x483)
  x761 = DelayLine(4,b480)
  x493 = FixAdd(x491,x758)
  x488 = FixDivSRA(x487,Const(4))
  x489 = FixSLA(x488,Const(4))
  x738 = FixSLA(b479,Const(1))
  x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x761)))
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true))))
  x758 = DelayLine(1,x492)
  x483 = FixSLA(x482,Const(4))
  x487 = FixAdd(x485,Const(18))
  x739 = FixAdd(x738,b479)
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762)))
  x482 = FixDivSRA(x739,Const(4))
  x495 = DRAMIsAlloc(x468)
  x759 = DelayLine(1,x493)
  x763 = DelayLine(2,x485)
  x740 = FixSLA(x482,Const(6))
  x486 = FixAdd(x485,Const(3))
  x491 = FixToFix(x740,TRUE,_64,_0)
  x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x760, x761)))
Used:
  x760 = DelayLine(4,x495) [Made: true]
  b479 [Made: false]
  x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  x762 = DelayLine(1,x486) [Made: true]
  x741 = FixSLA(x488,Const(6)) [Made: true]
  x475 = FIFONew(Const(16)) [Made: false]
  x492 = DRAMAddress(x468) [Made: true]
  x485 = FixSub(x739,x483) [Made: true]
  b480 [Made: false]
  x761 = DelayLine(4,b480) [Made: true]
  x493 = FixAdd(x491,x758) [Made: true]
  x488 = FixDivSRA(x487,Const(4)) [Made: true]
  x489 = FixSLA(x488,Const(4)) [Made: true]
  x738 = FixSLA(b479,Const(1)) [Made: true]
  x494 = SimpleStruct(ArrayBuffer((offset,x759), (size,x741), (isLoad,Const(true)))) [Made: true]
  x758 = DelayLine(1,x492) [Made: true]
  x483 = FixSLA(x482,Const(4)) [Made: true]
  x487 = FixAdd(x485,Const(18)) [Made: true]
  x739 = FixAdd(x738,b479) [Made: true]
  x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x763), (end,x762))) [Made: true]
  x482 = FixDivSRA(x739,Const(4)) [Made: true]
  x495 = DRAMIsAlloc(x468) [Made: true]
  x759 = DelayLine(1,x493) [Made: true]
  x763 = DelayLine(2,x485) [Made: true]
  x474 = StreamOutNew(BurstCmdBus) [Made: false]
  x740 = FixSLA(x482,Const(6)) [Made: true]
  x486 = FixAdd(x485,Const(3)) [Made: true]
  x491 = FixToFix(x740,TRUE,_64,_0) [Made: true]
Inputs for x499 are (Set(b479, x468, x475, b480, x474) ++ Set() ++ Set(x468, x474) ++ Set(x475, x474)) diff Set(b479, x492, b480, x498, x495, x496) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None)
 - x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - x475 = FIFONew(Const(16))
 - x474 = StreamOutNew(BurstCmdBus)
 - x468_A_dram
 - x475_fifo
 - x474
Stms:
  x518 = CounterNew(Const(0),x734,Const(1),Const(1))
  x523 = FixLeq(x522,b520)
  x511 = RegWrite(x505,x510,Set())
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x514 = FieldApply(x509,size)
  x766 = DelayLine(1,x529)
  x734 = RegRead(x507)
  x507 = RegNew(Const(0))
  x527 = FixSub(b520,x522)
  x512 = FieldApply(x509,end)
  x529 = VecApply(x764,0)
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x522 = RegRead(x505)
  x519 = CounterChainNew(List(x518))
  x742 = FixSLA(b503,Const(1))
  x526 = And(x523,x525)
  x515 = RegWrite(x507,x514,Set())
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
  x765 = DelayLine(2,b504)
  x513 = RegWrite(x506,x512,Set())
  x743 = FixAdd(x742,b503)
  x764 = DelayLine(1,x528)
  x509 = VecApply(x508,0)
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x768 = DelayLine(2,b521)
  x505 = RegNew(Const(0))
  x516 = UnitPipe(Set(b504),Block(Const(())),None)
  x525 = FixLst(b520,x524)
  x524 = RegRead(x506)
  x510 = FieldApply(x509,start)
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None)
  x506 = RegNew(Const(0))
  x767 = DelayLine(2,x526)
  x532 = FixAdd(x743,x527)
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
Used:
  x518 = CounterNew(Const(0),x734,Const(1),Const(1)) [Made: true]
  () [Made: false]
  x523 = FixLeq(x522,b520) [Made: true]
  x511 = RegWrite(x505,x510,Set()) [Made: true]
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  b504 [Made: false]
  x475 = FIFONew(Const(16)) [Made: false]
  x514 = FieldApply(x509,size) [Made: true]
  x766 = DelayLine(1,x529) [Made: true]
  x734 = RegRead(x507) [Made: true]
  x507 = RegNew(Const(0)) [Made: true]
  x527 = FixSub(b520,x522) [Made: true]
  x512 = FieldApply(x509,end) [Made: true]
  x529 = VecApply(x764,0) [Made: true]
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x522 = RegRead(x505) [Made: true]
  x519 = CounterChainNew(List(x518)) [Made: true]
  x742 = FixSLA(b503,Const(1)) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x476 = StreamInNew(BurstDataBus()) [Made: false]
  x526 = And(x523,x525) [Made: true]
  x515 = RegWrite(x507,x514,Set()) [Made: true]
  b503 [Made: false]
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd]) [Made: true]
  x765 = DelayLine(2,b504) [Made: true]
  x513 = RegWrite(x506,x512,Set()) [Made: true]
  x743 = FixAdd(x742,b503) [Made: true]
  x764 = DelayLine(1,x528) [Made: true]
  x509 = VecApply(x508,0) [Made: true]
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  b520 [Made: true]
  b521 [Made: true]
  x768 = DelayLine(2,b521) [Made: true]
  x505 = RegNew(Const(0)) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x525 = FixLst(b520,x524) [Made: true]
  x524 = RegRead(x506) [Made: true]
  x510 = FieldApply(x509,start) [Made: true]
  x506 = RegNew(Const(0)) [Made: true]
  x767 = DelayLine(2,x526) [Made: true]
  x532 = FixAdd(x743,x527) [Made: true]
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504))) [Made: true]
Inputs for x537 are (Set(x472, b504, x475, x507, x471, x476, b503, x473) ++ Set() ++ Set(x476) ++ Set()) diff Set(x518, b504, x734, x507, x519, b503, x505, x516, x536, x506) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x518 = CounterNew(Const(0),x734,Const(1),Const(1))
  x523 = FixLeq(x522,b520)
  x511 = RegWrite(x505,x510,Set())
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x514 = FieldApply(x509,size)
  x766 = DelayLine(1,x529)
  x734 = RegRead(x507)
  x507 = RegNew(Const(0))
  x527 = FixSub(b520,x522)
  x512 = FieldApply(x509,end)
  x529 = VecApply(x764,0)
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x522 = RegRead(x505)
  x519 = CounterChainNew(List(x518))
  x742 = FixSLA(b503,Const(1))
  x526 = And(x523,x525)
  x515 = RegWrite(x507,x514,Set())
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
  x765 = DelayLine(2,b504)
  x513 = RegWrite(x506,x512,Set())
  x743 = FixAdd(x742,b503)
  x764 = DelayLine(1,x528)
  x509 = VecApply(x508,0)
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x768 = DelayLine(2,b521)
  x505 = RegNew(Const(0))
  x516 = UnitPipe(Set(b504),Block(Const(())),None)
  x525 = FixLst(b520,x524)
  x524 = RegRead(x506)
  x510 = FieldApply(x509,start)
  x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None)
  x506 = RegNew(Const(0))
  x767 = DelayLine(2,x526)
  x532 = FixAdd(x743,x527)
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
Used:
  x518 = CounterNew(Const(0),x734,Const(1),Const(1)) [Made: true]
  () [Made: false]
  x523 = FixLeq(x522,b520) [Made: true]
  x511 = RegWrite(x505,x510,Set()) [Made: true]
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  b504 [Made: false]
  x475 = FIFONew(Const(16)) [Made: false]
  x514 = FieldApply(x509,size) [Made: true]
  x766 = DelayLine(1,x529) [Made: true]
  x734 = RegRead(x507) [Made: true]
  x507 = RegNew(Const(0)) [Made: true]
  x527 = FixSub(b520,x522) [Made: true]
  x512 = FieldApply(x509,end) [Made: true]
  x529 = VecApply(x764,0) [Made: true]
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  x522 = RegRead(x505) [Made: true]
  x519 = CounterChainNew(List(x518)) [Made: true]
  x742 = FixSLA(b503,Const(1)) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x476 = StreamInNew(BurstDataBus()) [Made: false]
  x526 = And(x523,x525) [Made: true]
  x515 = RegWrite(x507,x514,Set()) [Made: true]
  b503 [Made: false]
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd]) [Made: true]
  x765 = DelayLine(2,b504) [Made: true]
  x513 = RegWrite(x506,x512,Set()) [Made: true]
  x743 = FixAdd(x742,b503) [Made: true]
  x764 = DelayLine(1,x528) [Made: true]
  x509 = VecApply(x508,0) [Made: true]
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765))) [Made: true]
  b520 [Made: true]
  b521 [Made: true]
  x768 = DelayLine(2,b521) [Made: true]
  x505 = RegNew(Const(0)) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x525 = FixLst(b520,x524) [Made: true]
  x524 = RegRead(x506) [Made: true]
  x510 = FieldApply(x509,start) [Made: true]
  x506 = RegNew(Const(0)) [Made: true]
  x767 = DelayLine(2,x526) [Made: true]
  x532 = FixAdd(x743,x527) [Made: true]
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504))) [Made: true]
Inputs for x537 are (Set(x472, b504, x475, x507, x471, x476, b503, x473) ++ Set() ++ Set(x476) ++ Set()) diff Set(x518, b504, x734, x507, x519, b503, x505, x516, x536, x506) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x537 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None)
 - x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x475 = FIFONew(Const(16))
 - x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x476 = StreamInNew(BurstDataBus())
 - x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x472_A_sram_1
 - x475_fifo
 - x471_A_sram_0
 - x476
 - x473_A_sram_2
Stms:
  x511 = RegWrite(x505,x510,Set())
  x514 = FieldApply(x509,size)
  x512 = FieldApply(x509,end)
  x515 = RegWrite(x507,x514,Set())
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
  x513 = RegWrite(x506,x512,Set())
  x509 = VecApply(x508,0)
  x510 = FieldApply(x509,start)
Used:
  x475 = FIFONew(Const(16)) [Made: false]
  x514 = FieldApply(x509,size) [Made: true]
  x507 = RegNew(Const(0)) [Made: false]
  x512 = FieldApply(x509,end) [Made: true]
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd]) [Made: true]
  x509 = VecApply(x508,0) [Made: true]
  x505 = RegNew(Const(0)) [Made: false]
  x510 = FieldApply(x509,start) [Made: true]
  x506 = RegNew(Const(0)) [Made: false]
Inputs for x516 are (Set(b504, x475, x507, x505, x506) ++ Set() ++ Set() ++ Set(x475)) diff Set(x508, x511, x513, x515) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x511 = RegWrite(x505,x510,Set())
  x514 = FieldApply(x509,size)
  x512 = FieldApply(x509,end)
  x515 = RegWrite(x507,x514,Set())
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
  x513 = RegWrite(x506,x512,Set())
  x509 = VecApply(x508,0)
  x510 = FieldApply(x509,start)
Used:
  x475 = FIFONew(Const(16)) [Made: false]
  x514 = FieldApply(x509,size) [Made: true]
  x507 = RegNew(Const(0)) [Made: false]
  x512 = FieldApply(x509,end) [Made: true]
  x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd]) [Made: true]
  x509 = VecApply(x508,0) [Made: true]
  x505 = RegNew(Const(0)) [Made: false]
  x510 = FieldApply(x509,start) [Made: true]
  x506 = RegNew(Const(0)) [Made: false]
Inputs for x516 are (Set(b504, x475, x507, x505, x506) ++ Set() ++ Set() ++ Set(x475)) diff Set(x508, x511, x513, x515) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x516 = UnitPipe(Set(b504),Block(Const(())),None)
 - b504
 - x475 = FIFONew(Const(16))
 - x507 = RegNew(Const(0))
 - x505 = RegNew(Const(0))
 - x506 = RegNew(Const(0))
 - b504
 - x475_fifo
 - x507_reg
 - x505_reg
 - x506_reg
Stms:
  x523 = FixLeq(x522,b520)
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x766 = DelayLine(1,x529)
  x527 = FixSub(b520,x522)
  x529 = VecApply(x764,0)
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x522 = RegRead(x505)
  x742 = FixSLA(b503,Const(1))
  x526 = And(x523,x525)
  x765 = DelayLine(2,b504)
  x743 = FixAdd(x742,b503)
  x764 = DelayLine(1,x528)
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x768 = DelayLine(2,b521)
  x525 = FixLst(b520,x524)
  x524 = RegRead(x506)
  x767 = DelayLine(2,x526)
  x532 = FixAdd(x743,x527)
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
Used:
  x523 = FixLeq(x522,b520) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  b504 [Made: false]
  x766 = DelayLine(1,x529) [Made: true]
  x527 = FixSub(b520,x522) [Made: true]
  x529 = VecApply(x764,0) [Made: true]
  x522 = RegRead(x505) [Made: true]
  x742 = FixSLA(b503,Const(1)) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x476 = StreamInNew(BurstDataBus()) [Made: false]
  x526 = And(x523,x525) [Made: true]
  b503 [Made: false]
  x765 = DelayLine(2,b504) [Made: true]
  x743 = FixAdd(x742,b503) [Made: true]
  x764 = DelayLine(1,x528) [Made: true]
  b520 [Made: false]
  b521 [Made: false]
  x768 = DelayLine(2,b521) [Made: true]
  x505 = RegNew(Const(0)) [Made: false]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x525 = FixLst(b520,x524) [Made: true]
  x524 = RegRead(x506) [Made: true]
  x506 = RegNew(Const(0)) [Made: false]
  x767 = DelayLine(2,x526) [Made: true]
  x532 = FixAdd(x743,x527) [Made: true]
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504))) [Made: true]
Inputs for x536 are (Set(x472, b504, x471, x476, b503, b520, b521, x505, x473, x506) ++ Set() ++ Set(x476) ++ Set(x476)) diff Set(x533, x534, x522, x535, b520, b521, x524, x528) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x523 = FixLeq(x522,b520)
  x533 = SRAMBankedWrite(x472,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x766 = DelayLine(1,x529)
  x527 = FixSub(b520,x522)
  x529 = VecApply(x764,0)
  x534 = SRAMBankedWrite(x471,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x522 = RegRead(x505)
  x742 = FixSLA(b503,Const(1))
  x526 = And(x523,x525)
  x765 = DelayLine(2,b504)
  x743 = FixAdd(x742,b503)
  x764 = DelayLine(1,x528)
  x535 = SRAMBankedWrite(x473,Vector(x766),Vector(List(Const(0))),Vector(x532),Vector(Set(x767, x768, x765)))
  x768 = DelayLine(2,b521)
  x525 = FixLst(b520,x524)
  x524 = RegRead(x506)
  x767 = DelayLine(2,x526)
  x532 = FixAdd(x743,x527)
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
Used:
  x523 = FixLeq(x522,b520) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  b504 [Made: false]
  x766 = DelayLine(1,x529) [Made: true]
  x527 = FixSub(b520,x522) [Made: true]
  x529 = VecApply(x764,0) [Made: true]
  x522 = RegRead(x505) [Made: true]
  x742 = FixSLA(b503,Const(1)) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x476 = StreamInNew(BurstDataBus()) [Made: false]
  x526 = And(x523,x525) [Made: true]
  b503 [Made: false]
  x765 = DelayLine(2,b504) [Made: true]
  x743 = FixAdd(x742,b503) [Made: true]
  x764 = DelayLine(1,x528) [Made: true]
  b520 [Made: false]
  b521 [Made: false]
  x768 = DelayLine(2,b521) [Made: true]
  x505 = RegNew(Const(0)) [Made: false]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x525 = FixLst(b520,x524) [Made: true]
  x524 = RegRead(x506) [Made: true]
  x506 = RegNew(Const(0)) [Made: false]
  x767 = DelayLine(2,x526) [Made: true]
  x532 = FixAdd(x743,x527) [Made: true]
  x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504))) [Made: true]
Inputs for x536 are (Set(x472, b504, x471, x476, b503, b520, b521, x505, x473, x506) ++ Set() ++ Set(x476) ++ Set(x476)) diff Set(x533, x534, x522, x535, b520, b521, x524, x528) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None)
 - x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - b504
 - x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x476 = StreamInNew(BurstDataBus())
 - b503
 - x505 = RegNew(Const(0))
 - x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x506 = RegNew(Const(0))
 - x472_A_sram_1
 - b504
 - x471_A_sram_0
 - x476
 - b503
 - x505_reg
 - x473_A_sram_2
 - x506_reg
Stms:
  x629 = VecApply(x628,0)
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x777 = DelayLine(6,x582)
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798)))
  x582 = VecApply(x581,0)
  x655 = CounterChainNew(List(x654))
  x614 = FixDiv(x613,x781)
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x797 = DelayLine(2,x659)
  x747 = FixAdd(x746,b550)
  x782 = DelayLine(80,x610)
  x565 = FixAdd(x745,x769)
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x570 = FixAdd(x747,x769)
  x785 = DelayLine(14,b552)
  x619 = SwitchCase(Block(x618))
  x751 = FixAdd(x750,b542)
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x770 = DelayLine(2,b543)
  x789 = DelayLine(1,x641)
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x602 = Not(x601)
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x774 = DelayLine(5,b562)
  x546 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x793 = DelayLine(3,b551)
  x798 = DelayLine(5,b543)
  x746 = FixSLA(b550,Const(1))
  x778 = DelayLine(12,x589)
  x598 = VecApply(x597,0)
  x630 = FixMul(x629,Const(0.099999904632568359375))
  x788 = DelayLine(14,b543)
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x625 = CounterChainNew(List(x624))
  x665 = FixAdd(x797,x664)
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x615 = FixDiv(x614,x782)
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x547 = CounterChainNew(List(x546))
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
  x647 = FixEql(b550,Const(0))
  x654 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x779 = DelayLine(20,x610)
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x792 = DelayLine(3,b553)
  x633 = FixMul(x630,x784)
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x773 = DelayLine(5,b561)
  x794 = DelayLine(1,b656)
  x586 = FixMul(x585,x585)
  x662 = FixAdd(x751,x794)
  x750 = FixSLA(b542,Const(1))
  x618 = FixSub(x615,x783)
  x745 = FixAdd(x744,b542)
  x573 = FixSub(x567,x572)
  x601 = And(x599,x600)
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x772 = DelayLine(2,b562)
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None)
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x641 = VecApply(x640,0)
  x572 = VecApply(x571,0)
  x611 = FixDiv(Const(100),x610)
  x787 = DelayLine(14,b627)
  x604 = RegWrite(x596,x602,Set())
  x784 = DelayLine(6,x632)
  x736 = RegRead(x596)
  x567 = VecApply(x566,0)
  x649 = Mux(x790,x789,x648)
  x616 = FixDiv(Const(10),x610)
  x599 = FixLst(Const(0),x598)
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x799 = DelayLine(3,x662)
  x621 = Switch(List(x735, x736),Block(x620))
  x769 = DelayLine(1,b561)
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x653 = UnrolledReduce(Set(b543),x547,Block((x544) => Const(())),List(List(b550)),List(List(b552)),None)
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]])
  x589 = VecApply(x588,0)
  x795 = DelayLine(2,b543)
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]])
  x548 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x648 = FixAdd(x641,x643)
  x749 = FixFMA(x778,x778,x748)
  x617 = FixDiv(x616,x779)
  x776 = DelayLine(5,b543)
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x791 = DelayLine(3,b543)
  x585 = VecApply(x584,0)
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x643 = VecApply(x642,0)
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x744 = FixSLA(b542,Const(1))
  x613 = FixDiv(x612,x780)
  x600 = FixLst(Const(1),x598)
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x595 = RegNew(Const(false))
  x612 = FixDiv(x611,x779)
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x771 = DelayLine(2,b552)
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x748 = FixFMA(x777,x777,x586)
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None)
  x632 = VecApply(x631,0)
  x786 = DelayLine(14,b626)
  x781 = DelayLine(60,x610)
  x667 = UnrolledForeach(Set(b543),x655,Block(Const(())),List(List(b656)),List(List(b657)),None)
  x549 = CounterChainNew(Vector(x548))
  x800 = DelayLine(5,b657)
  x620 = SwitchCase(Block(Const(90)))
  x790 = DelayLine(3,x647)
  x603 = RegWrite(x595,x601,Set())
  x735 = RegRead(x595)
  x664 = VecApply(x663,0)
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x796 = DelayLine(2,b657)
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x596 = RegNew(Const(false))
  x659 = VecApply(x658,0)
  x775 = DelayLine(5,b552)
  x560 = CounterChainNew(List(x559))
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None)
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
Used:
  x629 = VecApply(x628,0) [Made: true]
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  () [Made: false]
  x777 = DelayLine(6,x582) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798))) [Made: true]
  x582 = VecApply(x581,0) [Made: true]
  x655 = CounterChainNew(List(x654)) [Made: true]
  x614 = FixDiv(x613,x781) [Made: true]
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b550 [Made: true]
  x797 = DelayLine(2,x659) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x747 = FixAdd(x746,b550) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x565 = FixAdd(x745,x769) [Made: true]
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x570 = FixAdd(x747,x769) [Made: true]
  x785 = DelayLine(14,b552) [Made: true]
  x619 = SwitchCase(Block(x618)) [Made: true]
  x751 = FixAdd(x750,b542) [Made: true]
  b542 [Made: false]
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x770 = DelayLine(2,b543) [Made: true]
  x789 = DelayLine(1,x641) [Made: true]
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x602 = Not(x601) [Made: true]
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x774 = DelayLine(5,b562) [Made: true]
  x546 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x793 = DelayLine(3,b551) [Made: true]
  x798 = DelayLine(5,b543) [Made: true]
  x746 = FixSLA(b550,Const(1)) [Made: true]
  x778 = DelayLine(12,x589) [Made: true]
  x598 = VecApply(x597,0) [Made: true]
  b561 [Made: true]
  x630 = FixMul(x629,Const(0.099999904632568359375)) [Made: true]
  x788 = DelayLine(14,b543) [Made: true]
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x625 = CounterChainNew(List(x624)) [Made: true]
  x665 = FixAdd(x797,x664) [Made: true]
  b551 [Made: true]
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x547 = CounterChainNew(List(x546)) [Made: true]
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
  x647 = FixEql(b550,Const(0)) [Made: true]
  x654 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x792 = DelayLine(3,b553) [Made: true]
  x633 = FixMul(x630,x784) [Made: true]
  b657 [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x773 = DelayLine(5,b561) [Made: true]
  x794 = DelayLine(1,b656) [Made: true]
  x586 = FixMul(x585,x585) [Made: true]
  x662 = FixAdd(x751,x794) [Made: true]
  x750 = FixSLA(b542,Const(1)) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x745 = FixAdd(x744,b542) [Made: true]
  x573 = FixSub(x567,x572) [Made: true]
  x601 = And(x599,x600) [Made: true]
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b562 [Made: true]
  x772 = DelayLine(2,b562) [Made: true]
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None) [Made: true]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x641 = VecApply(x640,0) [Made: true]
  x572 = VecApply(x571,0) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x787 = DelayLine(14,b627) [Made: true]
  x604 = RegWrite(x596,x602,Set()) [Made: true]
  x784 = DelayLine(6,x632) [Made: true]
  x736 = RegRead(x596) [Made: true]
  x567 = VecApply(x566,0) [Made: true]
  x649 = Mux(x790,x789,x648) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x599 = FixLst(Const(0),x598) [Made: true]
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b552 [Made: true]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x799 = DelayLine(3,x662) [Made: true]
  x621 = Switch(List(x735, x736),Block(x620)) [Made: true]
  b626 [Made: true]
  x769 = DelayLine(1,b561) [Made: true]
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  90 [Made: false]
  x589 = VecApply(x588,0) [Made: true]
  x795 = DelayLine(2,b543) [Made: true]
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x548 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x648 = FixAdd(x641,x643) [Made: true]
  x749 = FixFMA(x778,x778,x748) [Made: true]
  x617 = FixDiv(x616,x779) [Made: true]
  b553 [Made: true]
  x776 = DelayLine(5,b543) [Made: true]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x791 = DelayLine(3,b543) [Made: true]
  x585 = VecApply(x584,0) [Made: true]
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x643 = VecApply(x642,0) [Made: true]
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x744 = FixSLA(b542,Const(1)) [Made: true]
  b656 [Made: true]
  x613 = FixDiv(x612,x780) [Made: true]
  x600 = FixLst(Const(1),x598) [Made: true]
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x595 = RegNew(Const(false)) [Made: true]
  x612 = FixDiv(x611,x779) [Made: true]
  b627 [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x771 = DelayLine(2,b552) [Made: true]
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x748 = FixFMA(x777,x777,x586) [Made: true]
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None) [Made: true]
  x632 = VecApply(x631,0) [Made: true]
  x786 = DelayLine(14,b626) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
  x549 = CounterChainNew(Vector(x548)) [Made: true]
  x800 = DelayLine(5,b657) [Made: true]
  x620 = SwitchCase(Block(Const(90))) [Made: true]
  x790 = DelayLine(3,x647) [Made: true]
  x603 = RegWrite(x595,x601,Set()) [Made: true]
  x735 = RegRead(x595) [Made: true]
  x664 = VecApply(x663,0) [Made: true]
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x796 = DelayLine(2,b657) [Made: true]
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x596 = RegNew(Const(false)) [Made: true]
  x659 = VecApply(x658,0) [Made: true]
  b543 [Made: false]
  x775 = DelayLine(5,b552) [Made: true]
  x560 = CounterChainNew(List(x559)) [Made: true]
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None) [Made: true]
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
Inputs for x668 are (Set(x472, b542, x471, x473, x539, b543) ++ Set() ++ Set() ++ Set()) diff Set(x655, b542, x546, x547, x654, x545, x653, x548, x544, x667, x549, b543) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x629 = VecApply(x628,0)
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x777 = DelayLine(6,x582)
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798)))
  x582 = VecApply(x581,0)
  x655 = CounterChainNew(List(x654))
  x614 = FixDiv(x613,x781)
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x797 = DelayLine(2,x659)
  x747 = FixAdd(x746,b550)
  x782 = DelayLine(80,x610)
  x565 = FixAdd(x745,x769)
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x570 = FixAdd(x747,x769)
  x785 = DelayLine(14,b552)
  x619 = SwitchCase(Block(x618))
  x751 = FixAdd(x750,b542)
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x770 = DelayLine(2,b543)
  x789 = DelayLine(1,x641)
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x602 = Not(x601)
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x774 = DelayLine(5,b562)
  x546 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x793 = DelayLine(3,b551)
  x798 = DelayLine(5,b543)
  x746 = FixSLA(b550,Const(1))
  x778 = DelayLine(12,x589)
  x598 = VecApply(x597,0)
  x630 = FixMul(x629,Const(0.099999904632568359375))
  x788 = DelayLine(14,b543)
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x625 = CounterChainNew(List(x624))
  x665 = FixAdd(x797,x664)
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x615 = FixDiv(x614,x782)
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x547 = CounterChainNew(List(x546))
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
  x647 = FixEql(b550,Const(0))
  x654 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x779 = DelayLine(20,x610)
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x792 = DelayLine(3,b553)
  x633 = FixMul(x630,x784)
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x773 = DelayLine(5,b561)
  x794 = DelayLine(1,b656)
  x586 = FixMul(x585,x585)
  x662 = FixAdd(x751,x794)
  x750 = FixSLA(b542,Const(1))
  x618 = FixSub(x615,x783)
  x745 = FixAdd(x744,b542)
  x573 = FixSub(x567,x572)
  x601 = And(x599,x600)
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x772 = DelayLine(2,b562)
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None)
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x641 = VecApply(x640,0)
  x572 = VecApply(x571,0)
  x611 = FixDiv(Const(100),x610)
  x787 = DelayLine(14,b627)
  x604 = RegWrite(x596,x602,Set())
  x784 = DelayLine(6,x632)
  x736 = RegRead(x596)
  x567 = VecApply(x566,0)
  x649 = Mux(x790,x789,x648)
  x616 = FixDiv(Const(10),x610)
  x599 = FixLst(Const(0),x598)
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x799 = DelayLine(3,x662)
  x621 = Switch(List(x735, x736),Block(x620))
  x769 = DelayLine(1,b561)
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x653 = UnrolledReduce(Set(b543),x547,Block((x544) => Const(())),List(List(b550)),List(List(b552)),None)
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]])
  x589 = VecApply(x588,0)
  x795 = DelayLine(2,b543)
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]])
  x548 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x648 = FixAdd(x641,x643)
  x749 = FixFMA(x778,x778,x748)
  x617 = FixDiv(x616,x779)
  x776 = DelayLine(5,b543)
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x791 = DelayLine(3,b543)
  x585 = VecApply(x584,0)
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x643 = VecApply(x642,0)
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x744 = FixSLA(b542,Const(1))
  x613 = FixDiv(x612,x780)
  x600 = FixLst(Const(1),x598)
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x595 = RegNew(Const(false))
  x612 = FixDiv(x611,x779)
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x771 = DelayLine(2,b552)
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x748 = FixFMA(x777,x777,x586)
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None)
  x632 = VecApply(x631,0)
  x786 = DelayLine(14,b626)
  x781 = DelayLine(60,x610)
  x667 = UnrolledForeach(Set(b543),x655,Block(Const(())),List(List(b656)),List(List(b657)),None)
  x549 = CounterChainNew(Vector(x548))
  x800 = DelayLine(5,b657)
  x620 = SwitchCase(Block(Const(90)))
  x790 = DelayLine(3,x647)
  x603 = RegWrite(x595,x601,Set())
  x735 = RegRead(x595)
  x664 = VecApply(x663,0)
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x796 = DelayLine(2,b657)
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x596 = RegNew(Const(false))
  x659 = VecApply(x658,0)
  x775 = DelayLine(5,b552)
  x560 = CounterChainNew(List(x559))
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None)
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
Used:
  x629 = VecApply(x628,0) [Made: true]
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  () [Made: false]
  x777 = DelayLine(6,x582) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798))) [Made: true]
  x582 = VecApply(x581,0) [Made: true]
  x655 = CounterChainNew(List(x654)) [Made: true]
  x614 = FixDiv(x613,x781) [Made: true]
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b550 [Made: true]
  x797 = DelayLine(2,x659) [Made: true]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x747 = FixAdd(x746,b550) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x565 = FixAdd(x745,x769) [Made: true]
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x570 = FixAdd(x747,x769) [Made: true]
  x785 = DelayLine(14,b552) [Made: true]
  x619 = SwitchCase(Block(x618)) [Made: true]
  x751 = FixAdd(x750,b542) [Made: true]
  b542 [Made: false]
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x770 = DelayLine(2,b543) [Made: true]
  x789 = DelayLine(1,x641) [Made: true]
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x602 = Not(x601) [Made: true]
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x774 = DelayLine(5,b562) [Made: true]
  x546 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x793 = DelayLine(3,b551) [Made: true]
  x798 = DelayLine(5,b543) [Made: true]
  x746 = FixSLA(b550,Const(1)) [Made: true]
  x778 = DelayLine(12,x589) [Made: true]
  x598 = VecApply(x597,0) [Made: true]
  b561 [Made: true]
  x630 = FixMul(x629,Const(0.099999904632568359375)) [Made: true]
  x788 = DelayLine(14,b543) [Made: true]
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x625 = CounterChainNew(List(x624)) [Made: true]
  x665 = FixAdd(x797,x664) [Made: true]
  b551 [Made: true]
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x547 = CounterChainNew(List(x546)) [Made: true]
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
  x647 = FixEql(b550,Const(0)) [Made: true]
  x654 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
  x792 = DelayLine(3,b553) [Made: true]
  x633 = FixMul(x630,x784) [Made: true]
  b657 [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x773 = DelayLine(5,b561) [Made: true]
  x794 = DelayLine(1,b656) [Made: true]
  x586 = FixMul(x585,x585) [Made: true]
  x662 = FixAdd(x751,x794) [Made: true]
  x750 = FixSLA(b542,Const(1)) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x745 = FixAdd(x744,b542) [Made: true]
  x573 = FixSub(x567,x572) [Made: true]
  x601 = And(x599,x600) [Made: true]
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b562 [Made: true]
  x772 = DelayLine(2,b562) [Made: true]
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None) [Made: true]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x641 = VecApply(x640,0) [Made: true]
  x572 = VecApply(x571,0) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x787 = DelayLine(14,b627) [Made: true]
  x604 = RegWrite(x596,x602,Set()) [Made: true]
  x784 = DelayLine(6,x632) [Made: true]
  x736 = RegRead(x596) [Made: true]
  x567 = VecApply(x566,0) [Made: true]
  x649 = Mux(x790,x789,x648) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x599 = FixLst(Const(0),x598) [Made: true]
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b552 [Made: true]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x799 = DelayLine(3,x662) [Made: true]
  x621 = Switch(List(x735, x736),Block(x620)) [Made: true]
  b626 [Made: true]
  x769 = DelayLine(1,b561) [Made: true]
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  90 [Made: false]
  x589 = VecApply(x588,0) [Made: true]
  x795 = DelayLine(2,b543) [Made: true]
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x548 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x648 = FixAdd(x641,x643) [Made: true]
  x749 = FixFMA(x778,x778,x748) [Made: true]
  x617 = FixDiv(x616,x779) [Made: true]
  b553 [Made: true]
  x776 = DelayLine(5,b543) [Made: true]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x791 = DelayLine(3,b543) [Made: true]
  x585 = VecApply(x584,0) [Made: true]
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x643 = VecApply(x642,0) [Made: true]
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x744 = FixSLA(b542,Const(1)) [Made: true]
  b656 [Made: true]
  x613 = FixDiv(x612,x780) [Made: true]
  x600 = FixLst(Const(1),x598) [Made: true]
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x595 = RegNew(Const(false)) [Made: true]
  x612 = FixDiv(x611,x779) [Made: true]
  b627 [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x771 = DelayLine(2,b552) [Made: true]
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x748 = FixFMA(x777,x777,x586) [Made: true]
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None) [Made: true]
  x632 = VecApply(x631,0) [Made: true]
  x786 = DelayLine(14,b626) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
  x549 = CounterChainNew(Vector(x548)) [Made: true]
  x800 = DelayLine(5,b657) [Made: true]
  x620 = SwitchCase(Block(Const(90))) [Made: true]
  x790 = DelayLine(3,x647) [Made: true]
  x603 = RegWrite(x595,x601,Set()) [Made: true]
  x735 = RegRead(x595) [Made: true]
  x664 = VecApply(x663,0) [Made: true]
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x796 = DelayLine(2,b657) [Made: true]
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x596 = RegNew(Const(false)) [Made: true]
  x659 = VecApply(x658,0) [Made: true]
  b543 [Made: false]
  x775 = DelayLine(5,b552) [Made: true]
  x560 = CounterChainNew(List(x559)) [Made: true]
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None) [Made: true]
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
Inputs for x668 are (Set(x472, b542, x471, x473, x539, b543) ++ Set() ++ Set() ++ Set()) diff Set(x655, b542, x546, x547, x654, x545, x653, x548, x544, x667, x549, b543) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x668 = UnrolledForeach(Set(),x541,Block(Const(())),List(List(b542)),List(List(b543)),None)
 - x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x472_A_sram_1
 - x471_A_sram_0
 - x473_A_sram_2
 - x539_out_sram_0
Stms:
  x629 = VecApply(x628,0)
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x777 = DelayLine(6,x582)
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x582 = VecApply(x581,0)
  x614 = FixDiv(x613,x781)
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x747 = FixAdd(x746,b550)
  x782 = DelayLine(80,x610)
  x565 = FixAdd(x745,x769)
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x570 = FixAdd(x747,x769)
  x785 = DelayLine(14,b552)
  x619 = SwitchCase(Block(x618))
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x770 = DelayLine(2,b543)
  x789 = DelayLine(1,x641)
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x602 = Not(x601)
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x774 = DelayLine(5,b562)
  x793 = DelayLine(3,b551)
  x746 = FixSLA(b550,Const(1))
  x778 = DelayLine(12,x589)
  x598 = VecApply(x597,0)
  x630 = FixMul(x629,Const(0.099999904632568359375))
  x788 = DelayLine(14,b543)
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x625 = CounterChainNew(List(x624))
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x615 = FixDiv(x614,x782)
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
  x647 = FixEql(b550,Const(0))
  x779 = DelayLine(20,x610)
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x792 = DelayLine(3,b553)
  x633 = FixMul(x630,x784)
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x773 = DelayLine(5,b561)
  x586 = FixMul(x585,x585)
  x618 = FixSub(x615,x783)
  x745 = FixAdd(x744,b542)
  x573 = FixSub(x567,x572)
  x601 = And(x599,x600)
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x772 = DelayLine(2,b562)
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None)
  x641 = VecApply(x640,0)
  x572 = VecApply(x571,0)
  x611 = FixDiv(Const(100),x610)
  x787 = DelayLine(14,b627)
  x604 = RegWrite(x596,x602,Set())
  x784 = DelayLine(6,x632)
  x736 = RegRead(x596)
  x567 = VecApply(x566,0)
  x649 = Mux(x790,x789,x648)
  x616 = FixDiv(Const(10),x610)
  x599 = FixLst(Const(0),x598)
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x621 = Switch(List(x735, x736),Block(x620))
  x769 = DelayLine(1,b561)
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x589 = VecApply(x588,0)
  x648 = FixAdd(x641,x643)
  x749 = FixFMA(x778,x778,x748)
  x617 = FixDiv(x616,x779)
  x776 = DelayLine(5,b543)
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x791 = DelayLine(3,b543)
  x585 = VecApply(x584,0)
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x643 = VecApply(x642,0)
  x744 = FixSLA(b542,Const(1))
  x613 = FixDiv(x612,x780)
  x600 = FixLst(Const(1),x598)
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x595 = RegNew(Const(false))
  x612 = FixDiv(x611,x779)
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x771 = DelayLine(2,b552)
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x748 = FixFMA(x777,x777,x586)
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None)
  x632 = VecApply(x631,0)
  x786 = DelayLine(14,b626)
  x781 = DelayLine(60,x610)
  x620 = SwitchCase(Block(Const(90)))
  x790 = DelayLine(3,x647)
  x603 = RegWrite(x595,x601,Set())
  x735 = RegRead(x595)
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x596 = RegNew(Const(false))
  x775 = DelayLine(5,b552)
  x560 = CounterChainNew(List(x559))
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None)
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
Used:
  x629 = VecApply(x628,0) [Made: true]
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  () [Made: false]
  x777 = DelayLine(6,x582) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x582 = VecApply(x581,0) [Made: true]
  x614 = FixDiv(x613,x781) [Made: true]
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b550 [Made: false]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x747 = FixAdd(x746,b550) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x565 = FixAdd(x745,x769) [Made: true]
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x570 = FixAdd(x747,x769) [Made: true]
  x785 = DelayLine(14,b552) [Made: true]
  x619 = SwitchCase(Block(x618)) [Made: true]
  b542 [Made: false]
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x770 = DelayLine(2,b543) [Made: true]
  x789 = DelayLine(1,x641) [Made: true]
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x602 = Not(x601) [Made: true]
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x774 = DelayLine(5,b562) [Made: true]
  x793 = DelayLine(3,b551) [Made: true]
  x746 = FixSLA(b550,Const(1)) [Made: true]
  x778 = DelayLine(12,x589) [Made: true]
  x598 = VecApply(x597,0) [Made: true]
  b561 [Made: true]
  x630 = FixMul(x629,Const(0.099999904632568359375)) [Made: true]
  x788 = DelayLine(14,b543) [Made: true]
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x625 = CounterChainNew(List(x624)) [Made: true]
  b551 [Made: true]
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
  x647 = FixEql(b550,Const(0)) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  x792 = DelayLine(3,b553) [Made: true]
  x633 = FixMul(x630,x784) [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x773 = DelayLine(5,b561) [Made: true]
  x586 = FixMul(x585,x585) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x745 = FixAdd(x744,b542) [Made: true]
  x573 = FixSub(x567,x572) [Made: true]
  x601 = And(x599,x600) [Made: true]
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b562 [Made: true]
  x772 = DelayLine(2,b562) [Made: true]
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x641 = VecApply(x640,0) [Made: true]
  x572 = VecApply(x571,0) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x787 = DelayLine(14,b627) [Made: true]
  x604 = RegWrite(x596,x602,Set()) [Made: true]
  x784 = DelayLine(6,x632) [Made: true]
  x736 = RegRead(x596) [Made: true]
  x567 = VecApply(x566,0) [Made: true]
  x649 = Mux(x790,x789,x648) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x599 = FixLst(Const(0),x598) [Made: true]
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b552 [Made: false]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x621 = Switch(List(x735, x736),Block(x620)) [Made: true]
  b626 [Made: true]
  x769 = DelayLine(1,b561) [Made: true]
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  90 [Made: false]
  x589 = VecApply(x588,0) [Made: true]
  x648 = FixAdd(x641,x643) [Made: true]
  x749 = FixFMA(x778,x778,x748) [Made: true]
  x617 = FixDiv(x616,x779) [Made: true]
  b553 [Made: true]
  x776 = DelayLine(5,b543) [Made: true]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x791 = DelayLine(3,b543) [Made: true]
  x585 = VecApply(x584,0) [Made: true]
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x643 = VecApply(x642,0) [Made: true]
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x744 = FixSLA(b542,Const(1)) [Made: true]
  x613 = FixDiv(x612,x780) [Made: true]
  x600 = FixLst(Const(1),x598) [Made: true]
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x595 = RegNew(Const(false)) [Made: true]
  x612 = FixDiv(x611,x779) [Made: true]
  b627 [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x771 = DelayLine(2,b552) [Made: true]
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x748 = FixFMA(x777,x777,x586) [Made: true]
  x632 = VecApply(x631,0) [Made: true]
  x786 = DelayLine(14,b626) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
  x549 = CounterChainNew(Vector(x548)) [Made: false]
  x620 = SwitchCase(Block(Const(90))) [Made: true]
  x790 = DelayLine(3,x647) [Made: true]
  x603 = RegWrite(x595,x601,Set()) [Made: true]
  x735 = RegRead(x595) [Made: true]
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x596 = RegNew(Const(false)) [Made: true]
  b543 [Made: false]
  x775 = DelayLine(5,b552) [Made: true]
  x560 = CounterChainNew(List(x559)) [Made: true]
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
Inputs for x653 are (Set(b550, x472, b542, x471, x545, b552, x544, x595, x549, x596, b543) ++ Set(x545) ++ Set() ++ Set()) diff Set(x555, b550, x559, x623, x625, x593, x554, x605, x558, x579, x736, b552, x594, x621, x557, x580, x595, x556, x652, x735, x624, x596, x560, x639) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x629 = VecApply(x628,0)
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x777 = DelayLine(6,x582)
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x582 = VecApply(x581,0)
  x614 = FixDiv(x613,x781)
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x747 = FixAdd(x746,b550)
  x782 = DelayLine(80,x610)
  x565 = FixAdd(x745,x769)
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x570 = FixAdd(x747,x769)
  x785 = DelayLine(14,b552)
  x619 = SwitchCase(Block(x618))
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x770 = DelayLine(2,b543)
  x789 = DelayLine(1,x641)
  x623 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x602 = Not(x601)
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x774 = DelayLine(5,b562)
  x793 = DelayLine(3,b551)
  x746 = FixSLA(b550,Const(1))
  x778 = DelayLine(12,x589)
  x598 = VecApply(x597,0)
  x630 = FixMul(x629,Const(0.099999904632568359375))
  x788 = DelayLine(14,b543)
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x625 = CounterChainNew(List(x624))
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x615 = FixDiv(x614,x782)
  x593 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
  x647 = FixEql(b550,Const(0))
  x779 = DelayLine(20,x610)
  x605 = UnitPipe(Set(b552, b543),Block(Const(())),None)
  x792 = DelayLine(3,b553)
  x633 = FixMul(x630,x784)
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x773 = DelayLine(5,b561)
  x586 = FixMul(x585,x585)
  x618 = FixSub(x615,x783)
  x745 = FixAdd(x744,b542)
  x573 = FixSub(x567,x572)
  x601 = And(x599,x600)
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x772 = DelayLine(2,b562)
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None)
  x641 = VecApply(x640,0)
  x572 = VecApply(x571,0)
  x611 = FixDiv(Const(100),x610)
  x787 = DelayLine(14,b627)
  x604 = RegWrite(x596,x602,Set())
  x784 = DelayLine(6,x632)
  x736 = RegRead(x596)
  x567 = VecApply(x566,0)
  x649 = Mux(x790,x789,x648)
  x616 = FixDiv(Const(10),x610)
  x599 = FixLst(Const(0),x598)
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x621 = Switch(List(x735, x736),Block(x620))
  x769 = DelayLine(1,b561)
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x589 = VecApply(x588,0)
  x648 = FixAdd(x641,x643)
  x749 = FixFMA(x778,x778,x748)
  x617 = FixDiv(x616,x779)
  x776 = DelayLine(5,b543)
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x791 = DelayLine(3,b543)
  x585 = VecApply(x584,0)
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x643 = VecApply(x642,0)
  x744 = FixSLA(b542,Const(1))
  x613 = FixDiv(x612,x780)
  x600 = FixLst(Const(1),x598)
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x595 = RegNew(Const(false))
  x612 = FixDiv(x611,x779)
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x771 = DelayLine(2,b552)
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x748 = FixFMA(x777,x777,x586)
  x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None)
  x632 = VecApply(x631,0)
  x786 = DelayLine(14,b626)
  x781 = DelayLine(60,x610)
  x620 = SwitchCase(Block(Const(90)))
  x790 = DelayLine(3,x647)
  x603 = RegWrite(x595,x601,Set())
  x735 = RegRead(x595)
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1))
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x596 = RegNew(Const(false))
  x775 = DelayLine(5,b552)
  x560 = CounterChainNew(List(x559))
  x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None)
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
Used:
  x629 = VecApply(x628,0) [Made: true]
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  () [Made: false]
  x777 = DelayLine(6,x582) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x582 = VecApply(x581,0) [Made: true]
  x614 = FixDiv(x613,x781) [Made: true]
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b550 [Made: false]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x747 = FixAdd(x746,b550) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x565 = FixAdd(x745,x769) [Made: true]
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x570 = FixAdd(x747,x769) [Made: true]
  x785 = DelayLine(14,b552) [Made: true]
  x619 = SwitchCase(Block(x618)) [Made: true]
  b542 [Made: false]
  x559 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x770 = DelayLine(2,b543) [Made: true]
  x789 = DelayLine(1,x641) [Made: true]
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x602 = Not(x601) [Made: true]
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x774 = DelayLine(5,b562) [Made: true]
  x793 = DelayLine(3,b551) [Made: true]
  x746 = FixSLA(b550,Const(1)) [Made: true]
  x778 = DelayLine(12,x589) [Made: true]
  x598 = VecApply(x597,0) [Made: true]
  b561 [Made: true]
  x630 = FixMul(x629,Const(0.099999904632568359375)) [Made: true]
  x788 = DelayLine(14,b543) [Made: true]
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x625 = CounterChainNew(List(x624)) [Made: true]
  b551 [Made: true]
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791))) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
  x647 = FixEql(b550,Const(0)) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  x792 = DelayLine(3,b553) [Made: true]
  x633 = FixMul(x630,x784) [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x773 = DelayLine(5,b561) [Made: true]
  x586 = FixMul(x585,x585) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x745 = FixAdd(x744,b542) [Made: true]
  x573 = FixSub(x567,x572) [Made: true]
  x601 = And(x599,x600) [Made: true]
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b562 [Made: true]
  x772 = DelayLine(2,b562) [Made: true]
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x641 = VecApply(x640,0) [Made: true]
  x572 = VecApply(x571,0) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x787 = DelayLine(14,b627) [Made: true]
  x604 = RegWrite(x596,x602,Set()) [Made: true]
  x784 = DelayLine(6,x632) [Made: true]
  x736 = RegRead(x596) [Made: true]
  x567 = VecApply(x566,0) [Made: true]
  x649 = Mux(x790,x789,x648) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x599 = FixLst(Const(0),x598) [Made: true]
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b552 [Made: false]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x621 = Switch(List(x735, x736),Block(x620)) [Made: true]
  b626 [Made: true]
  x769 = DelayLine(1,b561) [Made: true]
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  90 [Made: false]
  x589 = VecApply(x588,0) [Made: true]
  x648 = FixAdd(x641,x643) [Made: true]
  x749 = FixFMA(x778,x778,x748) [Made: true]
  x617 = FixDiv(x616,x779) [Made: true]
  b553 [Made: true]
  x776 = DelayLine(5,b543) [Made: true]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x791 = DelayLine(3,b543) [Made: true]
  x585 = VecApply(x584,0) [Made: true]
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x643 = VecApply(x642,0) [Made: true]
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x744 = FixSLA(b542,Const(1)) [Made: true]
  x613 = FixDiv(x612,x780) [Made: true]
  x600 = FixLst(Const(1),x598) [Made: true]
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x595 = RegNew(Const(false)) [Made: true]
  x612 = FixDiv(x611,x779) [Made: true]
  b627 [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x771 = DelayLine(2,b552) [Made: true]
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x748 = FixFMA(x777,x777,x586) [Made: true]
  x632 = VecApply(x631,0) [Made: true]
  x786 = DelayLine(14,b626) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
  x549 = CounterChainNew(Vector(x548)) [Made: false]
  x620 = SwitchCase(Block(Const(90))) [Made: true]
  x790 = DelayLine(3,x647) [Made: true]
  x603 = RegWrite(x595,x601,Set()) [Made: true]
  x735 = RegRead(x595) [Made: true]
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788))) [Made: true]
  x624 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776))) [Made: true]
  x596 = RegNew(Const(false)) [Made: true]
  b543 [Made: false]
  x775 = DelayLine(5,b552) [Made: true]
  x560 = CounterChainNew(List(x559)) [Made: true]
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
Inputs for x653 are (Set(b550, x472, b542, x471, x545, b552, x544, x595, x549, x596, b543) ++ Set(x545) ++ Set() ++ Set()) diff Set(x555, b550, x559, x623, x625, x593, x554, x605, x558, x579, x736, b552, x594, x621, x557, x580, x595, x556, x652, x735, x624, x596, x560, x639) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x653 = UnrolledReduce(Set(b543),x547,Block((x544) => Const(())),List(List(b550)),List(List(b552)),None)
 - x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - b542
 - x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x549 = CounterChainNew(Vector(x548))
 - b543
 - x472_A_sram_1
 - b542
 - x471_A_sram_0
 - x545_accum_1
 - x544_accum_0
 - x549_ctrchain
 - b543
Stms:
  x747 = FixAdd(x746,b550)
  x565 = FixAdd(x745,x769)
  x570 = FixAdd(x747,x769)
  x770 = DelayLine(2,b543)
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x774 = DelayLine(5,b562)
  x746 = FixSLA(b550,Const(1))
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x773 = DelayLine(5,b561)
  x745 = FixAdd(x744,b542)
  x573 = FixSub(x567,x572)
  x772 = DelayLine(2,b562)
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x572 = VecApply(x571,0)
  x567 = VecApply(x566,0)
  x769 = DelayLine(1,b561)
  x776 = DelayLine(5,b543)
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x744 = FixSLA(b542,Const(1))
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x771 = DelayLine(2,b552)
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x775 = DelayLine(5,b552)
Used:
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  b550 [Made: false]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x747 = FixAdd(x746,b550) [Made: true]
  x565 = FixAdd(x745,x769) [Made: true]
  x570 = FixAdd(x747,x769) [Made: true]
  b542 [Made: false]
  x770 = DelayLine(2,b543) [Made: true]
  x774 = DelayLine(5,b562) [Made: true]
  x746 = FixSLA(b550,Const(1)) [Made: true]
  b561 [Made: false]
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x773 = DelayLine(5,b561) [Made: true]
  x745 = FixAdd(x744,b542) [Made: true]
  x573 = FixSub(x567,x572) [Made: true]
  b562 [Made: false]
  x772 = DelayLine(2,b562) [Made: true]
  x572 = VecApply(x571,0) [Made: true]
  x567 = VecApply(x566,0) [Made: true]
  b552 [Made: false]
  x769 = DelayLine(1,b561) [Made: true]
  x776 = DelayLine(5,b543) [Made: true]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x744 = FixSLA(b542,Const(1)) [Made: true]
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x771 = DelayLine(2,b552) [Made: true]
  b543 [Made: false]
  x775 = DelayLine(5,b552) [Made: true]
Inputs for x579 are (Set(x555, b550, x472, b542, b561, x471, x554, x558, b562, b552, x557, x556, b543) ++ Set(x555, x554, x558, x557, x556) ++ Set() ++ Set()) diff Set(x574, b561, x566, x578, b562, x577, x576, x571, x575) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x747 = FixAdd(x746,b550)
  x565 = FixAdd(x745,x769)
  x570 = FixAdd(x747,x769)
  x770 = DelayLine(2,b543)
  x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x774 = DelayLine(5,b562)
  x746 = FixSLA(b550,Const(1))
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x773 = DelayLine(5,b561)
  x745 = FixAdd(x744,b542)
  x573 = FixSub(x567,x572)
  x772 = DelayLine(2,b562)
  x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x572 = VecApply(x571,0)
  x567 = VecApply(x566,0)
  x769 = DelayLine(1,b561)
  x776 = DelayLine(5,b543)
  x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x744 = FixSLA(b542,Const(1))
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]])
  x771 = DelayLine(2,b552)
  x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(x773),Vector(Set(x774, x775, x776)))
  x775 = DelayLine(5,b552)
Used:
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  b550 [Made: false]
  x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x747 = FixAdd(x746,b550) [Made: true]
  x565 = FixAdd(x745,x769) [Made: true]
  x570 = FixAdd(x747,x769) [Made: true]
  b542 [Made: false]
  x770 = DelayLine(2,b543) [Made: true]
  x774 = DelayLine(5,b562) [Made: true]
  x746 = FixSLA(b550,Const(1)) [Made: true]
  b561 [Made: false]
  x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x773 = DelayLine(5,b561) [Made: true]
  x745 = FixAdd(x744,b542) [Made: true]
  x573 = FixSub(x567,x572) [Made: true]
  b562 [Made: false]
  x772 = DelayLine(2,b562) [Made: true]
  x572 = VecApply(x571,0) [Made: true]
  x567 = VecApply(x566,0) [Made: true]
  b552 [Made: false]
  x769 = DelayLine(1,b561) [Made: true]
  x776 = DelayLine(5,b543) [Made: true]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x744 = FixSLA(b542,Const(1)) [Made: true]
  x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(x772, x771, x770)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x771 = DelayLine(2,b552) [Made: true]
  b543 [Made: false]
  x775 = DelayLine(5,b552) [Made: true]
Inputs for x579 are (Set(x555, b550, x472, b542, b561, x471, x554, x558, b562, b552, x557, x556, b543) ++ Set(x555, x554, x558, x557, x556) ++ Set() ++ Set()) diff Set(x574, b561, x566, x578, b562, x577, x576, x571, x575) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None)
 - x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b550
 - x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - b542
 - x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b552
 - x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b543
 - x555_tmp_1
 - b550
 - x472_A_sram_1
 - b542
 - x471_A_sram_0
 - x554_tmp_0
 - x558_tmp_4
 - b552
 - x557_tmp_3
 - x556_tmp_2
 - b543
Stms:
  x777 = DelayLine(6,x582)
  x582 = VecApply(x581,0)
  x778 = DelayLine(12,x589)
  x586 = FixMul(x585,x585)
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x589 = VecApply(x588,0)
  x749 = FixFMA(x778,x778,x748)
  x585 = VecApply(x584,0)
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x748 = FixFMA(x777,x777,x586)
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
Used:
  x777 = DelayLine(6,x582) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x582 = VecApply(x581,0) [Made: true]
  x778 = DelayLine(12,x589) [Made: true]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x586 = FixMul(x585,x585) [Made: true]
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x589 = VecApply(x588,0) [Made: true]
  x749 = FixFMA(x778,x778,x748) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x585 = VecApply(x584,0) [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x748 = FixFMA(x777,x777,x586) [Made: true]
Inputs for x593 are (Set(x555, x554, b552, x580, x556, b543) ++ Set(x555, x554, x558, x557, x580, x556) ++ Set() ++ Set()) diff Set(x581, x584, x588, x592) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x777 = DelayLine(6,x582)
  x582 = VecApply(x581,0)
  x778 = DelayLine(12,x589)
  x586 = FixMul(x585,x585)
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x589 = VecApply(x588,0)
  x749 = FixFMA(x778,x778,x748)
  x585 = VecApply(x584,0)
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x748 = FixFMA(x777,x777,x586)
  x592 = SRAMBankedWrite(x580,Vector(x749),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
Used:
  x777 = DelayLine(6,x582) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x582 = VecApply(x581,0) [Made: true]
  x778 = DelayLine(12,x589) [Made: true]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x586 = FixMul(x585,x585) [Made: true]
  x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x589 = VecApply(x588,0) [Made: true]
  x749 = FixFMA(x778,x778,x748) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x585 = VecApply(x584,0) [Made: true]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x748 = FixFMA(x777,x777,x586) [Made: true]
Inputs for x593 are (Set(x555, x554, b552, x580, x556, b543) ++ Set(x555, x554, x558, x557, x580, x556) ++ Set() ++ Set()) diff Set(x581, x584, x588, x592) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x593 = UnitPipe(Set(b552, b543),Block(Const(())),None)
 - x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b552
 - x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
 - x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b543
 - x555_tmp_1
 - x554_tmp_0
 - x558_tmp_4
 - b552_chain_read_1
 - x557_tmp_3
 - x580_r_0
 - x556_tmp_2
 - b543
Stms:
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x602 = Not(x601)
  x598 = VecApply(x597,0)
  x601 = And(x599,x600)
  x604 = RegWrite(x596,x602,Set())
  x599 = FixLst(Const(0),x598)
  x600 = FixLst(Const(1),x598)
  x603 = RegWrite(x595,x601,Set())
Used:
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x602 = Not(x601) [Made: true]
  x598 = VecApply(x597,0) [Made: true]
  x601 = And(x599,x600) [Made: true]
  x599 = FixLst(Const(0),x598) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x600 = FixLst(Const(1),x598) [Made: true]
  x595 = RegNew(Const(false)) [Made: false]
  x596 = RegNew(Const(false)) [Made: false]
Inputs for x605 are (Set(b552, x580, x595, x596, b543) ++ Set(x555, x554, x558, x557, x580, x595, x556, x596) ++ Set() ++ Set()) diff Set(x597, x603, x604) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
  x602 = Not(x601)
  x598 = VecApply(x597,0)
  x601 = And(x599,x600)
  x604 = RegWrite(x596,x602,Set())
  x599 = FixLst(Const(0),x598)
  x600 = FixLst(Const(1),x598)
  x603 = RegWrite(x595,x601,Set())
Used:
  x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x602 = Not(x601) [Made: true]
  x598 = VecApply(x597,0) [Made: true]
  x601 = And(x599,x600) [Made: true]
  x599 = FixLst(Const(0),x598) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x600 = FixLst(Const(1),x598) [Made: true]
  x595 = RegNew(Const(false)) [Made: false]
  x596 = RegNew(Const(false)) [Made: false]
Inputs for x605 are (Set(b552, x580, x595, x596, b543) ++ Set(x555, x554, x558, x557, x580, x595, x556, x596) ++ Set() ++ Set()) diff Set(x597, x603, x604) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x605 = UnitPipe(Set(b552, b543),Block(Const(())),None)
 - x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b552
 - x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
 - x595 = RegNew(Const(false))
 - x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x596 = RegNew(Const(false))
 - b543
 - x555_tmp_1
 - x554_tmp_0
 - x558_tmp_4
 - b552_chain_read_2
 - x557_tmp_3
 - x580_r_0
 - x595_reg
 - x556_tmp_2
 - x596_reg
 - b543
Stms:
  x614 = FixDiv(x613,x781)
  x782 = DelayLine(80,x610)
  x619 = SwitchCase(Block(x618))
  x615 = FixDiv(x614,x782)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x779 = DelayLine(20,x610)
  x618 = FixSub(x615,x783)
  x611 = FixDiv(Const(100),x610)
  x616 = FixDiv(Const(10),x610)
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x617 = FixDiv(x616,x779)
  x613 = FixDiv(x612,x780)
  x612 = FixDiv(x611,x779)
  x781 = DelayLine(60,x610)
  x620 = SwitchCase(Block(Const(90)))
Used:
  x614 = FixDiv(x613,x781) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  90 [Made: false]
  x617 = FixDiv(x616,x779) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x613 = FixDiv(x612,x780) [Made: true]
  x595 = RegNew(Const(false)) [Made: false]
  x612 = FixDiv(x611,x779) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
  x620 = SwitchCase(Block(Const(90))) [Made: true]
Inputs for x621 are (Set(x735, x736, x580, x595) ++ Set(x555, x554, x558, x557, x580, x595, x556, x596) ++ Set() ++ Set()) diff Set(x619) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x614 = FixDiv(x613,x781)
  x782 = DelayLine(80,x610)
  x619 = SwitchCase(Block(x618))
  x615 = FixDiv(x614,x782)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x779 = DelayLine(20,x610)
  x618 = FixSub(x615,x783)
  x611 = FixDiv(Const(100),x610)
  x616 = FixDiv(Const(10),x610)
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x617 = FixDiv(x616,x779)
  x613 = FixDiv(x612,x780)
  x612 = FixDiv(x611,x779)
  x781 = DelayLine(60,x610)
  x620 = SwitchCase(Block(Const(90)))
Used:
  x614 = FixDiv(x613,x781) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  90 [Made: false]
  x617 = FixDiv(x616,x779) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x613 = FixDiv(x612,x780) [Made: true]
  x595 = RegNew(Const(false)) [Made: false]
  x612 = FixDiv(x611,x779) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
  x620 = SwitchCase(Block(Const(90))) [Made: true]
Inputs for x621 are (Set(x735, x736, x580, x595) ++ Set(x555, x554, x558, x557, x580, x595, x556, x596) ++ Set() ++ Set()) diff Set(x619) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x621 = Switch(List(x735, x736),Block(x620))
 - x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x736 = RegRead(x596)
 - x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
 - x595 = RegNew(Const(false))
 - x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x735 = RegRead(x595)
 - x596 = RegNew(Const(false))
 - x555_tmp_1
 - x554_tmp_0
 - x558_tmp_4
 - x736_rd_x596
 - x557_tmp_3
 - x580_r_0
 - x595_reg
 - x556_tmp_2
 - x735_rd_x595
 - x596_reg
Stms:
  x614 = FixDiv(x613,x781)
  x782 = DelayLine(80,x610)
  x615 = FixDiv(x614,x782)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x779 = DelayLine(20,x610)
  x618 = FixSub(x615,x783)
  x611 = FixDiv(Const(100),x610)
  x616 = FixDiv(Const(10),x610)
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x617 = FixDiv(x616,x779)
  x613 = FixDiv(x612,x780)
  x612 = FixDiv(x611,x779)
  x781 = DelayLine(60,x610)
Used:
  x614 = FixDiv(x613,x781) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  x617 = FixDiv(x616,x779) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x613 = FixDiv(x612,x780) [Made: true]
  x595 = RegNew(Const(false)) [Made: false]
  x612 = FixDiv(x611,x779) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
Inputs for x619 are (Set(x580, x595) ++ Set() ++ Set() ++ Set()) diff Set(x608, x609) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x614 = FixDiv(x613,x781)
  x782 = DelayLine(80,x610)
  x615 = FixDiv(x614,x782)
  x610 = VecApply(x609,0)
  x783 = DelayLine(60,x617)
  x779 = DelayLine(20,x610)
  x618 = FixSub(x615,x783)
  x611 = FixDiv(Const(100),x610)
  x616 = FixDiv(Const(10),x610)
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
  x780 = DelayLine(40,x610)
  x608 = RegRead(x595)
  x617 = FixDiv(x616,x779)
  x613 = FixDiv(x612,x780)
  x612 = FixDiv(x611,x779)
  x781 = DelayLine(60,x610)
Used:
  x614 = FixDiv(x613,x781) [Made: true]
  x782 = DelayLine(80,x610) [Made: true]
  x615 = FixDiv(x614,x782) [Made: true]
  x610 = VecApply(x609,0) [Made: true]
  x783 = DelayLine(60,x617) [Made: true]
  x779 = DelayLine(20,x610) [Made: true]
  x618 = FixSub(x615,x783) [Made: true]
  x611 = FixDiv(Const(100),x610) [Made: true]
  x616 = FixDiv(Const(10),x610) [Made: true]
  x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x780 = DelayLine(40,x610) [Made: true]
  x608 = RegRead(x595) [Made: true]
  x617 = FixDiv(x616,x779) [Made: true]
  x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x613 = FixDiv(x612,x780) [Made: true]
  x595 = RegNew(Const(false)) [Made: false]
  x612 = FixDiv(x611,x779) [Made: true]
  x781 = DelayLine(60,x610) [Made: true]
Inputs for x619 are (Set(x580, x595) ++ Set() ++ Set() ++ Set()) diff Set(x608, x609) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x619 = SwitchCase(Block(x618))
 - x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
 - x595 = RegNew(Const(false))
 - x580_r_0
 - x595_reg
Stms:
Used:
Inputs for x620 are (Set() ++ Set() ++ Set() ++ Set()) diff Set() ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
Used:
Inputs for x620 are (Set() ++ Set() ++ Set() ++ Set()) diff Set() ++ Set(x468, x670, x669, x476, x470, x671, x474)
x620 = SwitchCase(Block(Const(90)))
Stms:
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
Used:
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x621 = Switch(List(x735, x736),Block(x620)) [Made: false]
Inputs for x623 are (Set(b552, b543, x594, x621) ++ Set(x555, x554, x558, x594, x557, x556) ++ Set() ++ Set()) diff Set(x622) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
Used:
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x621 = Switch(List(x735, x736),Block(x620)) [Made: false]
Inputs for x623 are (Set(b552, b543, x594, x621) ++ Set(x555, x554, x558, x594, x557, x556) ++ Set() ++ Set()) diff Set(x622) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x623 = UnitPipe(Set(b552, b543),Block(Const(())),None)
 - x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b552
 - x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
 - x621 = Switch(List(x735, x736),Block(x620))
 - x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b543
 - x555_tmp_1
 - x554_tmp_0
 - x558_tmp_4
 - b552_chain_read_4
 - x594_force_0
 - x621_inr_Switch
 - x557_tmp_3
 - x556_tmp_2
 - b543
Stms:
  x629 = VecApply(x628,0)
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x785 = DelayLine(14,b552)
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x630 = FixMul(x629,Const(0.099999904632568359375))
  x788 = DelayLine(14,b543)
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x633 = FixMul(x630,x784)
  x787 = DelayLine(14,b627)
  x784 = DelayLine(6,x632)
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x632 = VecApply(x631,0)
  x786 = DelayLine(14,b626)
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
Used:
  x629 = VecApply(x628,0) [Made: true]
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x785 = DelayLine(14,b552) [Made: true]
  x630 = FixMul(x629,Const(0.099999904632568359375)) [Made: true]
  x788 = DelayLine(14,b543) [Made: true]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x633 = FixMul(x630,x784) [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x787 = DelayLine(14,b627) [Made: true]
  x784 = DelayLine(6,x632) [Made: true]
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b552 [Made: false]
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  b626 [Made: false]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  b627 [Made: false]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x632 = VecApply(x631,0) [Made: true]
  x786 = DelayLine(14,b626) [Made: true]
  b543 [Made: false]
Inputs for x639 are (Set(x555, x554, x558, b552, x594, b626, x557, b627, x556, b543) ++ Set(x555, x554, x558, x594, x557, x556) ++ Set() ++ Set()) diff Set(x628, x638, x634, x637, x631, b626, x636, b627, x635) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x629 = VecApply(x628,0)
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x785 = DelayLine(14,b552)
  x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x630 = FixMul(x629,Const(0.099999904632568359375))
  x788 = DelayLine(14,b543)
  x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x633 = FixMul(x630,x784)
  x787 = DelayLine(14,b627)
  x784 = DelayLine(6,x632)
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
  x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
  x632 = VecApply(x631,0)
  x786 = DelayLine(14,b626)
  x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(x786),Vector(Set(x787, x785, x788)))
Used:
  x629 = VecApply(x628,0) [Made: true]
  x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x785 = DelayLine(14,b552) [Made: true]
  x630 = FixMul(x629,Const(0.099999904632568359375)) [Made: true]
  x788 = DelayLine(14,b543) [Made: true]
  x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x633 = FixMul(x630,x784) [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x787 = DelayLine(14,b627) [Made: true]
  x784 = DelayLine(6,x632) [Made: true]
  x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b552 [Made: false]
  x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  b626 [Made: false]
  x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  b627 [Made: false]
  x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x632 = VecApply(x631,0) [Made: true]
  x786 = DelayLine(14,b626) [Made: true]
  b543 [Made: false]
Inputs for x639 are (Set(x555, x554, x558, b552, x594, b626, x557, b627, x556, b543) ++ Set(x555, x554, x558, x594, x557, x556) ++ Set() ++ Set()) diff Set(x628, x638, x634, x637, x631, b626, x636, b627, x635) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None)
 - x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b552
 - x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
 - x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b543
 - x555_tmp_1
 - x554_tmp_0
 - x558_tmp_4
 - b552_chain_read_5
 - x594_force_0
 - x557_tmp_3
 - x556_tmp_2
 - b543
Stms:
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x789 = DelayLine(1,x641)
  x793 = DelayLine(3,b551)
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x647 = FixEql(b550,Const(0))
  x792 = DelayLine(3,b553)
  x641 = VecApply(x640,0)
  x649 = Mux(x790,x789,x648)
  x648 = FixAdd(x641,x643)
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x791 = DelayLine(3,b543)
  x643 = VecApply(x642,0)
  x790 = DelayLine(3,x647)
Used:
  b550 [Made: false]
  x789 = DelayLine(1,x641) [Made: true]
  x793 = DelayLine(3,b551) [Made: true]
  b551 [Made: false]
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x647 = FixEql(b550,Const(0)) [Made: true]
  x792 = DelayLine(3,b553) [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x641 = VecApply(x640,0) [Made: true]
  x649 = Mux(x790,x789,x648) [Made: true]
  x648 = FixAdd(x641,x643) [Made: true]
  b553 [Made: false]
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x791 = DelayLine(3,b543) [Made: true]
  x643 = VecApply(x642,0) [Made: true]
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x790 = DelayLine(3,x647) [Made: true]
  b543 [Made: false]
Inputs for x652 are (Set(b550, b551, x558, x545, b553, x544, b543) ++ Set(x558) ++ Set() ++ Set()) diff Set(x651, b551, x650, x642, b553, x640) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x789 = DelayLine(1,x641)
  x793 = DelayLine(3,b551)
  x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(x793),Vector(Set(x792, x791)))
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x647 = FixEql(b550,Const(0))
  x792 = DelayLine(3,b553)
  x641 = VecApply(x640,0)
  x649 = Mux(x790,x789,x648)
  x648 = FixAdd(x641,x643)
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
  x791 = DelayLine(3,b543)
  x643 = VecApply(x642,0)
  x790 = DelayLine(3,x647)
Used:
  b550 [Made: false]
  x789 = DelayLine(1,x641) [Made: true]
  x793 = DelayLine(3,b551) [Made: true]
  b551 [Made: false]
  x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x647 = FixEql(b550,Const(0)) [Made: true]
  x792 = DelayLine(3,b553) [Made: true]
  x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x641 = VecApply(x640,0) [Made: true]
  x649 = Mux(x790,x789,x648) [Made: true]
  x648 = FixAdd(x641,x643) [Made: true]
  b553 [Made: false]
  x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x791 = DelayLine(3,b543) [Made: true]
  x643 = VecApply(x642,0) [Made: true]
  x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x790 = DelayLine(3,x647) [Made: true]
  b543 [Made: false]
Inputs for x652 are (Set(b550, b551, x558, x545, b553, x544, b543) ++ Set(x558) ++ Set() ++ Set()) diff Set(x651, b551, x650, x642, b553, x640) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None)
 - b550
 - x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - b543
 - b550_chain_read_6
 - x558_tmp_4
 - x545_accum_1
 - x544_accum_0
 - b543
Stms:
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798)))
  x797 = DelayLine(2,x659)
  x751 = FixAdd(x750,b542)
  x798 = DelayLine(5,b543)
  x665 = FixAdd(x797,x664)
  x794 = DelayLine(1,b656)
  x662 = FixAdd(x751,x794)
  x750 = FixSLA(b542,Const(1))
  x799 = DelayLine(3,x662)
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]])
  x795 = DelayLine(2,b543)
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]])
  x800 = DelayLine(5,b657)
  x664 = VecApply(x663,0)
  x796 = DelayLine(2,b657)
  x659 = VecApply(x658,0)
Used:
  x797 = DelayLine(2,x659) [Made: true]
  x751 = FixAdd(x750,b542) [Made: true]
  b542 [Made: false]
  x798 = DelayLine(5,b543) [Made: true]
  x665 = FixAdd(x797,x664) [Made: true]
  b657 [Made: false]
  x794 = DelayLine(1,b656) [Made: true]
  x662 = FixAdd(x751,x794) [Made: true]
  x750 = FixSLA(b542,Const(1)) [Made: true]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x799 = DelayLine(3,x662) [Made: true]
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x795 = DelayLine(2,b543) [Made: true]
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b656 [Made: false]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x800 = DelayLine(5,b657) [Made: true]
  x664 = VecApply(x663,0) [Made: true]
  x796 = DelayLine(2,b657) [Made: true]
  x659 = VecApply(x658,0) [Made: true]
  b543 [Made: false]
Inputs for x667 are (Set(b542, b657, x545, x473, b656, x539, b543) ++ Set(x545) ++ Set() ++ Set()) diff Set(x666, b657, x658, x663, b656) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x799),Vector(Set(x800, x798)))
  x797 = DelayLine(2,x659)
  x751 = FixAdd(x750,b542)
  x798 = DelayLine(5,b543)
  x665 = FixAdd(x797,x664)
  x794 = DelayLine(1,b656)
  x662 = FixAdd(x751,x794)
  x750 = FixSLA(b542,Const(1))
  x799 = DelayLine(3,x662)
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]])
  x795 = DelayLine(2,b543)
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]])
  x800 = DelayLine(5,b657)
  x664 = VecApply(x663,0)
  x796 = DelayLine(2,b657)
  x659 = VecApply(x658,0)
Used:
  x797 = DelayLine(2,x659) [Made: true]
  x751 = FixAdd(x750,b542) [Made: true]
  b542 [Made: false]
  x798 = DelayLine(5,b543) [Made: true]
  x665 = FixAdd(x797,x664) [Made: true]
  b657 [Made: false]
  x794 = DelayLine(1,b656) [Made: true]
  x662 = FixAdd(x751,x794) [Made: true]
  x750 = FixSLA(b542,Const(1)) [Made: true]
  x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: false]
  x799 = DelayLine(3,x662) [Made: true]
  x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x795 = DelayLine(2,b543) [Made: true]
  x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(x796, x795)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  b656 [Made: false]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x800 = DelayLine(5,b657) [Made: true]
  x664 = VecApply(x663,0) [Made: true]
  x796 = DelayLine(2,b657) [Made: true]
  x659 = VecApply(x658,0) [Made: true]
  b543 [Made: false]
Inputs for x667 are (Set(b542, b657, x545, x473, b656, x539, b543) ++ Set(x545) ++ Set() ++ Set()) diff Set(x666, b657, x658, x663, b656) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x667 = UnrolledForeach(Set(b543),x655,Block(Const(())),List(List(b656)),List(List(b657)),None)
 - b542
 - x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
 - x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - b543
 - b542_chain_read_1
 - x545_accum_1
 - x473_A_sram_2
 - x539_out_sram_0
 - b543_chain_read_1
Stms:
  x683 = FixSub(x753,x681)
  x677 = RegNew(Const(0))
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x698 = UnitPipe(Set(),Block(Const(())),None)
  x670 = StreamOutNew(BurstFullDataBus())
  x709 = FixSub(b702,x704)
  x719 = FringeDenseStore(x470,x669,x670,x671)
  x802 = DelayLine(1,x691)
  x756 = FixSLA(b674,Const(1))
  x806 = DelayLine(4,x708)
  x687 = FixSLA(x686,Const(4))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x678 = RegNew(Const(0))
  x714 = VecApply(x713,0)
  x693 = DRAMIsAlloc(x470)
  x757 = FixAdd(x756,b674)
  x697 = RegWrite(x678,x687,Set())
  x753 = FixAdd(x752,b674)
  x669 = StreamOutNew(BurstCmdBus)
  x686 = FixDivSRA(x685,Const(4))
  x706 = RegRead(x677)
  x701 = CounterChainNew(List(x700))
  x805 = DelayLine(2,x708)
  x718 = UnitPipe(Set(b675),Block(Const(())),None)
  x689 = FixToFix(x754,TRUE,_64,_0)
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x672 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x681 = FixSLA(x680,Const(4))
  x737 = RegRead(x678)
  x700 = CounterNew(Const(0),x737,Const(1),Const(1))
  x685 = FixAdd(x683,Const(18))
  x695 = RegWrite(x676,x683,Set())
  x722 = UnitPipe(Set(b675),Block(Const(())),None)
  x680 = FixDivSRA(x753,Const(4))
  x754 = FixSLA(x680,Const(6))
  x712 = FixAdd(x757,x709)
  x690 = DRAMAddress(x470)
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x673 = CounterChainNew(List(x672))
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
  x671 = StreamInNew(BurstAckBus)
  x684 = FixAdd(x683,Const(3))
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x752 = FixSLA(b674,Const(1))
  x801 = DelayLine(1,x690)
  x807 = DelayLine(4,b703)
  x696 = RegWrite(x677,x684,Set())
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set()))
  x723 = UnrolledForeach(Set(),x673,Block(Const(())),List(List(b674)),List(List(b675)),None)
  x691 = FixAdd(x689,x801)
  x803 = DelayLine(4,x693)
  x755 = FixSLA(x686,Const(6))
  x676 = RegNew(Const(0))
  x708 = And(x705,x707)
Used:
  () [Made: false]
  x683 = FixSub(x753,x681) [Made: true]
  x677 = RegNew(Const(0)) [Made: true]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x698 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: true]
  x709 = FixSub(b702,x704) [Made: true]
  x719 = FringeDenseStore(x470,x669,x670,x671) [Made: true]
  b702 [Made: true]
  x802 = DelayLine(1,x691) [Made: true]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x678 = RegNew(Const(0)) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  x697 = RegWrite(x678,x687,Set()) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: true]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x701 = CounterChainNew(List(x700)) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  b674 [Made: true]
  x718 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803))) [Made: true]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x672 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x737 = RegRead(x678) [Made: true]
  x700 = CounterNew(Const(0),x737,Const(1),Const(1)) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  x695 = RegWrite(x676,x683,Set()) [Made: true]
  x722 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
  b675 [Made: true]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  x673 = CounterChainNew(List(x672)) [Made: true]
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  b703 [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x671 = StreamInNew(BurstAckBus) [Made: true]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807))) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x807 = DelayLine(4,b703) [Made: true]
  x696 = RegWrite(x677,x684,Set()) [Made: true]
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set())) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: true]
  x708 = And(x705,x707) [Made: true]
Inputs for x724 are (Set(x470, x539) ++ Set() ++ Set(x670, x669, x470, x671) ++ Set()) diff Set(x672, x673, x723) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x683 = FixSub(x753,x681)
  x677 = RegNew(Const(0))
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x698 = UnitPipe(Set(),Block(Const(())),None)
  x670 = StreamOutNew(BurstFullDataBus())
  x709 = FixSub(b702,x704)
  x719 = FringeDenseStore(x470,x669,x670,x671)
  x802 = DelayLine(1,x691)
  x756 = FixSLA(b674,Const(1))
  x806 = DelayLine(4,x708)
  x687 = FixSLA(x686,Const(4))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x678 = RegNew(Const(0))
  x714 = VecApply(x713,0)
  x693 = DRAMIsAlloc(x470)
  x757 = FixAdd(x756,b674)
  x697 = RegWrite(x678,x687,Set())
  x753 = FixAdd(x752,b674)
  x669 = StreamOutNew(BurstCmdBus)
  x686 = FixDivSRA(x685,Const(4))
  x706 = RegRead(x677)
  x701 = CounterChainNew(List(x700))
  x805 = DelayLine(2,x708)
  x718 = UnitPipe(Set(b675),Block(Const(())),None)
  x689 = FixToFix(x754,TRUE,_64,_0)
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x672 = CounterNew(Const(0),Const(100),Const(1),Const(1))
  x681 = FixSLA(x680,Const(4))
  x737 = RegRead(x678)
  x700 = CounterNew(Const(0),x737,Const(1),Const(1))
  x685 = FixAdd(x683,Const(18))
  x695 = RegWrite(x676,x683,Set())
  x722 = UnitPipe(Set(b675),Block(Const(())),None)
  x680 = FixDivSRA(x753,Const(4))
  x754 = FixSLA(x680,Const(6))
  x712 = FixAdd(x757,x709)
  x690 = DRAMAddress(x470)
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x673 = CounterChainNew(List(x672))
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
  x671 = StreamInNew(BurstAckBus)
  x684 = FixAdd(x683,Const(3))
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x752 = FixSLA(b674,Const(1))
  x801 = DelayLine(1,x690)
  x807 = DelayLine(4,b703)
  x696 = RegWrite(x677,x684,Set())
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set()))
  x723 = UnrolledForeach(Set(),x673,Block(Const(())),List(List(b674)),List(List(b675)),None)
  x691 = FixAdd(x689,x801)
  x803 = DelayLine(4,x693)
  x755 = FixSLA(x686,Const(6))
  x676 = RegNew(Const(0))
  x708 = And(x705,x707)
Used:
  () [Made: false]
  x683 = FixSub(x753,x681) [Made: true]
  x677 = RegNew(Const(0)) [Made: true]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x698 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: true]
  x709 = FixSub(b702,x704) [Made: true]
  x719 = FringeDenseStore(x470,x669,x670,x671) [Made: true]
  b702 [Made: true]
  x802 = DelayLine(1,x691) [Made: true]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x678 = RegNew(Const(0)) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  x697 = RegWrite(x678,x687,Set()) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: true]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x701 = CounterChainNew(List(x700)) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  b674 [Made: true]
  x718 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803))) [Made: true]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x672 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x737 = RegRead(x678) [Made: true]
  x700 = CounterNew(Const(0),x737,Const(1),Const(1)) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  x695 = RegWrite(x676,x683,Set()) [Made: true]
  x722 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
  b675 [Made: true]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  x673 = CounterChainNew(List(x672)) [Made: true]
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  b703 [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x671 = StreamInNew(BurstAckBus) [Made: true]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807))) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x807 = DelayLine(4,b703) [Made: true]
  x696 = RegWrite(x677,x684,Set()) [Made: true]
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set())) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: true]
  x708 = And(x705,x707) [Made: true]
Inputs for x724 are (Set(x470, x539) ++ Set() ++ Set(x670, x669, x470, x671) ++ Set()) diff Set(x672, x673, x723) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x724 = UnitPipe(Set(),Block(Const(())),None)
 - x670 = StreamOutNew(BurstFullDataBus())
 - x669 = StreamOutNew(BurstCmdBus)
 - x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x671 = StreamInNew(BurstAckBus)
 - x670
 - x669
 - x470_out_host
 - x539_out_sram_0
 - x671
Stms:
  x683 = FixSub(x753,x681)
  x677 = RegNew(Const(0))
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x698 = UnitPipe(Set(),Block(Const(())),None)
  x709 = FixSub(b702,x704)
  x719 = FringeDenseStore(x470,x669,x670,x671)
  x802 = DelayLine(1,x691)
  x756 = FixSLA(b674,Const(1))
  x806 = DelayLine(4,x708)
  x687 = FixSLA(x686,Const(4))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x678 = RegNew(Const(0))
  x714 = VecApply(x713,0)
  x693 = DRAMIsAlloc(x470)
  x757 = FixAdd(x756,b674)
  x697 = RegWrite(x678,x687,Set())
  x753 = FixAdd(x752,b674)
  x686 = FixDivSRA(x685,Const(4))
  x706 = RegRead(x677)
  x701 = CounterChainNew(List(x700))
  x805 = DelayLine(2,x708)
  x718 = UnitPipe(Set(b675),Block(Const(())),None)
  x689 = FixToFix(x754,TRUE,_64,_0)
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x681 = FixSLA(x680,Const(4))
  x737 = RegRead(x678)
  x700 = CounterNew(Const(0),x737,Const(1),Const(1))
  x685 = FixAdd(x683,Const(18))
  x695 = RegWrite(x676,x683,Set())
  x722 = UnitPipe(Set(b675),Block(Const(())),None)
  x680 = FixDivSRA(x753,Const(4))
  x754 = FixSLA(x680,Const(6))
  x712 = FixAdd(x757,x709)
  x690 = DRAMAddress(x470)
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
  x684 = FixAdd(x683,Const(3))
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x752 = FixSLA(b674,Const(1))
  x801 = DelayLine(1,x690)
  x807 = DelayLine(4,b703)
  x696 = RegWrite(x677,x684,Set())
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set()))
  x691 = FixAdd(x689,x801)
  x803 = DelayLine(4,x693)
  x755 = FixSLA(x686,Const(6))
  x676 = RegNew(Const(0))
  x708 = And(x705,x707)
Used:
  () [Made: false]
  x683 = FixSub(x753,x681) [Made: true]
  x677 = RegNew(Const(0)) [Made: true]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x698 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: false]
  x709 = FixSub(b702,x704) [Made: true]
  b702 [Made: true]
  x802 = DelayLine(1,x691) [Made: true]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x678 = RegNew(Const(0)) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  x697 = RegWrite(x678,x687,Set()) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: false]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x701 = CounterChainNew(List(x700)) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  b674 [Made: false]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803))) [Made: true]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x737 = RegRead(x678) [Made: true]
  x700 = CounterNew(Const(0),x737,Const(1),Const(1)) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  x695 = RegWrite(x676,x683,Set()) [Made: true]
  b675 [Made: false]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  b703 [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x671 = StreamInNew(BurstAckBus) [Made: false]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807))) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x807 = DelayLine(4,b703) [Made: true]
  x696 = RegWrite(x677,x684,Set()) [Made: true]
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set())) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: true]
  x708 = And(x705,x707) [Made: true]
Inputs for x723 are (Set(x670, x669, b674, b675, x470, x539, x671) ++ Set() ++ Set(x670, x669, x470, x671) ++ Set()) diff Set(x719, b674, x718, x722, b675) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x683 = FixSub(x753,x681)
  x677 = RegNew(Const(0))
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x698 = UnitPipe(Set(),Block(Const(())),None)
  x709 = FixSub(b702,x704)
  x719 = FringeDenseStore(x470,x669,x670,x671)
  x802 = DelayLine(1,x691)
  x756 = FixSLA(b674,Const(1))
  x806 = DelayLine(4,x708)
  x687 = FixSLA(x686,Const(4))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x678 = RegNew(Const(0))
  x714 = VecApply(x713,0)
  x693 = DRAMIsAlloc(x470)
  x757 = FixAdd(x756,b674)
  x697 = RegWrite(x678,x687,Set())
  x753 = FixAdd(x752,b674)
  x686 = FixDivSRA(x685,Const(4))
  x706 = RegRead(x677)
  x701 = CounterChainNew(List(x700))
  x805 = DelayLine(2,x708)
  x718 = UnitPipe(Set(b675),Block(Const(())),None)
  x689 = FixToFix(x754,TRUE,_64,_0)
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x681 = FixSLA(x680,Const(4))
  x737 = RegRead(x678)
  x700 = CounterNew(Const(0),x737,Const(1),Const(1))
  x685 = FixAdd(x683,Const(18))
  x695 = RegWrite(x676,x683,Set())
  x722 = UnitPipe(Set(b675),Block(Const(())),None)
  x680 = FixDivSRA(x753,Const(4))
  x754 = FixSLA(x680,Const(6))
  x712 = FixAdd(x757,x709)
  x690 = DRAMAddress(x470)
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
  x684 = FixAdd(x683,Const(3))
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x752 = FixSLA(b674,Const(1))
  x801 = DelayLine(1,x690)
  x807 = DelayLine(4,b703)
  x696 = RegWrite(x677,x684,Set())
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set()))
  x691 = FixAdd(x689,x801)
  x803 = DelayLine(4,x693)
  x755 = FixSLA(x686,Const(6))
  x676 = RegNew(Const(0))
  x708 = And(x705,x707)
Used:
  () [Made: false]
  x683 = FixSub(x753,x681) [Made: true]
  x677 = RegNew(Const(0)) [Made: true]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x698 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: false]
  x709 = FixSub(b702,x704) [Made: true]
  b702 [Made: true]
  x802 = DelayLine(1,x691) [Made: true]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x678 = RegNew(Const(0)) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  x697 = RegWrite(x678,x687,Set()) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: false]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x701 = CounterChainNew(List(x700)) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  b674 [Made: false]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803))) [Made: true]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x737 = RegRead(x678) [Made: true]
  x700 = CounterNew(Const(0),x737,Const(1),Const(1)) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  x695 = RegWrite(x676,x683,Set()) [Made: true]
  b675 [Made: false]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  b703 [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x671 = StreamInNew(BurstAckBus) [Made: false]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807))) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x807 = DelayLine(4,b703) [Made: true]
  x696 = RegWrite(x677,x684,Set()) [Made: true]
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set())) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: true]
  x708 = And(x705,x707) [Made: true]
Inputs for x723 are (Set(x670, x669, b674, b675, x470, x539, x671) ++ Set() ++ Set(x670, x669, x470, x671) ++ Set()) diff Set(x719, b674, x718, x722, b675) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x723 = UnrolledForeach(Set(),x673,Block(Const(())),List(List(b674)),List(List(b675)),None)
 - x670 = StreamOutNew(BurstFullDataBus())
 - x669 = StreamOutNew(BurstCmdBus)
 - x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x671 = StreamInNew(BurstAckBus)
 - x670
 - x669
 - x470_out_host
 - x539_out_sram_0
 - x671
Stms:
  x683 = FixSub(x753,x681)
  x677 = RegNew(Const(0))
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x698 = UnitPipe(Set(),Block(Const(())),None)
  x709 = FixSub(b702,x704)
  x802 = DelayLine(1,x691)
  x756 = FixSLA(b674,Const(1))
  x806 = DelayLine(4,x708)
  x687 = FixSLA(x686,Const(4))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x678 = RegNew(Const(0))
  x714 = VecApply(x713,0)
  x693 = DRAMIsAlloc(x470)
  x757 = FixAdd(x756,b674)
  x697 = RegWrite(x678,x687,Set())
  x753 = FixAdd(x752,b674)
  x686 = FixDivSRA(x685,Const(4))
  x706 = RegRead(x677)
  x701 = CounterChainNew(List(x700))
  x805 = DelayLine(2,x708)
  x689 = FixToFix(x754,TRUE,_64,_0)
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x681 = FixSLA(x680,Const(4))
  x737 = RegRead(x678)
  x700 = CounterNew(Const(0),x737,Const(1),Const(1))
  x685 = FixAdd(x683,Const(18))
  x695 = RegWrite(x676,x683,Set())
  x680 = FixDivSRA(x753,Const(4))
  x754 = FixSLA(x680,Const(6))
  x712 = FixAdd(x757,x709)
  x690 = DRAMAddress(x470)
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
  x684 = FixAdd(x683,Const(3))
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x752 = FixSLA(b674,Const(1))
  x801 = DelayLine(1,x690)
  x807 = DelayLine(4,b703)
  x696 = RegWrite(x677,x684,Set())
  x691 = FixAdd(x689,x801)
  x803 = DelayLine(4,x693)
  x755 = FixSLA(x686,Const(6))
  x676 = RegNew(Const(0))
  x708 = And(x705,x707)
Used:
  () [Made: false]
  x683 = FixSub(x753,x681) [Made: true]
  x677 = RegNew(Const(0)) [Made: true]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: false]
  x709 = FixSub(b702,x704) [Made: true]
  b702 [Made: true]
  x802 = DelayLine(1,x691) [Made: true]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x678 = RegNew(Const(0)) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  x697 = RegWrite(x678,x687,Set()) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: false]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x701 = CounterChainNew(List(x700)) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  b674 [Made: false]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803))) [Made: true]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x737 = RegRead(x678) [Made: true]
  x700 = CounterNew(Const(0),x737,Const(1),Const(1)) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  x695 = RegWrite(x676,x683,Set()) [Made: true]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  b703 [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807))) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x807 = DelayLine(4,b703) [Made: true]
  x696 = RegWrite(x677,x684,Set()) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: true]
  x708 = And(x705,x707) [Made: true]
Inputs for x718 are (Set(x670, x678, x669, b674, b675, x470, x539) ++ Set() ++ Set(x670, x669, x470) ++ Set()) diff Set(x677, x698, x678, x701, x737, x700, x717, x676) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x683 = FixSub(x753,x681)
  x677 = RegNew(Const(0))
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x698 = UnitPipe(Set(),Block(Const(())),None)
  x709 = FixSub(b702,x704)
  x802 = DelayLine(1,x691)
  x756 = FixSLA(b674,Const(1))
  x806 = DelayLine(4,x708)
  x687 = FixSLA(x686,Const(4))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x678 = RegNew(Const(0))
  x714 = VecApply(x713,0)
  x693 = DRAMIsAlloc(x470)
  x757 = FixAdd(x756,b674)
  x697 = RegWrite(x678,x687,Set())
  x753 = FixAdd(x752,b674)
  x686 = FixDivSRA(x685,Const(4))
  x706 = RegRead(x677)
  x701 = CounterChainNew(List(x700))
  x805 = DelayLine(2,x708)
  x689 = FixToFix(x754,TRUE,_64,_0)
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x681 = FixSLA(x680,Const(4))
  x737 = RegRead(x678)
  x700 = CounterNew(Const(0),x737,Const(1),Const(1))
  x685 = FixAdd(x683,Const(18))
  x695 = RegWrite(x676,x683,Set())
  x680 = FixDivSRA(x753,Const(4))
  x754 = FixSLA(x680,Const(6))
  x712 = FixAdd(x757,x709)
  x690 = DRAMAddress(x470)
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
  x684 = FixAdd(x683,Const(3))
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x752 = FixSLA(b674,Const(1))
  x801 = DelayLine(1,x690)
  x807 = DelayLine(4,b703)
  x696 = RegWrite(x677,x684,Set())
  x691 = FixAdd(x689,x801)
  x803 = DelayLine(4,x693)
  x755 = FixSLA(x686,Const(6))
  x676 = RegNew(Const(0))
  x708 = And(x705,x707)
Used:
  () [Made: false]
  x683 = FixSub(x753,x681) [Made: true]
  x677 = RegNew(Const(0)) [Made: true]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: false]
  x709 = FixSub(b702,x704) [Made: true]
  b702 [Made: true]
  x802 = DelayLine(1,x691) [Made: true]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x678 = RegNew(Const(0)) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  x697 = RegWrite(x678,x687,Set()) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: false]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x701 = CounterChainNew(List(x700)) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  b674 [Made: false]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803))) [Made: true]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x737 = RegRead(x678) [Made: true]
  x700 = CounterNew(Const(0),x737,Const(1),Const(1)) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  x695 = RegWrite(x676,x683,Set()) [Made: true]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  b703 [Made: true]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807))) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x807 = DelayLine(4,b703) [Made: true]
  x696 = RegWrite(x677,x684,Set()) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: true]
  x708 = And(x705,x707) [Made: true]
Inputs for x718 are (Set(x670, x678, x669, b674, b675, x470, x539) ++ Set() ++ Set(x670, x669, x470) ++ Set()) diff Set(x677, x698, x678, x701, x737, x700, x717, x676) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x718 = UnitPipe(Set(b675),Block(Const(())),None)
 - x670 = StreamOutNew(BurstFullDataBus())
 - x669 = StreamOutNew(BurstCmdBus)
 - b674
 - b675
 - x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x670
 - x669
 - b674
 - b675
 - x470_out_host
 - x539_out_sram_0
Stms:
  x683 = FixSub(x753,x681)
  x802 = DelayLine(1,x691)
  x687 = FixSLA(x686,Const(4))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x693 = DRAMIsAlloc(x470)
  x697 = RegWrite(x678,x687,Set())
  x753 = FixAdd(x752,b674)
  x686 = FixDivSRA(x685,Const(4))
  x689 = FixToFix(x754,TRUE,_64,_0)
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x681 = FixSLA(x680,Const(4))
  x685 = FixAdd(x683,Const(18))
  x695 = RegWrite(x676,x683,Set())
  x680 = FixDivSRA(x753,Const(4))
  x754 = FixSLA(x680,Const(6))
  x690 = DRAMAddress(x470)
  x684 = FixAdd(x683,Const(3))
  x752 = FixSLA(b674,Const(1))
  x801 = DelayLine(1,x690)
  x696 = RegWrite(x677,x684,Set())
  x691 = FixAdd(x689,x801)
  x803 = DelayLine(4,x693)
  x755 = FixSLA(x686,Const(6))
Used:
  x683 = FixSub(x753,x681) [Made: true]
  x677 = RegNew(Const(0)) [Made: false]
  x802 = DelayLine(1,x691) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x678 = RegNew(Const(0)) [Made: false]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: false]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  b674 [Made: false]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: false]
Inputs for x698 are (Set(x677, x678, x669, b674, x470, x676) ++ Set() ++ Set(x669, x470) ++ Set(x669)) diff Set(x693, x697, x694, x695, x690, x696) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x683 = FixSub(x753,x681)
  x802 = DelayLine(1,x691)
  x687 = FixSLA(x686,Const(4))
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false))))
  x693 = DRAMIsAlloc(x470)
  x697 = RegWrite(x678,x687,Set())
  x753 = FixAdd(x752,b674)
  x686 = FixDivSRA(x685,Const(4))
  x689 = FixToFix(x754,TRUE,_64,_0)
  x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x803)))
  x681 = FixSLA(x680,Const(4))
  x685 = FixAdd(x683,Const(18))
  x695 = RegWrite(x676,x683,Set())
  x680 = FixDivSRA(x753,Const(4))
  x754 = FixSLA(x680,Const(6))
  x690 = DRAMAddress(x470)
  x684 = FixAdd(x683,Const(3))
  x752 = FixSLA(b674,Const(1))
  x801 = DelayLine(1,x690)
  x696 = RegWrite(x677,x684,Set())
  x691 = FixAdd(x689,x801)
  x803 = DelayLine(4,x693)
  x755 = FixSLA(x686,Const(6))
Used:
  x683 = FixSub(x753,x681) [Made: true]
  x677 = RegNew(Const(0)) [Made: false]
  x802 = DelayLine(1,x691) [Made: true]
  x687 = FixSLA(x686,Const(4)) [Made: true]
  x692 = SimpleStruct(ArrayBuffer((offset,x802), (size,x755), (isLoad,Const(false)))) [Made: true]
  x678 = RegNew(Const(0)) [Made: false]
  x693 = DRAMIsAlloc(x470) [Made: true]
  x753 = FixAdd(x752,b674) [Made: true]
  x669 = StreamOutNew(BurstCmdBus) [Made: false]
  x686 = FixDivSRA(x685,Const(4)) [Made: true]
  b674 [Made: false]
  x689 = FixToFix(x754,TRUE,_64,_0) [Made: true]
  x681 = FixSLA(x680,Const(4)) [Made: true]
  x685 = FixAdd(x683,Const(18)) [Made: true]
  x680 = FixDivSRA(x753,Const(4)) [Made: true]
  x754 = FixSLA(x680,Const(6)) [Made: true]
  x690 = DRAMAddress(x470) [Made: true]
  x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
  x684 = FixAdd(x683,Const(3)) [Made: true]
  x752 = FixSLA(b674,Const(1)) [Made: true]
  x801 = DelayLine(1,x690) [Made: true]
  x691 = FixAdd(x689,x801) [Made: true]
  x803 = DelayLine(4,x693) [Made: true]
  x755 = FixSLA(x686,Const(6)) [Made: true]
  x676 = RegNew(Const(0)) [Made: false]
Inputs for x698 are (Set(x677, x678, x669, b674, x470, x676) ++ Set() ++ Set(x669, x470) ++ Set(x669)) diff Set(x693, x697, x694, x695, x690, x696) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x698 = UnitPipe(Set(),Block(Const(())),None)
 - x677 = RegNew(Const(0))
 - x678 = RegNew(Const(0))
 - x669 = StreamOutNew(BurstCmdBus)
 - b674
 - x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - x676 = RegNew(Const(0))
 - x677_reg
 - x678_reg
 - x669
 - b674
 - x470_out_host
 - x676_reg
Stms:
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x709 = FixSub(b702,x704)
  x756 = FixSLA(b674,Const(1))
  x806 = DelayLine(4,x708)
  x714 = VecApply(x713,0)
  x757 = FixAdd(x756,b674)
  x706 = RegRead(x677)
  x805 = DelayLine(2,x708)
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x712 = FixAdd(x757,x709)
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x807 = DelayLine(4,b703)
  x708 = And(x705,x707)
Used:
  x677 = RegNew(Const(0)) [Made: false]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: false]
  x709 = FixSub(b702,x704) [Made: true]
  b702 [Made: false]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  b674 [Made: false]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  b703 [Made: false]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x807 = DelayLine(4,b703) [Made: true]
  x676 = RegNew(Const(0)) [Made: false]
  x708 = And(x705,x707) [Made: true]
Inputs for x717 are (Set(x677, x670, b702, b674, b703, x539, x676) ++ Set() ++ Set(x670) ++ Set(x670)) diff Set(b702, x706, x713, x704, b703, x716) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806)))
  x709 = FixSub(b702,x704)
  x756 = FixSLA(b674,Const(1))
  x806 = DelayLine(4,x708)
  x714 = VecApply(x713,0)
  x757 = FixAdd(x756,b674)
  x706 = RegRead(x677)
  x805 = DelayLine(2,x708)
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]])
  x804 = DelayLine(2,b703)
  x704 = RegRead(x676)
  x712 = FixAdd(x757,x709)
  x705 = FixLeq(x704,b702)
  x707 = FixLst(b702,x706)
  x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(x807)))
  x807 = DelayLine(4,b703)
  x708 = And(x705,x707)
Used:
  x677 = RegNew(Const(0)) [Made: false]
  x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x806))) [Made: true]
  x670 = StreamOutNew(BurstFullDataBus()) [Made: false]
  x709 = FixSub(b702,x704) [Made: true]
  b702 [Made: false]
  x756 = FixSLA(b674,Const(1)) [Made: true]
  x806 = DelayLine(4,x708) [Made: true]
  x714 = VecApply(x713,0) [Made: true]
  x757 = FixAdd(x756,b674) [Made: true]
  x706 = RegRead(x677) [Made: true]
  x805 = DelayLine(2,x708) [Made: true]
  b674 [Made: false]
  x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x805, x804)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
  x804 = DelayLine(2,b703) [Made: true]
  x704 = RegRead(x676) [Made: true]
  x712 = FixAdd(x757,x709) [Made: true]
  x705 = FixLeq(x704,b702) [Made: true]
  x707 = FixLst(b702,x706) [Made: true]
  b703 [Made: false]
  x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: false]
  x807 = DelayLine(4,b703) [Made: true]
  x676 = RegNew(Const(0)) [Made: false]
  x708 = And(x705,x707) [Made: true]
Inputs for x717 are (Set(x677, x670, b702, b674, b703, x539, x676) ++ Set() ++ Set(x670) ++ Set(x670)) diff Set(b702, x706, x713, x704, b703, x716) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
 - x677 = RegNew(Const(0))
 - x670 = StreamOutNew(BurstFullDataBus())
 - b674
 - x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
 - x676 = RegNew(Const(0))
 - x677_reg
 - x670
 - b674
 - x539_out_sram_0
 - x676_reg
Stms:
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set()))
Used:
  x671 = StreamInNew(BurstAckBus) [Made: false]
Inputs for x722 are (Set(b675, x671) ++ Set() ++ Set(x671) ++ Set(x671)) diff Set(x720) ++ Set(x468, x670, x669, x476, x470, x671, x474)
Stms:
  x720 = StreamInBankedRead(x671,ArrayBuffer(Set()))
Used:
  x671 = StreamInNew(BurstAckBus) [Made: false]
Inputs for x722 are (Set(b675, x671) ++ Set() ++ Set(x671) ++ Set(x671)) diff Set(x720) ++ Set(x468, x670, x669, x476, x470, x671, x474)
x722 = UnitPipe(Set(b675),Block(Const(())),None)
 - b675
 - x671 = StreamInNew(BurstAckBus)
 - b675
 - x671
