<html><head>
      <meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
   <title>1.&nbsp;Introduction</title><link rel="stylesheet" href="html.css" type="text/css"><meta name="generator" content="DocBook XSL Stylesheets V1.67.0"><link rel="start" href="index.html" title="Operating Systems"><link rel="up" href="parallel_machines.html" title="Chapter&nbsp;7.&nbsp;Parallel Machines"><link rel="prev" href="parallel_machines.html" title="Chapter&nbsp;7.&nbsp;Parallel Machines"><link rel="next" href="parallel_machines_mach_kernel.html" title="2.&nbsp;Mach Kernel"></head><body bgcolor="white" text="black" link="#0000FF" vlink="#840084" alink="#0000FF"><div class="navheader"><table width="100%" summary="Navigation header"><tr><th colspan="3" align="center">1.&nbsp;Introduction</th></tr><tr><td width="20%" align="left"><a accesskey="p" href="parallel_machines.html"><img src="images/prev.gif" alt="Prev"></a>&nbsp;</td><th width="60%" align="center">Chapter&nbsp;7.&nbsp;Parallel Machines</th><td width="20%" align="right">&nbsp;<a accesskey="n" href="parallel_machines_mach_kernel.html"><img src="images/next.gif" alt="Next"></a></td></tr></table><hr></div><div class="section" lang="en"><div class="titlepage"><div><div><h2 class="title" style="clear: both"><a name="parallel_machines_introduction"></a>1.&nbsp;Introduction</h2></div></div></div><div class="itemizedlist"><ul type="disc"><li><p><span class="bold"><strong>Introduction</strong></span></p><p><span class="bold"><strong>Definition:</strong></span></p><p>Parallel machines are computers that can execute more than one program instruction at the same time.</p><p><span class="bold"><strong>Types of parallel hardware:</strong></span></p><div class="itemizedlist"><ul type="circle"><li><p><span class="bold"><strong>SISD</strong></span> <span class="bold"><strong>S</strong></span>ingle <span class="bold"><strong>I</strong></span>nstruction <span class="bold"><strong>S</strong></span>ingle <span class="bold"><strong>D</strong></span>ata <span class="emphasis"><em>(mainframes)</em></span></p></li><li><p><span class="bold"><strong>SIMD </strong></span><span class="bold"><strong>S</strong></span>ingle <span class="bold"><strong>I</strong></span>nstruction <span class="bold"><strong>M</strong></span>ultiple <span class="bold"><strong>D</strong></span>ata <span class="emphasis"><em>(array processors)</em></span></p></li><li><p><span class="bold"><strong>MISD</strong></span> <span class="bold"><strong>M</strong></span>ultiple <span class="bold"><strong>I</strong></span>nstruction <span class="bold"><strong>S</strong></span>ingle <span class="bold"><strong>D</strong></span>ata <span class="emphasis"><em>(none)</em></span></p></li><li><p><span class="bold"><strong>MIMD</strong></span> <span class="bold"><strong>M</strong></span>ultiple <span class="bold"><strong>I</strong></span>nstruction <span class="bold"><strong>M</strong></span>ultiple <span class="bold"><strong>D</strong></span>ata <span class="emphasis"><em>(transputers) </em></span></p></li></ul></div><p><span class="bold"><strong>MIMD</strong></span>: It is the most used parallel system.</p><div class="figure"><a name="d0e4452"></a><p class="title"><b>Figure&nbsp;7.1.&nbsp;MIMD</b></p><div class="mediaobject"><img src="resources/Parallel1.gif" alt="MIMD"></div></div></li><li><p><span class="bold"><strong>Tightly Coupled Systems</strong></span></p><p>CPUs share the same memory.</p><div class="itemizedlist"><ul type="circle"><li><p>High bandwidth.</p></li><li><p>Close integration.</p></li><li><p>Used in main stream market (Intel, Sparcs, Power PC, etc).</p></li></ul></div><p><span class="bold"><strong>Bus systems:</strong></span></p><div class="figure"><a name="d0e4477"></a><p class="title"><b>Figure&nbsp;7.2.&nbsp;Bus System</b></p><div class="mediaobject"><img src="resources/Parallel2.gif" alt="Bus System"></div></div><p>The CPUs are connected to the shared memory through a bus.</p><p><span class="bold"><strong>Advantages:</strong></span></p><div class="itemizedlist"><ul type="circle"><li><p>Most used configuration (off the shelf chips).</p></li><li><p>Low cost.</p></li><li><p>Simpler software design.</p></li><li><p>Unified main memory.</p></li></ul></div><p><span class="bold"><strong>Disadvantages:</strong></span></p><div class="itemizedlist"><ul type="circle"><li><p>Number of CPUs is limited by bus bandwidth.</p></li><li><p>Requires an expensive bus (wide and fast) for great numbers of CPUs.</p></li><li><p>Cache coherence problems.</p></li></ul></div></li></ul></div></div><div class="navfooter"><hr><table width="100%" summary="Navigation footer"><tr><td width="40%" align="left"><a accesskey="p" href="parallel_machines.html"><img src="images/prev.gif" alt="Prev"></a>&nbsp;</td><td width="20%" align="center"><a accesskey="u" href="parallel_machines.html"><img src="images/up.gif" alt="Up"></a></td><td width="40%" align="right">&nbsp;<a accesskey="n" href="parallel_machines_mach_kernel.html"><img src="images/next.gif" alt="Next"></a></td></tr><tr><td width="40%" align="left" valign="top">Chapter&nbsp;7.&nbsp;Parallel Machines&nbsp;</td><td width="20%" align="center"><a accesskey="h" href="index.html"><img src="images/home.gif" alt="Home"></a></td><td width="40%" align="right" valign="top">&nbsp;2.&nbsp;Mach Kernel</td></tr></table></div></body></html>