ARM_SMMU_FEAT_PRI,VAR_0
ARM_SMMU_IRQ_CTRL,VAR_1
ARM_SMMU_IRQ_CTRLACK,VAR_2
IRQF_ONESHOT,VAR_3
IRQ_CTRL_EVTQ_IRQEN,VAR_4
IRQ_CTRL_GERROR_IRQEN,VAR_5
IRQ_CTRL_PRIQ_IRQEN,VAR_6
arm_smmu_combined_irq_handler,VAR_7
arm_smmu_combined_irq_thread,VAR_8
arm_smmu_setup_unique_irqs,FUNC_0
arm_smmu_write_reg_sync,FUNC_1
dev_err,FUNC_2
dev_warn,FUNC_3
devm_request_threaded_irq,FUNC_4
arm_smmu_setup_irqs,FUNC_5
smmu,VAR_9
ret,VAR_10
irq,VAR_11
irqen_flags,VAR_12
