// Seed: 3920068653
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd72,
    parameter id_5 = 32'd36
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output uwire id_7;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  inout logic [7:0] id_6;
  input wire _id_5;
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1;
  assign id_6 = id_6[-1<=id_5 : 1&{1}&id_3&""];
  assign id_1 = id_3;
endmodule
