|ov5640_vga_640x480
sys_clk => sys_clk.IN1
sys_rst_n => rst_n.IN1
sys_rst_n => _.IN1
ov5640_pclk => ov5640_pclk.IN2
ov5640_vsync => ov5640_vsync.IN1
ov5640_href => ov5640_href.IN1
ov5640_data[0] => ov5640_data[0].IN1
ov5640_data[1] => ov5640_data[1].IN1
ov5640_data[2] => ov5640_data[2].IN1
ov5640_data[3] => ov5640_data[3].IN1
ov5640_data[4] => ov5640_data[4].IN1
ov5640_data[5] => ov5640_data[5].IN1
ov5640_data[6] => ov5640_data[6].IN1
ov5640_data[7] => ov5640_data[7].IN1
ov5640_rst_n <= <VCC>
ov5640_pwdn <= <GND>
sccb_scl <= ov5640_top:ov5640_top_inst.sccb_scl
sccb_sda <> ov5640_top:ov5640_top_inst.sccb_sda
sdram_clk <= sdram_top:sdram_top_inst.sdram_clk
sdram_cke <= sdram_top:sdram_top_inst.sdram_cke
sdram_cs_n <= sdram_top:sdram_top_inst.sdram_cs_n
sdram_ras_n <= sdram_top:sdram_top_inst.sdram_ras_n
sdram_cas_n <= sdram_top:sdram_top_inst.sdram_cas_n
sdram_we_n <= sdram_top:sdram_top_inst.sdram_we_n
sdram_ba[0] <= sdram_top:sdram_top_inst.sdram_ba
sdram_ba[1] <= sdram_top:sdram_top_inst.sdram_ba
sdram_addr[0] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[1] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[2] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[3] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[4] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[5] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[6] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[7] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[8] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[9] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[10] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[11] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[12] <= sdram_top:sdram_top_inst.sdram_addr
sdram_dq[0] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[1] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[2] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[3] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[4] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[5] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[6] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[7] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[8] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[9] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[10] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[11] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[12] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[13] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[14] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[15] <> sdram_top:sdram_top_inst.sdram_dq
vga_hs <= vga_ctrl:vga_ctrl_inst.hsync
vga_vs <= vga_ctrl:vga_ctrl_inst.vsync
vga_rgb[0] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[1] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[2] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[3] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[4] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[5] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[6] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[7] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[8] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[9] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[10] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[11] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[12] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[13] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[14] <= vga_ctrl:vga_ctrl_inst.rgb
vga_rgb[15] <= vga_ctrl:vga_ctrl_inst.rgb
xclk <= clk_gen:clk_gen_inst.c3


|ov5640_vga_640x480|clk_gen:clk_gen_inst
areset => areset.IN1
inclk0 => inclk0.IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ov5640_vga_640x480|clk_gen:clk_gen_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= <GND>
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ov5640_vga_640x480|ov5640_top:ov5640_top_inst
sys_clk => sys_clk.IN1
sys_rst_n => sys_rst_n.IN2
sys_init_done => comb.IN0
ov5640_pclk => ov5640_pclk.IN1
ov5640_href => ov5640_href.IN1
ov5640_vsync => ov5640_vsync.IN1
ov5640_data[0] => ov5640_data[0].IN1
ov5640_data[1] => ov5640_data[1].IN1
ov5640_data[2] => ov5640_data[2].IN1
ov5640_data[3] => ov5640_data[3].IN1
ov5640_data[4] => ov5640_data[4].IN1
ov5640_data[5] => ov5640_data[5].IN1
ov5640_data[6] => ov5640_data[6].IN1
ov5640_data[7] => ov5640_data[7].IN1
cfg_done <= ov5640_cfg:ov5640_cfg_inst.cfg_done
sccb_scl <= i2c_ctrl:i2c_ctrl_inst.i2c_scl
sccb_sda <> i2c_ctrl:i2c_ctrl_inst.i2c_sda
ov5640_wr_en <= ov5640_data:ov5640_data_inst.ov5640_wr_en
ov5640_data_out[0] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[1] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[2] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[3] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[4] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[5] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[6] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[7] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[8] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[9] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[10] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[11] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[12] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[13] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[14] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[15] <= ov5640_data:ov5640_data_inst.ov5640_data_out


|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst
sys_clk => i2c_clk~reg0.CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_clk[3].CLK
sys_clk => cnt_clk[4].CLK
sys_clk => cnt_clk[5].CLK
sys_clk => cnt_clk[6].CLK
sys_clk => cnt_clk[7].CLK
sys_rst_n => rd_data[0]~reg0.ACLR
sys_rst_n => rd_data[1]~reg0.ACLR
sys_rst_n => rd_data[2]~reg0.ACLR
sys_rst_n => rd_data[3]~reg0.ACLR
sys_rst_n => rd_data[4]~reg0.ACLR
sys_rst_n => rd_data[5]~reg0.ACLR
sys_rst_n => rd_data[6]~reg0.ACLR
sys_rst_n => rd_data[7]~reg0.ACLR
sys_rst_n => i2c_clk~reg0.PRESET
sys_rst_n => i2c_end~reg0.ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_clk[3].ACLR
sys_rst_n => cnt_clk[4].ACLR
sys_rst_n => cnt_clk[5].ACLR
sys_rst_n => cnt_clk[6].ACLR
sys_rst_n => cnt_clk[7].ACLR
sys_rst_n => cnt_i2c_clk_en.ACLR
sys_rst_n => cnt_i2c_clk[0].ACLR
sys_rst_n => cnt_i2c_clk[1].ACLR
sys_rst_n => cnt_bit[0].ACLR
sys_rst_n => cnt_bit[1].ACLR
sys_rst_n => cnt_bit[2].ACLR
sys_rst_n => state~3.DATAIN
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.DATAB
rd_en => state.DATAA
rd_en => state.DATAA
i2c_start => cnt_i2c_clk_en.OUTPUTSELECT
i2c_start => Selector4.IN3
i2c_start => Selector3.IN1
addr_num => state.DATAB
addr_num => state.DATAB
byte_addr[0] => Mux1.IN3
byte_addr[1] => Mux1.IN4
byte_addr[2] => Mux1.IN5
byte_addr[3] => Mux1.IN6
byte_addr[4] => Mux1.IN7
byte_addr[5] => Mux1.IN8
byte_addr[6] => Mux1.IN9
byte_addr[7] => Mux1.IN10
byte_addr[8] => Mux0.IN4
byte_addr[9] => Mux0.IN5
byte_addr[10] => Mux0.IN6
byte_addr[11] => Mux0.IN7
byte_addr[12] => Mux0.IN8
byte_addr[13] => Mux0.IN9
byte_addr[14] => Mux0.IN10
byte_addr[15] => Mux0.IN11
wr_data[0] => Mux2.IN3
wr_data[1] => Mux2.IN4
wr_data[2] => Mux2.IN5
wr_data[3] => Mux2.IN6
wr_data[4] => Mux2.IN7
wr_data[5] => Mux2.IN8
wr_data[6] => Mux2.IN9
wr_data[7] => Mux2.IN10
i2c_clk <= i2c_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_end <= i2c_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda <> i2c_sda


|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst
sys_clk => cfg_done~reg0.CLK
sys_clk => cfg_start~reg0.CLK
sys_clk => reg_num[0].CLK
sys_clk => reg_num[1].CLK
sys_clk => reg_num[2].CLK
sys_clk => reg_num[3].CLK
sys_clk => reg_num[4].CLK
sys_clk => reg_num[5].CLK
sys_clk => reg_num[6].CLK
sys_clk => reg_num[7].CLK
sys_clk => cnt_wait[0].CLK
sys_clk => cnt_wait[1].CLK
sys_clk => cnt_wait[2].CLK
sys_clk => cnt_wait[3].CLK
sys_clk => cnt_wait[4].CLK
sys_clk => cnt_wait[5].CLK
sys_clk => cnt_wait[6].CLK
sys_clk => cnt_wait[7].CLK
sys_clk => cnt_wait[8].CLK
sys_clk => cnt_wait[9].CLK
sys_clk => cnt_wait[10].CLK
sys_clk => cnt_wait[11].CLK
sys_clk => cnt_wait[12].CLK
sys_clk => cnt_wait[13].CLK
sys_clk => cnt_wait[14].CLK
sys_rst_n => cnt_wait[0].ACLR
sys_rst_n => cnt_wait[1].ACLR
sys_rst_n => cnt_wait[2].ACLR
sys_rst_n => cnt_wait[3].ACLR
sys_rst_n => cnt_wait[4].ACLR
sys_rst_n => cnt_wait[5].ACLR
sys_rst_n => cnt_wait[6].ACLR
sys_rst_n => cnt_wait[7].ACLR
sys_rst_n => cnt_wait[8].ACLR
sys_rst_n => cnt_wait[9].ACLR
sys_rst_n => cnt_wait[10].ACLR
sys_rst_n => cnt_wait[11].ACLR
sys_rst_n => cnt_wait[12].ACLR
sys_rst_n => cnt_wait[13].ACLR
sys_rst_n => cnt_wait[14].ACLR
sys_rst_n => cfg_start~reg0.ACLR
sys_rst_n => cfg_done~reg0.ACLR
sys_rst_n => reg_num[0].ACLR
sys_rst_n => reg_num[1].ACLR
sys_rst_n => reg_num[2].ACLR
sys_rst_n => reg_num[3].ACLR
sys_rst_n => reg_num[4].ACLR
sys_rst_n => reg_num[5].ACLR
sys_rst_n => reg_num[6].ACLR
sys_rst_n => reg_num[7].ACLR
cfg_end => always2.IN1
cfg_end => always3.IN1
cfg_end => reg_num[7].ENA
cfg_end => reg_num[6].ENA
cfg_end => reg_num[5].ENA
cfg_end => reg_num[4].ENA
cfg_end => reg_num[3].ENA
cfg_end => reg_num[2].ENA
cfg_end => reg_num[1].ENA
cfg_end => reg_num[0].ENA
cfg_start <= cfg_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[0] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[1] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[2] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[3] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[4] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[5] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[6] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[7] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[8] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[9] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[10] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[11] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[12] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[13] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[14] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[15] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[16] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[17] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[18] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[19] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[20] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[21] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[22] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[23] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_done <= cfg_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst
sys_rst_n => data_flag.ACLR
sys_rst_n => pic_data_reg[0].ACLR
sys_rst_n => pic_data_reg[1].ACLR
sys_rst_n => pic_data_reg[2].ACLR
sys_rst_n => pic_data_reg[3].ACLR
sys_rst_n => pic_data_reg[4].ACLR
sys_rst_n => pic_data_reg[5].ACLR
sys_rst_n => pic_data_reg[6].ACLR
sys_rst_n => pic_data_reg[7].ACLR
sys_rst_n => data_out_reg[0].ACLR
sys_rst_n => data_out_reg[1].ACLR
sys_rst_n => data_out_reg[2].ACLR
sys_rst_n => data_out_reg[3].ACLR
sys_rst_n => data_out_reg[4].ACLR
sys_rst_n => data_out_reg[5].ACLR
sys_rst_n => data_out_reg[6].ACLR
sys_rst_n => data_out_reg[7].ACLR
sys_rst_n => data_out_reg[8].ACLR
sys_rst_n => data_out_reg[9].ACLR
sys_rst_n => data_out_reg[10].ACLR
sys_rst_n => data_out_reg[11].ACLR
sys_rst_n => data_out_reg[12].ACLR
sys_rst_n => data_out_reg[13].ACLR
sys_rst_n => data_out_reg[14].ACLR
sys_rst_n => data_out_reg[15].ACLR
sys_rst_n => cnt_pic[0].ACLR
sys_rst_n => cnt_pic[1].ACLR
sys_rst_n => cnt_pic[2].ACLR
sys_rst_n => cnt_pic[3].ACLR
sys_rst_n => ov5640_vsync_dly.ACLR
sys_rst_n => pic_valid.ACLR
sys_rst_n => data_flag_dly1.ACLR
ov5640_pclk => data_flag_dly1.CLK
ov5640_pclk => data_flag.CLK
ov5640_pclk => pic_data_reg[0].CLK
ov5640_pclk => pic_data_reg[1].CLK
ov5640_pclk => pic_data_reg[2].CLK
ov5640_pclk => pic_data_reg[3].CLK
ov5640_pclk => pic_data_reg[4].CLK
ov5640_pclk => pic_data_reg[5].CLK
ov5640_pclk => pic_data_reg[6].CLK
ov5640_pclk => pic_data_reg[7].CLK
ov5640_pclk => data_out_reg[0].CLK
ov5640_pclk => data_out_reg[1].CLK
ov5640_pclk => data_out_reg[2].CLK
ov5640_pclk => data_out_reg[3].CLK
ov5640_pclk => data_out_reg[4].CLK
ov5640_pclk => data_out_reg[5].CLK
ov5640_pclk => data_out_reg[6].CLK
ov5640_pclk => data_out_reg[7].CLK
ov5640_pclk => data_out_reg[8].CLK
ov5640_pclk => data_out_reg[9].CLK
ov5640_pclk => data_out_reg[10].CLK
ov5640_pclk => data_out_reg[11].CLK
ov5640_pclk => data_out_reg[12].CLK
ov5640_pclk => data_out_reg[13].CLK
ov5640_pclk => data_out_reg[14].CLK
ov5640_pclk => data_out_reg[15].CLK
ov5640_pclk => pic_valid.CLK
ov5640_pclk => cnt_pic[0].CLK
ov5640_pclk => cnt_pic[1].CLK
ov5640_pclk => cnt_pic[2].CLK
ov5640_pclk => cnt_pic[3].CLK
ov5640_pclk => ov5640_vsync_dly.CLK
ov5640_href => data_flag.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => data_out_reg[15].ENA
ov5640_href => data_out_reg[14].ENA
ov5640_href => data_out_reg[13].ENA
ov5640_href => data_out_reg[12].ENA
ov5640_href => data_out_reg[11].ENA
ov5640_href => data_out_reg[10].ENA
ov5640_href => data_out_reg[9].ENA
ov5640_href => data_out_reg[8].ENA
ov5640_href => data_out_reg[7].ENA
ov5640_href => data_out_reg[6].ENA
ov5640_href => data_out_reg[5].ENA
ov5640_href => data_out_reg[4].ENA
ov5640_href => data_out_reg[3].ENA
ov5640_href => data_out_reg[2].ENA
ov5640_href => data_out_reg[1].ENA
ov5640_href => data_out_reg[0].ENA
ov5640_vsync => pic_flag.IN1
ov5640_vsync => ov5640_vsync_dly.DATAIN
ov5640_data[0] => data_out_reg.DATAB
ov5640_data[0] => pic_data_reg.DATAB
ov5640_data[1] => data_out_reg.DATAB
ov5640_data[1] => pic_data_reg.DATAB
ov5640_data[2] => data_out_reg.DATAB
ov5640_data[2] => pic_data_reg.DATAB
ov5640_data[3] => data_out_reg.DATAB
ov5640_data[3] => pic_data_reg.DATAB
ov5640_data[4] => data_out_reg.DATAB
ov5640_data[4] => pic_data_reg.DATAB
ov5640_data[5] => data_out_reg.DATAB
ov5640_data[5] => pic_data_reg.DATAB
ov5640_data[6] => data_out_reg.DATAB
ov5640_data[6] => pic_data_reg.DATAB
ov5640_data[7] => data_out_reg.DATAB
ov5640_data[7] => pic_data_reg.DATAB
ov5640_wr_en <= ov5640_wr_en.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[0] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[1] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[2] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[3] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[4] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[5] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[6] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[7] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[8] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[9] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[10] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[11] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[12] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[13] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[14] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[15] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst
sys_clk => sys_clk.IN2
clk_out => sdram_clk.DATAIN
sys_rst_n => sys_rst_n.IN2
wr_fifo_wr_clk => wr_fifo_wr_clk.IN1
wr_fifo_wr_req => wr_fifo_wr_req.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
sdram_wr_b_addr[0] => sdram_wr_b_addr[0].IN1
sdram_wr_b_addr[1] => sdram_wr_b_addr[1].IN1
sdram_wr_b_addr[2] => sdram_wr_b_addr[2].IN1
sdram_wr_b_addr[3] => sdram_wr_b_addr[3].IN1
sdram_wr_b_addr[4] => sdram_wr_b_addr[4].IN1
sdram_wr_b_addr[5] => sdram_wr_b_addr[5].IN1
sdram_wr_b_addr[6] => sdram_wr_b_addr[6].IN1
sdram_wr_b_addr[7] => sdram_wr_b_addr[7].IN1
sdram_wr_b_addr[8] => sdram_wr_b_addr[8].IN1
sdram_wr_b_addr[9] => sdram_wr_b_addr[9].IN1
sdram_wr_b_addr[10] => sdram_wr_b_addr[10].IN1
sdram_wr_b_addr[11] => sdram_wr_b_addr[11].IN1
sdram_wr_b_addr[12] => sdram_wr_b_addr[12].IN1
sdram_wr_b_addr[13] => sdram_wr_b_addr[13].IN1
sdram_wr_b_addr[14] => sdram_wr_b_addr[14].IN1
sdram_wr_b_addr[15] => sdram_wr_b_addr[15].IN1
sdram_wr_b_addr[16] => sdram_wr_b_addr[16].IN1
sdram_wr_b_addr[17] => sdram_wr_b_addr[17].IN1
sdram_wr_b_addr[18] => sdram_wr_b_addr[18].IN1
sdram_wr_b_addr[19] => sdram_wr_b_addr[19].IN1
sdram_wr_b_addr[20] => sdram_wr_b_addr[20].IN1
sdram_wr_b_addr[21] => sdram_wr_b_addr[21].IN1
sdram_wr_b_addr[22] => sdram_wr_b_addr[22].IN1
sdram_wr_b_addr[23] => sdram_wr_b_addr[23].IN1
sdram_wr_e_addr[0] => sdram_wr_e_addr[0].IN1
sdram_wr_e_addr[1] => sdram_wr_e_addr[1].IN1
sdram_wr_e_addr[2] => sdram_wr_e_addr[2].IN1
sdram_wr_e_addr[3] => sdram_wr_e_addr[3].IN1
sdram_wr_e_addr[4] => sdram_wr_e_addr[4].IN1
sdram_wr_e_addr[5] => sdram_wr_e_addr[5].IN1
sdram_wr_e_addr[6] => sdram_wr_e_addr[6].IN1
sdram_wr_e_addr[7] => sdram_wr_e_addr[7].IN1
sdram_wr_e_addr[8] => sdram_wr_e_addr[8].IN1
sdram_wr_e_addr[9] => sdram_wr_e_addr[9].IN1
sdram_wr_e_addr[10] => sdram_wr_e_addr[10].IN1
sdram_wr_e_addr[11] => sdram_wr_e_addr[11].IN1
sdram_wr_e_addr[12] => sdram_wr_e_addr[12].IN1
sdram_wr_e_addr[13] => sdram_wr_e_addr[13].IN1
sdram_wr_e_addr[14] => sdram_wr_e_addr[14].IN1
sdram_wr_e_addr[15] => sdram_wr_e_addr[15].IN1
sdram_wr_e_addr[16] => sdram_wr_e_addr[16].IN1
sdram_wr_e_addr[17] => sdram_wr_e_addr[17].IN1
sdram_wr_e_addr[18] => sdram_wr_e_addr[18].IN1
sdram_wr_e_addr[19] => sdram_wr_e_addr[19].IN1
sdram_wr_e_addr[20] => sdram_wr_e_addr[20].IN1
sdram_wr_e_addr[21] => sdram_wr_e_addr[21].IN1
sdram_wr_e_addr[22] => sdram_wr_e_addr[22].IN1
sdram_wr_e_addr[23] => sdram_wr_e_addr[23].IN1
wr_burst_len[0] => wr_burst_len[0].IN2
wr_burst_len[1] => wr_burst_len[1].IN2
wr_burst_len[2] => wr_burst_len[2].IN2
wr_burst_len[3] => wr_burst_len[3].IN2
wr_burst_len[4] => wr_burst_len[4].IN2
wr_burst_len[5] => wr_burst_len[5].IN2
wr_burst_len[6] => wr_burst_len[6].IN2
wr_burst_len[7] => wr_burst_len[7].IN2
wr_burst_len[8] => wr_burst_len[8].IN2
wr_burst_len[9] => wr_burst_len[9].IN2
wr_rst => wr_rst.IN1
rd_fifo_rd_clk => rd_fifo_rd_clk.IN1
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_b_addr[0].IN1
sdram_rd_b_addr[1] => sdram_rd_b_addr[1].IN1
sdram_rd_b_addr[2] => sdram_rd_b_addr[2].IN1
sdram_rd_b_addr[3] => sdram_rd_b_addr[3].IN1
sdram_rd_b_addr[4] => sdram_rd_b_addr[4].IN1
sdram_rd_b_addr[5] => sdram_rd_b_addr[5].IN1
sdram_rd_b_addr[6] => sdram_rd_b_addr[6].IN1
sdram_rd_b_addr[7] => sdram_rd_b_addr[7].IN1
sdram_rd_b_addr[8] => sdram_rd_b_addr[8].IN1
sdram_rd_b_addr[9] => sdram_rd_b_addr[9].IN1
sdram_rd_b_addr[10] => sdram_rd_b_addr[10].IN1
sdram_rd_b_addr[11] => sdram_rd_b_addr[11].IN1
sdram_rd_b_addr[12] => sdram_rd_b_addr[12].IN1
sdram_rd_b_addr[13] => sdram_rd_b_addr[13].IN1
sdram_rd_b_addr[14] => sdram_rd_b_addr[14].IN1
sdram_rd_b_addr[15] => sdram_rd_b_addr[15].IN1
sdram_rd_b_addr[16] => sdram_rd_b_addr[16].IN1
sdram_rd_b_addr[17] => sdram_rd_b_addr[17].IN1
sdram_rd_b_addr[18] => sdram_rd_b_addr[18].IN1
sdram_rd_b_addr[19] => sdram_rd_b_addr[19].IN1
sdram_rd_b_addr[20] => sdram_rd_b_addr[20].IN1
sdram_rd_b_addr[21] => sdram_rd_b_addr[21].IN1
sdram_rd_b_addr[22] => sdram_rd_b_addr[22].IN1
sdram_rd_b_addr[23] => sdram_rd_b_addr[23].IN1
sdram_rd_e_addr[0] => sdram_rd_e_addr[0].IN1
sdram_rd_e_addr[1] => sdram_rd_e_addr[1].IN1
sdram_rd_e_addr[2] => sdram_rd_e_addr[2].IN1
sdram_rd_e_addr[3] => sdram_rd_e_addr[3].IN1
sdram_rd_e_addr[4] => sdram_rd_e_addr[4].IN1
sdram_rd_e_addr[5] => sdram_rd_e_addr[5].IN1
sdram_rd_e_addr[6] => sdram_rd_e_addr[6].IN1
sdram_rd_e_addr[7] => sdram_rd_e_addr[7].IN1
sdram_rd_e_addr[8] => sdram_rd_e_addr[8].IN1
sdram_rd_e_addr[9] => sdram_rd_e_addr[9].IN1
sdram_rd_e_addr[10] => sdram_rd_e_addr[10].IN1
sdram_rd_e_addr[11] => sdram_rd_e_addr[11].IN1
sdram_rd_e_addr[12] => sdram_rd_e_addr[12].IN1
sdram_rd_e_addr[13] => sdram_rd_e_addr[13].IN1
sdram_rd_e_addr[14] => sdram_rd_e_addr[14].IN1
sdram_rd_e_addr[15] => sdram_rd_e_addr[15].IN1
sdram_rd_e_addr[16] => sdram_rd_e_addr[16].IN1
sdram_rd_e_addr[17] => sdram_rd_e_addr[17].IN1
sdram_rd_e_addr[18] => sdram_rd_e_addr[18].IN1
sdram_rd_e_addr[19] => sdram_rd_e_addr[19].IN1
sdram_rd_e_addr[20] => sdram_rd_e_addr[20].IN1
sdram_rd_e_addr[21] => sdram_rd_e_addr[21].IN1
sdram_rd_e_addr[22] => sdram_rd_e_addr[22].IN1
sdram_rd_e_addr[23] => sdram_rd_e_addr[23].IN1
rd_burst_len[0] => rd_burst_len[0].IN2
rd_burst_len[1] => rd_burst_len[1].IN2
rd_burst_len[2] => rd_burst_len[2].IN2
rd_burst_len[3] => rd_burst_len[3].IN2
rd_burst_len[4] => rd_burst_len[4].IN2
rd_burst_len[5] => rd_burst_len[5].IN2
rd_burst_len[6] => rd_burst_len[6].IN2
rd_burst_len[7] => rd_burst_len[7].IN2
rd_burst_len[8] => rd_burst_len[8].IN2
rd_burst_len[9] => rd_burst_len[9].IN2
rd_rst => rd_rst.IN1
rd_fifo_rd_data[0] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[1] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[2] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[3] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[4] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[5] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[6] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[7] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[8] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[9] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[10] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[11] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[12] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[13] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[14] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[15] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_num[0] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[1] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[2] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[3] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[4] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[5] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[6] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[7] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[8] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[9] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
read_valid => read_valid.IN1
pingpang_en => pingpang_en.IN1
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_ctrl:sdram_ctrl_inst.sdram_cke
sdram_cs_n <= sdram_ctrl:sdram_ctrl_inst.sdram_cs_n
sdram_ras_n <= sdram_ctrl:sdram_ctrl_inst.sdram_ras_n
sdram_cas_n <= sdram_ctrl:sdram_ctrl_inst.sdram_cas_n
sdram_we_n <= sdram_ctrl:sdram_ctrl_inst.sdram_we_n
sdram_ba[0] <= sdram_ctrl:sdram_ctrl_inst.sdram_ba
sdram_ba[1] <= sdram_ctrl:sdram_ctrl_inst.sdram_ba
sdram_addr[0] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[1] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[2] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[3] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[4] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[5] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[6] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[7] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[8] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[9] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[10] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[11] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[12] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_dq[0] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[1] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[2] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[3] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[4] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[5] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[6] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[7] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[8] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[9] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[10] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[11] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[12] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[13] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[14] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[15] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst
sys_clk => sys_clk.IN2
sys_rst_n => sdram_wr_addr[0]~reg0.ACLR
sys_rst_n => sdram_wr_addr[1]~reg0.ACLR
sys_rst_n => sdram_wr_addr[2]~reg0.ACLR
sys_rst_n => sdram_wr_addr[3]~reg0.ACLR
sys_rst_n => sdram_wr_addr[4]~reg0.ACLR
sys_rst_n => sdram_wr_addr[5]~reg0.ACLR
sys_rst_n => sdram_wr_addr[6]~reg0.ACLR
sys_rst_n => sdram_wr_addr[7]~reg0.ACLR
sys_rst_n => sdram_wr_addr[8]~reg0.ACLR
sys_rst_n => sdram_wr_addr[9]~reg0.ACLR
sys_rst_n => sdram_wr_addr[10]~reg0.ACLR
sys_rst_n => sdram_wr_addr[11]~reg0.ACLR
sys_rst_n => sdram_wr_addr[12]~reg0.ACLR
sys_rst_n => sdram_wr_addr[13]~reg0.ACLR
sys_rst_n => sdram_wr_addr[14]~reg0.ACLR
sys_rst_n => sdram_wr_addr[15]~reg0.ACLR
sys_rst_n => sdram_wr_addr[16]~reg0.ACLR
sys_rst_n => sdram_wr_addr[17]~reg0.ACLR
sys_rst_n => sdram_wr_addr[18]~reg0.ACLR
sys_rst_n => sdram_wr_addr[19]~reg0.ACLR
sys_rst_n => sdram_wr_addr[20]~reg0.ACLR
sys_rst_n => sdram_wr_addr[21]~reg0.ACLR
sys_rst_n => sdram_wr_addr[22]~reg0.ACLR
sys_rst_n => sdram_wr_addr[23]~reg0.ACLR
sys_rst_n => sdram_rd_req~reg0.ACLR
sys_rst_n => sdram_wr_req~reg0.ACLR
sys_rst_n => sdram_rd_addr[0]~reg0.ACLR
sys_rst_n => sdram_rd_addr[1]~reg0.ACLR
sys_rst_n => sdram_rd_addr[2]~reg0.ACLR
sys_rst_n => sdram_rd_addr[3]~reg0.ACLR
sys_rst_n => sdram_rd_addr[4]~reg0.ACLR
sys_rst_n => sdram_rd_addr[5]~reg0.ACLR
sys_rst_n => sdram_rd_addr[6]~reg0.ACLR
sys_rst_n => sdram_rd_addr[7]~reg0.ACLR
sys_rst_n => sdram_rd_addr[8]~reg0.ACLR
sys_rst_n => sdram_rd_addr[9]~reg0.ACLR
sys_rst_n => sdram_rd_addr[10]~reg0.ACLR
sys_rst_n => sdram_rd_addr[11]~reg0.ACLR
sys_rst_n => sdram_rd_addr[12]~reg0.ACLR
sys_rst_n => sdram_rd_addr[13]~reg0.ACLR
sys_rst_n => sdram_rd_addr[14]~reg0.ACLR
sys_rst_n => sdram_rd_addr[15]~reg0.ACLR
sys_rst_n => sdram_rd_addr[16]~reg0.ACLR
sys_rst_n => sdram_rd_addr[17]~reg0.ACLR
sys_rst_n => sdram_rd_addr[18]~reg0.ACLR
sys_rst_n => sdram_rd_addr[19]~reg0.ACLR
sys_rst_n => sdram_rd_addr[20]~reg0.ACLR
sys_rst_n => sdram_rd_addr[21]~reg0.ACLR
sys_rst_n => sdram_rd_addr[22]~reg0.ACLR
sys_rst_n => sdram_rd_addr[23]~reg0.ACLR
sys_rst_n => wr_ack_dly.ACLR
sys_rst_n => rd_ack_dly.ACLR
sys_rst_n => bank_flag.ACLR
sys_rst_n => bank_en.ACLR
sys_rst_n => comb.IN0
sys_rst_n => comb.IN0
wr_fifo_wr_clk => wr_fifo_wr_clk.IN1
wr_fifo_wr_req => wr_fifo_wr_req.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
sdram_wr_b_addr[0] => sdram_wr_addr.DATAA
sdram_wr_b_addr[0] => sdram_wr_addr.DATAB
sdram_wr_b_addr[0] => sdram_wr_addr.DATAB
sdram_wr_b_addr[1] => sdram_wr_addr.DATAA
sdram_wr_b_addr[1] => sdram_wr_addr.DATAB
sdram_wr_b_addr[1] => sdram_wr_addr.DATAB
sdram_wr_b_addr[2] => sdram_wr_addr.DATAA
sdram_wr_b_addr[2] => sdram_wr_addr.DATAB
sdram_wr_b_addr[2] => sdram_wr_addr.DATAB
sdram_wr_b_addr[3] => sdram_wr_addr.DATAA
sdram_wr_b_addr[3] => sdram_wr_addr.DATAB
sdram_wr_b_addr[3] => sdram_wr_addr.DATAB
sdram_wr_b_addr[4] => sdram_wr_addr.DATAA
sdram_wr_b_addr[4] => sdram_wr_addr.DATAB
sdram_wr_b_addr[4] => sdram_wr_addr.DATAB
sdram_wr_b_addr[5] => sdram_wr_addr.DATAA
sdram_wr_b_addr[5] => sdram_wr_addr.DATAB
sdram_wr_b_addr[5] => sdram_wr_addr.DATAB
sdram_wr_b_addr[6] => sdram_wr_addr.DATAA
sdram_wr_b_addr[6] => sdram_wr_addr.DATAB
sdram_wr_b_addr[6] => sdram_wr_addr.DATAB
sdram_wr_b_addr[7] => sdram_wr_addr.DATAA
sdram_wr_b_addr[7] => sdram_wr_addr.DATAB
sdram_wr_b_addr[7] => sdram_wr_addr.DATAB
sdram_wr_b_addr[8] => sdram_wr_addr.DATAA
sdram_wr_b_addr[8] => sdram_wr_addr.DATAB
sdram_wr_b_addr[8] => sdram_wr_addr.DATAB
sdram_wr_b_addr[9] => sdram_wr_addr.DATAA
sdram_wr_b_addr[9] => sdram_wr_addr.DATAB
sdram_wr_b_addr[9] => sdram_wr_addr.DATAB
sdram_wr_b_addr[10] => sdram_wr_addr.DATAA
sdram_wr_b_addr[10] => sdram_wr_addr.DATAB
sdram_wr_b_addr[10] => sdram_wr_addr.DATAB
sdram_wr_b_addr[11] => sdram_wr_addr.DATAA
sdram_wr_b_addr[11] => sdram_wr_addr.DATAB
sdram_wr_b_addr[11] => sdram_wr_addr.DATAB
sdram_wr_b_addr[12] => sdram_wr_addr.DATAA
sdram_wr_b_addr[12] => sdram_wr_addr.DATAB
sdram_wr_b_addr[12] => sdram_wr_addr.DATAB
sdram_wr_b_addr[13] => sdram_wr_addr.DATAA
sdram_wr_b_addr[13] => sdram_wr_addr.DATAB
sdram_wr_b_addr[13] => sdram_wr_addr.DATAB
sdram_wr_b_addr[14] => sdram_wr_addr.DATAA
sdram_wr_b_addr[14] => sdram_wr_addr.DATAB
sdram_wr_b_addr[14] => sdram_wr_addr.DATAB
sdram_wr_b_addr[15] => sdram_wr_addr.DATAA
sdram_wr_b_addr[15] => sdram_wr_addr.DATAB
sdram_wr_b_addr[15] => sdram_wr_addr.DATAB
sdram_wr_b_addr[16] => sdram_wr_addr.DATAA
sdram_wr_b_addr[16] => sdram_wr_addr.DATAB
sdram_wr_b_addr[16] => sdram_wr_addr.DATAB
sdram_wr_b_addr[17] => sdram_wr_addr.DATAA
sdram_wr_b_addr[17] => sdram_wr_addr.DATAB
sdram_wr_b_addr[17] => sdram_wr_addr.DATAB
sdram_wr_b_addr[18] => sdram_wr_addr.DATAA
sdram_wr_b_addr[18] => sdram_wr_addr.DATAB
sdram_wr_b_addr[18] => sdram_wr_addr.DATAB
sdram_wr_b_addr[19] => sdram_wr_addr.DATAA
sdram_wr_b_addr[19] => sdram_wr_addr.DATAB
sdram_wr_b_addr[19] => sdram_wr_addr.DATAB
sdram_wr_b_addr[20] => sdram_wr_addr.DATAA
sdram_wr_b_addr[20] => sdram_wr_addr.DATAB
sdram_wr_b_addr[20] => sdram_wr_addr.DATAB
sdram_wr_b_addr[21] => sdram_wr_addr.DATAA
sdram_wr_b_addr[21] => sdram_wr_addr.DATAB
sdram_wr_b_addr[21] => sdram_wr_addr.DATAB
sdram_wr_b_addr[22] => sdram_wr_addr.DATAA
sdram_wr_b_addr[22] => sdram_wr_addr.DATAB
sdram_wr_b_addr[23] => sdram_wr_addr.DATAA
sdram_wr_b_addr[23] => sdram_wr_addr.DATAB
sdram_wr_e_addr[0] => Add0.IN48
sdram_wr_e_addr[1] => Add0.IN47
sdram_wr_e_addr[2] => Add0.IN46
sdram_wr_e_addr[3] => Add0.IN45
sdram_wr_e_addr[4] => Add0.IN44
sdram_wr_e_addr[5] => Add0.IN43
sdram_wr_e_addr[6] => Add0.IN42
sdram_wr_e_addr[7] => Add0.IN41
sdram_wr_e_addr[8] => Add0.IN40
sdram_wr_e_addr[9] => Add0.IN39
sdram_wr_e_addr[10] => Add0.IN38
sdram_wr_e_addr[11] => Add0.IN37
sdram_wr_e_addr[12] => Add0.IN36
sdram_wr_e_addr[13] => Add0.IN35
sdram_wr_e_addr[14] => Add0.IN34
sdram_wr_e_addr[15] => Add0.IN33
sdram_wr_e_addr[16] => Add0.IN32
sdram_wr_e_addr[17] => Add0.IN31
sdram_wr_e_addr[18] => Add0.IN30
sdram_wr_e_addr[19] => Add0.IN29
sdram_wr_e_addr[20] => Add0.IN28
sdram_wr_e_addr[21] => Add0.IN27
sdram_wr_e_addr[22] => Add0.IN26
sdram_wr_e_addr[23] => Add0.IN25
wr_burst_len[0] => Add1.IN24
wr_burst_len[0] => LessThan4.IN10
wr_burst_len[0] => Add0.IN24
wr_burst_len[1] => Add1.IN23
wr_burst_len[1] => LessThan4.IN9
wr_burst_len[1] => Add0.IN23
wr_burst_len[2] => Add1.IN22
wr_burst_len[2] => LessThan4.IN8
wr_burst_len[2] => Add0.IN22
wr_burst_len[3] => Add1.IN21
wr_burst_len[3] => LessThan4.IN7
wr_burst_len[3] => Add0.IN21
wr_burst_len[4] => Add1.IN20
wr_burst_len[4] => LessThan4.IN6
wr_burst_len[4] => Add0.IN20
wr_burst_len[5] => Add1.IN19
wr_burst_len[5] => LessThan4.IN5
wr_burst_len[5] => Add0.IN19
wr_burst_len[6] => Add1.IN18
wr_burst_len[6] => LessThan4.IN4
wr_burst_len[6] => Add0.IN18
wr_burst_len[7] => Add1.IN17
wr_burst_len[7] => LessThan4.IN3
wr_burst_len[7] => Add0.IN17
wr_burst_len[8] => Add1.IN16
wr_burst_len[8] => LessThan4.IN2
wr_burst_len[8] => Add0.IN16
wr_burst_len[9] => Add1.IN15
wr_burst_len[9] => LessThan4.IN1
wr_burst_len[9] => Add0.IN15
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => comb.IN1
rd_fifo_rd_clk => rd_fifo_rd_clk.IN1
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_addr.DATAA
sdram_rd_b_addr[0] => sdram_rd_addr.DATAA
sdram_rd_b_addr[0] => sdram_rd_addr.DATAB
sdram_rd_b_addr[1] => sdram_rd_addr.DATAA
sdram_rd_b_addr[1] => sdram_rd_addr.DATAA
sdram_rd_b_addr[1] => sdram_rd_addr.DATAB
sdram_rd_b_addr[2] => sdram_rd_addr.DATAA
sdram_rd_b_addr[2] => sdram_rd_addr.DATAA
sdram_rd_b_addr[2] => sdram_rd_addr.DATAB
sdram_rd_b_addr[3] => sdram_rd_addr.DATAA
sdram_rd_b_addr[3] => sdram_rd_addr.DATAA
sdram_rd_b_addr[3] => sdram_rd_addr.DATAB
sdram_rd_b_addr[4] => sdram_rd_addr.DATAA
sdram_rd_b_addr[4] => sdram_rd_addr.DATAA
sdram_rd_b_addr[4] => sdram_rd_addr.DATAB
sdram_rd_b_addr[5] => sdram_rd_addr.DATAA
sdram_rd_b_addr[5] => sdram_rd_addr.DATAA
sdram_rd_b_addr[5] => sdram_rd_addr.DATAB
sdram_rd_b_addr[6] => sdram_rd_addr.DATAA
sdram_rd_b_addr[6] => sdram_rd_addr.DATAA
sdram_rd_b_addr[6] => sdram_rd_addr.DATAB
sdram_rd_b_addr[7] => sdram_rd_addr.DATAA
sdram_rd_b_addr[7] => sdram_rd_addr.DATAA
sdram_rd_b_addr[7] => sdram_rd_addr.DATAB
sdram_rd_b_addr[8] => sdram_rd_addr.DATAA
sdram_rd_b_addr[8] => sdram_rd_addr.DATAA
sdram_rd_b_addr[8] => sdram_rd_addr.DATAB
sdram_rd_b_addr[9] => sdram_rd_addr.DATAA
sdram_rd_b_addr[9] => sdram_rd_addr.DATAA
sdram_rd_b_addr[9] => sdram_rd_addr.DATAB
sdram_rd_b_addr[10] => sdram_rd_addr.DATAA
sdram_rd_b_addr[10] => sdram_rd_addr.DATAA
sdram_rd_b_addr[10] => sdram_rd_addr.DATAB
sdram_rd_b_addr[11] => sdram_rd_addr.DATAA
sdram_rd_b_addr[11] => sdram_rd_addr.DATAA
sdram_rd_b_addr[11] => sdram_rd_addr.DATAB
sdram_rd_b_addr[12] => sdram_rd_addr.DATAA
sdram_rd_b_addr[12] => sdram_rd_addr.DATAA
sdram_rd_b_addr[12] => sdram_rd_addr.DATAB
sdram_rd_b_addr[13] => sdram_rd_addr.DATAA
sdram_rd_b_addr[13] => sdram_rd_addr.DATAA
sdram_rd_b_addr[13] => sdram_rd_addr.DATAB
sdram_rd_b_addr[14] => sdram_rd_addr.DATAA
sdram_rd_b_addr[14] => sdram_rd_addr.DATAA
sdram_rd_b_addr[14] => sdram_rd_addr.DATAB
sdram_rd_b_addr[15] => sdram_rd_addr.DATAA
sdram_rd_b_addr[15] => sdram_rd_addr.DATAA
sdram_rd_b_addr[15] => sdram_rd_addr.DATAB
sdram_rd_b_addr[16] => sdram_rd_addr.DATAA
sdram_rd_b_addr[16] => sdram_rd_addr.DATAA
sdram_rd_b_addr[16] => sdram_rd_addr.DATAB
sdram_rd_b_addr[17] => sdram_rd_addr.DATAA
sdram_rd_b_addr[17] => sdram_rd_addr.DATAA
sdram_rd_b_addr[17] => sdram_rd_addr.DATAB
sdram_rd_b_addr[18] => sdram_rd_addr.DATAA
sdram_rd_b_addr[18] => sdram_rd_addr.DATAA
sdram_rd_b_addr[18] => sdram_rd_addr.DATAB
sdram_rd_b_addr[19] => sdram_rd_addr.DATAA
sdram_rd_b_addr[19] => sdram_rd_addr.DATAA
sdram_rd_b_addr[19] => sdram_rd_addr.DATAB
sdram_rd_b_addr[20] => sdram_rd_addr.DATAA
sdram_rd_b_addr[20] => sdram_rd_addr.DATAA
sdram_rd_b_addr[20] => sdram_rd_addr.DATAB
sdram_rd_b_addr[21] => sdram_rd_addr.DATAA
sdram_rd_b_addr[21] => sdram_rd_addr.DATAA
sdram_rd_b_addr[21] => sdram_rd_addr.DATAB
sdram_rd_b_addr[22] => sdram_rd_addr.DATAA
sdram_rd_b_addr[22] => sdram_rd_addr.DATAB
sdram_rd_b_addr[23] => sdram_rd_addr.DATAA
sdram_rd_b_addr[23] => sdram_rd_addr.DATAB
sdram_rd_e_addr[0] => Add2.IN48
sdram_rd_e_addr[1] => Add2.IN47
sdram_rd_e_addr[2] => Add2.IN46
sdram_rd_e_addr[3] => Add2.IN45
sdram_rd_e_addr[4] => Add2.IN44
sdram_rd_e_addr[5] => Add2.IN43
sdram_rd_e_addr[6] => Add2.IN42
sdram_rd_e_addr[7] => Add2.IN41
sdram_rd_e_addr[8] => Add2.IN40
sdram_rd_e_addr[9] => Add2.IN39
sdram_rd_e_addr[10] => Add2.IN38
sdram_rd_e_addr[11] => Add2.IN37
sdram_rd_e_addr[12] => Add2.IN36
sdram_rd_e_addr[13] => Add2.IN35
sdram_rd_e_addr[14] => Add2.IN34
sdram_rd_e_addr[15] => Add2.IN33
sdram_rd_e_addr[16] => Add2.IN32
sdram_rd_e_addr[17] => Add2.IN31
sdram_rd_e_addr[18] => Add2.IN30
sdram_rd_e_addr[19] => Add2.IN29
sdram_rd_e_addr[20] => Add2.IN28
sdram_rd_e_addr[21] => Add2.IN27
sdram_rd_e_addr[22] => Add2.IN26
sdram_rd_e_addr[23] => Add2.IN25
rd_burst_len[0] => Add3.IN24
rd_burst_len[0] => LessThan5.IN10
rd_burst_len[0] => Add2.IN24
rd_burst_len[1] => Add3.IN23
rd_burst_len[1] => LessThan5.IN9
rd_burst_len[1] => Add2.IN23
rd_burst_len[2] => Add3.IN22
rd_burst_len[2] => LessThan5.IN8
rd_burst_len[2] => Add2.IN22
rd_burst_len[3] => Add3.IN21
rd_burst_len[3] => LessThan5.IN7
rd_burst_len[3] => Add2.IN21
rd_burst_len[4] => Add3.IN20
rd_burst_len[4] => LessThan5.IN6
rd_burst_len[4] => Add2.IN20
rd_burst_len[5] => Add3.IN19
rd_burst_len[5] => LessThan5.IN5
rd_burst_len[5] => Add2.IN19
rd_burst_len[6] => Add3.IN18
rd_burst_len[6] => LessThan5.IN4
rd_burst_len[6] => Add2.IN18
rd_burst_len[7] => Add3.IN17
rd_burst_len[7] => LessThan5.IN3
rd_burst_len[7] => Add2.IN17
rd_burst_len[8] => Add3.IN16
rd_burst_len[8] => LessThan5.IN2
rd_burst_len[8] => Add2.IN16
rd_burst_len[9] => Add3.IN15
rd_burst_len[9] => LessThan5.IN1
rd_burst_len[9] => Add2.IN15
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => comb.IN1
rd_fifo_rd_data[0] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[1] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[2] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[3] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[4] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[5] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[6] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[7] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[8] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[9] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[10] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[11] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[12] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[13] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[14] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[15] <= fifo_data:rd_fifo_data.q
rd_fifo_num[0] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[1] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[2] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[3] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[4] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[5] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[6] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[7] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[8] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[9] <= fifo_data:rd_fifo_data.wrusedw
read_valid => always5.IN1
init_end => sdram_wr_req.OUTPUTSELECT
init_end => sdram_rd_req.OUTPUTSELECT
pingpang_en => always2.IN1
pingpang_en => always3.IN1
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_wr_ack => sdram_wr_ack.IN1
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[23] <= sdram_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_in[0] <= fifo_data:wr_fifo_data.q
sdram_data_in[1] <= fifo_data:wr_fifo_data.q
sdram_data_in[2] <= fifo_data:wr_fifo_data.q
sdram_data_in[3] <= fifo_data:wr_fifo_data.q
sdram_data_in[4] <= fifo_data:wr_fifo_data.q
sdram_data_in[5] <= fifo_data:wr_fifo_data.q
sdram_data_in[6] <= fifo_data:wr_fifo_data.q
sdram_data_in[7] <= fifo_data:wr_fifo_data.q
sdram_data_in[8] <= fifo_data:wr_fifo_data.q
sdram_data_in[9] <= fifo_data:wr_fifo_data.q
sdram_data_in[10] <= fifo_data:wr_fifo_data.q
sdram_data_in[11] <= fifo_data:wr_fifo_data.q
sdram_data_in[12] <= fifo_data:wr_fifo_data.q
sdram_data_in[13] <= fifo_data:wr_fifo_data.q
sdram_data_in[14] <= fifo_data:wr_fifo_data.q
sdram_data_in[15] <= fifo_data:wr_fifo_data.q
sdram_rd_ack => sdram_rd_ack.IN1
sdram_data_out[0] => sdram_data_out[0].IN1
sdram_data_out[1] => sdram_data_out[1].IN1
sdram_data_out[2] => sdram_data_out[2].IN1
sdram_data_out[3] => sdram_data_out[3].IN1
sdram_data_out[4] => sdram_data_out[4].IN1
sdram_data_out[5] => sdram_data_out[5].IN1
sdram_data_out[6] => sdram_data_out[6].IN1
sdram_data_out[7] => sdram_data_out[7].IN1
sdram_data_out[8] => sdram_data_out[8].IN1
sdram_data_out[9] => sdram_data_out[9].IN1
sdram_data_out[10] => sdram_data_out[10].IN1
sdram_data_out[11] => sdram_data_out[11].IN1
sdram_data_out[12] => sdram_data_out[12].IN1
sdram_data_out[13] => sdram_data_out[13].IN1
sdram_data_out[14] => sdram_data_out[14].IN1
sdram_data_out[15] => sdram_data_out[15].IN1
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[23] <= sdram_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data
aclr => aclr.IN1
rdclk => rdclk.IN1
wrclk => wrclk.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
rdusedw[0] <= dcfifo:dcfifo.rdusedw
rdusedw[1] <= dcfifo:dcfifo.rdusedw
rdusedw[2] <= dcfifo:dcfifo.rdusedw
rdusedw[3] <= dcfifo:dcfifo.rdusedw
rdusedw[4] <= dcfifo:dcfifo.rdusedw
rdusedw[5] <= dcfifo:dcfifo.rdusedw
rdusedw[6] <= dcfifo:dcfifo.rdusedw
rdusedw[7] <= dcfifo:dcfifo.rdusedw
rdusedw[8] <= dcfifo:dcfifo.rdusedw
rdusedw[9] <= dcfifo:dcfifo.rdusedw
wrusedw[0] <= dcfifo:dcfifo.wrusedw
wrusedw[1] <= dcfifo:dcfifo.wrusedw
wrusedw[2] <= dcfifo:dcfifo.wrusedw
wrusedw[3] <= dcfifo:dcfifo.wrusedw
wrusedw[4] <= dcfifo:dcfifo.wrusedw
wrusedw[5] <= dcfifo:dcfifo.wrusedw
wrusedw[6] <= dcfifo:dcfifo.wrusedw
wrusedw[7] <= dcfifo:dcfifo.wrusedw
wrusedw[8] <= dcfifo:dcfifo.wrusedw
wrusedw[9] <= dcfifo:dcfifo.wrusedw
q[0] <= dcfifo:dcfifo.q
q[1] <= dcfifo:dcfifo.q
q[2] <= dcfifo:dcfifo.q
q[3] <= dcfifo:dcfifo.q
q[4] <= dcfifo:dcfifo.q
q[5] <= dcfifo:dcfifo.q
q[6] <= dcfifo:dcfifo.q
q[7] <= dcfifo:dcfifo.q
q[8] <= dcfifo:dcfifo.q
q[9] <= dcfifo:dcfifo.q
q[10] <= dcfifo:dcfifo.q
q[11] <= dcfifo:dcfifo.q
q[12] <= dcfifo:dcfifo.q
q[13] <= dcfifo:dcfifo.q
q[14] <= dcfifo:dcfifo.q
q[15] <= dcfifo:dcfifo.q


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo
data[0] => dcfifo_3fm1:auto_generated.data[0]
data[1] => dcfifo_3fm1:auto_generated.data[1]
data[2] => dcfifo_3fm1:auto_generated.data[2]
data[3] => dcfifo_3fm1:auto_generated.data[3]
data[4] => dcfifo_3fm1:auto_generated.data[4]
data[5] => dcfifo_3fm1:auto_generated.data[5]
data[6] => dcfifo_3fm1:auto_generated.data[6]
data[7] => dcfifo_3fm1:auto_generated.data[7]
data[8] => dcfifo_3fm1:auto_generated.data[8]
data[9] => dcfifo_3fm1:auto_generated.data[9]
data[10] => dcfifo_3fm1:auto_generated.data[10]
data[11] => dcfifo_3fm1:auto_generated.data[11]
data[12] => dcfifo_3fm1:auto_generated.data[12]
data[13] => dcfifo_3fm1:auto_generated.data[13]
data[14] => dcfifo_3fm1:auto_generated.data[14]
data[15] => dcfifo_3fm1:auto_generated.data[15]
q[0] <= dcfifo_3fm1:auto_generated.q[0]
q[1] <= dcfifo_3fm1:auto_generated.q[1]
q[2] <= dcfifo_3fm1:auto_generated.q[2]
q[3] <= dcfifo_3fm1:auto_generated.q[3]
q[4] <= dcfifo_3fm1:auto_generated.q[4]
q[5] <= dcfifo_3fm1:auto_generated.q[5]
q[6] <= dcfifo_3fm1:auto_generated.q[6]
q[7] <= dcfifo_3fm1:auto_generated.q[7]
q[8] <= dcfifo_3fm1:auto_generated.q[8]
q[9] <= dcfifo_3fm1:auto_generated.q[9]
q[10] <= dcfifo_3fm1:auto_generated.q[10]
q[11] <= dcfifo_3fm1:auto_generated.q[11]
q[12] <= dcfifo_3fm1:auto_generated.q[12]
q[13] <= dcfifo_3fm1:auto_generated.q[13]
q[14] <= dcfifo_3fm1:auto_generated.q[14]
q[15] <= dcfifo_3fm1:auto_generated.q[15]
rdclk => dcfifo_3fm1:auto_generated.rdclk
rdreq => dcfifo_3fm1:auto_generated.rdreq
wrclk => dcfifo_3fm1:auto_generated.wrclk
wrreq => dcfifo_3fm1:auto_generated.wrreq
aclr => dcfifo_3fm1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_3fm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3fm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3fm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3fm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3fm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3fm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3fm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3fm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3fm1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3fm1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_3fm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3fm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3fm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3fm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3fm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3fm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3fm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3fm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3fm1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3fm1:auto_generated.wrusedw[9]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated
aclr => a_graycounter_t26:rdptr_g.aclr
aclr => a_graycounter_u26:read_counter_for_write.aclr
aclr => a_graycounter_t26:wrptr_g.aclr
aclr => delayed_wrptr_g[9].IN0
aclr => dffe10a[9].IN0
aclr => dffe3a[9].IN0
aclr => dffe4a[9].IN0
aclr => dffe5a[9].IN0
aclr => dffe8a[9].IN0
aclr => dffe9a[9].IN0
aclr => fifo_wreq_pipe[1].IN0
aclr => lwrreq.IN0
aclr => rdfull_delay.IN0
aclr => wrempty_delay.IN0
aclr => wrfull_delay.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_bva:rdptr_b.aclr
aclr => cntr_bva:wrptr_b.aclr
aclr => scfifo:output_channel.aclr
data[0] => altsyncram_s861:fifo_ram.data_a[0]
data[1] => altsyncram_s861:fifo_ram.data_a[1]
data[2] => altsyncram_s861:fifo_ram.data_a[2]
data[3] => altsyncram_s861:fifo_ram.data_a[3]
data[4] => altsyncram_s861:fifo_ram.data_a[4]
data[5] => altsyncram_s861:fifo_ram.data_a[5]
data[6] => altsyncram_s861:fifo_ram.data_a[6]
data[7] => altsyncram_s861:fifo_ram.data_a[7]
data[8] => altsyncram_s861:fifo_ram.data_a[8]
data[9] => altsyncram_s861:fifo_ram.data_a[9]
data[10] => altsyncram_s861:fifo_ram.data_a[10]
data[11] => altsyncram_s861:fifo_ram.data_a[11]
data[12] => altsyncram_s861:fifo_ram.data_a[12]
data[13] => altsyncram_s861:fifo_ram.data_a[13]
data[14] => altsyncram_s861:fifo_ram.data_a[14]
data[15] => altsyncram_s861:fifo_ram.data_a[15]
q[0] <= scfifo:output_channel.q[0]
q[1] <= scfifo:output_channel.q[1]
q[2] <= scfifo:output_channel.q[2]
q[3] <= scfifo:output_channel.q[3]
q[4] <= scfifo:output_channel.q[4]
q[5] <= scfifo:output_channel.q[5]
q[6] <= scfifo:output_channel.q[6]
q[7] <= scfifo:output_channel.q[7]
q[8] <= scfifo:output_channel.q[8]
q[9] <= scfifo:output_channel.q[9]
q[10] <= scfifo:output_channel.q[10]
q[11] <= scfifo:output_channel.q[11]
q[12] <= scfifo:output_channel.q[12]
q[13] <= scfifo:output_channel.q[13]
q[14] <= scfifo:output_channel.q[14]
q[15] <= scfifo:output_channel.q[15]
rdclk => a_graycounter_t26:rdptr_g.clock
rdclk => a_graycounter_u26:read_counter_for_write.clock
rdclk => altsyncram_s861:fifo_ram.clock1
rdclk => alt_synch_pipe_0e8:read_sync_registers.clock
rdclk => cntr_bva:rdptr_b.clock
rdclk => scfifo:output_channel.clock
rdclk => dffe10a[9].CLK
rdclk => dffe10a[8].CLK
rdclk => dffe10a[7].CLK
rdclk => dffe10a[6].CLK
rdclk => dffe10a[5].CLK
rdclk => dffe10a[4].CLK
rdclk => dffe10a[3].CLK
rdclk => dffe10a[2].CLK
rdclk => dffe10a[1].CLK
rdclk => dffe10a[0].CLK
rdclk => dffe8a[9].CLK
rdclk => dffe8a[8].CLK
rdclk => dffe8a[7].CLK
rdclk => dffe8a[6].CLK
rdclk => dffe8a[5].CLK
rdclk => dffe8a[4].CLK
rdclk => dffe8a[3].CLK
rdclk => dffe8a[2].CLK
rdclk => dffe8a[1].CLK
rdclk => dffe8a[0].CLK
rdclk => dffe9a[9].CLK
rdclk => dffe9a[8].CLK
rdclk => dffe9a[7].CLK
rdclk => dffe9a[6].CLK
rdclk => dffe9a[5].CLK
rdclk => dffe9a[4].CLK
rdclk => dffe9a[3].CLK
rdclk => dffe9a[2].CLK
rdclk => dffe9a[1].CLK
rdclk => dffe9a[0].CLK
rdclk => fifo_wreq_pipe[1].CLK
rdclk => fifo_wreq_pipe[0].CLK
rdclk => rdfull_delay.CLK
rdempty <= pre_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= rdfull_delay.DB_MAX_OUTPUT_PORT_TYPE
rdreq => scfifo:output_channel.rdreq
rdreq => valid_rreq.IN0
rdusedw[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_t26:wrptr_g.clock
wrclk => altsyncram_s861:fifo_ram.clock0
wrclk => alt_synch_pipe_1e8:write_sync_registers.clock
wrclk => cntr_bva:wrptr_b.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => dffe3a[9].CLK
wrclk => dffe3a[8].CLK
wrclk => dffe3a[7].CLK
wrclk => dffe3a[6].CLK
wrclk => dffe3a[5].CLK
wrclk => dffe3a[4].CLK
wrclk => dffe3a[3].CLK
wrclk => dffe3a[2].CLK
wrclk => dffe3a[1].CLK
wrclk => dffe3a[0].CLK
wrclk => dffe4a[9].CLK
wrclk => dffe4a[8].CLK
wrclk => dffe4a[7].CLK
wrclk => dffe4a[6].CLK
wrclk => dffe4a[5].CLK
wrclk => dffe4a[4].CLK
wrclk => dffe4a[3].CLK
wrclk => dffe4a[2].CLK
wrclk => dffe4a[1].CLK
wrclk => dffe4a[0].CLK
wrclk => dffe5a[9].CLK
wrclk => dffe5a[8].CLK
wrclk => dffe5a[7].CLK
wrclk => dffe5a[6].CLK
wrclk => dffe5a[5].CLK
wrclk => dffe5a[4].CLK
wrclk => dffe5a[3].CLK
wrclk => dffe5a[2].CLK
wrclk => dffe5a[1].CLK
wrclk => dffe5a[0].CLK
wrclk => lwrreq.CLK
wrclk => wrempty_delay.CLK
wrclk => wrfull_delay.CLK
wrempty <= wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_delay.DB_MAX_OUTPUT_PORT_TYPE
wrreq => _.IN0
wrreq => dup_valid_wrreq.IN1
wrreq => valid_wrreq.IN1
wrreq => lwrreq.DATAIN
wrusedw[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clk_en => counter13a[9].ENA
clk_en => counter13a[8].ENA
clk_en => counter13a[7].ENA
clk_en => counter13a[6].ENA
clk_en => counter13a[5].ENA
clk_en => counter13a[4].ENA
clk_en => counter13a[3].ENA
clk_en => counter13a[2].ENA
clk_en => counter13a[1].ENA
clk_en => counter13a[0].ENA
clk_en => parity11.ENA
clk_en => sub_parity12a0.ENA
clk_en => sub_parity12a1.ENA
clk_en => sub_parity12a2.ENA
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write
aclr => counter16a[9].IN0
aclr => counter16a[8].IN0
aclr => counter16a[7].IN0
aclr => counter16a[6].IN0
aclr => counter16a[5].IN0
aclr => counter16a[4].IN0
aclr => counter16a[3].IN0
aclr => counter16a[2].IN0
aclr => counter16a[1].IN0
aclr => counter16a[0].IN0
aclr => parity14.IN0
aclr => sub_parity15a1.IN0
aclr => sub_parity15a0.IN0
clk_en => counter16a[9].ENA
clk_en => counter16a[8].ENA
clk_en => counter16a[7].ENA
clk_en => counter16a[6].ENA
clk_en => counter16a[5].ENA
clk_en => counter16a[4].ENA
clk_en => counter16a[3].ENA
clk_en => counter16a[2].ENA
clk_en => counter16a[1].ENA
clk_en => counter16a[0].ENA
clk_en => parity14.ENA
clk_en => sub_parity15a0.ENA
clk_en => sub_parity15a1.ENA
clk_en => sub_parity15a2.ENA
clock => counter16a[9].CLK
clock => counter16a[8].CLK
clock => counter16a[7].CLK
clock => counter16a[6].CLK
clock => counter16a[5].CLK
clock => counter16a[4].CLK
clock => counter16a[3].CLK
clock => counter16a[2].CLK
clock => counter16a[1].CLK
clock => counter16a[0].CLK
clock => parity14.CLK
clock => sub_parity15a0.CLK
clock => sub_parity15a1.CLK
clock => sub_parity15a2.CLK
q[0] <= counter16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter16a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clk_en => counter13a[9].ENA
clk_en => counter13a[8].ENA
clk_en => counter13a[7].ENA
clk_en => counter13a[6].ENA
clk_en => counter13a[5].ENA
clk_en => counter13a[4].ENA
clk_en => counter13a[3].ENA
clk_en => counter13a[2].ENA
clk_en => counter13a[1].ENA
clk_en => counter13a[0].ENA
clk_en => parity11.ENA
clk_en => sub_parity12a0.ENA
clk_en => sub_parity12a1.ENA
clk_en => sub_parity12a2.ENA
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram
address_a[0] => ram_block17a0.PORTAADDR
address_a[0] => ram_block17a1.PORTAADDR
address_a[0] => ram_block17a2.PORTAADDR
address_a[0] => ram_block17a3.PORTAADDR
address_a[0] => ram_block17a4.PORTAADDR
address_a[0] => ram_block17a5.PORTAADDR
address_a[0] => ram_block17a6.PORTAADDR
address_a[0] => ram_block17a7.PORTAADDR
address_a[0] => ram_block17a8.PORTAADDR
address_a[0] => ram_block17a9.PORTAADDR
address_a[0] => ram_block17a10.PORTAADDR
address_a[0] => ram_block17a11.PORTAADDR
address_a[0] => ram_block17a12.PORTAADDR
address_a[0] => ram_block17a13.PORTAADDR
address_a[0] => ram_block17a14.PORTAADDR
address_a[0] => ram_block17a15.PORTAADDR
address_a[1] => ram_block17a0.PORTAADDR1
address_a[1] => ram_block17a1.PORTAADDR1
address_a[1] => ram_block17a2.PORTAADDR1
address_a[1] => ram_block17a3.PORTAADDR1
address_a[1] => ram_block17a4.PORTAADDR1
address_a[1] => ram_block17a5.PORTAADDR1
address_a[1] => ram_block17a6.PORTAADDR1
address_a[1] => ram_block17a7.PORTAADDR1
address_a[1] => ram_block17a8.PORTAADDR1
address_a[1] => ram_block17a9.PORTAADDR1
address_a[1] => ram_block17a10.PORTAADDR1
address_a[1] => ram_block17a11.PORTAADDR1
address_a[1] => ram_block17a12.PORTAADDR1
address_a[1] => ram_block17a13.PORTAADDR1
address_a[1] => ram_block17a14.PORTAADDR1
address_a[1] => ram_block17a15.PORTAADDR1
address_a[2] => ram_block17a0.PORTAADDR2
address_a[2] => ram_block17a1.PORTAADDR2
address_a[2] => ram_block17a2.PORTAADDR2
address_a[2] => ram_block17a3.PORTAADDR2
address_a[2] => ram_block17a4.PORTAADDR2
address_a[2] => ram_block17a5.PORTAADDR2
address_a[2] => ram_block17a6.PORTAADDR2
address_a[2] => ram_block17a7.PORTAADDR2
address_a[2] => ram_block17a8.PORTAADDR2
address_a[2] => ram_block17a9.PORTAADDR2
address_a[2] => ram_block17a10.PORTAADDR2
address_a[2] => ram_block17a11.PORTAADDR2
address_a[2] => ram_block17a12.PORTAADDR2
address_a[2] => ram_block17a13.PORTAADDR2
address_a[2] => ram_block17a14.PORTAADDR2
address_a[2] => ram_block17a15.PORTAADDR2
address_a[3] => ram_block17a0.PORTAADDR3
address_a[3] => ram_block17a1.PORTAADDR3
address_a[3] => ram_block17a2.PORTAADDR3
address_a[3] => ram_block17a3.PORTAADDR3
address_a[3] => ram_block17a4.PORTAADDR3
address_a[3] => ram_block17a5.PORTAADDR3
address_a[3] => ram_block17a6.PORTAADDR3
address_a[3] => ram_block17a7.PORTAADDR3
address_a[3] => ram_block17a8.PORTAADDR3
address_a[3] => ram_block17a9.PORTAADDR3
address_a[3] => ram_block17a10.PORTAADDR3
address_a[3] => ram_block17a11.PORTAADDR3
address_a[3] => ram_block17a12.PORTAADDR3
address_a[3] => ram_block17a13.PORTAADDR3
address_a[3] => ram_block17a14.PORTAADDR3
address_a[3] => ram_block17a15.PORTAADDR3
address_a[4] => ram_block17a0.PORTAADDR4
address_a[4] => ram_block17a1.PORTAADDR4
address_a[4] => ram_block17a2.PORTAADDR4
address_a[4] => ram_block17a3.PORTAADDR4
address_a[4] => ram_block17a4.PORTAADDR4
address_a[4] => ram_block17a5.PORTAADDR4
address_a[4] => ram_block17a6.PORTAADDR4
address_a[4] => ram_block17a7.PORTAADDR4
address_a[4] => ram_block17a8.PORTAADDR4
address_a[4] => ram_block17a9.PORTAADDR4
address_a[4] => ram_block17a10.PORTAADDR4
address_a[4] => ram_block17a11.PORTAADDR4
address_a[4] => ram_block17a12.PORTAADDR4
address_a[4] => ram_block17a13.PORTAADDR4
address_a[4] => ram_block17a14.PORTAADDR4
address_a[4] => ram_block17a15.PORTAADDR4
address_a[5] => ram_block17a0.PORTAADDR5
address_a[5] => ram_block17a1.PORTAADDR5
address_a[5] => ram_block17a2.PORTAADDR5
address_a[5] => ram_block17a3.PORTAADDR5
address_a[5] => ram_block17a4.PORTAADDR5
address_a[5] => ram_block17a5.PORTAADDR5
address_a[5] => ram_block17a6.PORTAADDR5
address_a[5] => ram_block17a7.PORTAADDR5
address_a[5] => ram_block17a8.PORTAADDR5
address_a[5] => ram_block17a9.PORTAADDR5
address_a[5] => ram_block17a10.PORTAADDR5
address_a[5] => ram_block17a11.PORTAADDR5
address_a[5] => ram_block17a12.PORTAADDR5
address_a[5] => ram_block17a13.PORTAADDR5
address_a[5] => ram_block17a14.PORTAADDR5
address_a[5] => ram_block17a15.PORTAADDR5
address_a[6] => ram_block17a0.PORTAADDR6
address_a[6] => ram_block17a1.PORTAADDR6
address_a[6] => ram_block17a2.PORTAADDR6
address_a[6] => ram_block17a3.PORTAADDR6
address_a[6] => ram_block17a4.PORTAADDR6
address_a[6] => ram_block17a5.PORTAADDR6
address_a[6] => ram_block17a6.PORTAADDR6
address_a[6] => ram_block17a7.PORTAADDR6
address_a[6] => ram_block17a8.PORTAADDR6
address_a[6] => ram_block17a9.PORTAADDR6
address_a[6] => ram_block17a10.PORTAADDR6
address_a[6] => ram_block17a11.PORTAADDR6
address_a[6] => ram_block17a12.PORTAADDR6
address_a[6] => ram_block17a13.PORTAADDR6
address_a[6] => ram_block17a14.PORTAADDR6
address_a[6] => ram_block17a15.PORTAADDR6
address_a[7] => ram_block17a0.PORTAADDR7
address_a[7] => ram_block17a1.PORTAADDR7
address_a[7] => ram_block17a2.PORTAADDR7
address_a[7] => ram_block17a3.PORTAADDR7
address_a[7] => ram_block17a4.PORTAADDR7
address_a[7] => ram_block17a5.PORTAADDR7
address_a[7] => ram_block17a6.PORTAADDR7
address_a[7] => ram_block17a7.PORTAADDR7
address_a[7] => ram_block17a8.PORTAADDR7
address_a[7] => ram_block17a9.PORTAADDR7
address_a[7] => ram_block17a10.PORTAADDR7
address_a[7] => ram_block17a11.PORTAADDR7
address_a[7] => ram_block17a12.PORTAADDR7
address_a[7] => ram_block17a13.PORTAADDR7
address_a[7] => ram_block17a14.PORTAADDR7
address_a[7] => ram_block17a15.PORTAADDR7
address_a[8] => ram_block17a0.PORTAADDR8
address_a[8] => ram_block17a1.PORTAADDR8
address_a[8] => ram_block17a2.PORTAADDR8
address_a[8] => ram_block17a3.PORTAADDR8
address_a[8] => ram_block17a4.PORTAADDR8
address_a[8] => ram_block17a5.PORTAADDR8
address_a[8] => ram_block17a6.PORTAADDR8
address_a[8] => ram_block17a7.PORTAADDR8
address_a[8] => ram_block17a8.PORTAADDR8
address_a[8] => ram_block17a9.PORTAADDR8
address_a[8] => ram_block17a10.PORTAADDR8
address_a[8] => ram_block17a11.PORTAADDR8
address_a[8] => ram_block17a12.PORTAADDR8
address_a[8] => ram_block17a13.PORTAADDR8
address_a[8] => ram_block17a14.PORTAADDR8
address_a[8] => ram_block17a15.PORTAADDR8
address_a[9] => ram_block17a0.PORTAADDR9
address_a[9] => ram_block17a1.PORTAADDR9
address_a[9] => ram_block17a2.PORTAADDR9
address_a[9] => ram_block17a3.PORTAADDR9
address_a[9] => ram_block17a4.PORTAADDR9
address_a[9] => ram_block17a5.PORTAADDR9
address_a[9] => ram_block17a6.PORTAADDR9
address_a[9] => ram_block17a7.PORTAADDR9
address_a[9] => ram_block17a8.PORTAADDR9
address_a[9] => ram_block17a9.PORTAADDR9
address_a[9] => ram_block17a10.PORTAADDR9
address_a[9] => ram_block17a11.PORTAADDR9
address_a[9] => ram_block17a12.PORTAADDR9
address_a[9] => ram_block17a13.PORTAADDR9
address_a[9] => ram_block17a14.PORTAADDR9
address_a[9] => ram_block17a15.PORTAADDR9
address_b[0] => ram_block17a0.PORTBADDR
address_b[0] => ram_block17a1.PORTBADDR
address_b[0] => ram_block17a2.PORTBADDR
address_b[0] => ram_block17a3.PORTBADDR
address_b[0] => ram_block17a4.PORTBADDR
address_b[0] => ram_block17a5.PORTBADDR
address_b[0] => ram_block17a6.PORTBADDR
address_b[0] => ram_block17a7.PORTBADDR
address_b[0] => ram_block17a8.PORTBADDR
address_b[0] => ram_block17a9.PORTBADDR
address_b[0] => ram_block17a10.PORTBADDR
address_b[0] => ram_block17a11.PORTBADDR
address_b[0] => ram_block17a12.PORTBADDR
address_b[0] => ram_block17a13.PORTBADDR
address_b[0] => ram_block17a14.PORTBADDR
address_b[0] => ram_block17a15.PORTBADDR
address_b[1] => ram_block17a0.PORTBADDR1
address_b[1] => ram_block17a1.PORTBADDR1
address_b[1] => ram_block17a2.PORTBADDR1
address_b[1] => ram_block17a3.PORTBADDR1
address_b[1] => ram_block17a4.PORTBADDR1
address_b[1] => ram_block17a5.PORTBADDR1
address_b[1] => ram_block17a6.PORTBADDR1
address_b[1] => ram_block17a7.PORTBADDR1
address_b[1] => ram_block17a8.PORTBADDR1
address_b[1] => ram_block17a9.PORTBADDR1
address_b[1] => ram_block17a10.PORTBADDR1
address_b[1] => ram_block17a11.PORTBADDR1
address_b[1] => ram_block17a12.PORTBADDR1
address_b[1] => ram_block17a13.PORTBADDR1
address_b[1] => ram_block17a14.PORTBADDR1
address_b[1] => ram_block17a15.PORTBADDR1
address_b[2] => ram_block17a0.PORTBADDR2
address_b[2] => ram_block17a1.PORTBADDR2
address_b[2] => ram_block17a2.PORTBADDR2
address_b[2] => ram_block17a3.PORTBADDR2
address_b[2] => ram_block17a4.PORTBADDR2
address_b[2] => ram_block17a5.PORTBADDR2
address_b[2] => ram_block17a6.PORTBADDR2
address_b[2] => ram_block17a7.PORTBADDR2
address_b[2] => ram_block17a8.PORTBADDR2
address_b[2] => ram_block17a9.PORTBADDR2
address_b[2] => ram_block17a10.PORTBADDR2
address_b[2] => ram_block17a11.PORTBADDR2
address_b[2] => ram_block17a12.PORTBADDR2
address_b[2] => ram_block17a13.PORTBADDR2
address_b[2] => ram_block17a14.PORTBADDR2
address_b[2] => ram_block17a15.PORTBADDR2
address_b[3] => ram_block17a0.PORTBADDR3
address_b[3] => ram_block17a1.PORTBADDR3
address_b[3] => ram_block17a2.PORTBADDR3
address_b[3] => ram_block17a3.PORTBADDR3
address_b[3] => ram_block17a4.PORTBADDR3
address_b[3] => ram_block17a5.PORTBADDR3
address_b[3] => ram_block17a6.PORTBADDR3
address_b[3] => ram_block17a7.PORTBADDR3
address_b[3] => ram_block17a8.PORTBADDR3
address_b[3] => ram_block17a9.PORTBADDR3
address_b[3] => ram_block17a10.PORTBADDR3
address_b[3] => ram_block17a11.PORTBADDR3
address_b[3] => ram_block17a12.PORTBADDR3
address_b[3] => ram_block17a13.PORTBADDR3
address_b[3] => ram_block17a14.PORTBADDR3
address_b[3] => ram_block17a15.PORTBADDR3
address_b[4] => ram_block17a0.PORTBADDR4
address_b[4] => ram_block17a1.PORTBADDR4
address_b[4] => ram_block17a2.PORTBADDR4
address_b[4] => ram_block17a3.PORTBADDR4
address_b[4] => ram_block17a4.PORTBADDR4
address_b[4] => ram_block17a5.PORTBADDR4
address_b[4] => ram_block17a6.PORTBADDR4
address_b[4] => ram_block17a7.PORTBADDR4
address_b[4] => ram_block17a8.PORTBADDR4
address_b[4] => ram_block17a9.PORTBADDR4
address_b[4] => ram_block17a10.PORTBADDR4
address_b[4] => ram_block17a11.PORTBADDR4
address_b[4] => ram_block17a12.PORTBADDR4
address_b[4] => ram_block17a13.PORTBADDR4
address_b[4] => ram_block17a14.PORTBADDR4
address_b[4] => ram_block17a15.PORTBADDR4
address_b[5] => ram_block17a0.PORTBADDR5
address_b[5] => ram_block17a1.PORTBADDR5
address_b[5] => ram_block17a2.PORTBADDR5
address_b[5] => ram_block17a3.PORTBADDR5
address_b[5] => ram_block17a4.PORTBADDR5
address_b[5] => ram_block17a5.PORTBADDR5
address_b[5] => ram_block17a6.PORTBADDR5
address_b[5] => ram_block17a7.PORTBADDR5
address_b[5] => ram_block17a8.PORTBADDR5
address_b[5] => ram_block17a9.PORTBADDR5
address_b[5] => ram_block17a10.PORTBADDR5
address_b[5] => ram_block17a11.PORTBADDR5
address_b[5] => ram_block17a12.PORTBADDR5
address_b[5] => ram_block17a13.PORTBADDR5
address_b[5] => ram_block17a14.PORTBADDR5
address_b[5] => ram_block17a15.PORTBADDR5
address_b[6] => ram_block17a0.PORTBADDR6
address_b[6] => ram_block17a1.PORTBADDR6
address_b[6] => ram_block17a2.PORTBADDR6
address_b[6] => ram_block17a3.PORTBADDR6
address_b[6] => ram_block17a4.PORTBADDR6
address_b[6] => ram_block17a5.PORTBADDR6
address_b[6] => ram_block17a6.PORTBADDR6
address_b[6] => ram_block17a7.PORTBADDR6
address_b[6] => ram_block17a8.PORTBADDR6
address_b[6] => ram_block17a9.PORTBADDR6
address_b[6] => ram_block17a10.PORTBADDR6
address_b[6] => ram_block17a11.PORTBADDR6
address_b[6] => ram_block17a12.PORTBADDR6
address_b[6] => ram_block17a13.PORTBADDR6
address_b[6] => ram_block17a14.PORTBADDR6
address_b[6] => ram_block17a15.PORTBADDR6
address_b[7] => ram_block17a0.PORTBADDR7
address_b[7] => ram_block17a1.PORTBADDR7
address_b[7] => ram_block17a2.PORTBADDR7
address_b[7] => ram_block17a3.PORTBADDR7
address_b[7] => ram_block17a4.PORTBADDR7
address_b[7] => ram_block17a5.PORTBADDR7
address_b[7] => ram_block17a6.PORTBADDR7
address_b[7] => ram_block17a7.PORTBADDR7
address_b[7] => ram_block17a8.PORTBADDR7
address_b[7] => ram_block17a9.PORTBADDR7
address_b[7] => ram_block17a10.PORTBADDR7
address_b[7] => ram_block17a11.PORTBADDR7
address_b[7] => ram_block17a12.PORTBADDR7
address_b[7] => ram_block17a13.PORTBADDR7
address_b[7] => ram_block17a14.PORTBADDR7
address_b[7] => ram_block17a15.PORTBADDR7
address_b[8] => ram_block17a0.PORTBADDR8
address_b[8] => ram_block17a1.PORTBADDR8
address_b[8] => ram_block17a2.PORTBADDR8
address_b[8] => ram_block17a3.PORTBADDR8
address_b[8] => ram_block17a4.PORTBADDR8
address_b[8] => ram_block17a5.PORTBADDR8
address_b[8] => ram_block17a6.PORTBADDR8
address_b[8] => ram_block17a7.PORTBADDR8
address_b[8] => ram_block17a8.PORTBADDR8
address_b[8] => ram_block17a9.PORTBADDR8
address_b[8] => ram_block17a10.PORTBADDR8
address_b[8] => ram_block17a11.PORTBADDR8
address_b[8] => ram_block17a12.PORTBADDR8
address_b[8] => ram_block17a13.PORTBADDR8
address_b[8] => ram_block17a14.PORTBADDR8
address_b[8] => ram_block17a15.PORTBADDR8
address_b[9] => ram_block17a0.PORTBADDR9
address_b[9] => ram_block17a1.PORTBADDR9
address_b[9] => ram_block17a2.PORTBADDR9
address_b[9] => ram_block17a3.PORTBADDR9
address_b[9] => ram_block17a4.PORTBADDR9
address_b[9] => ram_block17a5.PORTBADDR9
address_b[9] => ram_block17a6.PORTBADDR9
address_b[9] => ram_block17a7.PORTBADDR9
address_b[9] => ram_block17a8.PORTBADDR9
address_b[9] => ram_block17a9.PORTBADDR9
address_b[9] => ram_block17a10.PORTBADDR9
address_b[9] => ram_block17a11.PORTBADDR9
address_b[9] => ram_block17a12.PORTBADDR9
address_b[9] => ram_block17a13.PORTBADDR9
address_b[9] => ram_block17a14.PORTBADDR9
address_b[9] => ram_block17a15.PORTBADDR9
clock0 => ram_block17a0.CLK0
clock0 => ram_block17a1.CLK0
clock0 => ram_block17a2.CLK0
clock0 => ram_block17a3.CLK0
clock0 => ram_block17a4.CLK0
clock0 => ram_block17a5.CLK0
clock0 => ram_block17a6.CLK0
clock0 => ram_block17a7.CLK0
clock0 => ram_block17a8.CLK0
clock0 => ram_block17a9.CLK0
clock0 => ram_block17a10.CLK0
clock0 => ram_block17a11.CLK0
clock0 => ram_block17a12.CLK0
clock0 => ram_block17a13.CLK0
clock0 => ram_block17a14.CLK0
clock0 => ram_block17a15.CLK0
clock1 => ram_block17a0.CLK1
clock1 => ram_block17a1.CLK1
clock1 => ram_block17a2.CLK1
clock1 => ram_block17a3.CLK1
clock1 => ram_block17a4.CLK1
clock1 => ram_block17a5.CLK1
clock1 => ram_block17a6.CLK1
clock1 => ram_block17a7.CLK1
clock1 => ram_block17a8.CLK1
clock1 => ram_block17a9.CLK1
clock1 => ram_block17a10.CLK1
clock1 => ram_block17a11.CLK1
clock1 => ram_block17a12.CLK1
clock1 => ram_block17a13.CLK1
clock1 => ram_block17a14.CLK1
clock1 => ram_block17a15.CLK1
clocken1 => ram_block17a0.ENA1
clocken1 => ram_block17a1.ENA1
clocken1 => ram_block17a2.ENA1
clocken1 => ram_block17a3.ENA1
clocken1 => ram_block17a4.ENA1
clocken1 => ram_block17a5.ENA1
clocken1 => ram_block17a6.ENA1
clocken1 => ram_block17a7.ENA1
clocken1 => ram_block17a8.ENA1
clocken1 => ram_block17a9.ENA1
clocken1 => ram_block17a10.ENA1
clocken1 => ram_block17a11.ENA1
clocken1 => ram_block17a12.ENA1
clocken1 => ram_block17a13.ENA1
clocken1 => ram_block17a14.ENA1
clocken1 => ram_block17a15.ENA1
data_a[0] => ram_block17a0.PORTADATAIN
data_a[1] => ram_block17a1.PORTADATAIN
data_a[2] => ram_block17a2.PORTADATAIN
data_a[3] => ram_block17a3.PORTADATAIN
data_a[4] => ram_block17a4.PORTADATAIN
data_a[5] => ram_block17a5.PORTADATAIN
data_a[6] => ram_block17a6.PORTADATAIN
data_a[7] => ram_block17a7.PORTADATAIN
data_a[8] => ram_block17a8.PORTADATAIN
data_a[9] => ram_block17a9.PORTADATAIN
data_a[10] => ram_block17a10.PORTADATAIN
data_a[11] => ram_block17a11.PORTADATAIN
data_a[12] => ram_block17a12.PORTADATAIN
data_a[13] => ram_block17a13.PORTADATAIN
data_a[14] => ram_block17a14.PORTADATAIN
data_a[15] => ram_block17a15.PORTADATAIN
q_b[0] <= ram_block17a0.PORTBDATAOUT
q_b[1] <= ram_block17a1.PORTBDATAOUT
q_b[2] <= ram_block17a2.PORTBDATAOUT
q_b[3] <= ram_block17a3.PORTBDATAOUT
q_b[4] <= ram_block17a4.PORTBDATAOUT
q_b[5] <= ram_block17a5.PORTBDATAOUT
q_b[6] <= ram_block17a6.PORTBDATAOUT
q_b[7] <= ram_block17a7.PORTBDATAOUT
q_b[8] <= ram_block17a8.PORTBDATAOUT
q_b[9] <= ram_block17a9.PORTBDATAOUT
q_b[10] <= ram_block17a10.PORTBDATAOUT
q_b[11] <= ram_block17a11.PORTBDATAOUT
q_b[12] <= ram_block17a12.PORTBDATAOUT
q_b[13] <= ram_block17a13.PORTBDATAOUT
q_b[14] <= ram_block17a14.PORTBDATAOUT
q_b[15] <= ram_block17a15.PORTBDATAOUT
wren_a => ram_block17a0.PORTAWE
wren_a => ram_block17a0.ENA0
wren_a => ram_block17a1.PORTAWE
wren_a => ram_block17a1.ENA0
wren_a => ram_block17a2.PORTAWE
wren_a => ram_block17a2.ENA0
wren_a => ram_block17a3.PORTAWE
wren_a => ram_block17a3.ENA0
wren_a => ram_block17a4.PORTAWE
wren_a => ram_block17a4.ENA0
wren_a => ram_block17a5.PORTAWE
wren_a => ram_block17a5.ENA0
wren_a => ram_block17a6.PORTAWE
wren_a => ram_block17a6.ENA0
wren_a => ram_block17a7.PORTAWE
wren_a => ram_block17a7.ENA0
wren_a => ram_block17a8.PORTAWE
wren_a => ram_block17a8.ENA0
wren_a => ram_block17a9.PORTAWE
wren_a => ram_block17a9.ENA0
wren_a => ram_block17a10.PORTAWE
wren_a => ram_block17a10.ENA0
wren_a => ram_block17a11.PORTAWE
wren_a => ram_block17a11.ENA0
wren_a => ram_block17a12.PORTAWE
wren_a => ram_block17a12.ENA0
wren_a => ram_block17a13.PORTAWE
wren_a => ram_block17a13.ENA0
wren_a => ram_block17a14.PORTAWE
wren_a => ram_block17a14.ENA0
wren_a => ram_block17a15.PORTAWE
wren_a => ram_block17a15.ENA0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers
clock => dffpipe_qe9:dffpipe18.clock
clrn => dffpipe_qe9:dffpipe18.clrn
d[0] => dffpipe_qe9:dffpipe18.d[0]
d[1] => dffpipe_qe9:dffpipe18.d[1]
d[2] => dffpipe_qe9:dffpipe18.d[2]
d[3] => dffpipe_qe9:dffpipe18.d[3]
d[4] => dffpipe_qe9:dffpipe18.d[4]
d[5] => dffpipe_qe9:dffpipe18.d[5]
d[6] => dffpipe_qe9:dffpipe18.d[6]
d[7] => dffpipe_qe9:dffpipe18.d[7]
d[8] => dffpipe_qe9:dffpipe18.d[8]
d[9] => dffpipe_qe9:dffpipe18.d[9]
q[0] <= dffpipe_qe9:dffpipe18.q[0]
q[1] <= dffpipe_qe9:dffpipe18.q[1]
q[2] <= dffpipe_qe9:dffpipe18.q[2]
q[3] <= dffpipe_qe9:dffpipe18.q[3]
q[4] <= dffpipe_qe9:dffpipe18.q[4]
q[5] <= dffpipe_qe9:dffpipe18.q[5]
q[6] <= dffpipe_qe9:dffpipe18.q[6]
q[7] <= dffpipe_qe9:dffpipe18.q[7]
q[8] <= dffpipe_qe9:dffpipe18.q[8]
q[9] <= dffpipe_qe9:dffpipe18.q[9]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers
clock => dffpipe_re9:dffpipe22.clock
clrn => dffpipe_re9:dffpipe22.clrn
d[0] => dffpipe_re9:dffpipe22.d[0]
d[1] => dffpipe_re9:dffpipe22.d[1]
d[2] => dffpipe_re9:dffpipe22.d[2]
d[3] => dffpipe_re9:dffpipe22.d[3]
d[4] => dffpipe_re9:dffpipe22.d[4]
d[5] => dffpipe_re9:dffpipe22.d[5]
d[6] => dffpipe_re9:dffpipe22.d[6]
d[7] => dffpipe_re9:dffpipe22.d[7]
d[8] => dffpipe_re9:dffpipe22.d[8]
d[9] => dffpipe_re9:dffpipe22.d[9]
q[0] <= dffpipe_re9:dffpipe22.q[0]
q[1] <= dffpipe_re9:dffpipe22.q[1]
q[2] <= dffpipe_re9:dffpipe22.q[2]
q[3] <= dffpipe_re9:dffpipe22.q[3]
q[4] <= dffpipe_re9:dffpipe22.q[4]
q[5] <= dffpipe_re9:dffpipe22.q[5]
q[6] <= dffpipe_re9:dffpipe22.q[6]
q[7] <= dffpipe_re9:dffpipe22.q[7]
q[8] <= dffpipe_re9:dffpipe22.q[8]
q[9] <= dffpipe_re9:dffpipe22.q[9]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clock => dffe25a[9].CLK
clock => dffe25a[8].CLK
clock => dffe25a[7].CLK
clock => dffe25a[6].CLK
clock => dffe25a[5].CLK
clock => dffe25a[4].CLK
clock => dffe25a[3].CLK
clock => dffe25a[2].CLK
clock => dffe25a[1].CLK
clock => dffe25a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
clrn => dffe25a[9].ACLR
clrn => dffe25a[8].ACLR
clrn => dffe25a[7].ACLR
clrn => dffe25a[6].ACLR
clrn => dffe25a[5].ACLR
clrn => dffe25a[4].ACLR
clrn => dffe25a[3].ACLR
clrn => dffe25a[2].ACLR
clrn => dffe25a[1].ACLR
clrn => dffe25a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe25a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe25a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe25a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe25a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe25a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe25a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe25a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe25a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe25a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe25a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|add_sub_l0c:rdusedw_subtractor
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
result[0] <= add_sub_cella[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= add_sub_cella[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= add_sub_cella[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= add_sub_cella[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= add_sub_cella[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= add_sub_cella[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= add_sub_cella[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= add_sub_cella[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= add_sub_cella[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|add_sub_l0c:wrusedw_subtractor
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
result[0] <= add_sub_cella[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= add_sub_cella[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= add_sub_cella[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= add_sub_cella[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= add_sub_cella[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= add_sub_cella[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= add_sub_cella[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= add_sub_cella[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= add_sub_cella[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_si8:wrempty_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
clk_en => counter_cella0.ENA
clk_en => counter_cella1.ENA
clk_en => counter_cella2.ENA
clk_en => counter_cella3.ENA
clk_en => counter_cella4.ENA
clk_en => counter_cella5.ENA
clk_en => counter_cella6.ENA
clk_en => counter_cella7.ENA
clk_en => counter_cella8.ENA
clk_en => counter_cella9.ENA
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
clk_en => counter_cella0.ENA
clk_en => counter_cella1.ENA
clk_en => counter_cella2.ENA
clk_en => counter_cella3.ENA
clk_en => counter_cella4.ENA
clk_en => counter_cella5.ENA
clk_en => counter_cella6.ENA
clk_en => counter_cella7.ENA
clk_en => counter_cella8.ENA
clk_en => counter_cella9.ENA
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
data[14] => a_fffifo:subfifo.data[14]
data[15] => a_fffifo:subfifo.data[15]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
q[7] <= a_fffifo:subfifo.q[7]
q[8] <= a_fffifo:subfifo.q[8]
q[9] <= a_fffifo:subfifo.q[9]
q[10] <= a_fffifo:subfifo.q[10]
q[11] <= a_fffifo:subfifo.q[11]
q[12] <= a_fffifo:subfifo.q[12]
q[13] <= a_fffifo:subfifo.q[13]
q[14] <= a_fffifo:subfifo.q[14]
q[15] <= a_fffifo:subfifo.q[15]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr
empty <= a_fffifo:subfifo.empty
full <= a_fffifo:subfifo.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
data[3] => lpm_ff:data_node[0][0].data[3]
data[3] => lpm_ff:data_node[0][1].data[3]
data[4] => lpm_ff:data_node[0][0].data[4]
data[4] => lpm_ff:data_node[0][1].data[4]
data[5] => lpm_ff:data_node[0][0].data[5]
data[5] => lpm_ff:data_node[0][1].data[5]
data[6] => lpm_ff:data_node[0][0].data[6]
data[6] => lpm_ff:data_node[0][1].data[6]
data[7] => lpm_ff:data_node[0][0].data[7]
data[7] => lpm_ff:data_node[0][1].data[7]
data[8] => lpm_ff:data_node[0][0].data[8]
data[8] => lpm_ff:data_node[0][1].data[8]
data[9] => lpm_ff:data_node[0][0].data[9]
data[9] => lpm_ff:data_node[0][1].data[9]
data[10] => lpm_ff:data_node[0][0].data[10]
data[10] => lpm_ff:data_node[0][1].data[10]
data[11] => lpm_ff:data_node[0][0].data[11]
data[11] => lpm_ff:data_node[0][1].data[11]
data[12] => lpm_ff:data_node[0][0].data[12]
data[12] => lpm_ff:data_node[0][1].data[12]
data[13] => lpm_ff:data_node[0][0].data[13]
data[13] => lpm_ff:data_node[0][1].data[13]
data[14] => lpm_ff:data_node[0][0].data[14]
data[14] => lpm_ff:data_node[0][1].data[14]
data[15] => lpm_ff:data_node[0][0].data[15]
data[15] => lpm_ff:data_node[0][1].data[15]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
q[7] <= lpm_ff:output_buffer.q[7]
q[8] <= lpm_ff:output_buffer.q[8]
q[9] <= lpm_ff:output_buffer.q[9]
q[10] <= lpm_ff:output_buffer.q[10]
q[11] <= lpm_ff:output_buffer.q[11]
q[12] <= lpm_ff:output_buffer.q[12]
q[13] <= lpm_ff:output_buffer.q[13]
q[14] <= lpm_ff:output_buffer.q[14]
q[15] <= lpm_ff:output_buffer.q[15]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_rhc:auto_generated.data[0]
data[0][1] => mux_rhc:auto_generated.data[1]
data[0][2] => mux_rhc:auto_generated.data[2]
data[0][3] => mux_rhc:auto_generated.data[3]
data[0][4] => mux_rhc:auto_generated.data[4]
data[0][5] => mux_rhc:auto_generated.data[5]
data[0][6] => mux_rhc:auto_generated.data[6]
data[0][7] => mux_rhc:auto_generated.data[7]
data[0][8] => mux_rhc:auto_generated.data[8]
data[0][9] => mux_rhc:auto_generated.data[9]
data[0][10] => mux_rhc:auto_generated.data[10]
data[0][11] => mux_rhc:auto_generated.data[11]
data[0][12] => mux_rhc:auto_generated.data[12]
data[0][13] => mux_rhc:auto_generated.data[13]
data[0][14] => mux_rhc:auto_generated.data[14]
data[0][15] => mux_rhc:auto_generated.data[15]
data[1][0] => mux_rhc:auto_generated.data[16]
data[1][1] => mux_rhc:auto_generated.data[17]
data[1][2] => mux_rhc:auto_generated.data[18]
data[1][3] => mux_rhc:auto_generated.data[19]
data[1][4] => mux_rhc:auto_generated.data[20]
data[1][5] => mux_rhc:auto_generated.data[21]
data[1][6] => mux_rhc:auto_generated.data[22]
data[1][7] => mux_rhc:auto_generated.data[23]
data[1][8] => mux_rhc:auto_generated.data[24]
data[1][9] => mux_rhc:auto_generated.data[25]
data[1][10] => mux_rhc:auto_generated.data[26]
data[1][11] => mux_rhc:auto_generated.data[27]
data[1][12] => mux_rhc:auto_generated.data[28]
data[1][13] => mux_rhc:auto_generated.data[29]
data[1][14] => mux_rhc:auto_generated.data[30]
data[1][15] => mux_rhc:auto_generated.data[31]
sel[0] => mux_rhc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rhc:auto_generated.result[0]
result[1] <= mux_rhc:auto_generated.result[1]
result[2] <= mux_rhc:auto_generated.result[2]
result[3] <= mux_rhc:auto_generated.result[3]
result[4] <= mux_rhc:auto_generated.result[4]
result[5] <= mux_rhc:auto_generated.result[5]
result[6] <= mux_rhc:auto_generated.result[6]
result[7] <= mux_rhc:auto_generated.result[7]
result[8] <= mux_rhc:auto_generated.result[8]
result[9] <= mux_rhc:auto_generated.result[9]
result[10] <= mux_rhc:auto_generated.result[10]
result[11] <= mux_rhc:auto_generated.result[11]
result[12] <= mux_rhc:auto_generated.result[12]
result[13] <= mux_rhc:auto_generated.result[13]
result[14] <= mux_rhc:auto_generated.result[14]
result[15] <= mux_rhc:auto_generated.result[15]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_rhc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_rhc:auto_generated.data[0]
data[0][1] => mux_rhc:auto_generated.data[1]
data[0][2] => mux_rhc:auto_generated.data[2]
data[0][3] => mux_rhc:auto_generated.data[3]
data[0][4] => mux_rhc:auto_generated.data[4]
data[0][5] => mux_rhc:auto_generated.data[5]
data[0][6] => mux_rhc:auto_generated.data[6]
data[0][7] => mux_rhc:auto_generated.data[7]
data[0][8] => mux_rhc:auto_generated.data[8]
data[0][9] => mux_rhc:auto_generated.data[9]
data[0][10] => mux_rhc:auto_generated.data[10]
data[0][11] => mux_rhc:auto_generated.data[11]
data[0][12] => mux_rhc:auto_generated.data[12]
data[0][13] => mux_rhc:auto_generated.data[13]
data[0][14] => mux_rhc:auto_generated.data[14]
data[0][15] => mux_rhc:auto_generated.data[15]
data[1][0] => mux_rhc:auto_generated.data[16]
data[1][1] => mux_rhc:auto_generated.data[17]
data[1][2] => mux_rhc:auto_generated.data[18]
data[1][3] => mux_rhc:auto_generated.data[19]
data[1][4] => mux_rhc:auto_generated.data[20]
data[1][5] => mux_rhc:auto_generated.data[21]
data[1][6] => mux_rhc:auto_generated.data[22]
data[1][7] => mux_rhc:auto_generated.data[23]
data[1][8] => mux_rhc:auto_generated.data[24]
data[1][9] => mux_rhc:auto_generated.data[25]
data[1][10] => mux_rhc:auto_generated.data[26]
data[1][11] => mux_rhc:auto_generated.data[27]
data[1][12] => mux_rhc:auto_generated.data[28]
data[1][13] => mux_rhc:auto_generated.data[29]
data[1][14] => mux_rhc:auto_generated.data[30]
data[1][15] => mux_rhc:auto_generated.data[31]
sel[0] => mux_rhc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rhc:auto_generated.result[0]
result[1] <= mux_rhc:auto_generated.result[1]
result[2] <= mux_rhc:auto_generated.result[2]
result[3] <= mux_rhc:auto_generated.result[3]
result[4] <= mux_rhc:auto_generated.result[4]
result[5] <= mux_rhc:auto_generated.result[5]
result[6] <= mux_rhc:auto_generated.result[6]
result[7] <= mux_rhc:auto_generated.result[7]
result[8] <= mux_rhc:auto_generated.result[8]
result[9] <= mux_rhc:auto_generated.result[9]
result[10] <= mux_rhc:auto_generated.result[10]
result[11] <= mux_rhc:auto_generated.result[11]
result[12] <= mux_rhc:auto_generated.result[12]
result[13] <= mux_rhc:auto_generated.result[13]
result[14] <= mux_rhc:auto_generated.result[14]
result[15] <= mux_rhc:auto_generated.result[15]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_rhc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_rhc:auto_generated.data[0]
data[0][1] => mux_rhc:auto_generated.data[1]
data[0][2] => mux_rhc:auto_generated.data[2]
data[0][3] => mux_rhc:auto_generated.data[3]
data[0][4] => mux_rhc:auto_generated.data[4]
data[0][5] => mux_rhc:auto_generated.data[5]
data[0][6] => mux_rhc:auto_generated.data[6]
data[0][7] => mux_rhc:auto_generated.data[7]
data[0][8] => mux_rhc:auto_generated.data[8]
data[0][9] => mux_rhc:auto_generated.data[9]
data[0][10] => mux_rhc:auto_generated.data[10]
data[0][11] => mux_rhc:auto_generated.data[11]
data[0][12] => mux_rhc:auto_generated.data[12]
data[0][13] => mux_rhc:auto_generated.data[13]
data[0][14] => mux_rhc:auto_generated.data[14]
data[0][15] => mux_rhc:auto_generated.data[15]
data[1][0] => mux_rhc:auto_generated.data[16]
data[1][1] => mux_rhc:auto_generated.data[17]
data[1][2] => mux_rhc:auto_generated.data[18]
data[1][3] => mux_rhc:auto_generated.data[19]
data[1][4] => mux_rhc:auto_generated.data[20]
data[1][5] => mux_rhc:auto_generated.data[21]
data[1][6] => mux_rhc:auto_generated.data[22]
data[1][7] => mux_rhc:auto_generated.data[23]
data[1][8] => mux_rhc:auto_generated.data[24]
data[1][9] => mux_rhc:auto_generated.data[25]
data[1][10] => mux_rhc:auto_generated.data[26]
data[1][11] => mux_rhc:auto_generated.data[27]
data[1][12] => mux_rhc:auto_generated.data[28]
data[1][13] => mux_rhc:auto_generated.data[29]
data[1][14] => mux_rhc:auto_generated.data[30]
data[1][15] => mux_rhc:auto_generated.data[31]
sel[0] => mux_rhc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rhc:auto_generated.result[0]
result[1] <= mux_rhc:auto_generated.result[1]
result[2] <= mux_rhc:auto_generated.result[2]
result[3] <= mux_rhc:auto_generated.result[3]
result[4] <= mux_rhc:auto_generated.result[4]
result[5] <= mux_rhc:auto_generated.result[5]
result[6] <= mux_rhc:auto_generated.result[6]
result[7] <= mux_rhc:auto_generated.result[7]
result[8] <= mux_rhc:auto_generated.result[8]
result[9] <= mux_rhc:auto_generated.result[9]
result[10] <= mux_rhc:auto_generated.result[10]
result[11] <= mux_rhc:auto_generated.result[11]
result[12] <= mux_rhc:auto_generated.result[12]
result[13] <= mux_rhc:auto_generated.result[13]
result[14] <= mux_rhc:auto_generated.result[14]
result[15] <= mux_rhc:auto_generated.result[15]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rhc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_qve:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qve:auto_generated.cnt_en
updown => cntr_qve:auto_generated.updown
aclr => cntr_qve:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_qve:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_qve:auto_generated.q[0]
q[1] <= cntr_qve:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
cnt_en => _.IN0
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
sclr => _.IN1
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_04g:auto_generated.dataa[0]
dataa[1] => cmpr_04g:auto_generated.dataa[1]
datab[0] => cmpr_04g:auto_generated.datab[0]
datab[1] => cmpr_04g:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_04g:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_04g:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_04g:auto_generated.dataa[0]
dataa[1] => cmpr_04g:auto_generated.dataa[1]
datab[0] => cmpr_04g:auto_generated.datab[0]
datab[1] => cmpr_04g:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_04g:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_04g:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data
aclr => aclr.IN1
rdclk => rdclk.IN1
wrclk => wrclk.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
rdusedw[0] <= dcfifo:dcfifo.rdusedw
rdusedw[1] <= dcfifo:dcfifo.rdusedw
rdusedw[2] <= dcfifo:dcfifo.rdusedw
rdusedw[3] <= dcfifo:dcfifo.rdusedw
rdusedw[4] <= dcfifo:dcfifo.rdusedw
rdusedw[5] <= dcfifo:dcfifo.rdusedw
rdusedw[6] <= dcfifo:dcfifo.rdusedw
rdusedw[7] <= dcfifo:dcfifo.rdusedw
rdusedw[8] <= dcfifo:dcfifo.rdusedw
rdusedw[9] <= dcfifo:dcfifo.rdusedw
wrusedw[0] <= dcfifo:dcfifo.wrusedw
wrusedw[1] <= dcfifo:dcfifo.wrusedw
wrusedw[2] <= dcfifo:dcfifo.wrusedw
wrusedw[3] <= dcfifo:dcfifo.wrusedw
wrusedw[4] <= dcfifo:dcfifo.wrusedw
wrusedw[5] <= dcfifo:dcfifo.wrusedw
wrusedw[6] <= dcfifo:dcfifo.wrusedw
wrusedw[7] <= dcfifo:dcfifo.wrusedw
wrusedw[8] <= dcfifo:dcfifo.wrusedw
wrusedw[9] <= dcfifo:dcfifo.wrusedw
q[0] <= dcfifo:dcfifo.q
q[1] <= dcfifo:dcfifo.q
q[2] <= dcfifo:dcfifo.q
q[3] <= dcfifo:dcfifo.q
q[4] <= dcfifo:dcfifo.q
q[5] <= dcfifo:dcfifo.q
q[6] <= dcfifo:dcfifo.q
q[7] <= dcfifo:dcfifo.q
q[8] <= dcfifo:dcfifo.q
q[9] <= dcfifo:dcfifo.q
q[10] <= dcfifo:dcfifo.q
q[11] <= dcfifo:dcfifo.q
q[12] <= dcfifo:dcfifo.q
q[13] <= dcfifo:dcfifo.q
q[14] <= dcfifo:dcfifo.q
q[15] <= dcfifo:dcfifo.q


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo
data[0] => dcfifo_3fm1:auto_generated.data[0]
data[1] => dcfifo_3fm1:auto_generated.data[1]
data[2] => dcfifo_3fm1:auto_generated.data[2]
data[3] => dcfifo_3fm1:auto_generated.data[3]
data[4] => dcfifo_3fm1:auto_generated.data[4]
data[5] => dcfifo_3fm1:auto_generated.data[5]
data[6] => dcfifo_3fm1:auto_generated.data[6]
data[7] => dcfifo_3fm1:auto_generated.data[7]
data[8] => dcfifo_3fm1:auto_generated.data[8]
data[9] => dcfifo_3fm1:auto_generated.data[9]
data[10] => dcfifo_3fm1:auto_generated.data[10]
data[11] => dcfifo_3fm1:auto_generated.data[11]
data[12] => dcfifo_3fm1:auto_generated.data[12]
data[13] => dcfifo_3fm1:auto_generated.data[13]
data[14] => dcfifo_3fm1:auto_generated.data[14]
data[15] => dcfifo_3fm1:auto_generated.data[15]
q[0] <= dcfifo_3fm1:auto_generated.q[0]
q[1] <= dcfifo_3fm1:auto_generated.q[1]
q[2] <= dcfifo_3fm1:auto_generated.q[2]
q[3] <= dcfifo_3fm1:auto_generated.q[3]
q[4] <= dcfifo_3fm1:auto_generated.q[4]
q[5] <= dcfifo_3fm1:auto_generated.q[5]
q[6] <= dcfifo_3fm1:auto_generated.q[6]
q[7] <= dcfifo_3fm1:auto_generated.q[7]
q[8] <= dcfifo_3fm1:auto_generated.q[8]
q[9] <= dcfifo_3fm1:auto_generated.q[9]
q[10] <= dcfifo_3fm1:auto_generated.q[10]
q[11] <= dcfifo_3fm1:auto_generated.q[11]
q[12] <= dcfifo_3fm1:auto_generated.q[12]
q[13] <= dcfifo_3fm1:auto_generated.q[13]
q[14] <= dcfifo_3fm1:auto_generated.q[14]
q[15] <= dcfifo_3fm1:auto_generated.q[15]
rdclk => dcfifo_3fm1:auto_generated.rdclk
rdreq => dcfifo_3fm1:auto_generated.rdreq
wrclk => dcfifo_3fm1:auto_generated.wrclk
wrreq => dcfifo_3fm1:auto_generated.wrreq
aclr => dcfifo_3fm1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_3fm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3fm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3fm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3fm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3fm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3fm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3fm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3fm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3fm1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3fm1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_3fm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3fm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3fm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3fm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3fm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3fm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3fm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3fm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3fm1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3fm1:auto_generated.wrusedw[9]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated
aclr => a_graycounter_t26:rdptr_g.aclr
aclr => a_graycounter_u26:read_counter_for_write.aclr
aclr => a_graycounter_t26:wrptr_g.aclr
aclr => delayed_wrptr_g[9].IN0
aclr => dffe10a[9].IN0
aclr => dffe3a[9].IN0
aclr => dffe4a[9].IN0
aclr => dffe5a[9].IN0
aclr => dffe8a[9].IN0
aclr => dffe9a[9].IN0
aclr => fifo_wreq_pipe[1].IN0
aclr => lwrreq.IN0
aclr => rdfull_delay.IN0
aclr => wrempty_delay.IN0
aclr => wrfull_delay.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_bva:rdptr_b.aclr
aclr => cntr_bva:wrptr_b.aclr
aclr => scfifo:output_channel.aclr
data[0] => altsyncram_s861:fifo_ram.data_a[0]
data[1] => altsyncram_s861:fifo_ram.data_a[1]
data[2] => altsyncram_s861:fifo_ram.data_a[2]
data[3] => altsyncram_s861:fifo_ram.data_a[3]
data[4] => altsyncram_s861:fifo_ram.data_a[4]
data[5] => altsyncram_s861:fifo_ram.data_a[5]
data[6] => altsyncram_s861:fifo_ram.data_a[6]
data[7] => altsyncram_s861:fifo_ram.data_a[7]
data[8] => altsyncram_s861:fifo_ram.data_a[8]
data[9] => altsyncram_s861:fifo_ram.data_a[9]
data[10] => altsyncram_s861:fifo_ram.data_a[10]
data[11] => altsyncram_s861:fifo_ram.data_a[11]
data[12] => altsyncram_s861:fifo_ram.data_a[12]
data[13] => altsyncram_s861:fifo_ram.data_a[13]
data[14] => altsyncram_s861:fifo_ram.data_a[14]
data[15] => altsyncram_s861:fifo_ram.data_a[15]
q[0] <= scfifo:output_channel.q[0]
q[1] <= scfifo:output_channel.q[1]
q[2] <= scfifo:output_channel.q[2]
q[3] <= scfifo:output_channel.q[3]
q[4] <= scfifo:output_channel.q[4]
q[5] <= scfifo:output_channel.q[5]
q[6] <= scfifo:output_channel.q[6]
q[7] <= scfifo:output_channel.q[7]
q[8] <= scfifo:output_channel.q[8]
q[9] <= scfifo:output_channel.q[9]
q[10] <= scfifo:output_channel.q[10]
q[11] <= scfifo:output_channel.q[11]
q[12] <= scfifo:output_channel.q[12]
q[13] <= scfifo:output_channel.q[13]
q[14] <= scfifo:output_channel.q[14]
q[15] <= scfifo:output_channel.q[15]
rdclk => a_graycounter_t26:rdptr_g.clock
rdclk => a_graycounter_u26:read_counter_for_write.clock
rdclk => altsyncram_s861:fifo_ram.clock1
rdclk => alt_synch_pipe_0e8:read_sync_registers.clock
rdclk => cntr_bva:rdptr_b.clock
rdclk => scfifo:output_channel.clock
rdclk => dffe10a[9].CLK
rdclk => dffe10a[8].CLK
rdclk => dffe10a[7].CLK
rdclk => dffe10a[6].CLK
rdclk => dffe10a[5].CLK
rdclk => dffe10a[4].CLK
rdclk => dffe10a[3].CLK
rdclk => dffe10a[2].CLK
rdclk => dffe10a[1].CLK
rdclk => dffe10a[0].CLK
rdclk => dffe8a[9].CLK
rdclk => dffe8a[8].CLK
rdclk => dffe8a[7].CLK
rdclk => dffe8a[6].CLK
rdclk => dffe8a[5].CLK
rdclk => dffe8a[4].CLK
rdclk => dffe8a[3].CLK
rdclk => dffe8a[2].CLK
rdclk => dffe8a[1].CLK
rdclk => dffe8a[0].CLK
rdclk => dffe9a[9].CLK
rdclk => dffe9a[8].CLK
rdclk => dffe9a[7].CLK
rdclk => dffe9a[6].CLK
rdclk => dffe9a[5].CLK
rdclk => dffe9a[4].CLK
rdclk => dffe9a[3].CLK
rdclk => dffe9a[2].CLK
rdclk => dffe9a[1].CLK
rdclk => dffe9a[0].CLK
rdclk => fifo_wreq_pipe[1].CLK
rdclk => fifo_wreq_pipe[0].CLK
rdclk => rdfull_delay.CLK
rdempty <= pre_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= rdfull_delay.DB_MAX_OUTPUT_PORT_TYPE
rdreq => scfifo:output_channel.rdreq
rdreq => valid_rreq.IN0
rdusedw[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_t26:wrptr_g.clock
wrclk => altsyncram_s861:fifo_ram.clock0
wrclk => alt_synch_pipe_1e8:write_sync_registers.clock
wrclk => cntr_bva:wrptr_b.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => dffe3a[9].CLK
wrclk => dffe3a[8].CLK
wrclk => dffe3a[7].CLK
wrclk => dffe3a[6].CLK
wrclk => dffe3a[5].CLK
wrclk => dffe3a[4].CLK
wrclk => dffe3a[3].CLK
wrclk => dffe3a[2].CLK
wrclk => dffe3a[1].CLK
wrclk => dffe3a[0].CLK
wrclk => dffe4a[9].CLK
wrclk => dffe4a[8].CLK
wrclk => dffe4a[7].CLK
wrclk => dffe4a[6].CLK
wrclk => dffe4a[5].CLK
wrclk => dffe4a[4].CLK
wrclk => dffe4a[3].CLK
wrclk => dffe4a[2].CLK
wrclk => dffe4a[1].CLK
wrclk => dffe4a[0].CLK
wrclk => dffe5a[9].CLK
wrclk => dffe5a[8].CLK
wrclk => dffe5a[7].CLK
wrclk => dffe5a[6].CLK
wrclk => dffe5a[5].CLK
wrclk => dffe5a[4].CLK
wrclk => dffe5a[3].CLK
wrclk => dffe5a[2].CLK
wrclk => dffe5a[1].CLK
wrclk => dffe5a[0].CLK
wrclk => lwrreq.CLK
wrclk => wrempty_delay.CLK
wrclk => wrfull_delay.CLK
wrempty <= wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_delay.DB_MAX_OUTPUT_PORT_TYPE
wrreq => _.IN0
wrreq => dup_valid_wrreq.IN1
wrreq => valid_wrreq.IN1
wrreq => lwrreq.DATAIN
wrusedw[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clk_en => counter13a[9].ENA
clk_en => counter13a[8].ENA
clk_en => counter13a[7].ENA
clk_en => counter13a[6].ENA
clk_en => counter13a[5].ENA
clk_en => counter13a[4].ENA
clk_en => counter13a[3].ENA
clk_en => counter13a[2].ENA
clk_en => counter13a[1].ENA
clk_en => counter13a[0].ENA
clk_en => parity11.ENA
clk_en => sub_parity12a0.ENA
clk_en => sub_parity12a1.ENA
clk_en => sub_parity12a2.ENA
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write
aclr => counter16a[9].IN0
aclr => counter16a[8].IN0
aclr => counter16a[7].IN0
aclr => counter16a[6].IN0
aclr => counter16a[5].IN0
aclr => counter16a[4].IN0
aclr => counter16a[3].IN0
aclr => counter16a[2].IN0
aclr => counter16a[1].IN0
aclr => counter16a[0].IN0
aclr => parity14.IN0
aclr => sub_parity15a1.IN0
aclr => sub_parity15a0.IN0
clk_en => counter16a[9].ENA
clk_en => counter16a[8].ENA
clk_en => counter16a[7].ENA
clk_en => counter16a[6].ENA
clk_en => counter16a[5].ENA
clk_en => counter16a[4].ENA
clk_en => counter16a[3].ENA
clk_en => counter16a[2].ENA
clk_en => counter16a[1].ENA
clk_en => counter16a[0].ENA
clk_en => parity14.ENA
clk_en => sub_parity15a0.ENA
clk_en => sub_parity15a1.ENA
clk_en => sub_parity15a2.ENA
clock => counter16a[9].CLK
clock => counter16a[8].CLK
clock => counter16a[7].CLK
clock => counter16a[6].CLK
clock => counter16a[5].CLK
clock => counter16a[4].CLK
clock => counter16a[3].CLK
clock => counter16a[2].CLK
clock => counter16a[1].CLK
clock => counter16a[0].CLK
clock => parity14.CLK
clock => sub_parity15a0.CLK
clock => sub_parity15a1.CLK
clock => sub_parity15a2.CLK
q[0] <= counter16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter16a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clk_en => counter13a[9].ENA
clk_en => counter13a[8].ENA
clk_en => counter13a[7].ENA
clk_en => counter13a[6].ENA
clk_en => counter13a[5].ENA
clk_en => counter13a[4].ENA
clk_en => counter13a[3].ENA
clk_en => counter13a[2].ENA
clk_en => counter13a[1].ENA
clk_en => counter13a[0].ENA
clk_en => parity11.ENA
clk_en => sub_parity12a0.ENA
clk_en => sub_parity12a1.ENA
clk_en => sub_parity12a2.ENA
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram
address_a[0] => ram_block17a0.PORTAADDR
address_a[0] => ram_block17a1.PORTAADDR
address_a[0] => ram_block17a2.PORTAADDR
address_a[0] => ram_block17a3.PORTAADDR
address_a[0] => ram_block17a4.PORTAADDR
address_a[0] => ram_block17a5.PORTAADDR
address_a[0] => ram_block17a6.PORTAADDR
address_a[0] => ram_block17a7.PORTAADDR
address_a[0] => ram_block17a8.PORTAADDR
address_a[0] => ram_block17a9.PORTAADDR
address_a[0] => ram_block17a10.PORTAADDR
address_a[0] => ram_block17a11.PORTAADDR
address_a[0] => ram_block17a12.PORTAADDR
address_a[0] => ram_block17a13.PORTAADDR
address_a[0] => ram_block17a14.PORTAADDR
address_a[0] => ram_block17a15.PORTAADDR
address_a[1] => ram_block17a0.PORTAADDR1
address_a[1] => ram_block17a1.PORTAADDR1
address_a[1] => ram_block17a2.PORTAADDR1
address_a[1] => ram_block17a3.PORTAADDR1
address_a[1] => ram_block17a4.PORTAADDR1
address_a[1] => ram_block17a5.PORTAADDR1
address_a[1] => ram_block17a6.PORTAADDR1
address_a[1] => ram_block17a7.PORTAADDR1
address_a[1] => ram_block17a8.PORTAADDR1
address_a[1] => ram_block17a9.PORTAADDR1
address_a[1] => ram_block17a10.PORTAADDR1
address_a[1] => ram_block17a11.PORTAADDR1
address_a[1] => ram_block17a12.PORTAADDR1
address_a[1] => ram_block17a13.PORTAADDR1
address_a[1] => ram_block17a14.PORTAADDR1
address_a[1] => ram_block17a15.PORTAADDR1
address_a[2] => ram_block17a0.PORTAADDR2
address_a[2] => ram_block17a1.PORTAADDR2
address_a[2] => ram_block17a2.PORTAADDR2
address_a[2] => ram_block17a3.PORTAADDR2
address_a[2] => ram_block17a4.PORTAADDR2
address_a[2] => ram_block17a5.PORTAADDR2
address_a[2] => ram_block17a6.PORTAADDR2
address_a[2] => ram_block17a7.PORTAADDR2
address_a[2] => ram_block17a8.PORTAADDR2
address_a[2] => ram_block17a9.PORTAADDR2
address_a[2] => ram_block17a10.PORTAADDR2
address_a[2] => ram_block17a11.PORTAADDR2
address_a[2] => ram_block17a12.PORTAADDR2
address_a[2] => ram_block17a13.PORTAADDR2
address_a[2] => ram_block17a14.PORTAADDR2
address_a[2] => ram_block17a15.PORTAADDR2
address_a[3] => ram_block17a0.PORTAADDR3
address_a[3] => ram_block17a1.PORTAADDR3
address_a[3] => ram_block17a2.PORTAADDR3
address_a[3] => ram_block17a3.PORTAADDR3
address_a[3] => ram_block17a4.PORTAADDR3
address_a[3] => ram_block17a5.PORTAADDR3
address_a[3] => ram_block17a6.PORTAADDR3
address_a[3] => ram_block17a7.PORTAADDR3
address_a[3] => ram_block17a8.PORTAADDR3
address_a[3] => ram_block17a9.PORTAADDR3
address_a[3] => ram_block17a10.PORTAADDR3
address_a[3] => ram_block17a11.PORTAADDR3
address_a[3] => ram_block17a12.PORTAADDR3
address_a[3] => ram_block17a13.PORTAADDR3
address_a[3] => ram_block17a14.PORTAADDR3
address_a[3] => ram_block17a15.PORTAADDR3
address_a[4] => ram_block17a0.PORTAADDR4
address_a[4] => ram_block17a1.PORTAADDR4
address_a[4] => ram_block17a2.PORTAADDR4
address_a[4] => ram_block17a3.PORTAADDR4
address_a[4] => ram_block17a4.PORTAADDR4
address_a[4] => ram_block17a5.PORTAADDR4
address_a[4] => ram_block17a6.PORTAADDR4
address_a[4] => ram_block17a7.PORTAADDR4
address_a[4] => ram_block17a8.PORTAADDR4
address_a[4] => ram_block17a9.PORTAADDR4
address_a[4] => ram_block17a10.PORTAADDR4
address_a[4] => ram_block17a11.PORTAADDR4
address_a[4] => ram_block17a12.PORTAADDR4
address_a[4] => ram_block17a13.PORTAADDR4
address_a[4] => ram_block17a14.PORTAADDR4
address_a[4] => ram_block17a15.PORTAADDR4
address_a[5] => ram_block17a0.PORTAADDR5
address_a[5] => ram_block17a1.PORTAADDR5
address_a[5] => ram_block17a2.PORTAADDR5
address_a[5] => ram_block17a3.PORTAADDR5
address_a[5] => ram_block17a4.PORTAADDR5
address_a[5] => ram_block17a5.PORTAADDR5
address_a[5] => ram_block17a6.PORTAADDR5
address_a[5] => ram_block17a7.PORTAADDR5
address_a[5] => ram_block17a8.PORTAADDR5
address_a[5] => ram_block17a9.PORTAADDR5
address_a[5] => ram_block17a10.PORTAADDR5
address_a[5] => ram_block17a11.PORTAADDR5
address_a[5] => ram_block17a12.PORTAADDR5
address_a[5] => ram_block17a13.PORTAADDR5
address_a[5] => ram_block17a14.PORTAADDR5
address_a[5] => ram_block17a15.PORTAADDR5
address_a[6] => ram_block17a0.PORTAADDR6
address_a[6] => ram_block17a1.PORTAADDR6
address_a[6] => ram_block17a2.PORTAADDR6
address_a[6] => ram_block17a3.PORTAADDR6
address_a[6] => ram_block17a4.PORTAADDR6
address_a[6] => ram_block17a5.PORTAADDR6
address_a[6] => ram_block17a6.PORTAADDR6
address_a[6] => ram_block17a7.PORTAADDR6
address_a[6] => ram_block17a8.PORTAADDR6
address_a[6] => ram_block17a9.PORTAADDR6
address_a[6] => ram_block17a10.PORTAADDR6
address_a[6] => ram_block17a11.PORTAADDR6
address_a[6] => ram_block17a12.PORTAADDR6
address_a[6] => ram_block17a13.PORTAADDR6
address_a[6] => ram_block17a14.PORTAADDR6
address_a[6] => ram_block17a15.PORTAADDR6
address_a[7] => ram_block17a0.PORTAADDR7
address_a[7] => ram_block17a1.PORTAADDR7
address_a[7] => ram_block17a2.PORTAADDR7
address_a[7] => ram_block17a3.PORTAADDR7
address_a[7] => ram_block17a4.PORTAADDR7
address_a[7] => ram_block17a5.PORTAADDR7
address_a[7] => ram_block17a6.PORTAADDR7
address_a[7] => ram_block17a7.PORTAADDR7
address_a[7] => ram_block17a8.PORTAADDR7
address_a[7] => ram_block17a9.PORTAADDR7
address_a[7] => ram_block17a10.PORTAADDR7
address_a[7] => ram_block17a11.PORTAADDR7
address_a[7] => ram_block17a12.PORTAADDR7
address_a[7] => ram_block17a13.PORTAADDR7
address_a[7] => ram_block17a14.PORTAADDR7
address_a[7] => ram_block17a15.PORTAADDR7
address_a[8] => ram_block17a0.PORTAADDR8
address_a[8] => ram_block17a1.PORTAADDR8
address_a[8] => ram_block17a2.PORTAADDR8
address_a[8] => ram_block17a3.PORTAADDR8
address_a[8] => ram_block17a4.PORTAADDR8
address_a[8] => ram_block17a5.PORTAADDR8
address_a[8] => ram_block17a6.PORTAADDR8
address_a[8] => ram_block17a7.PORTAADDR8
address_a[8] => ram_block17a8.PORTAADDR8
address_a[8] => ram_block17a9.PORTAADDR8
address_a[8] => ram_block17a10.PORTAADDR8
address_a[8] => ram_block17a11.PORTAADDR8
address_a[8] => ram_block17a12.PORTAADDR8
address_a[8] => ram_block17a13.PORTAADDR8
address_a[8] => ram_block17a14.PORTAADDR8
address_a[8] => ram_block17a15.PORTAADDR8
address_a[9] => ram_block17a0.PORTAADDR9
address_a[9] => ram_block17a1.PORTAADDR9
address_a[9] => ram_block17a2.PORTAADDR9
address_a[9] => ram_block17a3.PORTAADDR9
address_a[9] => ram_block17a4.PORTAADDR9
address_a[9] => ram_block17a5.PORTAADDR9
address_a[9] => ram_block17a6.PORTAADDR9
address_a[9] => ram_block17a7.PORTAADDR9
address_a[9] => ram_block17a8.PORTAADDR9
address_a[9] => ram_block17a9.PORTAADDR9
address_a[9] => ram_block17a10.PORTAADDR9
address_a[9] => ram_block17a11.PORTAADDR9
address_a[9] => ram_block17a12.PORTAADDR9
address_a[9] => ram_block17a13.PORTAADDR9
address_a[9] => ram_block17a14.PORTAADDR9
address_a[9] => ram_block17a15.PORTAADDR9
address_b[0] => ram_block17a0.PORTBADDR
address_b[0] => ram_block17a1.PORTBADDR
address_b[0] => ram_block17a2.PORTBADDR
address_b[0] => ram_block17a3.PORTBADDR
address_b[0] => ram_block17a4.PORTBADDR
address_b[0] => ram_block17a5.PORTBADDR
address_b[0] => ram_block17a6.PORTBADDR
address_b[0] => ram_block17a7.PORTBADDR
address_b[0] => ram_block17a8.PORTBADDR
address_b[0] => ram_block17a9.PORTBADDR
address_b[0] => ram_block17a10.PORTBADDR
address_b[0] => ram_block17a11.PORTBADDR
address_b[0] => ram_block17a12.PORTBADDR
address_b[0] => ram_block17a13.PORTBADDR
address_b[0] => ram_block17a14.PORTBADDR
address_b[0] => ram_block17a15.PORTBADDR
address_b[1] => ram_block17a0.PORTBADDR1
address_b[1] => ram_block17a1.PORTBADDR1
address_b[1] => ram_block17a2.PORTBADDR1
address_b[1] => ram_block17a3.PORTBADDR1
address_b[1] => ram_block17a4.PORTBADDR1
address_b[1] => ram_block17a5.PORTBADDR1
address_b[1] => ram_block17a6.PORTBADDR1
address_b[1] => ram_block17a7.PORTBADDR1
address_b[1] => ram_block17a8.PORTBADDR1
address_b[1] => ram_block17a9.PORTBADDR1
address_b[1] => ram_block17a10.PORTBADDR1
address_b[1] => ram_block17a11.PORTBADDR1
address_b[1] => ram_block17a12.PORTBADDR1
address_b[1] => ram_block17a13.PORTBADDR1
address_b[1] => ram_block17a14.PORTBADDR1
address_b[1] => ram_block17a15.PORTBADDR1
address_b[2] => ram_block17a0.PORTBADDR2
address_b[2] => ram_block17a1.PORTBADDR2
address_b[2] => ram_block17a2.PORTBADDR2
address_b[2] => ram_block17a3.PORTBADDR2
address_b[2] => ram_block17a4.PORTBADDR2
address_b[2] => ram_block17a5.PORTBADDR2
address_b[2] => ram_block17a6.PORTBADDR2
address_b[2] => ram_block17a7.PORTBADDR2
address_b[2] => ram_block17a8.PORTBADDR2
address_b[2] => ram_block17a9.PORTBADDR2
address_b[2] => ram_block17a10.PORTBADDR2
address_b[2] => ram_block17a11.PORTBADDR2
address_b[2] => ram_block17a12.PORTBADDR2
address_b[2] => ram_block17a13.PORTBADDR2
address_b[2] => ram_block17a14.PORTBADDR2
address_b[2] => ram_block17a15.PORTBADDR2
address_b[3] => ram_block17a0.PORTBADDR3
address_b[3] => ram_block17a1.PORTBADDR3
address_b[3] => ram_block17a2.PORTBADDR3
address_b[3] => ram_block17a3.PORTBADDR3
address_b[3] => ram_block17a4.PORTBADDR3
address_b[3] => ram_block17a5.PORTBADDR3
address_b[3] => ram_block17a6.PORTBADDR3
address_b[3] => ram_block17a7.PORTBADDR3
address_b[3] => ram_block17a8.PORTBADDR3
address_b[3] => ram_block17a9.PORTBADDR3
address_b[3] => ram_block17a10.PORTBADDR3
address_b[3] => ram_block17a11.PORTBADDR3
address_b[3] => ram_block17a12.PORTBADDR3
address_b[3] => ram_block17a13.PORTBADDR3
address_b[3] => ram_block17a14.PORTBADDR3
address_b[3] => ram_block17a15.PORTBADDR3
address_b[4] => ram_block17a0.PORTBADDR4
address_b[4] => ram_block17a1.PORTBADDR4
address_b[4] => ram_block17a2.PORTBADDR4
address_b[4] => ram_block17a3.PORTBADDR4
address_b[4] => ram_block17a4.PORTBADDR4
address_b[4] => ram_block17a5.PORTBADDR4
address_b[4] => ram_block17a6.PORTBADDR4
address_b[4] => ram_block17a7.PORTBADDR4
address_b[4] => ram_block17a8.PORTBADDR4
address_b[4] => ram_block17a9.PORTBADDR4
address_b[4] => ram_block17a10.PORTBADDR4
address_b[4] => ram_block17a11.PORTBADDR4
address_b[4] => ram_block17a12.PORTBADDR4
address_b[4] => ram_block17a13.PORTBADDR4
address_b[4] => ram_block17a14.PORTBADDR4
address_b[4] => ram_block17a15.PORTBADDR4
address_b[5] => ram_block17a0.PORTBADDR5
address_b[5] => ram_block17a1.PORTBADDR5
address_b[5] => ram_block17a2.PORTBADDR5
address_b[5] => ram_block17a3.PORTBADDR5
address_b[5] => ram_block17a4.PORTBADDR5
address_b[5] => ram_block17a5.PORTBADDR5
address_b[5] => ram_block17a6.PORTBADDR5
address_b[5] => ram_block17a7.PORTBADDR5
address_b[5] => ram_block17a8.PORTBADDR5
address_b[5] => ram_block17a9.PORTBADDR5
address_b[5] => ram_block17a10.PORTBADDR5
address_b[5] => ram_block17a11.PORTBADDR5
address_b[5] => ram_block17a12.PORTBADDR5
address_b[5] => ram_block17a13.PORTBADDR5
address_b[5] => ram_block17a14.PORTBADDR5
address_b[5] => ram_block17a15.PORTBADDR5
address_b[6] => ram_block17a0.PORTBADDR6
address_b[6] => ram_block17a1.PORTBADDR6
address_b[6] => ram_block17a2.PORTBADDR6
address_b[6] => ram_block17a3.PORTBADDR6
address_b[6] => ram_block17a4.PORTBADDR6
address_b[6] => ram_block17a5.PORTBADDR6
address_b[6] => ram_block17a6.PORTBADDR6
address_b[6] => ram_block17a7.PORTBADDR6
address_b[6] => ram_block17a8.PORTBADDR6
address_b[6] => ram_block17a9.PORTBADDR6
address_b[6] => ram_block17a10.PORTBADDR6
address_b[6] => ram_block17a11.PORTBADDR6
address_b[6] => ram_block17a12.PORTBADDR6
address_b[6] => ram_block17a13.PORTBADDR6
address_b[6] => ram_block17a14.PORTBADDR6
address_b[6] => ram_block17a15.PORTBADDR6
address_b[7] => ram_block17a0.PORTBADDR7
address_b[7] => ram_block17a1.PORTBADDR7
address_b[7] => ram_block17a2.PORTBADDR7
address_b[7] => ram_block17a3.PORTBADDR7
address_b[7] => ram_block17a4.PORTBADDR7
address_b[7] => ram_block17a5.PORTBADDR7
address_b[7] => ram_block17a6.PORTBADDR7
address_b[7] => ram_block17a7.PORTBADDR7
address_b[7] => ram_block17a8.PORTBADDR7
address_b[7] => ram_block17a9.PORTBADDR7
address_b[7] => ram_block17a10.PORTBADDR7
address_b[7] => ram_block17a11.PORTBADDR7
address_b[7] => ram_block17a12.PORTBADDR7
address_b[7] => ram_block17a13.PORTBADDR7
address_b[7] => ram_block17a14.PORTBADDR7
address_b[7] => ram_block17a15.PORTBADDR7
address_b[8] => ram_block17a0.PORTBADDR8
address_b[8] => ram_block17a1.PORTBADDR8
address_b[8] => ram_block17a2.PORTBADDR8
address_b[8] => ram_block17a3.PORTBADDR8
address_b[8] => ram_block17a4.PORTBADDR8
address_b[8] => ram_block17a5.PORTBADDR8
address_b[8] => ram_block17a6.PORTBADDR8
address_b[8] => ram_block17a7.PORTBADDR8
address_b[8] => ram_block17a8.PORTBADDR8
address_b[8] => ram_block17a9.PORTBADDR8
address_b[8] => ram_block17a10.PORTBADDR8
address_b[8] => ram_block17a11.PORTBADDR8
address_b[8] => ram_block17a12.PORTBADDR8
address_b[8] => ram_block17a13.PORTBADDR8
address_b[8] => ram_block17a14.PORTBADDR8
address_b[8] => ram_block17a15.PORTBADDR8
address_b[9] => ram_block17a0.PORTBADDR9
address_b[9] => ram_block17a1.PORTBADDR9
address_b[9] => ram_block17a2.PORTBADDR9
address_b[9] => ram_block17a3.PORTBADDR9
address_b[9] => ram_block17a4.PORTBADDR9
address_b[9] => ram_block17a5.PORTBADDR9
address_b[9] => ram_block17a6.PORTBADDR9
address_b[9] => ram_block17a7.PORTBADDR9
address_b[9] => ram_block17a8.PORTBADDR9
address_b[9] => ram_block17a9.PORTBADDR9
address_b[9] => ram_block17a10.PORTBADDR9
address_b[9] => ram_block17a11.PORTBADDR9
address_b[9] => ram_block17a12.PORTBADDR9
address_b[9] => ram_block17a13.PORTBADDR9
address_b[9] => ram_block17a14.PORTBADDR9
address_b[9] => ram_block17a15.PORTBADDR9
clock0 => ram_block17a0.CLK0
clock0 => ram_block17a1.CLK0
clock0 => ram_block17a2.CLK0
clock0 => ram_block17a3.CLK0
clock0 => ram_block17a4.CLK0
clock0 => ram_block17a5.CLK0
clock0 => ram_block17a6.CLK0
clock0 => ram_block17a7.CLK0
clock0 => ram_block17a8.CLK0
clock0 => ram_block17a9.CLK0
clock0 => ram_block17a10.CLK0
clock0 => ram_block17a11.CLK0
clock0 => ram_block17a12.CLK0
clock0 => ram_block17a13.CLK0
clock0 => ram_block17a14.CLK0
clock0 => ram_block17a15.CLK0
clock1 => ram_block17a0.CLK1
clock1 => ram_block17a1.CLK1
clock1 => ram_block17a2.CLK1
clock1 => ram_block17a3.CLK1
clock1 => ram_block17a4.CLK1
clock1 => ram_block17a5.CLK1
clock1 => ram_block17a6.CLK1
clock1 => ram_block17a7.CLK1
clock1 => ram_block17a8.CLK1
clock1 => ram_block17a9.CLK1
clock1 => ram_block17a10.CLK1
clock1 => ram_block17a11.CLK1
clock1 => ram_block17a12.CLK1
clock1 => ram_block17a13.CLK1
clock1 => ram_block17a14.CLK1
clock1 => ram_block17a15.CLK1
clocken1 => ram_block17a0.ENA1
clocken1 => ram_block17a1.ENA1
clocken1 => ram_block17a2.ENA1
clocken1 => ram_block17a3.ENA1
clocken1 => ram_block17a4.ENA1
clocken1 => ram_block17a5.ENA1
clocken1 => ram_block17a6.ENA1
clocken1 => ram_block17a7.ENA1
clocken1 => ram_block17a8.ENA1
clocken1 => ram_block17a9.ENA1
clocken1 => ram_block17a10.ENA1
clocken1 => ram_block17a11.ENA1
clocken1 => ram_block17a12.ENA1
clocken1 => ram_block17a13.ENA1
clocken1 => ram_block17a14.ENA1
clocken1 => ram_block17a15.ENA1
data_a[0] => ram_block17a0.PORTADATAIN
data_a[1] => ram_block17a1.PORTADATAIN
data_a[2] => ram_block17a2.PORTADATAIN
data_a[3] => ram_block17a3.PORTADATAIN
data_a[4] => ram_block17a4.PORTADATAIN
data_a[5] => ram_block17a5.PORTADATAIN
data_a[6] => ram_block17a6.PORTADATAIN
data_a[7] => ram_block17a7.PORTADATAIN
data_a[8] => ram_block17a8.PORTADATAIN
data_a[9] => ram_block17a9.PORTADATAIN
data_a[10] => ram_block17a10.PORTADATAIN
data_a[11] => ram_block17a11.PORTADATAIN
data_a[12] => ram_block17a12.PORTADATAIN
data_a[13] => ram_block17a13.PORTADATAIN
data_a[14] => ram_block17a14.PORTADATAIN
data_a[15] => ram_block17a15.PORTADATAIN
q_b[0] <= ram_block17a0.PORTBDATAOUT
q_b[1] <= ram_block17a1.PORTBDATAOUT
q_b[2] <= ram_block17a2.PORTBDATAOUT
q_b[3] <= ram_block17a3.PORTBDATAOUT
q_b[4] <= ram_block17a4.PORTBDATAOUT
q_b[5] <= ram_block17a5.PORTBDATAOUT
q_b[6] <= ram_block17a6.PORTBDATAOUT
q_b[7] <= ram_block17a7.PORTBDATAOUT
q_b[8] <= ram_block17a8.PORTBDATAOUT
q_b[9] <= ram_block17a9.PORTBDATAOUT
q_b[10] <= ram_block17a10.PORTBDATAOUT
q_b[11] <= ram_block17a11.PORTBDATAOUT
q_b[12] <= ram_block17a12.PORTBDATAOUT
q_b[13] <= ram_block17a13.PORTBDATAOUT
q_b[14] <= ram_block17a14.PORTBDATAOUT
q_b[15] <= ram_block17a15.PORTBDATAOUT
wren_a => ram_block17a0.PORTAWE
wren_a => ram_block17a0.ENA0
wren_a => ram_block17a1.PORTAWE
wren_a => ram_block17a1.ENA0
wren_a => ram_block17a2.PORTAWE
wren_a => ram_block17a2.ENA0
wren_a => ram_block17a3.PORTAWE
wren_a => ram_block17a3.ENA0
wren_a => ram_block17a4.PORTAWE
wren_a => ram_block17a4.ENA0
wren_a => ram_block17a5.PORTAWE
wren_a => ram_block17a5.ENA0
wren_a => ram_block17a6.PORTAWE
wren_a => ram_block17a6.ENA0
wren_a => ram_block17a7.PORTAWE
wren_a => ram_block17a7.ENA0
wren_a => ram_block17a8.PORTAWE
wren_a => ram_block17a8.ENA0
wren_a => ram_block17a9.PORTAWE
wren_a => ram_block17a9.ENA0
wren_a => ram_block17a10.PORTAWE
wren_a => ram_block17a10.ENA0
wren_a => ram_block17a11.PORTAWE
wren_a => ram_block17a11.ENA0
wren_a => ram_block17a12.PORTAWE
wren_a => ram_block17a12.ENA0
wren_a => ram_block17a13.PORTAWE
wren_a => ram_block17a13.ENA0
wren_a => ram_block17a14.PORTAWE
wren_a => ram_block17a14.ENA0
wren_a => ram_block17a15.PORTAWE
wren_a => ram_block17a15.ENA0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers
clock => dffpipe_qe9:dffpipe18.clock
clrn => dffpipe_qe9:dffpipe18.clrn
d[0] => dffpipe_qe9:dffpipe18.d[0]
d[1] => dffpipe_qe9:dffpipe18.d[1]
d[2] => dffpipe_qe9:dffpipe18.d[2]
d[3] => dffpipe_qe9:dffpipe18.d[3]
d[4] => dffpipe_qe9:dffpipe18.d[4]
d[5] => dffpipe_qe9:dffpipe18.d[5]
d[6] => dffpipe_qe9:dffpipe18.d[6]
d[7] => dffpipe_qe9:dffpipe18.d[7]
d[8] => dffpipe_qe9:dffpipe18.d[8]
d[9] => dffpipe_qe9:dffpipe18.d[9]
q[0] <= dffpipe_qe9:dffpipe18.q[0]
q[1] <= dffpipe_qe9:dffpipe18.q[1]
q[2] <= dffpipe_qe9:dffpipe18.q[2]
q[3] <= dffpipe_qe9:dffpipe18.q[3]
q[4] <= dffpipe_qe9:dffpipe18.q[4]
q[5] <= dffpipe_qe9:dffpipe18.q[5]
q[6] <= dffpipe_qe9:dffpipe18.q[6]
q[7] <= dffpipe_qe9:dffpipe18.q[7]
q[8] <= dffpipe_qe9:dffpipe18.q[8]
q[9] <= dffpipe_qe9:dffpipe18.q[9]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers
clock => dffpipe_re9:dffpipe22.clock
clrn => dffpipe_re9:dffpipe22.clrn
d[0] => dffpipe_re9:dffpipe22.d[0]
d[1] => dffpipe_re9:dffpipe22.d[1]
d[2] => dffpipe_re9:dffpipe22.d[2]
d[3] => dffpipe_re9:dffpipe22.d[3]
d[4] => dffpipe_re9:dffpipe22.d[4]
d[5] => dffpipe_re9:dffpipe22.d[5]
d[6] => dffpipe_re9:dffpipe22.d[6]
d[7] => dffpipe_re9:dffpipe22.d[7]
d[8] => dffpipe_re9:dffpipe22.d[8]
d[9] => dffpipe_re9:dffpipe22.d[9]
q[0] <= dffpipe_re9:dffpipe22.q[0]
q[1] <= dffpipe_re9:dffpipe22.q[1]
q[2] <= dffpipe_re9:dffpipe22.q[2]
q[3] <= dffpipe_re9:dffpipe22.q[3]
q[4] <= dffpipe_re9:dffpipe22.q[4]
q[5] <= dffpipe_re9:dffpipe22.q[5]
q[6] <= dffpipe_re9:dffpipe22.q[6]
q[7] <= dffpipe_re9:dffpipe22.q[7]
q[8] <= dffpipe_re9:dffpipe22.q[8]
q[9] <= dffpipe_re9:dffpipe22.q[9]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clock => dffe25a[9].CLK
clock => dffe25a[8].CLK
clock => dffe25a[7].CLK
clock => dffe25a[6].CLK
clock => dffe25a[5].CLK
clock => dffe25a[4].CLK
clock => dffe25a[3].CLK
clock => dffe25a[2].CLK
clock => dffe25a[1].CLK
clock => dffe25a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
clrn => dffe25a[9].ACLR
clrn => dffe25a[8].ACLR
clrn => dffe25a[7].ACLR
clrn => dffe25a[6].ACLR
clrn => dffe25a[5].ACLR
clrn => dffe25a[4].ACLR
clrn => dffe25a[3].ACLR
clrn => dffe25a[2].ACLR
clrn => dffe25a[1].ACLR
clrn => dffe25a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe25a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe25a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe25a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe25a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe25a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe25a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe25a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe25a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe25a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe25a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|add_sub_l0c:rdusedw_subtractor
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
result[0] <= add_sub_cella[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= add_sub_cella[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= add_sub_cella[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= add_sub_cella[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= add_sub_cella[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= add_sub_cella[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= add_sub_cella[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= add_sub_cella[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= add_sub_cella[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|add_sub_l0c:wrusedw_subtractor
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
result[0] <= add_sub_cella[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= add_sub_cella[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= add_sub_cella[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= add_sub_cella[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= add_sub_cella[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= add_sub_cella[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= add_sub_cella[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= add_sub_cella[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= add_sub_cella[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_si8:wrempty_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
clk_en => counter_cella0.ENA
clk_en => counter_cella1.ENA
clk_en => counter_cella2.ENA
clk_en => counter_cella3.ENA
clk_en => counter_cella4.ENA
clk_en => counter_cella5.ENA
clk_en => counter_cella6.ENA
clk_en => counter_cella7.ENA
clk_en => counter_cella8.ENA
clk_en => counter_cella9.ENA
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
clk_en => counter_cella0.ENA
clk_en => counter_cella1.ENA
clk_en => counter_cella2.ENA
clk_en => counter_cella3.ENA
clk_en => counter_cella4.ENA
clk_en => counter_cella5.ENA
clk_en => counter_cella6.ENA
clk_en => counter_cella7.ENA
clk_en => counter_cella8.ENA
clk_en => counter_cella9.ENA
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
data[14] => a_fffifo:subfifo.data[14]
data[15] => a_fffifo:subfifo.data[15]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
q[7] <= a_fffifo:subfifo.q[7]
q[8] <= a_fffifo:subfifo.q[8]
q[9] <= a_fffifo:subfifo.q[9]
q[10] <= a_fffifo:subfifo.q[10]
q[11] <= a_fffifo:subfifo.q[11]
q[12] <= a_fffifo:subfifo.q[12]
q[13] <= a_fffifo:subfifo.q[13]
q[14] <= a_fffifo:subfifo.q[14]
q[15] <= a_fffifo:subfifo.q[15]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr
empty <= a_fffifo:subfifo.empty
full <= a_fffifo:subfifo.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
data[3] => lpm_ff:data_node[0][0].data[3]
data[3] => lpm_ff:data_node[0][1].data[3]
data[4] => lpm_ff:data_node[0][0].data[4]
data[4] => lpm_ff:data_node[0][1].data[4]
data[5] => lpm_ff:data_node[0][0].data[5]
data[5] => lpm_ff:data_node[0][1].data[5]
data[6] => lpm_ff:data_node[0][0].data[6]
data[6] => lpm_ff:data_node[0][1].data[6]
data[7] => lpm_ff:data_node[0][0].data[7]
data[7] => lpm_ff:data_node[0][1].data[7]
data[8] => lpm_ff:data_node[0][0].data[8]
data[8] => lpm_ff:data_node[0][1].data[8]
data[9] => lpm_ff:data_node[0][0].data[9]
data[9] => lpm_ff:data_node[0][1].data[9]
data[10] => lpm_ff:data_node[0][0].data[10]
data[10] => lpm_ff:data_node[0][1].data[10]
data[11] => lpm_ff:data_node[0][0].data[11]
data[11] => lpm_ff:data_node[0][1].data[11]
data[12] => lpm_ff:data_node[0][0].data[12]
data[12] => lpm_ff:data_node[0][1].data[12]
data[13] => lpm_ff:data_node[0][0].data[13]
data[13] => lpm_ff:data_node[0][1].data[13]
data[14] => lpm_ff:data_node[0][0].data[14]
data[14] => lpm_ff:data_node[0][1].data[14]
data[15] => lpm_ff:data_node[0][0].data[15]
data[15] => lpm_ff:data_node[0][1].data[15]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
q[7] <= lpm_ff:output_buffer.q[7]
q[8] <= lpm_ff:output_buffer.q[8]
q[9] <= lpm_ff:output_buffer.q[9]
q[10] <= lpm_ff:output_buffer.q[10]
q[11] <= lpm_ff:output_buffer.q[11]
q[12] <= lpm_ff:output_buffer.q[12]
q[13] <= lpm_ff:output_buffer.q[13]
q[14] <= lpm_ff:output_buffer.q[14]
q[15] <= lpm_ff:output_buffer.q[15]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_rhc:auto_generated.data[0]
data[0][1] => mux_rhc:auto_generated.data[1]
data[0][2] => mux_rhc:auto_generated.data[2]
data[0][3] => mux_rhc:auto_generated.data[3]
data[0][4] => mux_rhc:auto_generated.data[4]
data[0][5] => mux_rhc:auto_generated.data[5]
data[0][6] => mux_rhc:auto_generated.data[6]
data[0][7] => mux_rhc:auto_generated.data[7]
data[0][8] => mux_rhc:auto_generated.data[8]
data[0][9] => mux_rhc:auto_generated.data[9]
data[0][10] => mux_rhc:auto_generated.data[10]
data[0][11] => mux_rhc:auto_generated.data[11]
data[0][12] => mux_rhc:auto_generated.data[12]
data[0][13] => mux_rhc:auto_generated.data[13]
data[0][14] => mux_rhc:auto_generated.data[14]
data[0][15] => mux_rhc:auto_generated.data[15]
data[1][0] => mux_rhc:auto_generated.data[16]
data[1][1] => mux_rhc:auto_generated.data[17]
data[1][2] => mux_rhc:auto_generated.data[18]
data[1][3] => mux_rhc:auto_generated.data[19]
data[1][4] => mux_rhc:auto_generated.data[20]
data[1][5] => mux_rhc:auto_generated.data[21]
data[1][6] => mux_rhc:auto_generated.data[22]
data[1][7] => mux_rhc:auto_generated.data[23]
data[1][8] => mux_rhc:auto_generated.data[24]
data[1][9] => mux_rhc:auto_generated.data[25]
data[1][10] => mux_rhc:auto_generated.data[26]
data[1][11] => mux_rhc:auto_generated.data[27]
data[1][12] => mux_rhc:auto_generated.data[28]
data[1][13] => mux_rhc:auto_generated.data[29]
data[1][14] => mux_rhc:auto_generated.data[30]
data[1][15] => mux_rhc:auto_generated.data[31]
sel[0] => mux_rhc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rhc:auto_generated.result[0]
result[1] <= mux_rhc:auto_generated.result[1]
result[2] <= mux_rhc:auto_generated.result[2]
result[3] <= mux_rhc:auto_generated.result[3]
result[4] <= mux_rhc:auto_generated.result[4]
result[5] <= mux_rhc:auto_generated.result[5]
result[6] <= mux_rhc:auto_generated.result[6]
result[7] <= mux_rhc:auto_generated.result[7]
result[8] <= mux_rhc:auto_generated.result[8]
result[9] <= mux_rhc:auto_generated.result[9]
result[10] <= mux_rhc:auto_generated.result[10]
result[11] <= mux_rhc:auto_generated.result[11]
result[12] <= mux_rhc:auto_generated.result[12]
result[13] <= mux_rhc:auto_generated.result[13]
result[14] <= mux_rhc:auto_generated.result[14]
result[15] <= mux_rhc:auto_generated.result[15]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_rhc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_rhc:auto_generated.data[0]
data[0][1] => mux_rhc:auto_generated.data[1]
data[0][2] => mux_rhc:auto_generated.data[2]
data[0][3] => mux_rhc:auto_generated.data[3]
data[0][4] => mux_rhc:auto_generated.data[4]
data[0][5] => mux_rhc:auto_generated.data[5]
data[0][6] => mux_rhc:auto_generated.data[6]
data[0][7] => mux_rhc:auto_generated.data[7]
data[0][8] => mux_rhc:auto_generated.data[8]
data[0][9] => mux_rhc:auto_generated.data[9]
data[0][10] => mux_rhc:auto_generated.data[10]
data[0][11] => mux_rhc:auto_generated.data[11]
data[0][12] => mux_rhc:auto_generated.data[12]
data[0][13] => mux_rhc:auto_generated.data[13]
data[0][14] => mux_rhc:auto_generated.data[14]
data[0][15] => mux_rhc:auto_generated.data[15]
data[1][0] => mux_rhc:auto_generated.data[16]
data[1][1] => mux_rhc:auto_generated.data[17]
data[1][2] => mux_rhc:auto_generated.data[18]
data[1][3] => mux_rhc:auto_generated.data[19]
data[1][4] => mux_rhc:auto_generated.data[20]
data[1][5] => mux_rhc:auto_generated.data[21]
data[1][6] => mux_rhc:auto_generated.data[22]
data[1][7] => mux_rhc:auto_generated.data[23]
data[1][8] => mux_rhc:auto_generated.data[24]
data[1][9] => mux_rhc:auto_generated.data[25]
data[1][10] => mux_rhc:auto_generated.data[26]
data[1][11] => mux_rhc:auto_generated.data[27]
data[1][12] => mux_rhc:auto_generated.data[28]
data[1][13] => mux_rhc:auto_generated.data[29]
data[1][14] => mux_rhc:auto_generated.data[30]
data[1][15] => mux_rhc:auto_generated.data[31]
sel[0] => mux_rhc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rhc:auto_generated.result[0]
result[1] <= mux_rhc:auto_generated.result[1]
result[2] <= mux_rhc:auto_generated.result[2]
result[3] <= mux_rhc:auto_generated.result[3]
result[4] <= mux_rhc:auto_generated.result[4]
result[5] <= mux_rhc:auto_generated.result[5]
result[6] <= mux_rhc:auto_generated.result[6]
result[7] <= mux_rhc:auto_generated.result[7]
result[8] <= mux_rhc:auto_generated.result[8]
result[9] <= mux_rhc:auto_generated.result[9]
result[10] <= mux_rhc:auto_generated.result[10]
result[11] <= mux_rhc:auto_generated.result[11]
result[12] <= mux_rhc:auto_generated.result[12]
result[13] <= mux_rhc:auto_generated.result[13]
result[14] <= mux_rhc:auto_generated.result[14]
result[15] <= mux_rhc:auto_generated.result[15]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_rhc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_rhc:auto_generated.data[0]
data[0][1] => mux_rhc:auto_generated.data[1]
data[0][2] => mux_rhc:auto_generated.data[2]
data[0][3] => mux_rhc:auto_generated.data[3]
data[0][4] => mux_rhc:auto_generated.data[4]
data[0][5] => mux_rhc:auto_generated.data[5]
data[0][6] => mux_rhc:auto_generated.data[6]
data[0][7] => mux_rhc:auto_generated.data[7]
data[0][8] => mux_rhc:auto_generated.data[8]
data[0][9] => mux_rhc:auto_generated.data[9]
data[0][10] => mux_rhc:auto_generated.data[10]
data[0][11] => mux_rhc:auto_generated.data[11]
data[0][12] => mux_rhc:auto_generated.data[12]
data[0][13] => mux_rhc:auto_generated.data[13]
data[0][14] => mux_rhc:auto_generated.data[14]
data[0][15] => mux_rhc:auto_generated.data[15]
data[1][0] => mux_rhc:auto_generated.data[16]
data[1][1] => mux_rhc:auto_generated.data[17]
data[1][2] => mux_rhc:auto_generated.data[18]
data[1][3] => mux_rhc:auto_generated.data[19]
data[1][4] => mux_rhc:auto_generated.data[20]
data[1][5] => mux_rhc:auto_generated.data[21]
data[1][6] => mux_rhc:auto_generated.data[22]
data[1][7] => mux_rhc:auto_generated.data[23]
data[1][8] => mux_rhc:auto_generated.data[24]
data[1][9] => mux_rhc:auto_generated.data[25]
data[1][10] => mux_rhc:auto_generated.data[26]
data[1][11] => mux_rhc:auto_generated.data[27]
data[1][12] => mux_rhc:auto_generated.data[28]
data[1][13] => mux_rhc:auto_generated.data[29]
data[1][14] => mux_rhc:auto_generated.data[30]
data[1][15] => mux_rhc:auto_generated.data[31]
sel[0] => mux_rhc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rhc:auto_generated.result[0]
result[1] <= mux_rhc:auto_generated.result[1]
result[2] <= mux_rhc:auto_generated.result[2]
result[3] <= mux_rhc:auto_generated.result[3]
result[4] <= mux_rhc:auto_generated.result[4]
result[5] <= mux_rhc:auto_generated.result[5]
result[6] <= mux_rhc:auto_generated.result[6]
result[7] <= mux_rhc:auto_generated.result[7]
result[8] <= mux_rhc:auto_generated.result[8]
result[9] <= mux_rhc:auto_generated.result[9]
result[10] <= mux_rhc:auto_generated.result[10]
result[11] <= mux_rhc:auto_generated.result[11]
result[12] <= mux_rhc:auto_generated.result[12]
result[13] <= mux_rhc:auto_generated.result[13]
result[14] <= mux_rhc:auto_generated.result[14]
result[15] <= mux_rhc:auto_generated.result[15]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rhc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_qve:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qve:auto_generated.cnt_en
updown => cntr_qve:auto_generated.updown
aclr => cntr_qve:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_qve:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_qve:auto_generated.q[0]
q[1] <= cntr_qve:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
cnt_en => _.IN0
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
sclr => _.IN1
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_04g:auto_generated.dataa[0]
dataa[1] => cmpr_04g:auto_generated.dataa[1]
datab[0] => cmpr_04g:auto_generated.datab[0]
datab[1] => cmpr_04g:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_04g:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_04g:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_04g:auto_generated.dataa[0]
dataa[1] => cmpr_04g:auto_generated.dataa[1]
datab[0] => cmpr_04g:auto_generated.datab[0]
datab[1] => cmpr_04g:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_04g:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_04g:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst
sys_clk => sys_clk.IN5
sys_rst_n => sys_rst_n.IN5
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_addr[23] => sdram_wr_addr[23].IN1
wr_burst_len[0] => wr_burst_len[0].IN1
wr_burst_len[1] => wr_burst_len[1].IN1
wr_burst_len[2] => wr_burst_len[2].IN1
wr_burst_len[3] => wr_burst_len[3].IN1
wr_burst_len[4] => wr_burst_len[4].IN1
wr_burst_len[5] => wr_burst_len[5].IN1
wr_burst_len[6] => wr_burst_len[6].IN1
wr_burst_len[7] => wr_burst_len[7].IN1
wr_burst_len[8] => wr_burst_len[8].IN1
wr_burst_len[9] => wr_burst_len[9].IN1
sdram_data_in[0] => sdram_data_in[0].IN1
sdram_data_in[1] => sdram_data_in[1].IN1
sdram_data_in[2] => sdram_data_in[2].IN1
sdram_data_in[3] => sdram_data_in[3].IN1
sdram_data_in[4] => sdram_data_in[4].IN1
sdram_data_in[5] => sdram_data_in[5].IN1
sdram_data_in[6] => sdram_data_in[6].IN1
sdram_data_in[7] => sdram_data_in[7].IN1
sdram_data_in[8] => sdram_data_in[8].IN1
sdram_data_in[9] => sdram_data_in[9].IN1
sdram_data_in[10] => sdram_data_in[10].IN1
sdram_data_in[11] => sdram_data_in[11].IN1
sdram_data_in[12] => sdram_data_in[12].IN1
sdram_data_in[13] => sdram_data_in[13].IN1
sdram_data_in[14] => sdram_data_in[14].IN1
sdram_data_in[15] => sdram_data_in[15].IN1
sdram_wr_ack <= sdram_write:sdram_write_inst.wr_ack
sdram_rd_req => sdram_rd_req.IN1
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_rd_addr[23] => sdram_rd_addr[23].IN1
rd_burst_len[0] => rd_burst_len[0].IN1
rd_burst_len[1] => rd_burst_len[1].IN1
rd_burst_len[2] => rd_burst_len[2].IN1
rd_burst_len[3] => rd_burst_len[3].IN1
rd_burst_len[4] => rd_burst_len[4].IN1
rd_burst_len[5] => rd_burst_len[5].IN1
rd_burst_len[6] => rd_burst_len[6].IN1
rd_burst_len[7] => rd_burst_len[7].IN1
rd_burst_len[8] => rd_burst_len[8].IN1
rd_burst_len[9] => rd_burst_len[9].IN1
sdram_data_out[0] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[1] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[2] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[3] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[4] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[5] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[6] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[7] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[8] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[9] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[10] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[11] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[12] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[13] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[14] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[15] <= sdram_read:sdram_read_inst.rd_sdram_data
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_read:sdram_read_inst.rd_ack
sdram_cke <= sdram_arbit:sdram_arbit_inst.sdram_cke
sdram_cs_n <= sdram_arbit:sdram_arbit_inst.sdram_cs_n
sdram_ras_n <= sdram_arbit:sdram_arbit_inst.sdram_ras_n
sdram_cas_n <= sdram_arbit:sdram_arbit_inst.sdram_cas_n
sdram_we_n <= sdram_arbit:sdram_arbit_inst.sdram_we_n
sdram_ba[0] <= sdram_arbit:sdram_arbit_inst.sdram_ba
sdram_ba[1] <= sdram_arbit:sdram_arbit_inst.sdram_ba
sdram_addr[0] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[1] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[2] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[3] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[4] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[5] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[6] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[7] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[8] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[9] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[10] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[11] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[12] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_dq[0] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[0] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[1] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[1] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[2] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[2] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[3] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[3] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[4] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[4] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[5] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[5] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[6] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[6] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[7] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[7] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[8] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[8] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[9] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[9] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[10] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[10] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[11] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[11] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[12] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[12] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[13] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[13] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[14] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[14] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[15] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[15] <> sdram_read:sdram_read_inst.rd_data


|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst
sys_clk => init_addr[0]~reg0.CLK
sys_clk => init_addr[1]~reg0.CLK
sys_clk => init_addr[2]~reg0.CLK
sys_clk => init_addr[3]~reg0.CLK
sys_clk => init_addr[4]~reg0.CLK
sys_clk => init_addr[5]~reg0.CLK
sys_clk => init_addr[6]~reg0.CLK
sys_clk => init_addr[7]~reg0.CLK
sys_clk => init_addr[8]~reg0.CLK
sys_clk => init_addr[9]~reg0.CLK
sys_clk => init_addr[10]~reg0.CLK
sys_clk => init_addr[11]~reg0.CLK
sys_clk => init_addr[12]~reg0.CLK
sys_clk => init_ba[0]~reg0.CLK
sys_clk => init_ba[1]~reg0.CLK
sys_clk => init_cmd[0]~reg0.CLK
sys_clk => init_cmd[1]~reg0.CLK
sys_clk => init_cmd[2]~reg0.CLK
sys_clk => init_cmd[3]~reg0.CLK
sys_clk => cnt_init_aref[0].CLK
sys_clk => cnt_init_aref[1].CLK
sys_clk => cnt_init_aref[2].CLK
sys_clk => cnt_init_aref[3].CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_200us[0].CLK
sys_clk => cnt_200us[1].CLK
sys_clk => cnt_200us[2].CLK
sys_clk => cnt_200us[3].CLK
sys_clk => cnt_200us[4].CLK
sys_clk => cnt_200us[5].CLK
sys_clk => cnt_200us[6].CLK
sys_clk => cnt_200us[7].CLK
sys_clk => cnt_200us[8].CLK
sys_clk => cnt_200us[9].CLK
sys_clk => cnt_200us[10].CLK
sys_clk => cnt_200us[11].CLK
sys_clk => cnt_200us[12].CLK
sys_clk => cnt_200us[13].CLK
sys_clk => cnt_200us[14].CLK
sys_clk => init_state~1.DATAIN
sys_rst_n => init_addr[0]~reg0.PRESET
sys_rst_n => init_addr[1]~reg0.PRESET
sys_rst_n => init_addr[2]~reg0.PRESET
sys_rst_n => init_addr[3]~reg0.PRESET
sys_rst_n => init_addr[4]~reg0.PRESET
sys_rst_n => init_addr[5]~reg0.PRESET
sys_rst_n => init_addr[6]~reg0.PRESET
sys_rst_n => init_addr[7]~reg0.PRESET
sys_rst_n => init_addr[8]~reg0.PRESET
sys_rst_n => init_addr[9]~reg0.PRESET
sys_rst_n => init_addr[10]~reg0.PRESET
sys_rst_n => init_addr[11]~reg0.PRESET
sys_rst_n => init_addr[12]~reg0.PRESET
sys_rst_n => init_ba[0]~reg0.PRESET
sys_rst_n => init_ba[1]~reg0.PRESET
sys_rst_n => init_cmd[0]~reg0.PRESET
sys_rst_n => init_cmd[1]~reg0.PRESET
sys_rst_n => init_cmd[2]~reg0.PRESET
sys_rst_n => init_cmd[3]~reg0.ACLR
sys_rst_n => cnt_200us[0].ACLR
sys_rst_n => cnt_200us[1].ACLR
sys_rst_n => cnt_200us[2].ACLR
sys_rst_n => cnt_200us[3].ACLR
sys_rst_n => cnt_200us[4].ACLR
sys_rst_n => cnt_200us[5].ACLR
sys_rst_n => cnt_200us[6].ACLR
sys_rst_n => cnt_200us[7].ACLR
sys_rst_n => cnt_200us[8].ACLR
sys_rst_n => cnt_200us[9].ACLR
sys_rst_n => cnt_200us[10].ACLR
sys_rst_n => cnt_200us[11].ACLR
sys_rst_n => cnt_200us[12].ACLR
sys_rst_n => cnt_200us[13].ACLR
sys_rst_n => cnt_200us[14].ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_init_aref[0].ACLR
sys_rst_n => cnt_init_aref[1].ACLR
sys_rst_n => cnt_init_aref[2].ACLR
sys_rst_n => cnt_init_aref[3].ACLR
sys_rst_n => init_state~3.DATAIN
init_cmd[0] <= init_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[1] <= init_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[2] <= init_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[3] <= init_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[0] <= init_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[1] <= init_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[0] <= init_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[1] <= init_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[2] <= init_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[3] <= init_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[4] <= init_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[5] <= init_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[6] <= init_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[7] <= init_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[8] <= init_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[9] <= init_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[10] <= init_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[11] <= init_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[12] <= init_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst
sys_clk => rd_en~reg0.CLK
sys_clk => wr_en~reg0.CLK
sys_clk => aref_en~reg0.CLK
sys_clk => state~2.DATAIN
sys_rst_n => aref_en~reg0.ACLR
sys_rst_n => wr_en~reg0.ACLR
sys_rst_n => rd_en~reg0.ACLR
sys_rst_n => state~4.DATAIN
init_cmd[0] => Selector7.IN2
init_cmd[1] => Selector6.IN2
init_cmd[2] => Selector5.IN2
init_cmd[3] => Selector4.IN2
init_end => Selector0.IN1
init_end => state.DATAB
init_ba[0] => Selector9.IN2
init_ba[1] => Selector8.IN2
init_addr[0] => Selector22.IN2
init_addr[1] => Selector21.IN2
init_addr[2] => Selector20.IN2
init_addr[3] => Selector19.IN2
init_addr[4] => Selector18.IN2
init_addr[5] => Selector17.IN2
init_addr[6] => Selector16.IN2
init_addr[7] => Selector15.IN2
init_addr[8] => Selector14.IN2
init_addr[9] => Selector13.IN2
init_addr[10] => Selector12.IN2
init_addr[11] => Selector11.IN2
init_addr[12] => Selector10.IN2
aref_req => state.OUTPUTSELECT
aref_req => state.OUTPUTSELECT
aref_req => state.OUTPUTSELECT
aref_req => always1.IN0
aref_req => Selector1.IN3
aref_req => always2.IN0
aref_end => aref_en.OUTPUTSELECT
aref_end => Selector0.IN2
aref_end => Selector1.IN1
aref_cmd[0] => Selector7.IN3
aref_cmd[1] => Selector6.IN3
aref_cmd[2] => Selector5.IN3
aref_cmd[3] => Selector4.IN3
aref_ba[0] => Selector9.IN3
aref_ba[1] => Selector8.IN3
aref_addr[0] => Selector22.IN3
aref_addr[1] => Selector21.IN3
aref_addr[2] => Selector20.IN3
aref_addr[3] => Selector19.IN3
aref_addr[4] => Selector18.IN3
aref_addr[5] => Selector17.IN3
aref_addr[6] => Selector16.IN3
aref_addr[7] => Selector15.IN3
aref_addr[8] => Selector14.IN3
aref_addr[9] => Selector13.IN3
aref_addr[10] => Selector12.IN3
aref_addr[11] => Selector11.IN3
aref_addr[12] => Selector10.IN3
wr_req => state.OUTPUTSELECT
wr_req => state.OUTPUTSELECT
wr_req => always2.IN1
wr_req => state.DATAA
wr_ba[0] => Selector9.IN4
wr_ba[1] => Selector8.IN4
wr_data[0] => sdram_dq[0].DATAIN
wr_data[1] => sdram_dq[1].DATAIN
wr_data[2] => sdram_dq[2].DATAIN
wr_data[3] => sdram_dq[3].DATAIN
wr_data[4] => sdram_dq[4].DATAIN
wr_data[5] => sdram_dq[5].DATAIN
wr_data[6] => sdram_dq[6].DATAIN
wr_data[7] => sdram_dq[7].DATAIN
wr_data[8] => sdram_dq[8].DATAIN
wr_data[9] => sdram_dq[9].DATAIN
wr_data[10] => sdram_dq[10].DATAIN
wr_data[11] => sdram_dq[11].DATAIN
wr_data[12] => sdram_dq[12].DATAIN
wr_data[13] => sdram_dq[13].DATAIN
wr_data[14] => sdram_dq[14].DATAIN
wr_data[15] => sdram_dq[15].DATAIN
wr_end => wr_en.OUTPUTSELECT
wr_end => Selector0.IN3
wr_end => Selector2.IN2
wr_cmd[0] => Selector7.IN4
wr_cmd[1] => Selector6.IN4
wr_cmd[2] => Selector5.IN4
wr_cmd[3] => Selector4.IN4
wr_addr[0] => Selector22.IN4
wr_addr[1] => Selector21.IN4
wr_addr[2] => Selector20.IN4
wr_addr[3] => Selector19.IN4
wr_addr[4] => Selector18.IN4
wr_addr[5] => Selector17.IN4
wr_addr[6] => Selector16.IN4
wr_addr[7] => Selector15.IN4
wr_addr[8] => Selector14.IN4
wr_addr[9] => Selector13.IN4
wr_addr[10] => Selector12.IN4
wr_addr[11] => Selector11.IN4
wr_addr[12] => Selector10.IN4
wr_sdram_en => sdram_dq[0].OE
wr_sdram_en => sdram_dq[1].OE
wr_sdram_en => sdram_dq[2].OE
wr_sdram_en => sdram_dq[3].OE
wr_sdram_en => sdram_dq[4].OE
wr_sdram_en => sdram_dq[5].OE
wr_sdram_en => sdram_dq[6].OE
wr_sdram_en => sdram_dq[7].OE
wr_sdram_en => sdram_dq[8].OE
wr_sdram_en => sdram_dq[9].OE
wr_sdram_en => sdram_dq[10].OE
wr_sdram_en => sdram_dq[11].OE
wr_sdram_en => sdram_dq[12].OE
wr_sdram_en => sdram_dq[13].OE
wr_sdram_en => sdram_dq[14].OE
wr_sdram_en => sdram_dq[15].OE
rd_req => always3.IN1
rd_req => state.DATAA
rd_req => state.DATAA
rd_end => rd_en.OUTPUTSELECT
rd_end => Selector0.IN4
rd_end => Selector3.IN2
rd_cmd[0] => Selector7.IN5
rd_cmd[1] => Selector6.IN5
rd_cmd[2] => Selector5.IN5
rd_cmd[3] => Selector4.IN5
rd_addr[0] => Selector22.IN5
rd_addr[1] => Selector21.IN5
rd_addr[2] => Selector20.IN5
rd_addr[3] => Selector19.IN5
rd_addr[4] => Selector18.IN5
rd_addr[5] => Selector17.IN5
rd_addr[6] => Selector16.IN5
rd_addr[7] => Selector15.IN5
rd_addr[8] => Selector14.IN5
rd_addr[9] => Selector13.IN5
rd_addr[10] => Selector12.IN5
rd_addr[11] => Selector11.IN5
rd_addr[12] => Selector10.IN5
rd_ba[0] => Selector9.IN5
rd_ba[1] => Selector8.IN5
aref_en <= aref_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]


|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst
sys_clk => aref_addr[0]~reg0.CLK
sys_clk => aref_addr[1]~reg0.CLK
sys_clk => aref_addr[2]~reg0.CLK
sys_clk => aref_addr[3]~reg0.CLK
sys_clk => aref_addr[4]~reg0.CLK
sys_clk => aref_addr[5]~reg0.CLK
sys_clk => aref_addr[6]~reg0.CLK
sys_clk => aref_addr[7]~reg0.CLK
sys_clk => aref_addr[8]~reg0.CLK
sys_clk => aref_addr[9]~reg0.CLK
sys_clk => aref_addr[10]~reg0.CLK
sys_clk => aref_addr[11]~reg0.CLK
sys_clk => aref_addr[12]~reg0.CLK
sys_clk => aref_ba[0]~reg0.CLK
sys_clk => aref_ba[1]~reg0.CLK
sys_clk => aref_cmd[0]~reg0.CLK
sys_clk => aref_cmd[1]~reg0.CLK
sys_clk => aref_cmd[2]~reg0.CLK
sys_clk => aref_cmd[3]~reg0.CLK
sys_clk => cnt_aref_aref[0].CLK
sys_clk => cnt_aref_aref[1].CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => aref_req~reg0.CLK
sys_clk => cnt_aref[0].CLK
sys_clk => cnt_aref[1].CLK
sys_clk => cnt_aref[2].CLK
sys_clk => cnt_aref[3].CLK
sys_clk => cnt_aref[4].CLK
sys_clk => cnt_aref[5].CLK
sys_clk => cnt_aref[6].CLK
sys_clk => cnt_aref[7].CLK
sys_clk => cnt_aref[8].CLK
sys_clk => cnt_aref[9].CLK
sys_clk => aref_state~1.DATAIN
sys_rst_n => aref_addr[0]~reg0.PRESET
sys_rst_n => aref_addr[1]~reg0.PRESET
sys_rst_n => aref_addr[2]~reg0.PRESET
sys_rst_n => aref_addr[3]~reg0.PRESET
sys_rst_n => aref_addr[4]~reg0.PRESET
sys_rst_n => aref_addr[5]~reg0.PRESET
sys_rst_n => aref_addr[6]~reg0.PRESET
sys_rst_n => aref_addr[7]~reg0.PRESET
sys_rst_n => aref_addr[8]~reg0.PRESET
sys_rst_n => aref_addr[9]~reg0.PRESET
sys_rst_n => aref_addr[10]~reg0.PRESET
sys_rst_n => aref_addr[11]~reg0.PRESET
sys_rst_n => aref_addr[12]~reg0.PRESET
sys_rst_n => aref_ba[0]~reg0.PRESET
sys_rst_n => aref_ba[1]~reg0.PRESET
sys_rst_n => aref_cmd[0]~reg0.PRESET
sys_rst_n => aref_cmd[1]~reg0.PRESET
sys_rst_n => aref_cmd[2]~reg0.PRESET
sys_rst_n => aref_cmd[3]~reg0.ACLR
sys_rst_n => aref_req~reg0.ACLR
sys_rst_n => cnt_aref[0].ACLR
sys_rst_n => cnt_aref[1].ACLR
sys_rst_n => cnt_aref[2].ACLR
sys_rst_n => cnt_aref[3].ACLR
sys_rst_n => cnt_aref[4].ACLR
sys_rst_n => cnt_aref[5].ACLR
sys_rst_n => cnt_aref[6].ACLR
sys_rst_n => cnt_aref[7].ACLR
sys_rst_n => cnt_aref[8].ACLR
sys_rst_n => cnt_aref[9].ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_aref_aref[0].ACLR
sys_rst_n => cnt_aref_aref[1].ACLR
sys_rst_n => aref_state~3.DATAIN
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => always4.IN0
aref_en => always4.IN1
aref_req <= aref_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[0] <= aref_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[1] <= aref_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[2] <= aref_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[3] <= aref_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_ba[0] <= aref_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_ba[1] <= aref_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[0] <= aref_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[1] <= aref_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[2] <= aref_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[3] <= aref_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[4] <= aref_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[5] <= aref_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[6] <= aref_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[7] <= aref_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[8] <= aref_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[9] <= aref_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[10] <= aref_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[11] <= aref_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[12] <= aref_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_end <= aref_end.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst
sys_clk => wr_sdram_en~reg0.CLK
sys_clk => write_addr[0]~reg0.CLK
sys_clk => write_addr[1]~reg0.CLK
sys_clk => write_addr[2]~reg0.CLK
sys_clk => write_addr[3]~reg0.CLK
sys_clk => write_addr[4]~reg0.CLK
sys_clk => write_addr[5]~reg0.CLK
sys_clk => write_addr[6]~reg0.CLK
sys_clk => write_addr[7]~reg0.CLK
sys_clk => write_addr[8]~reg0.CLK
sys_clk => write_addr[9]~reg0.CLK
sys_clk => write_addr[10]~reg0.CLK
sys_clk => write_addr[11]~reg0.CLK
sys_clk => write_addr[12]~reg0.CLK
sys_clk => write_ba[0]~reg0.CLK
sys_clk => write_ba[1]~reg0.CLK
sys_clk => write_cmd[0]~reg0.CLK
sys_clk => write_cmd[1]~reg0.CLK
sys_clk => write_cmd[2]~reg0.CLK
sys_clk => write_cmd[3]~reg0.CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_clk[3].CLK
sys_clk => cnt_clk[4].CLK
sys_clk => cnt_clk[5].CLK
sys_clk => cnt_clk[6].CLK
sys_clk => cnt_clk[7].CLK
sys_clk => cnt_clk[8].CLK
sys_clk => cnt_clk[9].CLK
sys_clk => write_state~1.DATAIN
sys_rst_n => write_addr[0]~reg0.PRESET
sys_rst_n => write_addr[1]~reg0.PRESET
sys_rst_n => write_addr[2]~reg0.PRESET
sys_rst_n => write_addr[3]~reg0.PRESET
sys_rst_n => write_addr[4]~reg0.PRESET
sys_rst_n => write_addr[5]~reg0.PRESET
sys_rst_n => write_addr[6]~reg0.PRESET
sys_rst_n => write_addr[7]~reg0.PRESET
sys_rst_n => write_addr[8]~reg0.PRESET
sys_rst_n => write_addr[9]~reg0.PRESET
sys_rst_n => write_addr[10]~reg0.PRESET
sys_rst_n => write_addr[11]~reg0.PRESET
sys_rst_n => write_addr[12]~reg0.PRESET
sys_rst_n => write_ba[0]~reg0.PRESET
sys_rst_n => write_ba[1]~reg0.PRESET
sys_rst_n => write_cmd[0]~reg0.PRESET
sys_rst_n => write_cmd[1]~reg0.PRESET
sys_rst_n => write_cmd[2]~reg0.PRESET
sys_rst_n => write_cmd[3]~reg0.ACLR
sys_rst_n => wr_sdram_en~reg0.ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_clk[3].ACLR
sys_rst_n => cnt_clk[4].ACLR
sys_rst_n => cnt_clk[5].ACLR
sys_rst_n => cnt_clk[6].ACLR
sys_rst_n => cnt_clk[7].ACLR
sys_rst_n => cnt_clk[8].ACLR
sys_rst_n => cnt_clk[9].ACLR
sys_rst_n => write_state~3.DATAIN
init_end => always1.IN0
wr_en => always1.IN1
wr_addr[0] => Selector20.IN5
wr_addr[1] => Selector19.IN5
wr_addr[2] => Selector18.IN5
wr_addr[3] => Selector17.IN5
wr_addr[4] => Selector16.IN5
wr_addr[5] => Selector15.IN5
wr_addr[6] => Selector14.IN5
wr_addr[7] => Selector13.IN5
wr_addr[8] => Selector12.IN5
wr_addr[9] => Selector20.IN4
wr_addr[10] => Selector19.IN4
wr_addr[11] => Selector18.IN4
wr_addr[12] => Selector17.IN4
wr_addr[13] => Selector16.IN4
wr_addr[14] => Selector15.IN4
wr_addr[15] => Selector14.IN4
wr_addr[16] => Selector13.IN4
wr_addr[17] => Selector12.IN4
wr_addr[18] => Selector11.IN5
wr_addr[19] => Selector10.IN4
wr_addr[20] => Selector9.IN5
wr_addr[21] => Selector8.IN5
wr_addr[22] => Selector7.IN4
wr_addr[23] => Selector6.IN4
wr_data[0] => wr_sdram_data.DATAB
wr_data[1] => wr_sdram_data.DATAB
wr_data[2] => wr_sdram_data.DATAB
wr_data[3] => wr_sdram_data.DATAB
wr_data[4] => wr_sdram_data.DATAB
wr_data[5] => wr_sdram_data.DATAB
wr_data[6] => wr_sdram_data.DATAB
wr_data[7] => wr_sdram_data.DATAB
wr_data[8] => wr_sdram_data.DATAB
wr_data[9] => wr_sdram_data.DATAB
wr_data[10] => wr_sdram_data.DATAB
wr_data[11] => wr_sdram_data.DATAB
wr_data[12] => wr_sdram_data.DATAB
wr_data[13] => wr_sdram_data.DATAB
wr_data[14] => wr_sdram_data.DATAB
wr_data[15] => wr_sdram_data.DATAB
wr_burst_len[0] => LessThan0.IN10
wr_burst_len[0] => Add2.IN20
wr_burst_len[1] => Add0.IN18
wr_burst_len[1] => Add2.IN19
wr_burst_len[2] => Add0.IN17
wr_burst_len[2] => Add2.IN18
wr_burst_len[3] => Add0.IN16
wr_burst_len[3] => Add2.IN17
wr_burst_len[4] => Add0.IN15
wr_burst_len[4] => Add2.IN16
wr_burst_len[5] => Add0.IN14
wr_burst_len[5] => Add2.IN15
wr_burst_len[6] => Add0.IN13
wr_burst_len[6] => Add2.IN14
wr_burst_len[7] => Add0.IN12
wr_burst_len[7] => Add2.IN13
wr_burst_len[8] => Add0.IN11
wr_burst_len[8] => Add2.IN12
wr_burst_len[9] => Add0.IN10
wr_burst_len[9] => Add2.IN11
wr_ack <= wr_ack.DB_MAX_OUTPUT_PORT_TYPE
wr_end <= wr_end.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[0] <= write_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[1] <= write_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[2] <= write_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[3] <= write_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_ba[0] <= write_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_ba[1] <= write_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[0] <= write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[1] <= write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[2] <= write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[3] <= write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[4] <= write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[5] <= write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[6] <= write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[7] <= write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[8] <= write_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[9] <= write_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[10] <= write_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[11] <= write_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[12] <= write_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_en <= wr_sdram_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[0] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[1] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[2] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[3] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[4] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[5] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[6] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[7] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[8] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[9] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[10] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[11] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[12] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[13] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[14] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[15] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst
sys_clk => read_addr[0]~reg0.CLK
sys_clk => read_addr[1]~reg0.CLK
sys_clk => read_addr[2]~reg0.CLK
sys_clk => read_addr[3]~reg0.CLK
sys_clk => read_addr[4]~reg0.CLK
sys_clk => read_addr[5]~reg0.CLK
sys_clk => read_addr[6]~reg0.CLK
sys_clk => read_addr[7]~reg0.CLK
sys_clk => read_addr[8]~reg0.CLK
sys_clk => read_addr[9]~reg0.CLK
sys_clk => read_addr[10]~reg0.CLK
sys_clk => read_addr[11]~reg0.CLK
sys_clk => read_addr[12]~reg0.CLK
sys_clk => read_ba[0]~reg0.CLK
sys_clk => read_ba[1]~reg0.CLK
sys_clk => read_cmd[0]~reg0.CLK
sys_clk => read_cmd[1]~reg0.CLK
sys_clk => read_cmd[2]~reg0.CLK
sys_clk => read_cmd[3]~reg0.CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_clk[3].CLK
sys_clk => cnt_clk[4].CLK
sys_clk => cnt_clk[5].CLK
sys_clk => cnt_clk[6].CLK
sys_clk => cnt_clk[7].CLK
sys_clk => cnt_clk[8].CLK
sys_clk => cnt_clk[9].CLK
sys_clk => rd_data_reg[0].CLK
sys_clk => rd_data_reg[1].CLK
sys_clk => rd_data_reg[2].CLK
sys_clk => rd_data_reg[3].CLK
sys_clk => rd_data_reg[4].CLK
sys_clk => rd_data_reg[5].CLK
sys_clk => rd_data_reg[6].CLK
sys_clk => rd_data_reg[7].CLK
sys_clk => rd_data_reg[8].CLK
sys_clk => rd_data_reg[9].CLK
sys_clk => rd_data_reg[10].CLK
sys_clk => rd_data_reg[11].CLK
sys_clk => rd_data_reg[12].CLK
sys_clk => rd_data_reg[13].CLK
sys_clk => rd_data_reg[14].CLK
sys_clk => rd_data_reg[15].CLK
sys_clk => read_state~1.DATAIN
sys_rst_n => read_addr[0]~reg0.PRESET
sys_rst_n => read_addr[1]~reg0.PRESET
sys_rst_n => read_addr[2]~reg0.PRESET
sys_rst_n => read_addr[3]~reg0.PRESET
sys_rst_n => read_addr[4]~reg0.PRESET
sys_rst_n => read_addr[5]~reg0.PRESET
sys_rst_n => read_addr[6]~reg0.PRESET
sys_rst_n => read_addr[7]~reg0.PRESET
sys_rst_n => read_addr[8]~reg0.PRESET
sys_rst_n => read_addr[9]~reg0.PRESET
sys_rst_n => read_addr[10]~reg0.PRESET
sys_rst_n => read_addr[11]~reg0.PRESET
sys_rst_n => read_addr[12]~reg0.PRESET
sys_rst_n => read_ba[0]~reg0.PRESET
sys_rst_n => read_ba[1]~reg0.PRESET
sys_rst_n => read_cmd[0]~reg0.PRESET
sys_rst_n => read_cmd[1]~reg0.PRESET
sys_rst_n => read_cmd[2]~reg0.PRESET
sys_rst_n => read_cmd[3]~reg0.ACLR
sys_rst_n => rd_data_reg[0].ACLR
sys_rst_n => rd_data_reg[1].ACLR
sys_rst_n => rd_data_reg[2].ACLR
sys_rst_n => rd_data_reg[3].ACLR
sys_rst_n => rd_data_reg[4].ACLR
sys_rst_n => rd_data_reg[5].ACLR
sys_rst_n => rd_data_reg[6].ACLR
sys_rst_n => rd_data_reg[7].ACLR
sys_rst_n => rd_data_reg[8].ACLR
sys_rst_n => rd_data_reg[9].ACLR
sys_rst_n => rd_data_reg[10].ACLR
sys_rst_n => rd_data_reg[11].ACLR
sys_rst_n => rd_data_reg[12].ACLR
sys_rst_n => rd_data_reg[13].ACLR
sys_rst_n => rd_data_reg[14].ACLR
sys_rst_n => rd_data_reg[15].ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_clk[3].ACLR
sys_rst_n => cnt_clk[4].ACLR
sys_rst_n => cnt_clk[5].ACLR
sys_rst_n => cnt_clk[6].ACLR
sys_rst_n => cnt_clk[7].ACLR
sys_rst_n => cnt_clk[8].ACLR
sys_rst_n => cnt_clk[9].ACLR
sys_rst_n => read_state~3.DATAIN
init_end => always2.IN0
rd_en => always2.IN1
rd_addr[0] => Selector21.IN5
rd_addr[1] => Selector20.IN5
rd_addr[2] => Selector19.IN5
rd_addr[3] => Selector18.IN5
rd_addr[4] => Selector17.IN5
rd_addr[5] => Selector16.IN5
rd_addr[6] => Selector15.IN5
rd_addr[7] => Selector14.IN5
rd_addr[8] => Selector13.IN5
rd_addr[9] => Selector21.IN4
rd_addr[10] => Selector20.IN4
rd_addr[11] => Selector19.IN4
rd_addr[12] => Selector18.IN4
rd_addr[13] => Selector17.IN4
rd_addr[14] => Selector16.IN4
rd_addr[15] => Selector15.IN4
rd_addr[16] => Selector14.IN4
rd_addr[17] => Selector13.IN4
rd_addr[18] => Selector12.IN5
rd_addr[19] => Selector11.IN4
rd_addr[20] => Selector10.IN5
rd_addr[21] => Selector9.IN5
rd_addr[22] => Selector8.IN4
rd_addr[23] => Selector7.IN4
rd_data[0] => rd_data_reg[0].DATAIN
rd_data[1] => rd_data_reg[1].DATAIN
rd_data[2] => rd_data_reg[2].DATAIN
rd_data[3] => rd_data_reg[3].DATAIN
rd_data[4] => rd_data_reg[4].DATAIN
rd_data[5] => rd_data_reg[5].DATAIN
rd_data[6] => rd_data_reg[6].DATAIN
rd_data[7] => rd_data_reg[7].DATAIN
rd_data[8] => rd_data_reg[8].DATAIN
rd_data[9] => rd_data_reg[9].DATAIN
rd_data[10] => rd_data_reg[10].DATAIN
rd_data[11] => rd_data_reg[11].DATAIN
rd_data[12] => rd_data_reg[12].DATAIN
rd_data[13] => rd_data_reg[13].DATAIN
rd_data[14] => rd_data_reg[14].DATAIN
rd_data[15] => rd_data_reg[15].DATAIN
rd_burst_len[0] => Add0.IN20
rd_burst_len[0] => Equal2.IN53
rd_burst_len[0] => Equal3.IN53
rd_burst_len[1] => Add0.IN19
rd_burst_len[1] => Add2.IN18
rd_burst_len[1] => Equal3.IN52
rd_burst_len[2] => Add0.IN18
rd_burst_len[2] => Add2.IN17
rd_burst_len[2] => Add3.IN16
rd_burst_len[3] => Add0.IN17
rd_burst_len[3] => Add2.IN16
rd_burst_len[3] => Add3.IN15
rd_burst_len[4] => Add0.IN16
rd_burst_len[4] => Add2.IN15
rd_burst_len[4] => Add3.IN14
rd_burst_len[5] => Add0.IN15
rd_burst_len[5] => Add2.IN14
rd_burst_len[5] => Add3.IN13
rd_burst_len[6] => Add0.IN14
rd_burst_len[6] => Add2.IN13
rd_burst_len[6] => Add3.IN12
rd_burst_len[7] => Add0.IN13
rd_burst_len[7] => Add2.IN12
rd_burst_len[7] => Add3.IN11
rd_burst_len[8] => Add0.IN12
rd_burst_len[8] => Add2.IN11
rd_burst_len[8] => Add3.IN10
rd_burst_len[9] => Add0.IN11
rd_burst_len[9] => Add2.IN10
rd_burst_len[9] => Add3.IN9
rd_ack <= rd_ack.DB_MAX_OUTPUT_PORT_TYPE
rd_end <= rd_end.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[0] <= read_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[1] <= read_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[2] <= read_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[3] <= read_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ba[0] <= read_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ba[1] <= read_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[0] <= read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[1] <= read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[2] <= read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[3] <= read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[4] <= read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[5] <= read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[6] <= read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[7] <= read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[8] <= read_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[9] <= read_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[10] <= read_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[11] <= read_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[12] <= read_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[0] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[1] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[2] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[3] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[4] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[5] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[6] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[7] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[8] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[9] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[10] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[11] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[12] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[13] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[14] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[15] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_vga_640x480|vga_ctrl:vga_ctrl_inst
vga_clk => cnt_v[0].CLK
vga_clk => cnt_v[1].CLK
vga_clk => cnt_v[2].CLK
vga_clk => cnt_v[3].CLK
vga_clk => cnt_v[4].CLK
vga_clk => cnt_v[5].CLK
vga_clk => cnt_v[6].CLK
vga_clk => cnt_v[7].CLK
vga_clk => cnt_v[8].CLK
vga_clk => cnt_v[9].CLK
vga_clk => cnt_h[0].CLK
vga_clk => cnt_h[1].CLK
vga_clk => cnt_h[2].CLK
vga_clk => cnt_h[3].CLK
vga_clk => cnt_h[4].CLK
vga_clk => cnt_h[5].CLK
vga_clk => cnt_h[6].CLK
vga_clk => cnt_h[7].CLK
vga_clk => cnt_h[8].CLK
vga_clk => cnt_h[9].CLK
sys_rst_n => cnt_h[0].ACLR
sys_rst_n => cnt_h[1].ACLR
sys_rst_n => cnt_h[2].ACLR
sys_rst_n => cnt_h[3].ACLR
sys_rst_n => cnt_h[4].ACLR
sys_rst_n => cnt_h[5].ACLR
sys_rst_n => cnt_h[6].ACLR
sys_rst_n => cnt_h[7].ACLR
sys_rst_n => cnt_h[8].ACLR
sys_rst_n => cnt_h[9].ACLR
sys_rst_n => cnt_v[0].ACLR
sys_rst_n => cnt_v[1].ACLR
sys_rst_n => cnt_v[2].ACLR
sys_rst_n => cnt_v[3].ACLR
sys_rst_n => cnt_v[4].ACLR
sys_rst_n => cnt_v[5].ACLR
sys_rst_n => cnt_v[6].ACLR
sys_rst_n => cnt_v[7].ACLR
sys_rst_n => cnt_v[8].ACLR
sys_rst_n => cnt_v[9].ACLR
pix_data[0] => rgb.DATAB
pix_data[1] => rgb.DATAB
pix_data[2] => rgb.DATAB
pix_data[3] => rgb.DATAB
pix_data[4] => rgb.DATAB
pix_data[5] => rgb.DATAB
pix_data[6] => rgb.DATAB
pix_data[7] => rgb.DATAB
pix_data[8] => rgb.DATAB
pix_data[9] => rgb.DATAB
pix_data[10] => rgb.DATAB
pix_data[11] => rgb.DATAB
pix_data[12] => rgb.DATAB
pix_data[13] => rgb.DATAB
pix_data[14] => rgb.DATAB
pix_data[15] => rgb.DATAB
pix_data_req <= pix_data_req.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
rgb[0] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[12] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[13] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[14] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[15] <= rgb.DB_MAX_OUTPUT_PORT_TYPE


