$date
	Mon Sep 16 14:26:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! y [2:0] $end
$var reg 3 " a [2:0] $end
$var reg 3 # b [2:0] $end
$var reg 3 $ c [2:0] $end
$var reg 3 % d [2:0] $end
$var reg 2 & sel [1:0] $end
$scope module tm $end
$var wire 3 ' a [2:0] $end
$var wire 3 ( b [2:0] $end
$var wire 3 ) c [2:0] $end
$var wire 3 * d [2:0] $end
$var wire 2 + sel [1:0] $end
$var reg 3 , out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 ,
b0 +
b1 *
b11 )
b101 (
b111 '
b0 &
b1 %
b11 $
b101 #
b111 "
b111 !
$end
#100
b101 !
b101 ,
b1 &
b1 +
#200
b11 !
b11 ,
b10 &
b10 +
#300
b1 !
b1 ,
b11 &
b11 +
#400
