Start time: 14:21:59 on Mar 03,2023
qverilog rtl/r_sync.sv tb/r_sync_tb.sv 
-- Compiling module r_sync
-- Compiling module r_sync_tb

Top level modules:
	r_sync_tb
# vsim -lib work r_sync_tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.r_sync_tb(fast)
# run -all
# LOLOLOLOL x x
# cjbsjcb: x
# LOLOLOLOL 0 0
# cjbsjcb: x
# cjbsjcb: 1
# cjbsjcb: 1
# LOLOLOLOL 1 1
# LOLOLOLOL 2 2
# LOLOLOLOL 8 8
# LOLOLOLOL 4 4
# cjbsjcb: 1
# LOLOLOLOL 1 1
# LOLOLOLOL 4 4
# ** Note: $finish    : tb/r_sync_tb.sv(191)
#    Time: 80 us  Iteration: 0  Instance: /r_sync_tb
# End time: 14:22:03 on Mar 03,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
