#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000283218dc380 .scope module, "decode" "decode" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regwritew";
    .port_info 2 /INPUT 1 "regwritew2";
    .port_info 3 /INPUT 2 "forwardad";
    .port_info 4 /INPUT 2 "forwardad2";
    .port_info 5 /INPUT 2 "forwardbd";
    .port_info 6 /INPUT 2 "forwardbd2";
    .port_info 7 /INPUT 32 "instrd";
    .port_info 8 /INPUT 32 "instrd2";
    .port_info 9 /INPUT 32 "resultw";
    .port_info 10 /INPUT 32 "resultw2";
    .port_info 11 /INPUT 5 "writeregw";
    .port_info 12 /INPUT 5 "writeregw2";
    .port_info 13 /INPUT 32 "aluoutm";
    .port_info 14 /INPUT 32 "aluoutm2";
    .port_info 15 /INPUT 32 "pcplus4d";
    .port_info 16 /INPUT 32 "pcplus4d2";
    .port_info 17 /OUTPUT 32 "pcbranchd";
    .port_info 18 /OUTPUT 32 "pcbranchd2";
    .port_info 19 /OUTPUT 1 "equald";
    .port_info 20 /OUTPUT 1 "equald2";
    .port_info 21 /OUTPUT 32 "mux1out";
    .port_info 22 /OUTPUT 32 "mux1out2";
    .port_info 23 /OUTPUT 32 "mux2out";
    .port_info 24 /OUTPUT 32 "mux2out2";
    .port_info 25 /OUTPUT 5 "rsd";
    .port_info 26 /OUTPUT 5 "rsd2";
    .port_info 27 /OUTPUT 5 "rtd";
    .port_info 28 /OUTPUT 5 "rtd2";
    .port_info 29 /OUTPUT 5 "rdd";
    .port_info 30 /OUTPUT 5 "rdd2";
    .port_info 31 /OUTPUT 32 "signimmd";
    .port_info 32 /OUTPUT 32 "signimmd2";
    .port_info 33 /OUTPUT 32 "signextd";
    .port_info 34 /OUTPUT 32 "signextd2";
v0000028321969960_0 .net *"_ivl_1", 5 0, L_000002832196c280;  1 drivers
L_0000028321990598 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002832196acc0_0 .net/2u *"_ivl_20", 31 0, L_0000028321990598;  1 drivers
L_0000028321990670 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002832196a7c0_0 .net/2u *"_ivl_28", 31 0, L_0000028321990670;  1 drivers
v000002832196a2c0_0 .net *"_ivl_5", 5 0, L_000002832196c8c0;  1 drivers
o000002832190d6c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028321969a00_0 .net "aluoutm", 31 0, o000002832190d6c8;  0 drivers
o000002832190d6f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028321969e60_0 .net "aluoutm2", 31 0, o000002832190d6f8;  0 drivers
o000002832190e4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028321969fa0_0 .net "clk", 0 0, o000002832190e4d8;  0 drivers
v000002832196a720_0 .var "equald", 0 0;
v000002832196a040_0 .var "equald2", 0 0;
o000002832190d728 .functor BUFZ 2, C4<zz>; HiZ drive
v000002832196a9a0_0 .net "forwardad", 1 0, o000002832190d728;  0 drivers
o000002832190d938 .functor BUFZ 2, C4<zz>; HiZ drive
v000002832196ab80_0 .net "forwardad2", 1 0, o000002832190d938;  0 drivers
o000002832190db48 .functor BUFZ 2, C4<zz>; HiZ drive
v000002832196ac20_0 .net "forwardbd", 1 0, o000002832190db48;  0 drivers
o000002832190dd58 .functor BUFZ 2, C4<zz>; HiZ drive
v000002832196a540_0 .net "forwardbd2", 1 0, o000002832190dd58;  0 drivers
o000002832190f108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002832196a900_0 .net "instrd", 31 0, o000002832190f108;  0 drivers
o000002832190f138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002832196c780_0 .net "instrd2", 31 0, o000002832190f138;  0 drivers
v000002832196d7c0_0 .net "mux1out", 31 0, L_000002832197ef50;  1 drivers
v000002832196c0a0_0 .net "mux1out2", 31 0, L_000002832197f770;  1 drivers
v000002832196d5e0_0 .net "mux2out", 31 0, L_000002832197f310;  1 drivers
v000002832196bb00_0 .net "mux2out2", 31 0, L_000002832197f9f0;  1 drivers
v000002832196c320_0 .net "pcbranchd", 31 0, v0000028321903190_0;  1 drivers
v000002832196caa0_0 .net "pcbranchd2", 31 0, v0000028321904e50_0;  1 drivers
o000002832190f168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002832196d860_0 .net "pcplus4d", 31 0, o000002832190f168;  0 drivers
o000002832190f198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002832196bd80_0 .net "pcplus4d2", 31 0, o000002832190f198;  0 drivers
v000002832196d900_0 .net "rd1", 31 0, L_000002832196c500;  1 drivers
v000002832196d180_0 .net "rd1_2", 31 0, L_000002832197f130;  1 drivers
v000002832196c140_0 .net "rd2", 31 0, L_000002832196cf00;  1 drivers
v000002832196c820_0 .net "rd2_2", 31 0, L_000002832197f270;  1 drivers
v000002832196bf60_0 .var "rdd", 4 0;
v000002832196d680_0 .var "rdd2", 4 0;
o000002832190e6b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002832196c5a0_0 .net "regwritew", 0 0, o000002832190e6b8;  0 drivers
o000002832190e6e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002832196cfa0_0 .net "regwritew2", 0 0, o000002832190e6e8;  0 drivers
o000002832190e658 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002832196bba0_0 .net "resultw", 31 0, o000002832190e658;  0 drivers
o000002832190e688 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002832196d040_0 .net "resultw2", 31 0, o000002832190e688;  0 drivers
v000002832196bce0_0 .var "rsd", 4 0;
v000002832196cd20_0 .var "rsd2", 4 0;
v000002832196d0e0_0 .var "rtd", 4 0;
v000002832196be20_0 .var "rtd2", 4 0;
v000002832196ba60_0 .net "signextd", 31 0, L_000002832196d720;  1 drivers
v000002832196cb40_0 .net "signextd2", 31 0, L_000002832196c3c0;  1 drivers
v000002832196bec0_0 .net "signimmd", 31 0, L_000002832197e730;  1 drivers
v000002832196d220_0 .net "signimmd2", 31 0, L_000002832197e9b0;  1 drivers
v000002832196d400_0 .net "signimmsll2", 31 0, L_000002832197e7d0;  1 drivers
v000002832196bc40_0 .net "signimmsll2_2", 31 0, L_000002832197f450;  1 drivers
v000002832196d4a0_0 .net "signssl", 25 0, L_000002832197df10;  1 drivers
v000002832196c1e0_0 .net "signssl2", 25 0, L_000002832197ea50;  1 drivers
o000002832190e5f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002832196c000_0 .net "writeregw", 4 0, o000002832190e5f8;  0 drivers
o000002832190e628 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002832196cbe0_0 .net "writeregw2", 4 0, o000002832190e628;  0 drivers
E_00000283218fb2a0/0 .event anyedge, v0000028321903690_0, v0000028321966270_0, v000002832196a900_0, v00000283219043b0_0;
E_00000283218fb2a0/1 .event anyedge, v0000028321966d10_0, v000002832196c780_0;
E_00000283218fb2a0 .event/or E_00000283218fb2a0/0, E_00000283218fb2a0/1;
L_000002832196c280 .part o000002832190f168, 26, 6;
L_000002832196d720 .concat [ 26 6 0 0], L_000002832197df10, L_000002832196c280;
L_000002832196c8c0 .part o000002832190f168, 26, 6;
L_000002832196c3c0 .concat [ 26 6 0 0], L_000002832197ea50, L_000002832196c8c0;
L_000002832197f810 .part o000002832190f108, 21, 5;
L_000002832197f6d0 .part o000002832190f138, 21, 5;
L_000002832197e5f0 .part o000002832190f108, 16, 5;
L_000002832197ecd0 .part o000002832190f138, 16, 5;
L_000002832197eb90 .part o000002832190f108, 0, 16;
L_000002832197ddd0 .part o000002832190f108, 0, 26;
L_000002832197e690 .arith/sub 32, o000002832190f168, L_0000028321990598;
L_000002832197e910 .part o000002832190f138, 0, 16;
L_000002832197f950 .part o000002832190f138, 0, 26;
L_000002832197ec30 .arith/sub 32, o000002832190f168, L_0000028321990670;
S_00000283218dbde0 .scope module, "addersl2pcplus4" "adder" 2 40, 3 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "cout";
v0000028321904630_0 .net "a", 31 0, L_000002832197e7d0;  alias, 1 drivers
v00000283219034b0_0 .net "b", 31 0, L_000002832197e690;  1 drivers
v0000028321903190_0 .var "cout", 31 0;
E_00000283218faca0 .event anyedge, v0000028321904630_0, v00000283219034b0_0;
S_00000283218dbf70 .scope module, "addersl2pcplus4_2" "adder" 2 44, 3 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "cout";
v0000028321904b30_0 .net "a", 31 0, L_000002832197f450;  alias, 1 drivers
v0000028321904d10_0 .net "b", 31 0, L_000002832197ec30;  1 drivers
v0000028321904e50_0 .var "cout", 31 0;
E_00000283218fb2e0 .event anyedge, v0000028321904b30_0, v0000028321904d10_0;
S_00000283218da2e0 .scope module, "muxrd1" "mux3" 2 46, 4 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000283218fb6a0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0000028321903b90_0 .net *"_ivl_1", 0 0, L_000002832197e370;  1 drivers
v0000028321904130_0 .net *"_ivl_3", 0 0, L_000002832197eeb0;  1 drivers
v0000028321903e10_0 .net *"_ivl_4", 31 0, L_000002832197e410;  1 drivers
v00000283219041d0_0 .net "d0", 31 0, L_000002832196c500;  alias, 1 drivers
v0000028321903cd0_0 .net "d1", 31 0, o000002832190d6c8;  alias, 0 drivers
v0000028321903ff0_0 .net "d2", 31 0, o000002832190d6f8;  alias, 0 drivers
v00000283219048b0_0 .net "s", 1 0, o000002832190d728;  alias, 0 drivers
v0000028321903690_0 .net "y", 31 0, L_000002832197ef50;  alias, 1 drivers
L_000002832197e370 .part o000002832190d728, 1, 1;
L_000002832197eeb0 .part o000002832190d728, 0, 1;
L_000002832197e410 .functor MUXZ 32, L_000002832196c500, o000002832190d6c8, L_000002832197eeb0, C4<>;
L_000002832197ef50 .functor MUXZ 32, L_000002832197e410, o000002832190d6f8, L_000002832197e370, C4<>;
S_00000283218da470 .scope module, "muxrd1_2" "mux3" 2 48, 4 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000283218fb4e0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v00000283219030f0_0 .net *"_ivl_1", 0 0, L_000002832197f3b0;  1 drivers
v0000028321903550_0 .net *"_ivl_3", 0 0, L_000002832197fb30;  1 drivers
v0000028321904db0_0 .net *"_ivl_4", 31 0, L_000002832197f4f0;  1 drivers
v0000028321903d70_0 .net "d0", 31 0, L_000002832197f130;  alias, 1 drivers
v0000028321903050_0 .net "d1", 31 0, o000002832190d6f8;  alias, 0 drivers
v0000028321903f50_0 .net "d2", 31 0, o000002832190d6c8;  alias, 0 drivers
v0000028321904270_0 .net "s", 1 0, o000002832190d938;  alias, 0 drivers
v00000283219043b0_0 .net "y", 31 0, L_000002832197f770;  alias, 1 drivers
L_000002832197f3b0 .part o000002832190d938, 1, 1;
L_000002832197fb30 .part o000002832190d938, 0, 1;
L_000002832197f4f0 .functor MUXZ 32, L_000002832197f130, o000002832190d6f8, L_000002832197fb30, C4<>;
L_000002832197f770 .functor MUXZ 32, L_000002832197f4f0, o000002832190d6c8, L_000002832197f3b0, C4<>;
S_00000283218a2a00 .scope module, "muxrd2" "mux3" 2 47, 4 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000283218faea0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v00000283219044f0_0 .net *"_ivl_1", 0 0, L_000002832197eff0;  1 drivers
v00000283219046d0_0 .net *"_ivl_3", 0 0, L_000002832197f090;  1 drivers
v0000028321904770_0 .net *"_ivl_4", 31 0, L_000002832197f1d0;  1 drivers
v0000028321904810_0 .net "d0", 31 0, L_000002832196cf00;  alias, 1 drivers
v00000283219675d0_0 .net "d1", 31 0, o000002832190d6c8;  alias, 0 drivers
v00000283219673f0_0 .net "d2", 31 0, o000002832190d6f8;  alias, 0 drivers
v0000028321967850_0 .net "s", 1 0, o000002832190db48;  alias, 0 drivers
v0000028321966270_0 .net "y", 31 0, L_000002832197f310;  alias, 1 drivers
L_000002832197eff0 .part o000002832190db48, 1, 1;
L_000002832197f090 .part o000002832190db48, 0, 1;
L_000002832197f1d0 .functor MUXZ 32, L_000002832196cf00, o000002832190d6c8, L_000002832197f090, C4<>;
L_000002832197f310 .functor MUXZ 32, L_000002832197f1d0, o000002832190d6f8, L_000002832197eff0, C4<>;
S_00000283218a2b90 .scope module, "muxrd2_2" "mux3" 2 49, 4 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000283218faa60 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0000028321966c70_0 .net *"_ivl_1", 0 0, L_000002832197f590;  1 drivers
v00000283219678f0_0 .net *"_ivl_3", 0 0, L_000002832197f8b0;  1 drivers
v0000028321966090_0 .net *"_ivl_4", 31 0, L_000002832197f630;  1 drivers
v0000028321966950_0 .net "d0", 31 0, L_000002832197f270;  alias, 1 drivers
v00000283219664f0_0 .net "d1", 31 0, o000002832190d6f8;  alias, 0 drivers
v0000028321966310_0 .net "d2", 31 0, o000002832190d6c8;  alias, 0 drivers
v00000283219669f0_0 .net "s", 1 0, o000002832190dd58;  alias, 0 drivers
v0000028321966d10_0 .net "y", 31 0, L_000002832197f9f0;  alias, 1 drivers
L_000002832197f590 .part o000002832190dd58, 1, 1;
L_000002832197f8b0 .part o000002832190dd58, 0, 1;
L_000002832197f630 .functor MUXZ 32, L_000002832197f270, o000002832190d6f8, L_000002832197f8b0, C4<>;
L_000002832197f9f0 .functor MUXZ 32, L_000002832197f630, o000002832190d6c8, L_000002832197f590, C4<>;
S_00000283218e23d0 .scope module, "rf" "regfile" 2 35, 5 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 1 "we3_2";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra1_2";
    .port_info 5 /INPUT 5 "ra2";
    .port_info 6 /INPUT 5 "ra2_2";
    .port_info 7 /INPUT 5 "wa3";
    .port_info 8 /INPUT 5 "wa3_2";
    .port_info 9 /INPUT 32 "wd3";
    .port_info 10 /INPUT 32 "wd3_2";
    .port_info 11 /OUTPUT 32 "rd1";
    .port_info 12 /OUTPUT 32 "rd1_2";
    .port_info 13 /OUTPUT 32 "rd2";
    .port_info 14 /OUTPUT 32 "rd2_2";
v0000028321966db0_0 .net *"_ivl_0", 31 0, L_000002832196d2c0;  1 drivers
v0000028321967210_0 .net *"_ivl_10", 6 0, L_000002832196cdc0;  1 drivers
L_0000028321990118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028321966770_0 .net *"_ivl_13", 1 0, L_0000028321990118;  1 drivers
L_0000028321990160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321967030_0 .net/2u *"_ivl_14", 31 0, L_0000028321990160;  1 drivers
v00000283219668b0_0 .net *"_ivl_18", 31 0, L_000002832196d540;  1 drivers
L_00000283219901a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321967170_0 .net *"_ivl_21", 26 0, L_00000283219901a8;  1 drivers
L_00000283219901f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321967990_0 .net/2u *"_ivl_22", 31 0, L_00000283219901f0;  1 drivers
v0000028321967c10_0 .net *"_ivl_24", 0 0, L_000002832196c640;  1 drivers
v0000028321967490_0 .net *"_ivl_26", 31 0, L_000002832196c6e0;  1 drivers
v00000283219666d0_0 .net *"_ivl_28", 6 0, L_000002832196c960;  1 drivers
L_0000028321990088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321966a90_0 .net *"_ivl_3", 26 0, L_0000028321990088;  1 drivers
L_0000028321990238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028321967530_0 .net *"_ivl_31", 1 0, L_0000028321990238;  1 drivers
L_0000028321990280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321966e50_0 .net/2u *"_ivl_32", 31 0, L_0000028321990280;  1 drivers
v0000028321966ef0_0 .net *"_ivl_36", 31 0, L_000002832196ca00;  1 drivers
L_00000283219902c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321966b30_0 .net *"_ivl_39", 26 0, L_00000283219902c8;  1 drivers
L_00000283219900d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000283219663b0_0 .net/2u *"_ivl_4", 31 0, L_00000283219900d0;  1 drivers
L_0000028321990310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321966130_0 .net/2u *"_ivl_40", 31 0, L_0000028321990310;  1 drivers
v0000028321966450_0 .net *"_ivl_42", 0 0, L_000002832196cc80;  1 drivers
v0000028321966f90_0 .net *"_ivl_44", 31 0, L_000002832196ce60;  1 drivers
v0000028321966bd0_0 .net *"_ivl_46", 6 0, L_000002832197e2d0;  1 drivers
L_0000028321990358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000283219670d0_0 .net *"_ivl_49", 1 0, L_0000028321990358;  1 drivers
L_00000283219903a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000283219672b0_0 .net/2u *"_ivl_50", 31 0, L_00000283219903a0;  1 drivers
v00000283219661d0_0 .net *"_ivl_54", 31 0, L_000002832197e190;  1 drivers
L_00000283219903e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321967a30_0 .net *"_ivl_57", 26 0, L_00000283219903e8;  1 drivers
L_0000028321990430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321967ad0_0 .net/2u *"_ivl_58", 31 0, L_0000028321990430;  1 drivers
v0000028321967350_0 .net *"_ivl_6", 0 0, L_000002832196d360;  1 drivers
v0000028321966810_0 .net *"_ivl_60", 0 0, L_000002832197e4b0;  1 drivers
v0000028321966590_0 .net *"_ivl_62", 31 0, L_000002832197dd30;  1 drivers
v0000028321967cb0_0 .net *"_ivl_64", 6 0, L_000002832197e550;  1 drivers
L_0000028321990478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028321967d50_0 .net *"_ivl_67", 1 0, L_0000028321990478;  1 drivers
L_00000283219904c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028321967670_0 .net/2u *"_ivl_68", 31 0, L_00000283219904c0;  1 drivers
v0000028321966630_0 .net *"_ivl_74", 0 0, L_000002832197ed70;  1 drivers
v0000028321967710_0 .net *"_ivl_8", 31 0, L_000002832196c460;  1 drivers
v00000283219677b0_0 .net "clk", 0 0, o000002832190e4d8;  alias, 0 drivers
v0000028321967b70_0 .var/i "i", 31 0;
v0000028321967df0_0 .net "ra1", 4 0, L_000002832197f810;  1 drivers
v0000028321967e90_0 .net "ra1_2", 4 0, L_000002832197f6d0;  1 drivers
v0000028321967f30_0 .net "ra2", 4 0, L_000002832197e5f0;  1 drivers
v000002832196afe0_0 .net "ra2_2", 4 0, L_000002832197ecd0;  1 drivers
v0000028321969f00_0 .net "rd1", 31 0, L_000002832196c500;  alias, 1 drivers
v000002832196a5e0_0 .net "rd1_2", 31 0, L_000002832197f130;  alias, 1 drivers
v0000028321969dc0_0 .net "rd2", 31 0, L_000002832196cf00;  alias, 1 drivers
v000002832196b440_0 .net "rd2_2", 31 0, L_000002832197f270;  alias, 1 drivers
v000002832196a400 .array "rf", 0 31, 31 0;
v000002832196ae00_0 .net "wa3", 4 0, o000002832190e5f8;  alias, 0 drivers
v000002832196aa40_0 .net "wa3_2", 4 0, o000002832190e628;  alias, 0 drivers
v000002832196b120_0 .net "wd3", 31 0, o000002832190e658;  alias, 0 drivers
v000002832196b6c0_0 .net "wd3_2", 31 0, o000002832190e688;  alias, 0 drivers
v0000028321969be0_0 .net "we3", 0 0, o000002832190e6b8;  alias, 0 drivers
v000002832196af40_0 .net "we3_2", 0 0, o000002832190e6e8;  alias, 0 drivers
E_00000283218fab60 .event anyedge, L_000002832197ed70;
L_000002832196d2c0 .concat [ 5 27 0 0], L_000002832197f810, L_0000028321990088;
L_000002832196d360 .cmp/ne 32, L_000002832196d2c0, L_00000283219900d0;
L_000002832196c460 .array/port v000002832196a400, L_000002832196cdc0;
L_000002832196cdc0 .concat [ 5 2 0 0], L_000002832197f810, L_0000028321990118;
L_000002832196c500 .functor MUXZ 32, L_0000028321990160, L_000002832196c460, L_000002832196d360, C4<>;
L_000002832196d540 .concat [ 5 27 0 0], L_000002832197e5f0, L_00000283219901a8;
L_000002832196c640 .cmp/ne 32, L_000002832196d540, L_00000283219901f0;
L_000002832196c6e0 .array/port v000002832196a400, L_000002832196c960;
L_000002832196c960 .concat [ 5 2 0 0], L_000002832197e5f0, L_0000028321990238;
L_000002832196cf00 .functor MUXZ 32, L_0000028321990280, L_000002832196c6e0, L_000002832196c640, C4<>;
L_000002832196ca00 .concat [ 5 27 0 0], L_000002832197f6d0, L_00000283219902c8;
L_000002832196cc80 .cmp/ne 32, L_000002832196ca00, L_0000028321990310;
L_000002832196ce60 .array/port v000002832196a400, L_000002832197e2d0;
L_000002832197e2d0 .concat [ 5 2 0 0], L_000002832197f6d0, L_0000028321990358;
L_000002832197f130 .functor MUXZ 32, L_00000283219903a0, L_000002832196ce60, L_000002832196cc80, C4<>;
L_000002832197e190 .concat [ 5 27 0 0], L_000002832197ecd0, L_00000283219903e8;
L_000002832197e4b0 .cmp/ne 32, L_000002832197e190, L_0000028321990430;
L_000002832197dd30 .array/port v000002832196a400, L_000002832197e550;
L_000002832197e550 .concat [ 5 2 0 0], L_000002832197ecd0, L_0000028321990478;
L_000002832197f270 .functor MUXZ 32, L_00000283219904c0, L_000002832197dd30, L_000002832197e4b0, C4<>;
L_000002832197ed70 .reduce/nor o000002832190e4d8;
S_00000283218dc920 .scope module, "se" "signext" 2 37, 6 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000002832196a680_0 .net *"_ivl_1", 0 0, L_000002832197fa90;  1 drivers
v000002832196ad60_0 .net *"_ivl_2", 15 0, L_000002832197dfb0;  1 drivers
v0000028321969c80_0 .net "in", 15 0, L_000002832197eb90;  1 drivers
v000002832196b080_0 .net "out", 31 0, L_000002832197e730;  alias, 1 drivers
L_000002832197fa90 .part L_000002832197eb90, 15, 1;
LS_000002832197dfb0_0_0 .concat [ 1 1 1 1], L_000002832197fa90, L_000002832197fa90, L_000002832197fa90, L_000002832197fa90;
LS_000002832197dfb0_0_4 .concat [ 1 1 1 1], L_000002832197fa90, L_000002832197fa90, L_000002832197fa90, L_000002832197fa90;
LS_000002832197dfb0_0_8 .concat [ 1 1 1 1], L_000002832197fa90, L_000002832197fa90, L_000002832197fa90, L_000002832197fa90;
LS_000002832197dfb0_0_12 .concat [ 1 1 1 1], L_000002832197fa90, L_000002832197fa90, L_000002832197fa90, L_000002832197fa90;
L_000002832197dfb0 .concat [ 4 4 4 4], LS_000002832197dfb0_0_0, LS_000002832197dfb0_0_4, LS_000002832197dfb0_0_8, LS_000002832197dfb0_0_12;
L_000002832197e730 .concat [ 16 16 0 0], L_000002832197eb90, L_000002832197dfb0;
S_00000283218dcab0 .scope module, "se2" "signext" 2 41, 6 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000002832196a0e0_0 .net *"_ivl_1", 0 0, L_000002832197eaf0;  1 drivers
v000002832196b4e0_0 .net *"_ivl_2", 15 0, L_000002832197e870;  1 drivers
v000002832196b760_0 .net "in", 15 0, L_000002832197e910;  1 drivers
v000002832196aea0_0 .net "out", 31 0, L_000002832197e9b0;  alias, 1 drivers
L_000002832197eaf0 .part L_000002832197e910, 15, 1;
LS_000002832197e870_0_0 .concat [ 1 1 1 1], L_000002832197eaf0, L_000002832197eaf0, L_000002832197eaf0, L_000002832197eaf0;
LS_000002832197e870_0_4 .concat [ 1 1 1 1], L_000002832197eaf0, L_000002832197eaf0, L_000002832197eaf0, L_000002832197eaf0;
LS_000002832197e870_0_8 .concat [ 1 1 1 1], L_000002832197eaf0, L_000002832197eaf0, L_000002832197eaf0, L_000002832197eaf0;
LS_000002832197e870_0_12 .concat [ 1 1 1 1], L_000002832197eaf0, L_000002832197eaf0, L_000002832197eaf0, L_000002832197eaf0;
L_000002832197e870 .concat [ 4 4 4 4], LS_000002832197e870_0_0, LS_000002832197e870_0_4, LS_000002832197e870_0_8, LS_000002832197e870_0_12;
L_000002832197e9b0 .concat [ 16 16 0 0], L_000002832197e910, L_000002832197e870;
S_00000283218dedf0 .scope module, "sel2" "sl226" 2 39, 7 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "a";
    .port_info 1 /OUTPUT 26 "y";
v000002832196b580_0 .net *"_ivl_1", 23 0, L_000002832197ee10;  1 drivers
L_0000028321990550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002832196b300_0 .net/2u *"_ivl_2", 1 0, L_0000028321990550;  1 drivers
v000002832196b1c0_0 .net "a", 25 0, L_000002832197ddd0;  1 drivers
v000002832196b260_0 .net "y", 25 0, L_000002832197df10;  alias, 1 drivers
L_000002832197ee10 .part L_000002832197ddd0, 0, 24;
L_000002832197df10 .concat [ 2 24 0 0], L_0000028321990550, L_000002832197ee10;
S_00000283218def80 .scope module, "sel2_2" "sl226" 2 43, 7 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "a";
    .port_info 1 /OUTPUT 26 "y";
v000002832196a860_0 .net *"_ivl_1", 23 0, L_000002832197e050;  1 drivers
L_0000028321990628 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002832196b3a0_0 .net/2u *"_ivl_2", 1 0, L_0000028321990628;  1 drivers
v000002832196a4a0_0 .net "a", 25 0, L_000002832197f950;  1 drivers
v000002832196a360_0 .net "y", 25 0, L_000002832197ea50;  alias, 1 drivers
L_000002832197e050 .part L_000002832197f950, 0, 24;
L_000002832197ea50 .concat [ 2 24 0 0], L_0000028321990628, L_000002832197e050;
S_00000283218df110 .scope module, "sll2" "sl2" 2 38, 8 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000028321969b40_0 .net *"_ivl_1", 29 0, L_000002832197e230;  1 drivers
L_0000028321990508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000283219698c0_0 .net/2u *"_ivl_2", 1 0, L_0000028321990508;  1 drivers
v000002832196a180_0 .net "a", 31 0, L_000002832197e730;  alias, 1 drivers
v000002832196a220_0 .net "y", 31 0, L_000002832197e7d0;  alias, 1 drivers
L_000002832197e230 .part L_000002832197e730, 0, 30;
L_000002832197e7d0 .concat [ 2 30 0 0], L_0000028321990508, L_000002832197e230;
S_000002832196b880 .scope module, "sll2_2" "sl2" 2 42, 8 1 0, S_00000283218dc380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000028321969d20_0 .net *"_ivl_1", 29 0, L_000002832197de70;  1 drivers
L_00000283219905e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028321969aa0_0 .net/2u *"_ivl_2", 1 0, L_00000283219905e0;  1 drivers
v000002832196aae0_0 .net "a", 31 0, L_000002832197e9b0;  alias, 1 drivers
v000002832196b620_0 .net "y", 31 0, L_000002832197f450;  alias, 1 drivers
L_000002832197de70 .part L_000002832197e9b0, 0, 30;
L_000002832197f450 .concat [ 2 30 0 0], L_00000283219905e0, L_000002832197de70;
    .scope S_00000283218e23d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028321967b70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000028321967b70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028321967b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002832196a400, 0, 4;
    %load/vec4 v0000028321967b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028321967b70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000283218e23d0;
T_1 ;
    %wait E_00000283218fab60;
    %load/vec4 v0000028321969be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002832196b120_0;
    %load/vec4 v000002832196ae00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002832196a400, 0, 4;
T_1.0 ;
    %load/vec4 v000002832196af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002832196b6c0_0;
    %load/vec4 v000002832196aa40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002832196a400, 0, 4;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000283218dbde0;
T_2 ;
    %wait E_00000283218faca0;
    %load/vec4 v0000028321904630_0;
    %load/vec4 v00000283219034b0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028321903190_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028321904630_0;
    %load/vec4 v00000283219034b0_0;
    %add;
    %assign/vec4 v0000028321903190_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000283218dbf70;
T_3 ;
    %wait E_00000283218fb2e0;
    %load/vec4 v0000028321904b30_0;
    %load/vec4 v0000028321904d10_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028321904e50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028321904b30_0;
    %load/vec4 v0000028321904d10_0;
    %add;
    %assign/vec4 v0000028321904e50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000283218dc380;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002832196a720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002832196bce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002832196d0e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002832196bf60_0, 0;
    %end;
    .thread T_4;
    .scope S_00000283218dc380;
T_5 ;
    %wait E_00000283218fb2a0;
    %load/vec4 v000002832196d7c0_0;
    %load/vec4 v000002832196d5e0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %pad/s 1;
    %store/vec4 v000002832196a720_0, 0, 1;
    %load/vec4 v000002832196a900_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002832196bce0_0, 0, 5;
    %load/vec4 v000002832196a900_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002832196d0e0_0, 0, 5;
    %load/vec4 v000002832196a900_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000002832196bf60_0, 0, 5;
    %load/vec4 v000002832196c0a0_0;
    %load/vec4 v000002832196bb00_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %pad/s 1;
    %store/vec4 v000002832196a040_0, 0, 1;
    %load/vec4 v000002832196c780_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002832196cd20_0, 0, 5;
    %load/vec4 v000002832196c780_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002832196be20_0, 0, 5;
    %load/vec4 v000002832196c780_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000002832196d680_0, 0, 5;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "decode.v";
    "./adder.v";
    "./mux3.v";
    "./regfile.v";
    "./signext.v";
    "./sl226.v";
    "./sl2.v";
