; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 4, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = lshr i32 %11, 4, !dbg !12
  %13 = and i32 %12, 7, !dbg !12
  %14 = shl i32 %11, 2, !dbg !12
  %15 = or disjoint i32 %10, %13, !dbg !13
  %16 = or disjoint i32 %15, 8, !dbg !13
  %17 = icmp slt i32 %15, 16, !dbg !14
  %18 = icmp slt i32 %16, 16, !dbg !14
  %19 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %20 = shl i32 %19, 6, !dbg !16
  %21 = and i32 %14, 60, !dbg !17
  %22 = or disjoint i32 %20, %21, !dbg !18
  %23 = icmp slt i32 %22, 512, !dbg !19
  %24 = shl i32 %15, 9, !dbg !20
  %25 = shl i32 %16, 9, !dbg !20
  %26 = add i32 %22, %24, !dbg !21
  %27 = add i32 %22, %25, !dbg !21
  %28 = sext i32 %26 to i64, !dbg !22
  %29 = getelementptr float, ptr addrspace(1) %0, i64 %28, !dbg !22
  %30 = sext i32 %27 to i64, !dbg !22
  %31 = getelementptr float, ptr addrspace(1) %0, i64 %30, !dbg !22
  %32 = and i1 %17, %23, !dbg !23
  %33 = and i1 %18, %23, !dbg !23
  %34 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %29, i1 %32) #4, !dbg !24
  %35 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %31, i1 %33) #4, !dbg !24
  %36 = sext i32 %22 to i64, !dbg !25
  %37 = getelementptr float, ptr addrspace(1) %1, i64 %36, !dbg !25
  %38 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %37, i1 %23) #4, !dbg !26
  %39 = getelementptr float, ptr addrspace(1) %2, i64 %36, !dbg !27
  %40 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 %23) #4, !dbg !28
  %41 = extractvalue { i32, i32, i32, i32 } %40, 0, !dbg !28
  %42 = extractvalue { i32, i32, i32, i32 } %40, 1, !dbg !28
  %43 = extractvalue { i32, i32, i32, i32 } %40, 2, !dbg !28
  %44 = extractvalue { i32, i32, i32, i32 } %40, 3, !dbg !28
  %45 = bitcast i32 %41 to float, !dbg !28
  %46 = bitcast i32 %42 to float, !dbg !28
  %47 = bitcast i32 %43 to float, !dbg !28
  %48 = bitcast i32 %44 to float, !dbg !28
  %49 = getelementptr float, ptr addrspace(1) %3, i64 %36, !dbg !29
  %50 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %49, i1 %23) #4, !dbg !30
  %51 = getelementptr float, ptr addrspace(1) %4, i64 %36, !dbg !31
  %52 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %51, i1 %23) #4, !dbg !32
  %53 = fadd float %45, 0x3EE4F8B580000000, !dbg !33
  %54 = fadd float %46, 0x3EE4F8B580000000, !dbg !33
  %55 = fadd float %47, 0x3EE4F8B580000000, !dbg !33
  %56 = fadd float %48, 0x3EE4F8B580000000, !dbg !33
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i = icmp eq i32 %57, 0, !dbg !34
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i = icmp eq i32 %58, 0, !dbg !34
  br i1 %.not.i, label %64, label %59, !dbg !34

59:                                               ; preds = %8
  br i1 %.not1.i, label %62, label %60, !dbg !34

60:                                               ; preds = %59
  %61 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %53) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

62:                                               ; preds = %59
  %63 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %53) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

64:                                               ; preds = %8
  br i1 %.not1.i, label %67, label %65, !dbg !34

65:                                               ; preds = %64
  %66 = tail call float @llvm.nvvm.sqrt.rn.f(float %53) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

67:                                               ; preds = %64
  %68 = tail call float @llvm.nvvm.sqrt.approx.f(float %53) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

__nv_sqrtf.exit:                                  ; preds = %60, %62, %65, %67
  %.0.i = phi float [ %61, %60 ], [ %63, %62 ], [ %66, %65 ], [ %68, %67 ], !dbg !34
  %69 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i18 = icmp eq i32 %69, 0, !dbg !34
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i21 = icmp eq i32 %70, 0, !dbg !34
  br i1 %.not.i18, label %76, label %71, !dbg !34

71:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i21, label %74, label %72, !dbg !34

72:                                               ; preds = %71
  %73 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %54) #4, !dbg !34
  br label %__nv_sqrtf.exit22, !dbg !34

74:                                               ; preds = %71
  %75 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %54) #4, !dbg !34
  br label %__nv_sqrtf.exit22, !dbg !34

76:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i21, label %79, label %77, !dbg !34

77:                                               ; preds = %76
  %78 = tail call float @llvm.nvvm.sqrt.rn.f(float %54) #4, !dbg !34
  br label %__nv_sqrtf.exit22, !dbg !34

79:                                               ; preds = %76
  %80 = tail call float @llvm.nvvm.sqrt.approx.f(float %54) #4, !dbg !34
  br label %__nv_sqrtf.exit22, !dbg !34

__nv_sqrtf.exit22:                                ; preds = %72, %74, %77, %79
  %.0.i20 = phi float [ %73, %72 ], [ %75, %74 ], [ %78, %77 ], [ %80, %79 ], !dbg !34
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i23 = icmp eq i32 %81, 0, !dbg !34
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i26 = icmp eq i32 %82, 0, !dbg !34
  br i1 %.not.i23, label %88, label %83, !dbg !34

83:                                               ; preds = %__nv_sqrtf.exit22
  br i1 %.not1.i26, label %86, label %84, !dbg !34

84:                                               ; preds = %83
  %85 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %55) #4, !dbg !34
  br label %__nv_sqrtf.exit27, !dbg !34

86:                                               ; preds = %83
  %87 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %55) #4, !dbg !34
  br label %__nv_sqrtf.exit27, !dbg !34

88:                                               ; preds = %__nv_sqrtf.exit22
  br i1 %.not1.i26, label %91, label %89, !dbg !34

89:                                               ; preds = %88
  %90 = tail call float @llvm.nvvm.sqrt.rn.f(float %55) #4, !dbg !34
  br label %__nv_sqrtf.exit27, !dbg !34

91:                                               ; preds = %88
  %92 = tail call float @llvm.nvvm.sqrt.approx.f(float %55) #4, !dbg !34
  br label %__nv_sqrtf.exit27, !dbg !34

__nv_sqrtf.exit27:                                ; preds = %84, %86, %89, %91
  %.0.i25 = phi float [ %85, %84 ], [ %87, %86 ], [ %90, %89 ], [ %92, %91 ], !dbg !34
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i28 = icmp eq i32 %93, 0, !dbg !34
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i31 = icmp eq i32 %94, 0, !dbg !34
  br i1 %.not.i28, label %100, label %95, !dbg !34

95:                                               ; preds = %__nv_sqrtf.exit27
  br i1 %.not1.i31, label %98, label %96, !dbg !34

96:                                               ; preds = %95
  %97 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %56) #4, !dbg !34
  br label %__nv_sqrtf.exit32, !dbg !34

98:                                               ; preds = %95
  %99 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %56) #4, !dbg !34
  br label %__nv_sqrtf.exit32, !dbg !34

100:                                              ; preds = %__nv_sqrtf.exit27
  br i1 %.not1.i31, label %103, label %101, !dbg !34

101:                                              ; preds = %100
  %102 = tail call float @llvm.nvvm.sqrt.rn.f(float %56) #4, !dbg !34
  br label %__nv_sqrtf.exit32, !dbg !34

103:                                              ; preds = %100
  %104 = tail call float @llvm.nvvm.sqrt.approx.f(float %56) #4, !dbg !34
  br label %__nv_sqrtf.exit32, !dbg !34

__nv_sqrtf.exit32:                                ; preds = %96, %98, %101, %103
  %.0.i30 = phi float [ %97, %96 ], [ %99, %98 ], [ %102, %101 ], [ %104, %103 ], !dbg !34
  %105 = extractvalue { i32, i32, i32, i32 } %35, 3, !dbg !24
  %106 = extractvalue { i32, i32, i32, i32 } %38, 3, !dbg !26
  %107 = extractvalue { i32, i32, i32, i32 } %35, 2, !dbg !24
  %108 = extractvalue { i32, i32, i32, i32 } %38, 2, !dbg !26
  %109 = extractvalue { i32, i32, i32, i32 } %35, 1, !dbg !24
  %110 = extractvalue { i32, i32, i32, i32 } %38, 1, !dbg !26
  %111 = extractvalue { i32, i32, i32, i32 } %35, 0, !dbg !24
  %112 = extractvalue { i32, i32, i32, i32 } %38, 0, !dbg !26
  %113 = extractvalue { i32, i32, i32, i32 } %34, 3, !dbg !24
  %114 = extractvalue { i32, i32, i32, i32 } %34, 2, !dbg !24
  %115 = extractvalue { i32, i32, i32, i32 } %34, 1, !dbg !24
  %116 = extractvalue { i32, i32, i32, i32 } %34, 0, !dbg !24
  %117 = extractvalue { i32, i32, i32, i32 } %52, 3, !dbg !32
  %118 = extractvalue { i32, i32, i32, i32 } %52, 2, !dbg !32
  %119 = extractvalue { i32, i32, i32, i32 } %52, 1, !dbg !32
  %120 = extractvalue { i32, i32, i32, i32 } %52, 0, !dbg !32
  %121 = extractvalue { i32, i32, i32, i32 } %50, 3, !dbg !30
  %122 = extractvalue { i32, i32, i32, i32 } %50, 2, !dbg !30
  %123 = extractvalue { i32, i32, i32, i32 } %50, 1, !dbg !30
  %124 = extractvalue { i32, i32, i32, i32 } %50, 0, !dbg !30
  %125 = lshr i32 %11, 2, !dbg !17
  %126 = and i32 %125, 31, !dbg !17
  %127 = or disjoint i32 %126, %20, !dbg !18
  %128 = or disjoint i32 %127, 32, !dbg !18
  %129 = icmp slt i32 %128, 512, !dbg !19
  %130 = and i32 %14, 12, !dbg !12
  %131 = or disjoint i32 %10, %130, !dbg !13
  %132 = icmp slt i32 %131, 16, !dbg !14
  %133 = and i1 %132, %129, !dbg !23
  %134 = icmp slt i32 %127, 512, !dbg !19
  %135 = and i1 %132, %134, !dbg !23
  %136 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !35
  %137 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i20) #4, !dbg !35
  %138 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i25) #4, !dbg !35
  %139 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i30) #4, !dbg !35
  %140 = insertelement <4 x i32> poison, i32 %106, i64 0, !dbg !26
  %141 = insertelement <4 x i32> %140, i32 %108, i64 1, !dbg !26
  %142 = insertelement <4 x i32> %141, i32 %110, i64 2, !dbg !26
  %143 = insertelement <4 x i32> %142, i32 %112, i64 3, !dbg !26
  %144 = bitcast <4 x i32> %143 to <4 x float>, !dbg !26
  %145 = shufflevector <4 x float> %144, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !26
  %146 = insertelement <8 x i32> poison, i32 %105, i64 0, !dbg !24
  %147 = insertelement <8 x i32> %146, i32 %107, i64 1, !dbg !24
  %148 = insertelement <8 x i32> %147, i32 %109, i64 2, !dbg !24
  %149 = insertelement <8 x i32> %148, i32 %111, i64 3, !dbg !24
  %150 = insertelement <8 x i32> %149, i32 %113, i64 4, !dbg !24
  %151 = insertelement <8 x i32> %150, i32 %114, i64 5, !dbg !24
  %152 = insertelement <8 x i32> %151, i32 %115, i64 6, !dbg !24
  %153 = insertelement <8 x i32> %152, i32 %116, i64 7, !dbg !24
  %154 = bitcast <8 x i32> %153 to <8 x float>, !dbg !24
  %155 = fsub <8 x float> %154, %145, !dbg !36
  %156 = insertelement <4 x i32> poison, i32 %117, i64 0, !dbg !32
  %157 = insertelement <4 x i32> %156, i32 %118, i64 1, !dbg !32
  %158 = insertelement <4 x i32> %157, i32 %119, i64 2, !dbg !32
  %159 = insertelement <4 x i32> %158, i32 %120, i64 3, !dbg !32
  %160 = bitcast <4 x i32> %159 to <4 x float>, !dbg !32
  %161 = shufflevector <4 x float> %160, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !32
  %162 = insertelement <4 x i32> poison, i32 %121, i64 0, !dbg !30
  %163 = insertelement <4 x i32> %162, i32 %122, i64 1, !dbg !30
  %164 = insertelement <4 x i32> %163, i32 %123, i64 2, !dbg !30
  %165 = insertelement <4 x i32> %164, i32 %124, i64 3, !dbg !30
  %166 = bitcast <4 x i32> %165 to <4 x float>, !dbg !30
  %167 = shufflevector <4 x float> %166, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !30
  %168 = insertelement <8 x float> poison, float %139, i64 0, !dbg !37
  %169 = insertelement <8 x float> %168, float %138, i64 1, !dbg !37
  %170 = insertelement <8 x float> %169, float %137, i64 2, !dbg !37
  %171 = insertelement <8 x float> %170, float %136, i64 3, !dbg !37
  %172 = shufflevector <8 x float> %171, <8 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !37
  %173 = fmul <8 x float> %155, %172, !dbg !37
  %174 = fmul <8 x float> %173, %167, !dbg !38
  %175 = fadd <8 x float> %174, %161, !dbg !39
  %176 = fcmp ogt <8 x float> %175, zeroinitializer, !dbg !40
  %177 = extractelement <8 x float> %175, i64 7, !dbg !41
  %178 = fmul float %177, 0x3FB99999A0000000, !dbg !42
  %179 = extractelement <8 x float> %175, i64 6, !dbg !41
  %180 = fmul float %179, 0x3FB99999A0000000, !dbg !42
  %181 = extractelement <8 x float> %175, i64 5, !dbg !41
  %182 = fmul float %181, 0x3FB99999A0000000, !dbg !42
  %183 = extractelement <8 x float> %175, i64 4, !dbg !41
  %184 = fmul float %183, 0x3FB99999A0000000, !dbg !42
  %185 = extractelement <8 x float> %175, i64 3, !dbg !41
  %186 = fmul float %185, 0x3FB99999A0000000, !dbg !42
  %187 = extractelement <8 x float> %175, i64 2, !dbg !41
  %188 = fmul float %187, 0x3FB99999A0000000, !dbg !42
  %189 = extractelement <8 x float> %175, i64 1, !dbg !41
  %190 = fmul float %189, 0x3FB99999A0000000, !dbg !42
  %191 = extractelement <8 x float> %175, i64 0, !dbg !41
  %192 = fmul float %191, 0x3FB99999A0000000, !dbg !42
  %193 = extractelement <8 x i1> %176, i64 7, !dbg !41
  %194 = select i1 %193, float %177, float %178, !dbg !41
  %195 = extractelement <8 x i1> %176, i64 6, !dbg !41
  %196 = select i1 %195, float %179, float %180, !dbg !41
  %197 = extractelement <8 x i1> %176, i64 5, !dbg !41
  %198 = select i1 %197, float %181, float %182, !dbg !41
  %199 = extractelement <8 x i1> %176, i64 4, !dbg !41
  %200 = select i1 %199, float %183, float %184, !dbg !41
  %201 = extractelement <8 x i1> %176, i64 3, !dbg !41
  %202 = select i1 %201, float %185, float %186, !dbg !41
  %203 = extractelement <8 x i1> %176, i64 2, !dbg !41
  %204 = select i1 %203, float %187, float %188, !dbg !41
  %205 = extractelement <8 x i1> %176, i64 1, !dbg !41
  %206 = select i1 %205, float %189, float %190, !dbg !41
  %207 = extractelement <8 x i1> %176, i64 0, !dbg !41
  %208 = select i1 %207, float %191, float %192, !dbg !41
  %209 = shl i32 %127, 2, !dbg !43
  %210 = shl i32 %128, 2, !dbg !43
  %211 = shl i32 %131, 9, !dbg !44
  %212 = add i32 %209, %211, !dbg !45
  %213 = add i32 %210, %211, !dbg !45
  %214 = sext i32 %212 to i64, !dbg !46
  %215 = getelementptr float, ptr addrspace(1) %5, i64 %214, !dbg !46
  %216 = sext i32 %213 to i64, !dbg !46
  %217 = getelementptr float, ptr addrspace(1) %5, i64 %216, !dbg !46
  %218 = shl i32 %11, 6, !dbg !47
  %219 = and i32 %218, 960, !dbg !47
  %220 = or disjoint i32 %219, %13, !dbg !47
  %221 = and i32 %14, 508, !dbg !47
  %222 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %219, !dbg !47
  %223 = getelementptr float, ptr addrspace(3) %222, i32 %220, !dbg !47
  %224 = bitcast float %194 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %223, <1 x i32> %224, i1 true) #4, !dbg !47
  %225 = or disjoint i32 %220, 16, !dbg !47
  %226 = lshr i32 %225, 2, !dbg !47
  %227 = and i32 %226, 244, !dbg !47
  %228 = getelementptr float, ptr addrspace(3) @global_smem, i32 %227, !dbg !47
  %229 = getelementptr float, ptr addrspace(3) %228, i32 %225, !dbg !47
  %230 = bitcast float %196 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %229, <1 x i32> %230, i1 true) #4, !dbg !47
  %231 = or disjoint i32 %220, 32, !dbg !47
  %232 = lshr i32 %231, 2, !dbg !47
  %233 = and i32 %232, 248, !dbg !47
  %234 = getelementptr float, ptr addrspace(3) @global_smem, i32 %233, !dbg !47
  %235 = getelementptr float, ptr addrspace(3) %234, i32 %231, !dbg !47
  %236 = bitcast float %198 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %235, <1 x i32> %236, i1 true) #4, !dbg !47
  %237 = or disjoint i32 %220, 48, !dbg !47
  %238 = lshr i32 %237, 2, !dbg !47
  %239 = and i32 %238, 252, !dbg !47
  %240 = getelementptr float, ptr addrspace(3) @global_smem, i32 %239, !dbg !47
  %241 = getelementptr float, ptr addrspace(3) %240, i32 %237, !dbg !47
  %242 = bitcast float %200 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %241, <1 x i32> %242, i1 true) #4, !dbg !47
  %243 = or disjoint i32 %220, 8, !dbg !47
  %244 = getelementptr float, ptr addrspace(3) %222, i32 %243, !dbg !47
  %245 = bitcast float %202 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %244, <1 x i32> %245, i1 true) #4, !dbg !47
  %246 = or disjoint i32 %220, 24, !dbg !47
  %247 = lshr i32 %246, 2, !dbg !47
  %248 = and i32 %247, 244, !dbg !47
  %249 = getelementptr float, ptr addrspace(3) @global_smem, i32 %248, !dbg !47
  %250 = getelementptr float, ptr addrspace(3) %249, i32 %246, !dbg !47
  %251 = bitcast float %204 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %250, <1 x i32> %251, i1 true) #4, !dbg !47
  %252 = or disjoint i32 %220, 40, !dbg !47
  %253 = lshr i32 %252, 2, !dbg !47
  %254 = and i32 %253, 248, !dbg !47
  %255 = getelementptr float, ptr addrspace(3) @global_smem, i32 %254, !dbg !47
  %256 = getelementptr float, ptr addrspace(3) %255, i32 %252, !dbg !47
  %257 = bitcast float %206 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %256, <1 x i32> %257, i1 true) #4, !dbg !47
  %258 = or disjoint i32 %220, 56, !dbg !47
  %259 = lshr i32 %258, 2, !dbg !47
  %260 = and i32 %259, 252, !dbg !47
  %261 = getelementptr float, ptr addrspace(3) @global_smem, i32 %260, !dbg !47
  %262 = getelementptr float, ptr addrspace(3) %261, i32 %258, !dbg !47
  %263 = bitcast float %208 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %262, <1 x i32> %263, i1 true) #4, !dbg !47
  tail call void @llvm.nvvm.barrier0(), !dbg !47
  %264 = and i32 %11, 124, !dbg !47
  %265 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %264, !dbg !47
  %266 = getelementptr inbounds float, ptr addrspace(3) %265, i32 %221, !dbg !47
  %267 = or disjoint i32 %221, 512, !dbg !47
  %268 = lshr exact i32 %267, 2, !dbg !47
  %269 = and i32 %268, 252, !dbg !47
  %270 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %269, !dbg !47
  %271 = getelementptr inbounds float, ptr addrspace(3) %270, i32 %267, !dbg !47
  %272 = load <4 x i32>, ptr addrspace(3) %271, align 16, !dbg !47
  %.extract = load i32, ptr addrspace(3) %266, align 16, !dbg !47
  %273 = getelementptr inbounds i8, ptr addrspace(3) %266, i32 4, !dbg !47
  %.extract11 = load i32, ptr addrspace(3) %273, align 4, !dbg !47
  %274 = getelementptr inbounds i8, ptr addrspace(3) %266, i32 8, !dbg !47
  %.extract12 = load i32, ptr addrspace(3) %274, align 8, !dbg !47
  %275 = getelementptr inbounds i8, ptr addrspace(3) %266, i32 12, !dbg !47
  %.extract13 = load i32, ptr addrspace(3) %275, align 4, !dbg !47
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract11, i32 %.extract12, i32 %.extract13, ptr addrspace(1) %215, i1 %135) #4, !dbg !47
  %.extract14 = extractelement <4 x i32> %272, i64 0, !dbg !47
  %.extract15 = extractelement <4 x i32> %272, i64 1, !dbg !47
  %.extract16 = extractelement <4 x i32> %272, i64 2, !dbg !47
  %.extract17 = extractelement <4 x i32> %272, i64 3, !dbg !47
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract14, i32 %.extract15, i32 %.extract16, i32 %.extract17, ptr addrspace(1) %217, i1 %133) #4, !dbg !47
  ret void, !dbg !48
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py", directory: "inductor_cache/t2")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 32, column: 39, scope: !7)
!21 = !DILocation(line: 32, column: 35, scope: !7)
!22 = !DILocation(line: 32, column: 30, scope: !7)
!23 = !DILocation(line: 32, column: 52, scope: !7)
!24 = !DILocation(line: 32, column: 44, scope: !7)
!25 = !DILocation(line: 33, column: 30, scope: !7)
!26 = !DILocation(line: 33, column: 35, scope: !7)
!27 = !DILocation(line: 34, column: 30, scope: !7)
!28 = !DILocation(line: 34, column: 35, scope: !7)
!29 = !DILocation(line: 35, column: 31, scope: !7)
!30 = !DILocation(line: 35, column: 36, scope: !7)
!31 = !DILocation(line: 36, column: 31, scope: !7)
!32 = !DILocation(line: 36, column: 36, scope: !7)
!33 = !DILocation(line: 39, column: 18, scope: !7)
!34 = !DILocation(line: 40, column: 26, scope: !7)
!35 = !DILocation(line: 42, column: 18, scope: !7)
!36 = !DILocation(line: 37, column: 18, scope: !7)
!37 = !DILocation(line: 45, column: 19, scope: !7)
!38 = !DILocation(line: 46, column: 20, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 49, column: 20, scope: !7)
!41 = !DILocation(line: 52, column: 35, scope: !7)
!42 = !DILocation(line: 51, column: 20, scope: !7)
!43 = !DILocation(line: 53, column: 32, scope: !7)
!44 = !DILocation(line: 53, column: 42, scope: !7)
!45 = !DILocation(line: 53, column: 37, scope: !7)
!46 = !DILocation(line: 53, column: 25, scope: !7)
!47 = !DILocation(line: 53, column: 54, scope: !7)
!48 = !DILocation(line: 53, column: 4, scope: !7)
