<stg><name>aesl_mux_load_4_1125</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:1  %training_id_read = call i13 @_ssdm_op_Read.ap_fifo.i13P(i13* %training_id)

]]></Node>
<StgValue><ssdm name="training_id_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="13">
<![CDATA[
entry_ifconv:2  %tmp = trunc i13 %training_id_read to i2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3  %newIndex_i = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %training_id_read, i32 2, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="11">
<![CDATA[
entry_ifconv:4  %newIndex1_i = zext i11 %newIndex_i to i64

]]></Node>
<StgValue><ssdm name="newIndex1_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:5  %label_local_V_3_addr = getelementptr [1125 x i8]* %label_local_V_3, i64 0, i64 %newIndex1_i

]]></Node>
<StgValue><ssdm name="label_local_V_3_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="11">
<![CDATA[
entry_ifconv:6  %label_local_V_3_load = load i8* %label_local_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="label_local_V_3_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:7  %label_local_V_0_addr = getelementptr [1125 x i8]* %label_local_V_0, i64 0, i64 %newIndex1_i

]]></Node>
<StgValue><ssdm name="label_local_V_0_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="11">
<![CDATA[
entry_ifconv:8  %label_local_V_0_load = load i8* %label_local_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="label_local_V_0_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:9  %label_local_V_1_addr = getelementptr [1125 x i8]* %label_local_V_1, i64 0, i64 %newIndex1_i

]]></Node>
<StgValue><ssdm name="label_local_V_1_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="11">
<![CDATA[
entry_ifconv:10  %label_local_V_1_load = load i8* %label_local_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="label_local_V_1_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:11  %label_local_V_2_addr = getelementptr [1125 x i8]* %label_local_V_2, i64 0, i64 %newIndex1_i

]]></Node>
<StgValue><ssdm name="label_local_V_2_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="11">
<![CDATA[
entry_ifconv:12  %label_local_V_2_load = load i8* %label_local_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="label_local_V_2_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry_ifconv:0  call void (...)* @_ssdm_op_SpecInterface(i13* %training_id, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="11">
<![CDATA[
entry_ifconv:6  %label_local_V_3_load = load i8* %label_local_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="label_local_V_3_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="11">
<![CDATA[
entry_ifconv:8  %label_local_V_0_load = load i8* %label_local_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="label_local_V_0_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="11">
<![CDATA[
entry_ifconv:10  %label_local_V_1_load = load i8* %label_local_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="label_local_V_1_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="11">
<![CDATA[
entry_ifconv:12  %label_local_V_2_load = load i8* %label_local_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="label_local_V_2_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:13  %sel_tmp = icmp eq i2 %tmp, 0

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:14  %sel_tmp2 = icmp eq i2 %tmp, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:15  %sel_tmp4 = icmp eq i2 %tmp, -2

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:16  %newSel = select i1 %sel_tmp4, i8 %label_local_V_2_load, i8 %label_local_V_1_load

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:17  %or_cond = or i1 %sel_tmp4, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:18  %newSel6 = select i1 %sel_tmp, i8 %label_local_V_0_load, i8 %label_local_V_3_load

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:19  %newSel8 = select i1 %or_cond, i8 %newSel, i8 %newSel6

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:20  call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %return_r, i8 %newSel8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
entry_ifconv:21  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
