// Seed: 3759204848
module module_0;
  assign id_1 = id_1;
  assign module_2.type_2 = 0;
  wire id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 ();
  assign id_1 = id_1;
  assign id_1 = 1;
  reg id_2 = 'b0;
  initial id_2 = id_1;
  reg id_3;
  always @(id_1)
    if (1);
    else begin : LABEL_0
      if (1) begin : LABEL_0
        id_3 <= 1;
      end
      $display(1, 1);
    end
  module_0 modCall_1 ();
  always_comb #1 id_1 <= 1;
endmodule
module module_2 (
    output tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    input supply0 id_3
);
  wor id_5, id_6;
  assign id_5 = 1'h0;
  module_0 modCall_1 ();
  wire id_7;
endmodule
