Analysis & Synthesis report for VGAcontroler
Tue May 16 00:05:15 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated
 15. Source assignments for video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated
 16. Source assignments for video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated
 17. Parameter Settings for User Entity Instance: video_controller:VGA|clock_divider:vga_clock_gen
 18. Parameter Settings for User Entity Instance: video_controller:VGA|sram:vamo_r
 19. Parameter Settings for User Entity Instance: video_controller:VGA|sram:vamo_g
 20. Parameter Settings for User Entity Instance: video_controller:VGA|sram:vamo_b
 21. Parameter Settings for Inferred Entity Instance: video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0
 22. Parameter Settings for Inferred Entity Instance: video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0
 23. Parameter Settings for Inferred Entity Instance: video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "video_controller:VGA|sram:vamo_b"
 26. Port Connectivity Checks: "video_controller:VGA|sram:vamo_g"
 27. Port Connectivity Checks: "video_controller:VGA|sram:vamo_r"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 16 00:05:15 2023          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; VGAcontroler                                   ;
; Top-level Entity Name           ; VGAcontroler                                   ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 78                                             ;
; Total pins                      ; 36                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,160,000                                      ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VGAcontroler       ; VGAcontroler       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                        ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; video_controller.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv                        ;         ;
; vertical_counter.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/vertical_counter.sv                        ;         ;
; sram.sv                                    ; yes             ; User SystemVerilog HDL File                           ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/sram.sv                                    ;         ;
; horizontal_counter.sv                      ; yes             ; User SystemVerilog HDL File                           ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/horizontal_counter.sv                      ;         ;
; clock_divider.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/clock_divider.sv                           ;         ;
; VGAcontroler.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv                            ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; /home/ridivi/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; /home/ridivi/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; /home/ridivi/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; /home/ridivi/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal221.inc                             ; yes             ; Megafunction                                          ; /home/ridivi/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                  ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; /home/ridivi/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; /home/ridivi/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; /home/ridivi/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; /home/ridivi/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_ffd1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/altsyncram_ffd1.tdf                     ;         ;
; db/VGAcontroler.ram0_sram_a191c965.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/VGAcontroler.ram0_sram_a191c965.hdl.mif ;         ;
; db/decode_h2a.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/decode_h2a.tdf                          ;         ;
; db/mux_8hb.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/mux_8hb.tdf                             ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 196            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 294            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 96             ;
;     -- 5 input functions                    ; 46             ;
;     -- 4 input functions                    ; 14             ;
;     -- <=3 input functions                  ; 137            ;
;                                             ;                ;
; Dedicated logic registers                   ; 78             ;
;                                             ;                ;
; I/O pins                                    ; 36             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2160000        ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 309            ;
; Total fan-out                               ; 5450           ;
; Average fan-out                             ; 7.69           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |VGAcontroler                                ; 294 (0)             ; 78 (0)                    ; 2160000           ; 1          ; 36   ; 0            ; |VGAcontroler                                                                                                                      ; VGAcontroler       ; work         ;
;    |video_controller:VGA|                    ; 294 (156)           ; 78 (0)                    ; 2160000           ; 1          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA                                                                                                 ; video_controller   ; work         ;
;       |clock_divider:vga_clock_gen|          ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|clock_divider:vga_clock_gen                                                                     ; clock_divider      ; work         ;
;       |horizontal_counter:vga_horizontal|    ; 21 (21)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|horizontal_counter:vga_horizontal                                                               ; horizontal_counter ; work         ;
;       |sram:vamo_b|                          ; 16 (0)              ; 4 (0)                     ; 720000            ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_b                                                                                     ; sram               ; work         ;
;          |altsyncram:memory_array_rtl_0|     ; 16 (0)              ; 4 (0)                     ; 720000            ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0                                                       ; altsyncram         ; work         ;
;             |altsyncram_ffd1:auto_generated| ; 16 (0)              ; 4 (4)                     ; 720000            ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated                        ; altsyncram_ffd1    ; work         ;
;                |mux_8hb:mux2|                ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|mux_8hb:mux2           ; mux_8hb            ; work         ;
;       |sram:vamo_g|                          ; 16 (0)              ; 4 (0)                     ; 720000            ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_g                                                                                     ; sram               ; work         ;
;          |altsyncram:memory_array_rtl_0|     ; 16 (0)              ; 4 (0)                     ; 720000            ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0                                                       ; altsyncram         ; work         ;
;             |altsyncram_ffd1:auto_generated| ; 16 (0)              ; 4 (4)                     ; 720000            ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated                        ; altsyncram_ffd1    ; work         ;
;                |mux_8hb:mux2|                ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|mux_8hb:mux2           ; mux_8hb            ; work         ;
;       |sram:vamo_r|                          ; 27 (0)              ; 4 (0)                     ; 720000            ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_r                                                                                     ; sram               ; work         ;
;          |altsyncram:memory_array_rtl_0|     ; 27 (0)              ; 4 (0)                     ; 720000            ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0                                                       ; altsyncram         ; work         ;
;             |altsyncram_ffd1:auto_generated| ; 27 (0)              ; 4 (4)                     ; 720000            ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated                        ; altsyncram_ffd1    ; work         ;
;                |decode_h2a:rden_decode|      ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|decode_h2a:rden_decode ; decode_h2a         ; work         ;
;                |mux_8hb:mux2|                ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|mux_8hb:mux2           ; mux_8hb            ; work         ;
;       |vertical_counter:vga_Vertical|        ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |VGAcontroler|video_controller:VGA|vertical_counter:vga_Vertical                                                                   ; vertical_counter   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; Name                                                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                        ;
+----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 90000        ; 8            ; --           ; --           ; 720000 ; db/VGAcontroler.ram0_sram_a191c965.hdl.mif ;
; video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 90000        ; 8            ; --           ; --           ; 720000 ; db/VGAcontroler.ram0_sram_a191c965.hdl.mif ;
; video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 90000        ; 8            ; --           ; --           ; 720000 ; db/VGAcontroler.ram0_sram_a191c965.hdl.mif ;
+----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; video_controller:VGA|address[15]                    ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[14]                    ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[13]                    ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[16]                    ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[0]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[1]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[2]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[3]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[4]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[5]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[6]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[7]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[8]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[9]                     ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[10]                    ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[11]                    ; video_controller:VGA|address[11] ; yes                    ;
; video_controller:VGA|address[12]                    ; video_controller:VGA|address[11] ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                 ;
+-------------------------------------------------+-----------------------------------------------------+------+
; Register Name                                   ; Megafunction                                        ; Type ;
+-------------------------------------------------+-----------------------------------------------------+------+
; video_controller:VGA|sram:vamo_b|sram_out[0..7] ; video_controller:VGA|sram:vamo_b|memory_array_rtl_0 ; RAM  ;
; video_controller:VGA|sram:vamo_g|sram_out[0..7] ; video_controller:VGA|sram:vamo_g|memory_array_rtl_0 ; RAM  ;
; video_controller:VGA|sram:vamo_r|sram_out[0..7] ; video_controller:VGA|sram:vamo_r|memory_array_rtl_0 ; RAM  ;
+-------------------------------------------------+-----------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |VGAcontroler|video_controller:VGA|red[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_ffd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_controller:VGA|clock_divider:vga_clock_gen ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; div_value      ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_controller:VGA|sram:vamo_r                                               ;
+----------------+-------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                     ; Type           ;
+----------------+-------------------------------------------------------------------------------------------+----------------+
; ADDRESS_WIDTH  ; 18                                                                                        ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                         ; Signed Integer ;
; DEPTH          ; 90000                                                                                     ; Signed Integer ;
; MEMFILE        ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/Image processing/imageOutput.txt ; String         ;
+----------------+-------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_controller:VGA|sram:vamo_g                                               ;
+----------------+-------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                     ; Type           ;
+----------------+-------------------------------------------------------------------------------------------+----------------+
; ADDRESS_WIDTH  ; 18                                                                                        ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                         ; Signed Integer ;
; DEPTH          ; 90000                                                                                     ; Signed Integer ;
; MEMFILE        ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/Image processing/imageOutput.txt ; String         ;
+----------------+-------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_controller:VGA|sram:vamo_b                                               ;
+----------------+-------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                     ; Type           ;
+----------------+-------------------------------------------------------------------------------------------+----------------+
; ADDRESS_WIDTH  ; 18                                                                                        ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                         ; Signed Integer ;
; DEPTH          ; 90000                                                                                     ; Signed Integer ;
; MEMFILE        ; /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/Image processing/imageOutput.txt ; String         ;
+----------------+-------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0 ;
+------------------------------------+--------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                      ; Type                          ;
+------------------------------------+--------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                       ;
; WIDTH_A                            ; 8                                          ; Untyped                       ;
; WIDTHAD_A                          ; 17                                         ; Untyped                       ;
; NUMWORDS_A                         ; 90000                                      ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                       ;
; WIDTH_B                            ; 1                                          ; Untyped                       ;
; WIDTHAD_B                          ; 1                                          ; Untyped                       ;
; NUMWORDS_B                         ; 1                                          ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                       ;
; BYTE_SIZE                          ; 8                                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                       ;
; INIT_FILE                          ; db/VGAcontroler.ram0_sram_a191c965.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ffd1                            ; Untyped                       ;
+------------------------------------+--------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0 ;
+------------------------------------+--------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                      ; Type                          ;
+------------------------------------+--------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                       ;
; WIDTH_A                            ; 8                                          ; Untyped                       ;
; WIDTHAD_A                          ; 17                                         ; Untyped                       ;
; NUMWORDS_A                         ; 90000                                      ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                       ;
; WIDTH_B                            ; 1                                          ; Untyped                       ;
; WIDTHAD_B                          ; 1                                          ; Untyped                       ;
; NUMWORDS_B                         ; 1                                          ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                       ;
; BYTE_SIZE                          ; 8                                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                       ;
; INIT_FILE                          ; db/VGAcontroler.ram0_sram_a191c965.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ffd1                            ; Untyped                       ;
+------------------------------------+--------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0 ;
+------------------------------------+--------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                      ; Type                          ;
+------------------------------------+--------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                       ;
; WIDTH_A                            ; 8                                          ; Untyped                       ;
; WIDTHAD_A                          ; 17                                         ; Untyped                       ;
; NUMWORDS_A                         ; 90000                                      ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                       ;
; WIDTH_B                            ; 1                                          ; Untyped                       ;
; WIDTHAD_B                          ; 1                                          ; Untyped                       ;
; NUMWORDS_B                         ; 1                                          ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                       ;
; BYTE_SIZE                          ; 8                                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                       ;
; INIT_FILE                          ; db/VGAcontroler.ram0_sram_a191c965.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ffd1                            ; Untyped                       ;
+------------------------------------+--------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 3                                                              ;
; Entity Instance                           ; video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 90000                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 90000                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 90000                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_controller:VGA|sram:vamo_b"                                                                                                                                                          ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address       ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (18 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rw            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rw[-1]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sram_in       ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (8 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sram_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_controller:VGA|sram:vamo_g"                                                                                                                                                          ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address       ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (18 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rw            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rw[-1]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sram_in       ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (8 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sram_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_controller:VGA|sram:vamo_r"                                                                                                                                                          ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address       ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (18 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rw            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rw[-1]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sram_in       ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (8 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sram_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 78                          ;
;     ENA SCLR          ; 16                          ;
;     SCLR              ; 48                          ;
;     plain             ; 14                          ;
; arriav_lcell_comb     ; 312                         ;
;     arith             ; 97                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 96                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 197                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 46                          ;
;         6 data inputs ; 96                          ;
;     shared            ; 17                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 16                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 36                          ;
; stratixv_ram_block    ; 264                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 3.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Tue May 16 00:03:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGAcontroler -c VGAcontroler
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file video_controller.sv
    Info (12023): Found entity 1: video_controller File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vertical_counter.sv
    Info (12023): Found entity 1: vertical_counter File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/vertical_counter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sram.sv
    Info (12023): Found entity 1: sram File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/sram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_counter.sv
    Info (12023): Found entity 1: horizontal_counter File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/horizontal_counter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/clock_divider.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file VGAcontroler.sv
    Info (12023): Found entity 1: VGAcontroler File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file selector.sv
    Info (12023): Found entity 1: selector File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file contador.sv
    Info (12023): Found entity 1: contador File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/contador.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: timer File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/timer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: sign_extend File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/sign_extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jump_unit.sv
    Info (12023): Found entity 1: jump_unit File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/jump_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoryAccess.sv
    Info (12023): Found entity 1: memoryAccess File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/memoryAccess.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoryController.sv
    Info (12023): Found entity 1: memoryController File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/memoryController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem_ram.sv
    Info (12023): Found entity 1: dmem_ram File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/dmem_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem_rom.sv
    Info (12023): Found entity 1: dmem_rom File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/dmem_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/mux_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1 File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/mux_4to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.sv
    Info (12023): Found entity 1: pc_register File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/pc_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_ex_mem.sv
    Info (12023): Found entity 1: segment_ex_mem File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/segment_ex_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_id_ex.sv
    Info (12023): Found entity 1: segment_id_ex File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/segment_id_ex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_if_id.sv
    Info (12023): Found entity 1: segment_if_id File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/segment_if_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_mem_wb.sv
    Info (12023): Found entity 1: segment_mem_wb File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/segment_mem_wb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem_seno.sv
    Info (12023): Found entity 1: dmem_seno File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/dmem_seno.sv Line: 1
Info (12127): Elaborating entity "VGAcontroler" for the top level hierarchy
Warning (10034): Output port "finish" at VGAcontroler.sv(14) has no driver File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 14
Warning (10034): Output port "counting" at VGAcontroler.sv(15) has no driver File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 15
Warning (10034): Output port "finish_30sec" at VGAcontroler.sv(17) has no driver File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 17
Info (12128): Elaborating entity "video_controller" for hierarchy "video_controller:VGA" File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 38
Warning (10036): Verilog HDL or VHDL warning at video_controller.sv(27): object "white" assigned a value but never read File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 27
Warning (10230): Verilog HDL assignment warning at video_controller.sv(64): truncated value with size 32 to match size of target (19) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 64
Warning (10230): Verilog HDL assignment warning at video_controller.sv(66): truncated value with size 32 to match size of target (8) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 66
Warning (10230): Verilog HDL assignment warning at video_controller.sv(67): truncated value with size 32 to match size of target (8) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 67
Warning (10230): Verilog HDL assignment warning at video_controller.sv(68): truncated value with size 32 to match size of target (8) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 68
Warning (10240): Verilog HDL Always Construct warning at video_controller.sv(58): inferring latch(es) for variable "address", which holds its previous value in one or more paths through the always construct File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at video_controller.sv(58): inferring latch(es) for variable "red", which holds its previous value in one or more paths through the always construct File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at video_controller.sv(58): inferring latch(es) for variable "green", which holds its previous value in one or more paths through the always construct File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at video_controller.sv(58): inferring latch(es) for variable "blue", which holds its previous value in one or more paths through the always construct File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "blue[0]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "blue[1]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "blue[2]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "blue[3]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "blue[4]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "blue[5]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "blue[6]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "blue[7]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "green[0]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "green[1]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "green[2]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "green[3]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "green[4]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "green[5]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "green[6]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "green[7]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "red[0]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "red[1]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "red[2]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "red[3]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "red[4]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "red[5]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "red[6]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "red[7]" at video_controller.sv(88) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 88
Info (10041): Inferred latch for "address[0]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[1]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[2]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[3]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[4]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[5]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[6]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[7]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[8]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[9]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[10]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[11]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[12]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[13]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[14]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[15]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[16]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[17]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (10041): Inferred latch for "address[18]" at video_controller.sv(58) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 58
Info (12128): Elaborating entity "clock_divider" for hierarchy "video_controller:VGA|clock_divider:vga_clock_gen" File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 32
Info (12128): Elaborating entity "horizontal_counter" for hierarchy "video_controller:VGA|horizontal_counter:vga_horizontal" File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 35
Warning (10230): Verilog HDL assignment warning at horizontal_counter.sv(12): truncated value with size 32 to match size of target (16) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/horizontal_counter.sv Line: 12
Info (12128): Elaborating entity "vertical_counter" for hierarchy "video_controller:VGA|vertical_counter:vga_Vertical" File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 36
Warning (10230): Verilog HDL assignment warning at vertical_counter.sv(13): truncated value with size 32 to match size of target (16) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/vertical_counter.sv Line: 13
Info (12128): Elaborating entity "sram" for hierarchy "video_controller:VGA|sram:vamo_r" File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv Line: 44
Warning (10850): Verilog HDL warning at sram.sv(11): number of words (129600) in memory file does not match the number of elements in the address range [0:89999] File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/sram.sv Line: 11
Warning (10230): Verilog HDL assignment warning at imageOutput.txt(1): truncated value with size 12 to match size of target (8) File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/Image processing/imageOutput.txt Line: 1
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_controller:VGA|sram:vamo_b|memory_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 90000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VGAcontroler.ram0_sram_a191c965.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_controller:VGA|sram:vamo_g|memory_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 90000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VGAcontroler.ram0_sram_a191c965.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_controller:VGA|sram:vamo_r|memory_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 90000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VGAcontroler.ram0_sram_a191c965.hdl.mif
Info (12130): Elaborated megafunction instantiation "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0"
Info (12133): Instantiated megafunction "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "90000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VGAcontroler.ram0_sram_a191c965.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffd1.tdf
    Info (12023): Found entity 1: altsyncram_ffd1 File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/altsyncram_ffd1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h2a.tdf
    Info (12023): Found entity 1: decode_h2a File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/decode_h2a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/mux_8hb.tdf Line: 23
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 12
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 13
    Warning (13410): Pin "finish" is stuck at GND File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 14
    Warning (13410): Pin "counting" is stuck at GND File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 15
    Warning (13410): Pin "finish_30sec" is stuck at GND File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/output_files/VGAcontroler.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "move" File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 3
    Warning (15610): No output dependent on input pin "select" File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv Line: 4
Info (21057): Implemented 608 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 307 logic cells
    Info (21064): Implemented 264 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 547 megabytes
    Info: Processing ended: Tue May 16 00:05:15 2023
    Info: Elapsed time: 00:02:00
    Info: Total CPU time (on all processors): 00:02:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/output_files/VGAcontroler.map.smsg.


