INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lawre/Downloads/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab4-Advanced/Problem_2_3_4/Problem_2_3_4.srcs/sim_1/new/Mealy_Sequence_Detector_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector_T
