{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 08 11:41:11 2023 " "Info: Processing started: Wed Feb 08 11:41:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_1210733 -c Project_1210733 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_1210733 -c Project_1210733" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_1210733.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUX_1210733.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_1210733 " "Info: Found entity 1: MUX_1210733" {  } { { "MUX_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/MUX_1210733.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD_SUB_1210733.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ADD_SUB_1210733.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_1210733 " "Info: Found entity 1: ADD_SUB_1210733" {  } { { "ADD_SUB_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ADD_SUB_1210733.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULTIP_DIV_1210733.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MULTIP_DIV_1210733.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIP_DIV_1210733 " "Info: Found entity 1: MULTIP_DIV_1210733" {  } { { "MULTIP_DIV_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/MULTIP_DIV_1210733.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NAND_1210733.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NAND_1210733.v" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_1210733 " "Info: Found entity 1: NAND_1210733" {  } { { "NAND_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/NAND_1210733.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NOT_1210733.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NOT_1210733.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_1210733 " "Info: Found entity 1: NOT_1210733" {  } { { "NOT_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/NOT_1210733.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NOR_1210733.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NOR_1210733.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOR_1210733 " "Info: Found entity 1: NOR_1210733" {  } { { "NOR_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/NOR_1210733.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "XOR_1210733.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file XOR_1210733.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_1210733 " "Info: Found entity 1: XOR_1210733" {  } { { "XOR_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/XOR_1210733.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_behavioral_1210733.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU_behavioral_1210733.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_behavioral_1210733 " "Info: Found entity 1: ALU_behavioral_1210733" {  } { { "ALU_behavioral_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ALU_behavioral_1210733.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_structural_1210733.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU_structural_1210733.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_structural_1210733 " "Info: Found entity 1: ALU_structural_1210733" {  } { { "ALU_structural_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ALU_structural_1210733.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_behavioral_1210733 " "Info: Elaborating entity \"ALU_behavioral_1210733\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ALU_behavioral_1210733.v(10) " "Warning (10230): Verilog HDL assignment warning at ALU_behavioral_1210733.v(10): truncated value with size 32 to match size of target (6)" {  } { { "ALU_behavioral_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ALU_behavioral_1210733.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ALU_behavioral_1210733.v(11) " "Warning (10230): Verilog HDL assignment warning at ALU_behavioral_1210733.v(11): truncated value with size 32 to match size of target (6)" {  } { { "ALU_behavioral_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ALU_behavioral_1210733.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ALU_behavioral_1210733.v(12) " "Warning (10230): Verilog HDL assignment warning at ALU_behavioral_1210733.v(12): truncated value with size 32 to match size of target (6)" {  } { { "ALU_behavioral_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ALU_behavioral_1210733.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ALU_behavioral_1210733.v(13) " "Warning (10230): Verilog HDL assignment warning at ALU_behavioral_1210733.v(13): truncated value with size 32 to match size of target (6)" {  } { { "ALU_behavioral_1210733.v" "" { Text "C:/Users/Abu-osaid/Documents/Project_1210733/ALU_behavioral_1210733.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Info: Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Info: Implemented 53 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 08 11:41:13 2023 " "Info: Processing ended: Wed Feb 08 11:41:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
