--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml four_bits_CLA_adder.twx four_bits_CLA_adder.ncd -o
four_bits_CLA_adder.twr four_bits_CLA_adder.pcf

Design file:              four_bits_CLA_adder.ncd
Physical constraint file: four_bits_CLA_adder.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |g_group        |    5.352|
a<0>           |p_group        |    5.738|
a<0>           |sum<0>         |    5.530|
a<0>           |sum<1>         |    5.591|
a<0>           |sum<2>         |    5.837|
a<0>           |sum<3>         |    5.995|
a<1>           |g_group        |    5.526|
a<1>           |p_group        |    5.919|
a<1>           |sum<1>         |    5.294|
a<1>           |sum<2>         |    5.546|
a<1>           |sum<3>         |    5.704|
a<2>           |g_group        |    5.312|
a<2>           |p_group        |    5.462|
a<2>           |sum<2>         |    5.712|
a<2>           |sum<3>         |    5.862|
a<3>           |g_group        |    5.125|
a<3>           |p_group        |    5.576|
a<3>           |sum<3>         |    5.836|
b<0>           |g_group        |    5.529|
b<0>           |p_group        |    5.911|
b<0>           |sum<0>         |    5.409|
b<0>           |sum<1>         |    5.572|
b<0>           |sum<2>         |    5.828|
b<0>           |sum<3>         |    5.986|
b<1>           |g_group        |    5.530|
b<1>           |p_group        |    5.924|
b<1>           |sum<1>         |    5.290|
b<1>           |sum<2>         |    5.534|
b<1>           |sum<3>         |    5.692|
b<2>           |g_group        |    5.437|
b<2>           |p_group        |    5.590|
b<2>           |sum<2>         |    5.564|
b<2>           |sum<3>         |    5.730|
b<3>           |g_group        |    5.387|
b<3>           |p_group        |    5.673|
b<3>           |sum<3>         |    5.560|
c_in           |sum<0>         |    5.178|
c_in           |sum<1>         |    5.538|
c_in           |sum<2>         |    5.798|
c_in           |sum<3>         |    5.956|
---------------+---------------+---------+


Analysis completed Wed Mar 30 03:52:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



