# do {fpga2_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Note: (vlog-1901) OptionFile "D:/Documentos/project_uart/project_uart.srcs/sources_1/new/vlog.opt" not found. Ignored.
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 17:01:30 on Nov 14,2020
# vlog -incr -work xil_defaultlib ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/arbiter.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_cache.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_rx.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_tx.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_rx.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_tx.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/debounce_switch.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_arb_mux.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_rx.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_tx.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/iddr.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_rx.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_tx.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/lfsr.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/oddr.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/priority_encoder.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/rgmii_phy_if.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ssio_ddr_in.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/sync_reset.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/sync_signal.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_rx.v ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_tx.v 
# -- Skipping module arbiter
# -- Skipping module arp
# -- Skipping module arp_cache
# -- Skipping module arp_eth_rx
# -- Skipping module arp_eth_tx
# -- Skipping module axis_async_fifo
# -- Skipping module axis_async_fifo_adapter
# -- Skipping module axis_fifo
# -- Skipping module axis_gmii_rx
# -- Skipping module axis_gmii_tx
# -- Skipping module debounce_switch
# -- Skipping module eth_arb_mux
# -- Skipping module eth_axis_rx
# -- Skipping module eth_axis_tx
# -- Skipping module eth_mac_1g
# -- Skipping module eth_mac_1g_rgmii
# -- Skipping module eth_mac_1g_rgmii_fifo
# -- Skipping module fpga_core4
# -- Skipping module iddr
# -- Skipping module ip
# -- Skipping module ip_arb_mux
# -- Skipping module ip_complete
# -- Skipping module ip_eth_rx
# -- Skipping module ip_eth_tx
# -- Skipping module lfsr
# -- Skipping module oddr
# -- Skipping module priority_encoder
# -- Skipping module rgmii_phy_if
# -- Skipping module ssio_ddr_in
# -- Skipping module sync_reset
# -- Skipping module sync_signal
# -- Skipping module udp
# -- Skipping module udp_checksum_gen
# -- Skipping module udp_complete
# -- Skipping module udp_ip_rx
# -- Skipping module udp_ip_tx
# 
# Top level modules:
# 	debounce_switch
# 	fpga_core4
# 	sync_reset
# 	sync_signal
# End time: 17:01:31 on Nov 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 17:01:32 on Nov 14,2020
# vcom -2008 -work xil_defaultlib ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd ../../../../verilog_ethernet_acq7.srcs/sources_1/new/i2cmaster4.vhd ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity TWICtl
# -- Compiling architecture Behavioral of TWICtl
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd(306): (vcom-1401) Synthesis Warning: Signal "nstate" is in the sensitivity list but is not read in the process.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd(306): (vcom-1401) Synthesis Warning: Signal "dataByte" is in the sensitivity list but is not read in the process.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd(459): (vcom-1401) Synthesis Warning: Signal "slaveWait" is in the sensitivity list but is not read in the process.
# -- Compiling entity i2cmaster4
# -- Compiling architecture Behavioral of i2cmaster4
# -- Compiling entity pmodAD2_ctrl
# -- Compiling architecture Behavioral of pmodAD2_ctrl
# End time: 17:01:33 on Nov 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 17:01:33 on Nov 14,2020
# vcom -2008 -work xil_defaultlib ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo_comp_axi_s.vhd ../../../../verilog_ethernet_acq7.srcs/sources_1/new/timestamp_cnt3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity fifo_comp_axi_s
# -- Compiling architecture Behavioral of fifo_comp_axi_s
# -- Compiling entity timestamp_patch_3
# -- Compiling architecture Behavioral of timestamp_patch_3
# End time: 17:01:34 on Nov 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: (vlog-1901) OptionFile "D:/Documentos/project_uart/project_uart.srcs/sources_1/new/vlog.opt" not found. Ignored.
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 17:01:34 on Nov 14,2020
# vlog -incr -work xil_defaultlib ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga2.v 
# -- Skipping module fpga2
# 
# Top level modules:
# 	fpga2
# End time: 17:01:34 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vlog-1901) OptionFile "D:/Documentos/project_uart/project_uart.srcs/sources_1/new/vlog.opt" not found. Ignored.
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 17:01:34 on Nov 14,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:01:34 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
