This repository contains VHDL code written for commonly used entities and projects.
All HDL code is written to be synthesizable, not just to be functional in simulation.
