{
  "module_name": "fpga_defs.h",
  "hash_id": "fd7f55d23c5ac1b30ab7e9509e3c3f22e2f5d85342e41dd7b0683019388b591f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb/fpga_defs.h",
  "human_readable_source": " \n \n\n \n\n#ifndef __CHELSIO_FPGA_DEFS_H__\n#define __CHELSIO_FPGA_DEFS_H__\n\n#define FPGA_PCIX_ADDR_VERSION               0xA08\n#define FPGA_PCIX_ADDR_STAT                  0xA0C\n\n \n#define FPGA_PCIX_INTERRUPT_SGE_ERROR        0x1\n#define FPGA_PCIX_INTERRUPT_SGE_DATA         0x2\n#define FPGA_PCIX_INTERRUPT_TP               0x4\n#define FPGA_PCIX_INTERRUPT_MC3              0x8\n#define FPGA_PCIX_INTERRUPT_GMAC             0x10\n#define FPGA_PCIX_INTERRUPT_PCIX             0x20\n\n \n#define FPGA_TP_ADDR_INTERRUPT_ENABLE        0xA10\n#define FPGA_TP_ADDR_INTERRUPT_CAUSE         0xA14\n#define FPGA_TP_ADDR_VERSION                 0xA18\n\n \n#define FPGA_TP_INTERRUPT_MC4                0x1\n#define FPGA_TP_INTERRUPT_MC5                0x2\n\n \n#define FPGA_MC3_REG_INTRENABLE              0xA20\n#define FPGA_MC3_REG_INTRCAUSE               0xA24\n#define FPGA_MC3_REG_VERSION                 0xA28\n\n \n#define FPGA_GMAC_ADDR_INTERRUPT_ENABLE      0xA30\n#define FPGA_GMAC_ADDR_INTERRUPT_CAUSE       0xA34\n#define FPGA_GMAC_ADDR_VERSION               0xA38\n\n \n#define FPGA_GMAC_INTERRUPT_PORT0            0x1\n#define FPGA_GMAC_INTERRUPT_PORT1            0x2\n#define FPGA_GMAC_INTERRUPT_PORT2            0x4\n#define FPGA_GMAC_INTERRUPT_PORT3            0x8\n\n \n#define A_MI0_CLK 0xb00\n\n#define S_MI0_CLK_DIV    0\n#define M_MI0_CLK_DIV    0xff\n#define V_MI0_CLK_DIV(x) ((x) << S_MI0_CLK_DIV)\n#define G_MI0_CLK_DIV(x) (((x) >> S_MI0_CLK_DIV) & M_MI0_CLK_DIV)\n\n#define S_MI0_CLK_CNT    8\n#define M_MI0_CLK_CNT    0xff\n#define V_MI0_CLK_CNT(x) ((x) << S_MI0_CLK_CNT)\n#define G_MI0_CLK_CNT(x) (((x) >> S_MI0_CLK_CNT) & M_MI0_CLK_CNT)\n\n#define A_MI0_CSR 0xb04\n\n#define S_MI0_CSR_POLL    0\n#define V_MI0_CSR_POLL(x) ((x) << S_MI0_CSR_POLL)\n#define F_MI0_CSR_POLL    V_MI0_CSR_POLL(1U)\n\n#define S_MI0_PREAMBLE    1\n#define V_MI0_PREAMBLE(x) ((x) << S_MI0_PREAMBLE)\n#define F_MI0_PREAMBLE    V_MI0_PREAMBLE(1U)\n\n#define S_MI0_INTR_ENABLE    2\n#define V_MI0_INTR_ENABLE(x) ((x) << S_MI0_INTR_ENABLE)\n#define F_MI0_INTR_ENABLE    V_MI0_INTR_ENABLE(1U)\n\n#define S_MI0_BUSY    3\n#define V_MI0_BUSY(x) ((x) << S_MI0_BUSY)\n#define F_MI0_BUSY    V_MI0_BUSY(1U)\n\n#define S_MI0_MDIO    4\n#define V_MI0_MDIO(x) ((x) << S_MI0_MDIO)\n#define F_MI0_MDIO    V_MI0_MDIO(1U)\n\n#define A_MI0_ADDR 0xb08\n\n#define S_MI0_PHY_REG_ADDR    0\n#define M_MI0_PHY_REG_ADDR    0x1f\n#define V_MI0_PHY_REG_ADDR(x) ((x) << S_MI0_PHY_REG_ADDR)\n#define G_MI0_PHY_REG_ADDR(x) (((x) >> S_MI0_PHY_REG_ADDR) & M_MI0_PHY_REG_ADDR)\n\n#define S_MI0_PHY_ADDR    5\n#define M_MI0_PHY_ADDR    0x1f\n#define V_MI0_PHY_ADDR(x) ((x) << S_MI0_PHY_ADDR)\n#define G_MI0_PHY_ADDR(x) (((x) >> S_MI0_PHY_ADDR) & M_MI0_PHY_ADDR)\n\n#define A_MI0_DATA_EXT 0xb0c\n#define A_MI0_DATA_INT 0xb10\n\n \n#define A_GMAC_MACID_LO\t0x28\n#define A_GMAC_MACID_HI\t0x2c\n#define A_GMAC_CSR\t0x30\n\n#define S_INTERFACE    0\n#define M_INTERFACE    0x3\n#define V_INTERFACE(x) ((x) << S_INTERFACE)\n#define G_INTERFACE(x) (((x) >> S_INTERFACE) & M_INTERFACE)\n\n#define S_MAC_TX_ENABLE    2\n#define V_MAC_TX_ENABLE(x) ((x) << S_MAC_TX_ENABLE)\n#define F_MAC_TX_ENABLE    V_MAC_TX_ENABLE(1U)\n\n#define S_MAC_RX_ENABLE    3\n#define V_MAC_RX_ENABLE(x) ((x) << S_MAC_RX_ENABLE)\n#define F_MAC_RX_ENABLE    V_MAC_RX_ENABLE(1U)\n\n#define S_MAC_LB_ENABLE    4\n#define V_MAC_LB_ENABLE(x) ((x) << S_MAC_LB_ENABLE)\n#define F_MAC_LB_ENABLE    V_MAC_LB_ENABLE(1U)\n\n#define S_MAC_SPEED    5\n#define M_MAC_SPEED    0x3\n#define V_MAC_SPEED(x) ((x) << S_MAC_SPEED)\n#define G_MAC_SPEED(x) (((x) >> S_MAC_SPEED) & M_MAC_SPEED)\n\n#define S_MAC_HD_FC_ENABLE    7\n#define V_MAC_HD_FC_ENABLE(x) ((x) << S_MAC_HD_FC_ENABLE)\n#define F_MAC_HD_FC_ENABLE    V_MAC_HD_FC_ENABLE(1U)\n\n#define S_MAC_HALF_DUPLEX    8\n#define V_MAC_HALF_DUPLEX(x) ((x) << S_MAC_HALF_DUPLEX)\n#define F_MAC_HALF_DUPLEX    V_MAC_HALF_DUPLEX(1U)\n\n#define S_MAC_PROMISC    9\n#define V_MAC_PROMISC(x) ((x) << S_MAC_PROMISC)\n#define F_MAC_PROMISC    V_MAC_PROMISC(1U)\n\n#define S_MAC_MC_ENABLE    10\n#define V_MAC_MC_ENABLE(x) ((x) << S_MAC_MC_ENABLE)\n#define F_MAC_MC_ENABLE    V_MAC_MC_ENABLE(1U)\n\n#define S_MAC_RESET    11\n#define V_MAC_RESET(x) ((x) << S_MAC_RESET)\n#define F_MAC_RESET    V_MAC_RESET(1U)\n\n#define S_MAC_RX_PAUSE_ENABLE    12\n#define V_MAC_RX_PAUSE_ENABLE(x) ((x) << S_MAC_RX_PAUSE_ENABLE)\n#define F_MAC_RX_PAUSE_ENABLE    V_MAC_RX_PAUSE_ENABLE(1U)\n\n#define S_MAC_TX_PAUSE_ENABLE    13\n#define V_MAC_TX_PAUSE_ENABLE(x) ((x) << S_MAC_TX_PAUSE_ENABLE)\n#define F_MAC_TX_PAUSE_ENABLE    V_MAC_TX_PAUSE_ENABLE(1U)\n\n#define S_MAC_LWM_ENABLE    14\n#define V_MAC_LWM_ENABLE(x) ((x) << S_MAC_LWM_ENABLE)\n#define F_MAC_LWM_ENABLE    V_MAC_LWM_ENABLE(1U)\n\n#define S_MAC_MAGIC_PKT_ENABLE    15\n#define V_MAC_MAGIC_PKT_ENABLE(x) ((x) << S_MAC_MAGIC_PKT_ENABLE)\n#define F_MAC_MAGIC_PKT_ENABLE    V_MAC_MAGIC_PKT_ENABLE(1U)\n\n#define S_MAC_ISL_ENABLE    16\n#define V_MAC_ISL_ENABLE(x) ((x) << S_MAC_ISL_ENABLE)\n#define F_MAC_ISL_ENABLE    V_MAC_ISL_ENABLE(1U)\n\n#define S_MAC_JUMBO_ENABLE    17\n#define V_MAC_JUMBO_ENABLE(x) ((x) << S_MAC_JUMBO_ENABLE)\n#define F_MAC_JUMBO_ENABLE    V_MAC_JUMBO_ENABLE(1U)\n\n#define S_MAC_RX_PAD_ENABLE    18\n#define V_MAC_RX_PAD_ENABLE(x) ((x) << S_MAC_RX_PAD_ENABLE)\n#define F_MAC_RX_PAD_ENABLE    V_MAC_RX_PAD_ENABLE(1U)\n\n#define S_MAC_RX_CRC_ENABLE    19\n#define V_MAC_RX_CRC_ENABLE(x) ((x) << S_MAC_RX_CRC_ENABLE)\n#define F_MAC_RX_CRC_ENABLE    V_MAC_RX_CRC_ENABLE(1U)\n\n#define A_GMAC_IFS 0x34\n\n#define S_MAC_IFS2    0\n#define M_MAC_IFS2    0x3f\n#define V_MAC_IFS2(x) ((x) << S_MAC_IFS2)\n#define G_MAC_IFS2(x) (((x) >> S_MAC_IFS2) & M_MAC_IFS2)\n\n#define S_MAC_IFS1    8\n#define M_MAC_IFS1    0x7f\n#define V_MAC_IFS1(x) ((x) << S_MAC_IFS1)\n#define G_MAC_IFS1(x) (((x) >> S_MAC_IFS1) & M_MAC_IFS1)\n\n#define A_GMAC_JUMBO_FRAME_LEN 0x38\n#define A_GMAC_LNK_DLY 0x3c\n#define A_GMAC_PAUSETIME 0x40\n#define A_GMAC_MCAST_LO 0x44\n#define A_GMAC_MCAST_HI 0x48\n#define A_GMAC_MCAST_MASK_LO 0x4c\n#define A_GMAC_MCAST_MASK_HI 0x50\n#define A_GMAC_RMT_CNT 0x54\n#define A_GMAC_RMT_DATA 0x58\n#define A_GMAC_BACKOFF_SEED 0x5c\n#define A_GMAC_TXF_THRES 0x60\n\n#define S_TXF_READ_THRESHOLD    0\n#define M_TXF_READ_THRESHOLD    0xff\n#define V_TXF_READ_THRESHOLD(x) ((x) << S_TXF_READ_THRESHOLD)\n#define G_TXF_READ_THRESHOLD(x) (((x) >> S_TXF_READ_THRESHOLD) & M_TXF_READ_THRESHOLD)\n\n#define S_TXF_WRITE_THRESHOLD    16\n#define M_TXF_WRITE_THRESHOLD    0xff\n#define V_TXF_WRITE_THRESHOLD(x) ((x) << S_TXF_WRITE_THRESHOLD)\n#define G_TXF_WRITE_THRESHOLD(x) (((x) >> S_TXF_WRITE_THRESHOLD) & M_TXF_WRITE_THRESHOLD)\n\n#define MAC_REG_BASE 0x600\n#define MAC_REG_ADDR(idx, reg) (MAC_REG_BASE + (idx) * 128 + (reg))\n\n#define MAC_REG_IDLO(idx)              MAC_REG_ADDR(idx, A_GMAC_MACID_LO)\n#define MAC_REG_IDHI(idx)              MAC_REG_ADDR(idx, A_GMAC_MACID_HI)\n#define MAC_REG_CSR(idx)               MAC_REG_ADDR(idx, A_GMAC_CSR)\n#define MAC_REG_IFS(idx)               MAC_REG_ADDR(idx, A_GMAC_IFS)\n#define MAC_REG_LARGEFRAMELENGTH(idx) MAC_REG_ADDR(idx, A_GMAC_JUMBO_FRAME_LEN)\n#define MAC_REG_LINKDLY(idx)           MAC_REG_ADDR(idx, A_GMAC_LNK_DLY)\n#define MAC_REG_PAUSETIME(idx)         MAC_REG_ADDR(idx, A_GMAC_PAUSETIME)\n#define MAC_REG_CASTLO(idx)            MAC_REG_ADDR(idx, A_GMAC_MCAST_LO)\n#define MAC_REG_MCASTHI(idx)           MAC_REG_ADDR(idx, A_GMAC_MCAST_HI)\n#define MAC_REG_CASTMASKLO(idx)        MAC_REG_ADDR(idx, A_GMAC_MCAST_MASK_LO)\n#define MAC_REG_MCASTMASKHI(idx)       MAC_REG_ADDR(idx, A_GMAC_MCAST_MASK_HI)\n#define MAC_REG_RMCNT(idx)             MAC_REG_ADDR(idx, A_GMAC_RMT_CNT)\n#define MAC_REG_RMDATA(idx)            MAC_REG_ADDR(idx, A_GMAC_RMT_DATA)\n#define MAC_REG_GMRANDBACKOFFSEED(idx) MAC_REG_ADDR(idx, A_GMAC_BACKOFF_SEED)\n#define MAC_REG_TXFTHRESHOLDS(idx)     MAC_REG_ADDR(idx, A_GMAC_TXF_THRES)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}