<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>jzhl</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>coreboard1588_bd_fmc_slv_if_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>bram</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_din</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_we</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>FMC_NWAIT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="emc" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="emc_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RD_CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_NWE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DQ_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_D_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DQ_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_D_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CRE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_NE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>OEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_NOE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_NBL</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADV_LDN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_NL</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DQ_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_D_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WAIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_NWAIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FMC_A</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>FMC_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_D_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_D_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_D_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_NBL</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_NE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_NL</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_NOE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_NWE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FMC_NWAIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_we</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">8</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ADDR_WIDTH">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:description>fmc_slv_if_v1_1</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADDR_WIDTH">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DATA_WIDTH</spirit:name>
      <spirit:displayName>C Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DATA_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">coreboard1588_bd_fmc_slv_if_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>fmc_slv_if_v1_1</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6355970a_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f97923_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588903e8_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5745fb40_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51440c01_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0dbaca_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6480fa8e_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2019040_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6d0562_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275f6452_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412095fc_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a166e1f_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbc5f2e_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be23732_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c4fb52_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b05b553_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e97c50e_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333238d7_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@839bfe8_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffa0b14_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20293e5e_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6eb4ee_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e88d355_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c02e0c0_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7751e7_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fd2c26_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6000e925_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7d81df_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ee2d32_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199ad4d4_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec7f046_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bce392b_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ed0707_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e3f131_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2e0bc3_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba23932_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a45b0cf_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4379f6d4_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d87ec8_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e50e787_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24433de4_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63406f5e_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc8b76b_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fba099_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f19c0b2_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d2cada_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee26fab_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636bbdee_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e841d21_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f8133d_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa16417_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c986a42_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b801e9a_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5eb3c6_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8aa7f_ARCHIVE_LOCATION">c:/Users/kelem/Workspace/Git/hdl/library/fmc_slv_if</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.BRAM.MASTER_TYPE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.BRAM.MEM_ECC" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.BRAM.MEM_SIZE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.BRAM.MEM_WIDTH" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.BRAM.READ_LATENCY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.BRAM.READ_WRITE_MODE" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0cc2c34e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b60fba07"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1283e749"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="54df3d8c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0aeda1d6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
