# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

cond_defaults: {}
gen_specs_file: {{specs_file}}
gnd_pins: {VSS: {{ gnd_pins | default('VSS', true) }}}
inout_pins: {}
inout_pins_defaults: {}
input_cap_min:  {{ input_cap_min | default(1e-15, true) }} 
input_cap_range_scale: {{ input_cap_range_scale | default(0.2, true) }}
input_pins:
{%- for line in input_pins %}
  - name: {{ line -}}
{% endfor %}

input_pins_defaults: {cap_guess: {{ cap_guess | default(2e-13, true) }}, dw_fall: driver_waveform, dw_rise: driver_waveform,
  gnd_pin: {{ gnd_pin | default('VSS', true) }}, pwr_pin: {{ pwr_pins | default('VDD', true) }}}
min_fanout: {{ min_fanout | default(0.001, true) }}
output_pins:
{%- for line in output_pins %}
  - name: {{ line -}}
{% endfor %}

output_pins_defaults:
  cap_info: {max_cap: 5e-15}
  func: ''
  gnd_pin: {{ gnd_pin | default('VSS', true) }}
  max_fanout: {{ max_fanout | default(20, true) }}
  pwr_pin: {{ pwr_pin | default('VDD', true) }}
props: {cell_description: {{cell_description}}}
pwr_pins: {VDD: {{ pwr_pins | default('VDDCORE', true) }}}

flop_cond: &id001
  - cond: ''
    data: {cell_fall: 2e-11, cell_rise: 2e-11, fall_transition: 5e-11, rise_transition: 5e-11}
    related: rx_clock
    timing_type: rising_edge
seq_timing:
  test:
    fake: true
    flop_params:
      {% for line in test_pins -%}
      {{- line }}: *id001
      {% endfor %}
    mm_cls: bag3_testbenches.measurement.digital.flop.char.FlopTimingFakeMM
stdcell_pwr_pins: [VDD, VSS]
