#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f86d9405c30 .scope module, "Mux_2_1" "Mux_2_1" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn0"
    .port_info 1 /INPUT 32 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "dataOut"
P_0x7f86d9405d90 .param/l "dataWidth" 0 2 2, +C4<00000000000000000000000000100000>;
o0x7f86d9732008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f86d9405f10_0 .net "Sel", 0 0, o0x7f86d9732008;  0 drivers
o0x7f86d9732038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f86d9415f70_0 .net "dataIn0", 31 0, o0x7f86d9732038;  0 drivers
o0x7f86d9732068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f86d9416020_0 .net "dataIn1", 31 0, o0x7f86d9732068;  0 drivers
v0x7f86d94160e0_0 .var "dataOut", 31 0;
E_0x7f86d9405e10 .event edge, v0x7f86d9416020_0, v0x7f86d9415f70_0, v0x7f86d9405f10_0;
    .scope S_0x7f86d9405c30;
T_0 ;
    %wait E_0x7f86d9405e10;
    %load/vec4 v0x7f86d9405f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f86d9416020_0;
    %store/vec4 v0x7f86d94160e0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f86d9416020_0;
    %store/vec4 v0x7f86d94160e0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Mux_2_1.v";
