/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC3_CFG_H_
#define ASIC_REG_TPC3_CFG_H_

/*
 *****************************************
 *   TPC3_CFG (Prototype: TPC)
 *****************************************
 */

#define mmTPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xEC6400
/* TPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW */
#define TPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xEC6404
/* TPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH */
#define TPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xEC6408
/* TPC3_CFG_KERNEL_TENSOR_0_PADDING_VALUE */
#define TPC3_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xEC640C
/* TPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG */
#define TPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xEC6410
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_0_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xEC6414
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xEC6418
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xEC641C
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_1_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xEC6420
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xEC6424
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xEC6428
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_2_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xEC642C
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xEC6430
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xEC6434
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_3_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xEC6438
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xEC643C
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xEC6440
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_4_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xEC6444
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xEC6448
/* TPC3_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xEC644C
/* TPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW */
#define TPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xEC6450
/* TPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH */
#define TPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xEC6454
/* TPC3_CFG_KERNEL_TENSOR_1_PADDING_VALUE */
#define TPC3_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xEC6458
/* TPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG */
#define TPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xEC645C
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_0_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xEC6460
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xEC6464
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xEC6468
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_1_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xEC646C
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xEC6470
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xEC6474
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_2_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xEC6478
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xEC647C
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xEC6480
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_3_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xEC6484
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xEC6488
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xEC648C
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_4_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xEC6490
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xEC6494
/* TPC3_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xEC6498
/* TPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW */
#define TPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xEC649C
/* TPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH */
#define TPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xEC64A0
/* TPC3_CFG_KERNEL_TENSOR_2_PADDING_VALUE */
#define TPC3_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xEC64A4
/* TPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG */
#define TPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xEC64A8
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_0_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xEC64AC
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xEC64B0
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xEC64B4
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_1_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xEC64B8
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xEC64BC
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xEC64C0
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_2_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xEC64C4
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xEC64C8
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xEC64CC
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_3_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xEC64D0
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xEC64D4
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xEC64D8
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_4_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xEC64DC
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xEC64E0
/* TPC3_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xEC64E4
/* TPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW */
#define TPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xEC64E8
/* TPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH */
#define TPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xEC64EC
/* TPC3_CFG_KERNEL_TENSOR_3_PADDING_VALUE */
#define TPC3_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xEC64F0
/* TPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG */
#define TPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xEC64F4
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_0_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xEC64F8
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xEC64FC
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xEC6500
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_1_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xEC6504
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xEC6508
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xEC650C
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_2_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xEC6510
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xEC6514
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xEC6518
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_3_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xEC651C
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xEC6520
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xEC6524
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_4_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xEC6528
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xEC652C
/* TPC3_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xEC6530
/* TPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW */
#define TPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xEC6534
/* TPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH */
#define TPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xEC6538
/* TPC3_CFG_KERNEL_TENSOR_4_PADDING_VALUE */
#define TPC3_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xEC653C
/* TPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG */
#define TPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xEC6540
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_0_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xEC6544
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xEC6548
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xEC654C
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_1_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xEC6550
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xEC6554
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xEC6558
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_2_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xEC655C
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xEC6560
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xEC6564
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_3_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xEC6568
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xEC656C
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xEC6570
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_4_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xEC6574
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xEC6578
/* TPC3_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xEC657C
/* TPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW */
#define TPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xEC6580
/* TPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH */
#define TPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xEC6584
/* TPC3_CFG_KERNEL_TENSOR_5_PADDING_VALUE */
#define TPC3_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xEC6588
/* TPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG */
#define TPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xEC658C
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_0_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xEC6590
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xEC6594
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xEC6598
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_1_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xEC659C
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xEC65A0
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xEC65A4
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_2_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xEC65A8
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xEC65AC
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xEC65B0
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_3_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xEC65B4
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xEC65B8
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xEC65BC
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_4_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xEC65C0
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xEC65C4
/* TPC3_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xEC65C8
/* TPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW */
#define TPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xEC65CC
/* TPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH */
#define TPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xEC65D0
/* TPC3_CFG_KERNEL_TENSOR_6_PADDING_VALUE */
#define TPC3_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xEC65D4
/* TPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG */
#define TPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xEC65D8
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_0_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xEC65DC
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xEC65E0
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xEC65E4
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_1_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xEC65E8
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xEC65EC
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xEC65F0
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_2_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xEC65F4
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xEC65F8
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xEC65FC
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_3_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xEC6600
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xEC6604
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xEC6608
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_4_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xEC660C
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xEC6610
/* TPC3_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xEC6614
/* TPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW */
#define TPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xEC6618
/* TPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH */
#define TPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xEC661C
/* TPC3_CFG_KERNEL_TENSOR_7_PADDING_VALUE */
#define TPC3_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT               0
#define TPC3_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xEC6620
/* TPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG */
#define TPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xEC6624
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_0_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xEC6628
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xEC662C
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xEC6630
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_1_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xEC6634
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xEC6638
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xEC663C
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_2_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xEC6640
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xEC6644
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xEC6648
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_3_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xEC664C
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xEC6650
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xEC6654
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_4_SIZE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xEC6658
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT                0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xEC665C
/* TPC3_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC3_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xEC6660
/* TPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW */
#define TPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT              0
#define TPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK               0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xEC6664
/* TPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH */
#define TPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT             0
#define TPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK              0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_0                             0xEC6668
/* TPC3_CFG_KERNEL_TID_BASE_DIM_0 */
#define TPC3_CFG_KERNEL_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_0                             0xEC666C
/* TPC3_CFG_KERNEL_TID_SIZE_DIM_0 */
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_1                             0xEC6670
/* TPC3_CFG_KERNEL_TID_BASE_DIM_1 */
#define TPC3_CFG_KERNEL_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_1                             0xEC6674
/* TPC3_CFG_KERNEL_TID_SIZE_DIM_1 */
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_2                             0xEC6678
/* TPC3_CFG_KERNEL_TID_BASE_DIM_2 */
#define TPC3_CFG_KERNEL_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_2                             0xEC667C
/* TPC3_CFG_KERNEL_TID_SIZE_DIM_2 */
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_3                             0xEC6680
/* TPC3_CFG_KERNEL_TID_BASE_DIM_3 */
#define TPC3_CFG_KERNEL_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_3                             0xEC6684
/* TPC3_CFG_KERNEL_TID_SIZE_DIM_3 */
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_4                             0xEC6688
/* TPC3_CFG_KERNEL_TID_BASE_DIM_4 */
#define TPC3_CFG_KERNEL_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_4                             0xEC668C
/* TPC3_CFG_KERNEL_TID_SIZE_DIM_4 */
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC3_CFG_KERNEL_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_SRF_0                                      0xEC6690

#define mmTPC3_CFG_KERNEL_SRF_1                                      0xEC6694

#define mmTPC3_CFG_KERNEL_SRF_2                                      0xEC6698

#define mmTPC3_CFG_KERNEL_SRF_3                                      0xEC669C

#define mmTPC3_CFG_KERNEL_SRF_4                                      0xEC66A0

#define mmTPC3_CFG_KERNEL_SRF_5                                      0xEC66A4

#define mmTPC3_CFG_KERNEL_SRF_6                                      0xEC66A8

#define mmTPC3_CFG_KERNEL_SRF_7                                      0xEC66AC

#define mmTPC3_CFG_KERNEL_SRF_8                                      0xEC66B0

#define mmTPC3_CFG_KERNEL_SRF_9                                      0xEC66B4

#define mmTPC3_CFG_KERNEL_SRF_10                                     0xEC66B8

#define mmTPC3_CFG_KERNEL_SRF_11                                     0xEC66BC

#define mmTPC3_CFG_KERNEL_SRF_12                                     0xEC66C0

#define mmTPC3_CFG_KERNEL_SRF_13                                     0xEC66C4

#define mmTPC3_CFG_KERNEL_SRF_14                                     0xEC66C8

#define mmTPC3_CFG_KERNEL_SRF_15                                     0xEC66CC

#define mmTPC3_CFG_KERNEL_SRF_16                                     0xEC66D0

#define mmTPC3_CFG_KERNEL_SRF_17                                     0xEC66D4

#define mmTPC3_CFG_KERNEL_SRF_18                                     0xEC66D8

#define mmTPC3_CFG_KERNEL_SRF_19                                     0xEC66DC

#define mmTPC3_CFG_KERNEL_SRF_20                                     0xEC66E0

#define mmTPC3_CFG_KERNEL_SRF_21                                     0xEC66E4

#define mmTPC3_CFG_KERNEL_SRF_22                                     0xEC66E8

#define mmTPC3_CFG_KERNEL_SRF_23                                     0xEC66EC

#define mmTPC3_CFG_KERNEL_SRF_24                                     0xEC66F0

#define mmTPC3_CFG_KERNEL_SRF_25                                     0xEC66F4

#define mmTPC3_CFG_KERNEL_SRF_26                                     0xEC66F8

#define mmTPC3_CFG_KERNEL_SRF_27                                     0xEC66FC

#define mmTPC3_CFG_KERNEL_SRF_28                                     0xEC6700

#define mmTPC3_CFG_KERNEL_SRF_29                                     0xEC6704

#define mmTPC3_CFG_KERNEL_SRF_30                                     0xEC6708

#define mmTPC3_CFG_KERNEL_SRF_31                                     0xEC670C
/* TPC3_CFG_KERNEL_SRF */
#define TPC3_CFG_KERNEL_SRF_V_SHIFT                                  0
#define TPC3_CFG_KERNEL_SRF_V_MASK                                   0xFFFFFFFF

#define mmTPC3_CFG_KERNEL_KERNEL_CONFIG                              0xEC6710
/* TPC3_CFG_KERNEL_KERNEL_CONFIG */
#define TPC3_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT                0
#define TPC3_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK                 0x1
#define TPC3_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT             1
#define TPC3_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK              0x2
#define TPC3_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT           8
#define TPC3_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK            0x3F00

#define mmTPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xEC6714
/* TPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE */
#define TPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT     0
#define TPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK      0xFFFF
#define TPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT  16
#define TPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK   0x7FFF0000
#define TPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT       31
#define TPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK        0x80000000

#define mmTPC3_CFG_RESERVED_DESC_END                                 0xEC6738
/* TPC3_CFG_RESERVED_DESC_END */
#define TPC3_CFG_RESERVED_DESC_END_V_SHIFT                           0
#define TPC3_CFG_RESERVED_DESC_END_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_ROUND_CSR                                         0xEC67FC
/* TPC3_CFG_ROUND_CSR */
#define TPC3_CFG_ROUND_CSR_MODE_SHIFT                                0
#define TPC3_CFG_ROUND_CSR_MODE_MASK                                 0x7

#define mmTPC3_CFG_TBUF_BASE_ADDR_LOW                                0xEC6800
/* TPC3_CFG_TBUF_BASE_ADDR_LOW */
#define TPC3_CFG_TBUF_BASE_ADDR_LOW_V_SHIFT                          0
#define TPC3_CFG_TBUF_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF

#define mmTPC3_CFG_TBUF_BASE_ADDR_HIGH                               0xEC6804
/* TPC3_CFG_TBUF_BASE_ADDR_HIGH */
#define TPC3_CFG_TBUF_BASE_ADDR_HIGH_V_SHIFT                         0
#define TPC3_CFG_TBUF_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF

#define mmTPC3_CFG_SEMAPHORE                                         0xEC6808
/* TPC3_CFG_SEMAPHORE */
#define TPC3_CFG_SEMAPHORE_V_SHIFT                                   0
#define TPC3_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF

#define mmTPC3_CFG_VFLAGS                                            0xEC680C
/* TPC3_CFG_VFLAGS */
#define TPC3_CFG_VFLAGS_V_SHIFT                                      0
#define TPC3_CFG_VFLAGS_V_MASK                                       0xF

#define mmTPC3_CFG_SFLAGS                                            0xEC6810
/* TPC3_CFG_SFLAGS */
#define TPC3_CFG_SFLAGS_V_SHIFT                                      0
#define TPC3_CFG_SFLAGS_V_MASK                                       0xF

#define mmTPC3_CFG_LFSR_POLYNOM                                      0xEC6818
/* TPC3_CFG_LFSR_POLYNOM */
#define TPC3_CFG_LFSR_POLYNOM_V_SHIFT                                0
#define TPC3_CFG_LFSR_POLYNOM_V_MASK                                 0xFFFFFFFF

#define mmTPC3_CFG_STATUS                                            0xEC681C
/* TPC3_CFG_STATUS */
#define TPC3_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT                      1
#define TPC3_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK                       0x2
#define TPC3_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT                      2
#define TPC3_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK                       0x4
#define TPC3_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC3_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC3_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_SHIFT                4
#define TPC3_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK                 0x10

#define mmTPC3_CFG_CFG_BASE_ADDRESS_HIGH                             0xEC6820
/* TPC3_CFG_CFG_BASE_ADDRESS_HIGH */
#define TPC3_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT                       0
#define TPC3_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK                        0xFFFFFFFF

#define mmTPC3_CFG_CFG_SUBTRACT_VALUE                                0xEC6824
/* TPC3_CFG_CFG_SUBTRACT_VALUE */
#define TPC3_CFG_CFG_SUBTRACT_VALUE_V_SHIFT                          0
#define TPC3_CFG_CFG_SUBTRACT_VALUE_V_MASK                           0xFFFFFFFF

#define mmTPC3_CFG_SM_BASE_ADDRESS_LOW                               0xEC6828
/* TPC3_CFG_SM_BASE_ADDRESS_LOW */
#define TPC3_CFG_SM_BASE_ADDRESS_LOW_V_SHIFT                         0
#define TPC3_CFG_SM_BASE_ADDRESS_LOW_V_MASK                          0xFFFFFFFF

#define mmTPC3_CFG_SM_BASE_ADDRESS_HIGH                              0xEC682C
/* TPC3_CFG_SM_BASE_ADDRESS_HIGH */
#define TPC3_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT                        0
#define TPC3_CFG_SM_BASE_ADDRESS_HIGH_V_MASK                         0xFFFFFFFF

#define mmTPC3_CFG_TPC_CMD                                           0xEC6830
/* TPC3_CFG_TPC_CMD */
#define TPC3_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT                     0
#define TPC3_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK                      0x1
#define TPC3_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT                     1
#define TPC3_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK                      0x2
#define TPC3_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT                     2
#define TPC3_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK                      0x4
#define TPC3_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT                     3
#define TPC3_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK                      0x8
#define TPC3_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT                  4
#define TPC3_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK                   0x10
#define TPC3_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT                  5
#define TPC3_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK                   0x20
#define TPC3_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC3_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

#define mmTPC3_CFG_TPC_EXECUTE                                       0xEC6838
/* TPC3_CFG_TPC_EXECUTE */
#define TPC3_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC3_CFG_TPC_EXECUTE_V_MASK                                  0x1

#define mmTPC3_CFG_TPC_STALL                                         0xEC683C
/* TPC3_CFG_TPC_STALL */
#define TPC3_CFG_TPC_STALL_V_SHIFT                                   0
#define TPC3_CFG_TPC_STALL_V_MASK                                    0x1

#define mmTPC3_CFG_ICACHE_BASE_ADDERESS_LOW                          0xEC6840
/* TPC3_CFG_ICACHE_BASE_ADDERESS_LOW */
#define TPC3_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT                    0
#define TPC3_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xEC6844
/* TPC3_CFG_ICACHE_BASE_ADDERESS_HIGH */
#define TPC3_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT                   0
#define TPC3_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_MSS_CONFIG                                        0xEC6854
/* TPC3_CFG_MSS_CONFIG */
#define TPC3_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC3_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC3_CFG_MSS_CONFIG_ARCACHE_SHIFT                            4
#define TPC3_CFG_MSS_CONFIG_ARCACHE_MASK                             0xF0
#define TPC3_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT              8
#define TPC3_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK               0x300
#define TPC3_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC3_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400

#define mmTPC3_CFG_TPC_INTR_CAUSE                                    0xEC6858
/* TPC3_CFG_TPC_INTR_CAUSE */
#define TPC3_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT                          0
#define TPC3_CFG_TPC_INTR_CAUSE_CAUSE_MASK                           0xFFFFFFFF

#define mmTPC3_CFG_TPC_INTR_MASK                                     0xEC685C
/* TPC3_CFG_TPC_INTR_MASK */
#define TPC3_CFG_TPC_INTR_MASK_MASK_SHIFT                            0
#define TPC3_CFG_TPC_INTR_MASK_MASK_MASK                             0xFFFFFFFF

#define mmTPC3_CFG_TSB_CONFIG                                        0xEC6860
/* TPC3_CFG_TSB_CONFIG */
#define TPC3_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_SHIFT                 0
#define TPC3_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_MASK                  0x1F
#define TPC3_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_SHIFT                  5
#define TPC3_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_MASK                   0x3E0
#define TPC3_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT                    10
#define TPC3_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK                     0xFFC00
#define TPC3_CFG_TSB_CONFIG_MAX_SIZE_SHIFT                           20
#define TPC3_CFG_TSB_CONFIG_MAX_SIZE_MASK                            0x3FF00000

#define mmTPC3_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xEC6A00
/* TPC3_CFG_QM_TENSOR_0_BASE_ADDR_LOW */
#define TPC3_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xEC6A04
/* TPC3_CFG_QM_TENSOR_0_BASE_ADDR_HIGH */
#define TPC3_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC3_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_PADDING_VALUE                         0xEC6A08
/* TPC3_CFG_QM_TENSOR_0_PADDING_VALUE */
#define TPC3_CFG_QM_TENSOR_0_PADDING_VALUE_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_0_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xEC6A0C
/* TPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG */
#define TPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC3_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xEC6A10
/* TPC3_CFG_QM_TENSOR_0_DIM_0_SIZE */
#define TPC3_CFG_QM_TENSOR_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xEC6A14
/* TPC3_CFG_QM_TENSOR_0_DIM_0_STRIDE */
#define TPC3_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xEC6A18
/* TPC3_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xEC6A1C
/* TPC3_CFG_QM_TENSOR_0_DIM_1_SIZE */
#define TPC3_CFG_QM_TENSOR_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xEC6A20
/* TPC3_CFG_QM_TENSOR_0_DIM_1_STRIDE */
#define TPC3_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xEC6A24
/* TPC3_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xEC6A28
/* TPC3_CFG_QM_TENSOR_0_DIM_2_SIZE */
#define TPC3_CFG_QM_TENSOR_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xEC6A2C
/* TPC3_CFG_QM_TENSOR_0_DIM_2_STRIDE */
#define TPC3_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xEC6A30
/* TPC3_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xEC6A34
/* TPC3_CFG_QM_TENSOR_0_DIM_3_SIZE */
#define TPC3_CFG_QM_TENSOR_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xEC6A38
/* TPC3_CFG_QM_TENSOR_0_DIM_3_STRIDE */
#define TPC3_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xEC6A3C
/* TPC3_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xEC6A40
/* TPC3_CFG_QM_TENSOR_0_DIM_4_SIZE */
#define TPC3_CFG_QM_TENSOR_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xEC6A44
/* TPC3_CFG_QM_TENSOR_0_DIM_4_STRIDE */
#define TPC3_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xEC6A48
/* TPC3_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xEC6A4C
/* TPC3_CFG_QM_TENSOR_1_BASE_ADDR_LOW */
#define TPC3_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xEC6A50
/* TPC3_CFG_QM_TENSOR_1_BASE_ADDR_HIGH */
#define TPC3_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC3_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_PADDING_VALUE                         0xEC6A54
/* TPC3_CFG_QM_TENSOR_1_PADDING_VALUE */
#define TPC3_CFG_QM_TENSOR_1_PADDING_VALUE_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_1_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xEC6A58
/* TPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG */
#define TPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC3_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xEC6A5C
/* TPC3_CFG_QM_TENSOR_1_DIM_0_SIZE */
#define TPC3_CFG_QM_TENSOR_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xEC6A60
/* TPC3_CFG_QM_TENSOR_1_DIM_0_STRIDE */
#define TPC3_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xEC6A64
/* TPC3_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xEC6A68
/* TPC3_CFG_QM_TENSOR_1_DIM_1_SIZE */
#define TPC3_CFG_QM_TENSOR_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xEC6A6C
/* TPC3_CFG_QM_TENSOR_1_DIM_1_STRIDE */
#define TPC3_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xEC6A70
/* TPC3_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xEC6A74
/* TPC3_CFG_QM_TENSOR_1_DIM_2_SIZE */
#define TPC3_CFG_QM_TENSOR_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xEC6A78
/* TPC3_CFG_QM_TENSOR_1_DIM_2_STRIDE */
#define TPC3_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xEC6A7C
/* TPC3_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xEC6A80
/* TPC3_CFG_QM_TENSOR_1_DIM_3_SIZE */
#define TPC3_CFG_QM_TENSOR_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xEC6A84
/* TPC3_CFG_QM_TENSOR_1_DIM_3_STRIDE */
#define TPC3_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xEC6A88
/* TPC3_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xEC6A8C
/* TPC3_CFG_QM_TENSOR_1_DIM_4_SIZE */
#define TPC3_CFG_QM_TENSOR_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xEC6A90
/* TPC3_CFG_QM_TENSOR_1_DIM_4_STRIDE */
#define TPC3_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xEC6A94
/* TPC3_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xEC6A98
/* TPC3_CFG_QM_TENSOR_2_BASE_ADDR_LOW */
#define TPC3_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xEC6A9C
/* TPC3_CFG_QM_TENSOR_2_BASE_ADDR_HIGH */
#define TPC3_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC3_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_PADDING_VALUE                         0xEC6AA0
/* TPC3_CFG_QM_TENSOR_2_PADDING_VALUE */
#define TPC3_CFG_QM_TENSOR_2_PADDING_VALUE_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_2_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xEC6AA4
/* TPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG */
#define TPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC3_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xEC6AA8
/* TPC3_CFG_QM_TENSOR_2_DIM_0_SIZE */
#define TPC3_CFG_QM_TENSOR_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xEC6AAC
/* TPC3_CFG_QM_TENSOR_2_DIM_0_STRIDE */
#define TPC3_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xEC6AB0
/* TPC3_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xEC6AB4
/* TPC3_CFG_QM_TENSOR_2_DIM_1_SIZE */
#define TPC3_CFG_QM_TENSOR_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xEC6AB8
/* TPC3_CFG_QM_TENSOR_2_DIM_1_STRIDE */
#define TPC3_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xEC6ABC
/* TPC3_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xEC6AC0
/* TPC3_CFG_QM_TENSOR_2_DIM_2_SIZE */
#define TPC3_CFG_QM_TENSOR_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xEC6AC4
/* TPC3_CFG_QM_TENSOR_2_DIM_2_STRIDE */
#define TPC3_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xEC6AC8
/* TPC3_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xEC6ACC
/* TPC3_CFG_QM_TENSOR_2_DIM_3_SIZE */
#define TPC3_CFG_QM_TENSOR_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xEC6AD0
/* TPC3_CFG_QM_TENSOR_2_DIM_3_STRIDE */
#define TPC3_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xEC6AD4
/* TPC3_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xEC6AD8
/* TPC3_CFG_QM_TENSOR_2_DIM_4_SIZE */
#define TPC3_CFG_QM_TENSOR_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xEC6ADC
/* TPC3_CFG_QM_TENSOR_2_DIM_4_STRIDE */
#define TPC3_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xEC6AE0
/* TPC3_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xEC6AE4
/* TPC3_CFG_QM_TENSOR_3_BASE_ADDR_LOW */
#define TPC3_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xEC6AE8
/* TPC3_CFG_QM_TENSOR_3_BASE_ADDR_HIGH */
#define TPC3_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC3_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_PADDING_VALUE                         0xEC6AEC
/* TPC3_CFG_QM_TENSOR_3_PADDING_VALUE */
#define TPC3_CFG_QM_TENSOR_3_PADDING_VALUE_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_3_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xEC6AF0
/* TPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG */
#define TPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC3_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xEC6AF4
/* TPC3_CFG_QM_TENSOR_3_DIM_0_SIZE */
#define TPC3_CFG_QM_TENSOR_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xEC6AF8
/* TPC3_CFG_QM_TENSOR_3_DIM_0_STRIDE */
#define TPC3_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xEC6AFC
/* TPC3_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xEC6B00
/* TPC3_CFG_QM_TENSOR_3_DIM_1_SIZE */
#define TPC3_CFG_QM_TENSOR_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xEC6B04
/* TPC3_CFG_QM_TENSOR_3_DIM_1_STRIDE */
#define TPC3_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xEC6B08
/* TPC3_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xEC6B0C
/* TPC3_CFG_QM_TENSOR_3_DIM_2_SIZE */
#define TPC3_CFG_QM_TENSOR_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xEC6B10
/* TPC3_CFG_QM_TENSOR_3_DIM_2_STRIDE */
#define TPC3_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xEC6B14
/* TPC3_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xEC6B18
/* TPC3_CFG_QM_TENSOR_3_DIM_3_SIZE */
#define TPC3_CFG_QM_TENSOR_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xEC6B1C
/* TPC3_CFG_QM_TENSOR_3_DIM_3_STRIDE */
#define TPC3_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xEC6B20
/* TPC3_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xEC6B24
/* TPC3_CFG_QM_TENSOR_3_DIM_4_SIZE */
#define TPC3_CFG_QM_TENSOR_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xEC6B28
/* TPC3_CFG_QM_TENSOR_3_DIM_4_STRIDE */
#define TPC3_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xEC6B2C
/* TPC3_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xEC6B30
/* TPC3_CFG_QM_TENSOR_4_BASE_ADDR_LOW */
#define TPC3_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xEC6B34
/* TPC3_CFG_QM_TENSOR_4_BASE_ADDR_HIGH */
#define TPC3_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC3_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_PADDING_VALUE                         0xEC6B38
/* TPC3_CFG_QM_TENSOR_4_PADDING_VALUE */
#define TPC3_CFG_QM_TENSOR_4_PADDING_VALUE_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_4_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xEC6B3C
/* TPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG */
#define TPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC3_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xEC6B40
/* TPC3_CFG_QM_TENSOR_4_DIM_0_SIZE */
#define TPC3_CFG_QM_TENSOR_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xEC6B44
/* TPC3_CFG_QM_TENSOR_4_DIM_0_STRIDE */
#define TPC3_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xEC6B48
/* TPC3_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xEC6B4C
/* TPC3_CFG_QM_TENSOR_4_DIM_1_SIZE */
#define TPC3_CFG_QM_TENSOR_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xEC6B50
/* TPC3_CFG_QM_TENSOR_4_DIM_1_STRIDE */
#define TPC3_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xEC6B54
/* TPC3_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xEC6B58
/* TPC3_CFG_QM_TENSOR_4_DIM_2_SIZE */
#define TPC3_CFG_QM_TENSOR_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xEC6B5C
/* TPC3_CFG_QM_TENSOR_4_DIM_2_STRIDE */
#define TPC3_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xEC6B60
/* TPC3_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xEC6B64
/* TPC3_CFG_QM_TENSOR_4_DIM_3_SIZE */
#define TPC3_CFG_QM_TENSOR_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xEC6B68
/* TPC3_CFG_QM_TENSOR_4_DIM_3_STRIDE */
#define TPC3_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xEC6B6C
/* TPC3_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xEC6B70
/* TPC3_CFG_QM_TENSOR_4_DIM_4_SIZE */
#define TPC3_CFG_QM_TENSOR_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xEC6B74
/* TPC3_CFG_QM_TENSOR_4_DIM_4_STRIDE */
#define TPC3_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xEC6B78
/* TPC3_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xEC6B7C
/* TPC3_CFG_QM_TENSOR_5_BASE_ADDR_LOW */
#define TPC3_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xEC6B80
/* TPC3_CFG_QM_TENSOR_5_BASE_ADDR_HIGH */
#define TPC3_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC3_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_PADDING_VALUE                         0xEC6B84
/* TPC3_CFG_QM_TENSOR_5_PADDING_VALUE */
#define TPC3_CFG_QM_TENSOR_5_PADDING_VALUE_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_5_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xEC6B88
/* TPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG */
#define TPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC3_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xEC6B8C
/* TPC3_CFG_QM_TENSOR_5_DIM_0_SIZE */
#define TPC3_CFG_QM_TENSOR_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xEC6B90
/* TPC3_CFG_QM_TENSOR_5_DIM_0_STRIDE */
#define TPC3_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xEC6B94
/* TPC3_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xEC6B98
/* TPC3_CFG_QM_TENSOR_5_DIM_1_SIZE */
#define TPC3_CFG_QM_TENSOR_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xEC6B9C
/* TPC3_CFG_QM_TENSOR_5_DIM_1_STRIDE */
#define TPC3_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xEC6BA0
/* TPC3_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xEC6BA4
/* TPC3_CFG_QM_TENSOR_5_DIM_2_SIZE */
#define TPC3_CFG_QM_TENSOR_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xEC6BA8
/* TPC3_CFG_QM_TENSOR_5_DIM_2_STRIDE */
#define TPC3_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xEC6BAC
/* TPC3_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xEC6BB0
/* TPC3_CFG_QM_TENSOR_5_DIM_3_SIZE */
#define TPC3_CFG_QM_TENSOR_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xEC6BB4
/* TPC3_CFG_QM_TENSOR_5_DIM_3_STRIDE */
#define TPC3_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xEC6BB8
/* TPC3_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xEC6BBC
/* TPC3_CFG_QM_TENSOR_5_DIM_4_SIZE */
#define TPC3_CFG_QM_TENSOR_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xEC6BC0
/* TPC3_CFG_QM_TENSOR_5_DIM_4_STRIDE */
#define TPC3_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xEC6BC4
/* TPC3_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xEC6BC8
/* TPC3_CFG_QM_TENSOR_6_BASE_ADDR_LOW */
#define TPC3_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xEC6BCC
/* TPC3_CFG_QM_TENSOR_6_BASE_ADDR_HIGH */
#define TPC3_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC3_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_PADDING_VALUE                         0xEC6BD0
/* TPC3_CFG_QM_TENSOR_6_PADDING_VALUE */
#define TPC3_CFG_QM_TENSOR_6_PADDING_VALUE_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_6_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xEC6BD4
/* TPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG */
#define TPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC3_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xEC6BD8
/* TPC3_CFG_QM_TENSOR_6_DIM_0_SIZE */
#define TPC3_CFG_QM_TENSOR_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xEC6BDC
/* TPC3_CFG_QM_TENSOR_6_DIM_0_STRIDE */
#define TPC3_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xEC6BE0
/* TPC3_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xEC6BE4
/* TPC3_CFG_QM_TENSOR_6_DIM_1_SIZE */
#define TPC3_CFG_QM_TENSOR_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xEC6BE8
/* TPC3_CFG_QM_TENSOR_6_DIM_1_STRIDE */
#define TPC3_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xEC6BEC
/* TPC3_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xEC6BF0
/* TPC3_CFG_QM_TENSOR_6_DIM_2_SIZE */
#define TPC3_CFG_QM_TENSOR_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xEC6BF4
/* TPC3_CFG_QM_TENSOR_6_DIM_2_STRIDE */
#define TPC3_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xEC6BF8
/* TPC3_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xEC6BFC
/* TPC3_CFG_QM_TENSOR_6_DIM_3_SIZE */
#define TPC3_CFG_QM_TENSOR_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xEC6C00
/* TPC3_CFG_QM_TENSOR_6_DIM_3_STRIDE */
#define TPC3_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xEC6C04
/* TPC3_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xEC6C08
/* TPC3_CFG_QM_TENSOR_6_DIM_4_SIZE */
#define TPC3_CFG_QM_TENSOR_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xEC6C0C
/* TPC3_CFG_QM_TENSOR_6_DIM_4_STRIDE */
#define TPC3_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xEC6C10
/* TPC3_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xEC6C14
/* TPC3_CFG_QM_TENSOR_7_BASE_ADDR_LOW */
#define TPC3_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xEC6C18
/* TPC3_CFG_QM_TENSOR_7_BASE_ADDR_HIGH */
#define TPC3_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC3_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_PADDING_VALUE                         0xEC6C1C
/* TPC3_CFG_QM_TENSOR_7_PADDING_VALUE */
#define TPC3_CFG_QM_TENSOR_7_PADDING_VALUE_V_SHIFT                   0
#define TPC3_CFG_QM_TENSOR_7_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xEC6C20
/* TPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG */
#define TPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC3_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xEC6C24
/* TPC3_CFG_QM_TENSOR_7_DIM_0_SIZE */
#define TPC3_CFG_QM_TENSOR_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xEC6C28
/* TPC3_CFG_QM_TENSOR_7_DIM_0_STRIDE */
#define TPC3_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xEC6C2C
/* TPC3_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xEC6C30
/* TPC3_CFG_QM_TENSOR_7_DIM_1_SIZE */
#define TPC3_CFG_QM_TENSOR_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xEC6C34
/* TPC3_CFG_QM_TENSOR_7_DIM_1_STRIDE */
#define TPC3_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xEC6C38
/* TPC3_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xEC6C3C
/* TPC3_CFG_QM_TENSOR_7_DIM_2_SIZE */
#define TPC3_CFG_QM_TENSOR_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xEC6C40
/* TPC3_CFG_QM_TENSOR_7_DIM_2_STRIDE */
#define TPC3_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xEC6C44
/* TPC3_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xEC6C48
/* TPC3_CFG_QM_TENSOR_7_DIM_3_SIZE */
#define TPC3_CFG_QM_TENSOR_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xEC6C4C
/* TPC3_CFG_QM_TENSOR_7_DIM_3_STRIDE */
#define TPC3_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xEC6C50
/* TPC3_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xEC6C54
/* TPC3_CFG_QM_TENSOR_7_DIM_4_SIZE */
#define TPC3_CFG_QM_TENSOR_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC3_CFG_QM_TENSOR_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xEC6C58
/* TPC3_CFG_QM_TENSOR_7_DIM_4_STRIDE */
#define TPC3_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT                    0
#define TPC3_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC3_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xEC6C5C
/* TPC3_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC3_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC3_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC3_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xEC6C60
/* TPC3_CFG_QM_KERNEL_BASE_ADDRESS_LOW */
#define TPC3_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT                  0
#define TPC3_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_MASK                   0xFFFFFFFF

#define mmTPC3_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xEC6C64
/* TPC3_CFG_QM_KERNEL_BASE_ADDRESS_HIGH */
#define TPC3_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT                 0
#define TPC3_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK                  0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_BASE_DIM_0                                 0xEC6C68
/* TPC3_CFG_QM_TID_BASE_DIM_0 */
#define TPC3_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC3_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_SIZE_DIM_0                                 0xEC6C6C
/* TPC3_CFG_QM_TID_SIZE_DIM_0 */
#define TPC3_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC3_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_BASE_DIM_1                                 0xEC6C70
/* TPC3_CFG_QM_TID_BASE_DIM_1 */
#define TPC3_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC3_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_SIZE_DIM_1                                 0xEC6C74
/* TPC3_CFG_QM_TID_SIZE_DIM_1 */
#define TPC3_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC3_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_BASE_DIM_2                                 0xEC6C78
/* TPC3_CFG_QM_TID_BASE_DIM_2 */
#define TPC3_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC3_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_SIZE_DIM_2                                 0xEC6C7C
/* TPC3_CFG_QM_TID_SIZE_DIM_2 */
#define TPC3_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC3_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_BASE_DIM_3                                 0xEC6C80
/* TPC3_CFG_QM_TID_BASE_DIM_3 */
#define TPC3_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC3_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_SIZE_DIM_3                                 0xEC6C84
/* TPC3_CFG_QM_TID_SIZE_DIM_3 */
#define TPC3_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC3_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_BASE_DIM_4                                 0xEC6C88
/* TPC3_CFG_QM_TID_BASE_DIM_4 */
#define TPC3_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC3_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_TID_SIZE_DIM_4                                 0xEC6C8C
/* TPC3_CFG_QM_TID_SIZE_DIM_4 */
#define TPC3_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC3_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC3_CFG_QM_SRF_0                                          0xEC6C90

#define mmTPC3_CFG_QM_SRF_1                                          0xEC6C94

#define mmTPC3_CFG_QM_SRF_2                                          0xEC6C98

#define mmTPC3_CFG_QM_SRF_3                                          0xEC6C9C

#define mmTPC3_CFG_QM_SRF_4                                          0xEC6CA0

#define mmTPC3_CFG_QM_SRF_5                                          0xEC6CA4

#define mmTPC3_CFG_QM_SRF_6                                          0xEC6CA8

#define mmTPC3_CFG_QM_SRF_7                                          0xEC6CAC

#define mmTPC3_CFG_QM_SRF_8                                          0xEC6CB0

#define mmTPC3_CFG_QM_SRF_9                                          0xEC6CB4

#define mmTPC3_CFG_QM_SRF_10                                         0xEC6CB8

#define mmTPC3_CFG_QM_SRF_11                                         0xEC6CBC

#define mmTPC3_CFG_QM_SRF_12                                         0xEC6CC0

#define mmTPC3_CFG_QM_SRF_13                                         0xEC6CC4

#define mmTPC3_CFG_QM_SRF_14                                         0xEC6CC8

#define mmTPC3_CFG_QM_SRF_15                                         0xEC6CCC

#define mmTPC3_CFG_QM_SRF_16                                         0xEC6CD0

#define mmTPC3_CFG_QM_SRF_17                                         0xEC6CD4

#define mmTPC3_CFG_QM_SRF_18                                         0xEC6CD8

#define mmTPC3_CFG_QM_SRF_19                                         0xEC6CDC

#define mmTPC3_CFG_QM_SRF_20                                         0xEC6CE0

#define mmTPC3_CFG_QM_SRF_21                                         0xEC6CE4

#define mmTPC3_CFG_QM_SRF_22                                         0xEC6CE8

#define mmTPC3_CFG_QM_SRF_23                                         0xEC6CEC

#define mmTPC3_CFG_QM_SRF_24                                         0xEC6CF0

#define mmTPC3_CFG_QM_SRF_25                                         0xEC6CF4

#define mmTPC3_CFG_QM_SRF_26                                         0xEC6CF8

#define mmTPC3_CFG_QM_SRF_27                                         0xEC6CFC

#define mmTPC3_CFG_QM_SRF_28                                         0xEC6D00

#define mmTPC3_CFG_QM_SRF_29                                         0xEC6D04

#define mmTPC3_CFG_QM_SRF_30                                         0xEC6D08

#define mmTPC3_CFG_QM_SRF_31                                         0xEC6D0C
/* TPC3_CFG_QM_SRF */
#define TPC3_CFG_QM_SRF_V_SHIFT                                      0
#define TPC3_CFG_QM_SRF_V_MASK                                       0xFFFFFFFF

#define mmTPC3_CFG_QM_KERNEL_CONFIG                                  0xEC6D10
/* TPC3_CFG_QM_KERNEL_CONFIG */
#define TPC3_CFG_QM_KERNEL_CONFIG_SMALL_VLM_SHIFT                    0
#define TPC3_CFG_QM_KERNEL_CONFIG_SMALL_VLM_MASK                     0x1
#define TPC3_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT                 1
#define TPC3_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK                  0x2
#define TPC3_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT               8
#define TPC3_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK                0x3F00

#define mmTPC3_CFG_QM_SYNC_OBJECT_MESSAGE                            0xEC6D14
/* TPC3_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC3_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT         0
#define TPC3_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK          0xFFFF
#define TPC3_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT      16
#define TPC3_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK       0x7FFF0000
#define TPC3_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT           31
#define TPC3_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK            0x80000000

#define mmTPC3_CFG_ARUSER                                            0xEC6D18
/* TPC3_CFG_ARUSER */
#define TPC3_CFG_ARUSER_ASID_SHIFT                                   0
#define TPC3_CFG_ARUSER_ASID_MASK                                    0x3FF
#define TPC3_CFG_ARUSER_MMBP_SHIFT                                   10
#define TPC3_CFG_ARUSER_MMBP_MASK                                    0x400
#define TPC3_CFG_ARUSER_V_SHIFT                                      11
#define TPC3_CFG_ARUSER_V_MASK                                       0xFFFFF800

#define mmTPC3_CFG_AWUSER                                            0xEC6D1C
/* TPC3_CFG_AWUSER */
#define TPC3_CFG_AWUSER_ASID_SHIFT                                   0
#define TPC3_CFG_AWUSER_ASID_MASK                                    0x3FF
#define TPC3_CFG_AWUSER_MMBP_SHIFT                                   10
#define TPC3_CFG_AWUSER_MMBP_MASK                                    0x400
#define TPC3_CFG_AWUSER_V_SHIFT                                      11
#define TPC3_CFG_AWUSER_V_MASK                                       0xFFFFF800

#define mmTPC3_CFG_FUNC_MBIST_CNTRL                                  0xEC6E00
/* TPC3_CFG_FUNC_MBIST_CNTRL */
#define TPC3_CFG_FUNC_MBIST_CNTRL_MBIST_START_SHIFT                  0
#define TPC3_CFG_FUNC_MBIST_CNTRL_MBIST_START_MASK                   0x1
#define TPC3_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_SHIFT                   1
#define TPC3_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_MASK                    0x2
#define TPC3_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_SHIFT                 2
#define TPC3_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_MASK                  0x4
#define TPC3_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_SHIFT                 16
#define TPC3_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_MASK                  0x3FF0000

#define mmTPC3_CFG_FUNC_MBIST_PAT                                    0xEC6E04
/* TPC3_CFG_FUNC_MBIST_PAT */
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_SHIFT            0
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_MASK             0x3
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_SHIFT             2
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_MASK              0xC
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_SHIFT            4
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_MASK             0x30
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_SHIFT             6
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_MASK              0xC0
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_SHIFT            8
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_MASK             0x300
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_SHIFT             10
#define TPC3_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_MASK              0xC00

#define mmTPC3_CFG_FUNC_MBIST_MEM_0                                  0xEC6E08

#define mmTPC3_CFG_FUNC_MBIST_MEM_1                                  0xEC6E0C

#define mmTPC3_CFG_FUNC_MBIST_MEM_2                                  0xEC6E10

#define mmTPC3_CFG_FUNC_MBIST_MEM_3                                  0xEC6E14

#define mmTPC3_CFG_FUNC_MBIST_MEM_4                                  0xEC6E18

#define mmTPC3_CFG_FUNC_MBIST_MEM_5                                  0xEC6E1C

#define mmTPC3_CFG_FUNC_MBIST_MEM_6                                  0xEC6E20

#define mmTPC3_CFG_FUNC_MBIST_MEM_7                                  0xEC6E24

#define mmTPC3_CFG_FUNC_MBIST_MEM_8                                  0xEC6E28

#define mmTPC3_CFG_FUNC_MBIST_MEM_9                                  0xEC6E2C
/* TPC3_CFG_FUNC_MBIST_MEM */
#define TPC3_CFG_FUNC_MBIST_MEM_MAX_ADDR_SHIFT                       0
#define TPC3_CFG_FUNC_MBIST_MEM_MAX_ADDR_MASK                        0x7FF
#define TPC3_CFG_FUNC_MBIST_MEM_PATTERN_EN_SHIFT                     12
#define TPC3_CFG_FUNC_MBIST_MEM_PATTERN_EN_MASK                      0x7000
#define TPC3_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_SHIFT               16
#define TPC3_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_MASK                0x7FF0000
#define TPC3_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_SHIFT            28
#define TPC3_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_MASK             0x70000000

#endif /* ASIC_REG_TPC3_CFG_H_ */

