Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Fri Jul  7 16:45:50 2017
| Host             : zxdpc running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command          : report_power -file top5x2_7to1_ddr_tx_power_routed.rpt -pb top5x2_7to1_ddr_tx_power_summary_routed.pb -rpx top5x2_7to1_ddr_tx_power_routed.rpx
| Design           : top5x2_7to1_ddr_tx
| Device           : xc7a100tfgg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.637  |
| Dynamic (W)              | 0.529  |
| Device Static (W)        | 0.108  |
| Effective TJA (C/W)      | 2.6    |
| Max Ambient (C)          | 83.3   |
| Junction Temperature (C) | 26.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        9 |       --- |             --- |
| Slice Logic    |    <0.001 |      149 |       --- |             --- |
|   LUT as Logic |    <0.001 |        9 |     63400 |            0.01 |
|   Register     |    <0.001 |      119 |    126800 |            0.09 |
|   Others       |     0.000 |       19 |       --- |             --- |
| Signals        |    <0.001 |      170 |       --- |             --- |
| MMCM           |     0.091 |        1 |         6 |           16.67 |
| I/O            |     0.435 |       26 |       300 |            8.67 |
| Static Power   |     0.108 |          |           |                 |
| Total          |     0.637 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.009 |      0.016 |
| Vccaux    |       1.800 |     0.069 |       0.051 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.176 |       0.172 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------+---------------------+-----------------+
| Clock        | Domain              | Constraint (ns) |
+--------------+---------------------+-----------------+
| freqgen      | freqgen             |            10.0 |
| tx_pixel_clk | clkgen/pixel_clk    |            10.0 |
| txclk_div    | clkgen/txclk_div    |            20.0 |
| txpllmmcm_d2 | clkgen/txpllmmcm_d2 |            20.0 |
| txpllmmcm_x1 | clkgen/txpllmmcm_x1 |            10.0 |
| txpllmmcm_xn | clkgen/txpllmmcm_xn |             2.9 |
+--------------+---------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| top5x2_7to1_ddr_tx   |     0.529 |
|   clkgen             |     0.092 |
|     clk_iob_in       |    <0.001 |
|   dataout            |     0.437 |
|     loop0[0].dataout |     0.219 |
|     loop0[1].dataout |     0.219 |
+----------------------+-----------+


