<stg><name>mpc_LowMC_verify_2</name>


<trans_list>

<trans id="613" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln108_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln913" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="13" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln913" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="17" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln803" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln803" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="25" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="30" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="34" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="34" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln108_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="35" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="36" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="37" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="38" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="40" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="41" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="43" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %challenge_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %challenge)

]]></Node>
<StgValue><ssdm name="challenge_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %view1_inputShare_off = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %view1_inputShare_offset)

]]></Node>
<StgValue><ssdm name="view1_inputShare_off"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %view1_inputShare_off, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="10">
<![CDATA[
:3  %zext_ln933_1_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln933_1_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln896"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %loop_0 = phi i4 [ 0, %0 ], [ %loop, %2 ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln896 = icmp eq i4 %loop_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %loop = add i4 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln896, label %.preheader3.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln896"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln897 = zext i4 %loop_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %tmp_addr = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln897

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln897"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln896"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0  %loop_1 = phi i4 [ %loop_29, %3 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="loop_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:1  %empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 0)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:2  %icmp_ln901 = icmp eq i4 %loop_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln901"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %loop_29 = add i4 %loop_1, 1

]]></Node>
<StgValue><ssdm name="loop_29"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln901, label %.critedge, label %3

]]></Node>
<StgValue><ssdm name="br_ln901"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %xor_ln902 = xor i4 %loop_1, -8

]]></Node>
<StgValue><ssdm name="xor_ln902"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln902 = zext i4 %xor_ln902 to i64

]]></Node>
<StgValue><ssdm name="zext_ln902"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %tmp_addr_1 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln902

]]></Node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
:3  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_1, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln902"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln901"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge:0  %icmp_ln266 = icmp eq i2 %challenge_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:1  br i1 %icmp_ln266, label %.preheader519.preheader, label %5

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln269 = icmp eq i2 %challenge_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln269, label %.preheader518.preheader, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="1"/>
<literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader518.preheader:0  br label %.preheader518

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln901" val="1"/>
<literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader519.preheader:0  br label %.preheader519

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader518:0  %i_0_i8_i = phi i3 [ %i_12, %6 ], [ 0, %.preheader518.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i8_i"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader518:1  %icmp_ln108_3 = icmp eq i3 %i_0_i8_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108_3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader518:2  %empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader518:3  %i_12 = add i3 %i_0_i8_i, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader518:4  br i1 %icmp_ln108_3, label %._crit_edge.i.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln109_2 = zext i3 %i_0_i8_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %xor_ln109_7 = xor i3 %i_0_i8_i, -4

]]></Node>
<StgValue><ssdm name="xor_ln109_7"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="3">
<![CDATA[
:3  %sext_ln109_1 = sext i3 %xor_ln109_7 to i4

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4">
<![CDATA[
:4  %zext_ln109_9 = zext i4 %sext_ln109_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_9"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tmp_addr_5 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_9

]]></Node>
<StgValue><ssdm name="tmp_addr_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
:6  %state_1_load = load i32* %tmp_addr_5, align 4

]]></Node>
<StgValue><ssdm name="state_1_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %plaintext_addr_1 = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="plaintext_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
:8  %plaintext_load_1 = load i32* %plaintext_addr_1, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.loopexit:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln108_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:0  br label %mpc_xor_constant_verify.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader519:0  %i_0_i_i = phi i3 [ %i_6, %4 ], [ 0, %.preheader519.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader519:1  %icmp_ln108_1 = icmp eq i3 %i_0_i_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader519:2  %empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader519:3  %i_6 = add i3 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader519:4  br i1 %icmp_ln108_1, label %mpc_xor_constant_verify.exit.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln109_1 = zext i3 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:2  %state_0_sum1 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_0_i_i)

]]></Node>
<StgValue><ssdm name="state_0_sum1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln109_8 = zext i4 %state_0_sum1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_8"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tmp_addr_4 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_8

]]></Node>
<StgValue><ssdm name="tmp_addr_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
:5  %state_0_load = load i32* %tmp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="state_0_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="plaintext_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="3">
<![CDATA[
:7  %plaintext_load = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
mpc_xor_constant_verify.exit.loopexit:0  br label %mpc_xor_constant_verify.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln108_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="14" op_6_bw="32">
<![CDATA[
mpc_xor_constant_verify.exit:0  call fastcc void @matrix_mul([24 x i32]* %tmp, i5 0, [876 x i32]* %view1_inputShare, i8 %view1_inputShare_off, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln909"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
:6  %state_1_load = load i32* %tmp_addr_5, align 4

]]></Node>
<StgValue><ssdm name="state_1_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
:8  %plaintext_load_1 = load i32* %plaintext_addr_1, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %xor_ln109_4 = xor i32 %plaintext_load_1, %state_1_load

]]></Node>
<StgValue><ssdm name="xor_ln109_4"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
:10  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_5, i32 %xor_ln109_4, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader518

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
:5  %state_0_load = load i32* %tmp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="state_0_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="3">
<![CDATA[
:7  %plaintext_load = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %xor_ln109_1 = xor i32 %plaintext_load, %state_0_load

]]></Node>
<StgValue><ssdm name="xor_ln109_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
:9  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_4, i32 %xor_ln109_1, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader519

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="14" op_6_bw="32">
<![CDATA[
mpc_xor_constant_verify.exit:0  call fastcc void @matrix_mul([24 x i32]* %tmp, i5 0, [876 x i32]* %view1_inputShare, i8 %view1_inputShare_off, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln909"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="14" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
mpc_xor_constant_verify.exit:1  call fastcc void @matrix_mul([24 x i32]* %tmp, i5 4, [876 x i32]* %view2_inputShare, i8 %view1_inputShare_off, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln910"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="14" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
mpc_xor_constant_verify.exit:1  call fastcc void @matrix_mul([24 x i32]* %tmp, i5 4, [876 x i32]* %view2_inputShare, i8 %view1_inputShare_off, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln910"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
mpc_xor_constant_verify.exit:2  br label %xor_array.2.exit.i

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
xor_array.2.exit.i:0  %i_0_i2 = phi i2 [ 0, %mpc_xor_constant_verify.exit ], [ %i_13, %xor_array.2.exit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i2"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
xor_array.2.exit.i:1  %icmp_ln252 = icmp eq i2 %i_0_i2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
xor_array.2.exit.i:2  %empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
xor_array.2.exit.i:3  %i_13 = add i2 %i_0_i2, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
xor_array.2.exit.i:4  br i1 %icmp_ln252, label %mpc_xor.exit, label %_ifconv.i

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="2">
<![CDATA[
_ifconv.i:0  %trunc_ln253 = trunc i2 %i_0_i2 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv.i:1  %select_ln109 = select i1 %trunc_ln253, i3 -1, i3 3

]]></Node>
<StgValue><ssdm name="select_ln109"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
mpc_xor.exit:0  %tapes_pos_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="tapes_pos_0_0"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
mpc_xor.exit:1  %icmp_ln925 = icmp eq i2 %challenge_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln925"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mpc_xor.exit:2  store i32 0, i32* %tapes_pos_0_0

]]></Node>
<StgValue><ssdm name="store_ln913"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
mpc_xor.exit:3  br label %9

]]></Node>
<StgValue><ssdm name="br_ln913"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i4 = phi i3 [ 0, %_ifconv.i ], [ %i_14, %8 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i4"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln108_4 = icmp eq i3 %i_0_i_i4, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108_4"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_14 = add i3 %i_0_i_i4, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108_4, label %xor_array.2.exit.i.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  %select_ln109_1 = select i1 %trunc_ln253, i4 7, i4 3

]]></Node>
<StgValue><ssdm name="select_ln109_1"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="3">
<![CDATA[
:2  %zext_ln109_10 = zext i3 %i_0_i_i4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln109_10"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %add_ln109_2 = add i4 %select_ln109_1, %zext_ln109_10

]]></Node>
<StgValue><ssdm name="add_ln109_2"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln109_3 = add i4 %add_ln109_2, 5

]]></Node>
<StgValue><ssdm name="add_ln109_3"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="4">
<![CDATA[
:5  %zext_ln109_11 = zext i4 %add_ln109_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_11"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tmp_addr_6 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_11

]]></Node>
<StgValue><ssdm name="tmp_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
:7  %ldvalue359 = load i32* %tmp_addr_6, align 4

]]></Node>
<StgValue><ssdm name="ldvalue359"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %add_ln109_4 = add i3 %select_ln109, %i_0_i_i4

]]></Node>
<StgValue><ssdm name="add_ln109_4"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln109_5 = add i3 %add_ln109_4, -3

]]></Node>
<StgValue><ssdm name="add_ln109_5"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="3">
<![CDATA[
:10  %zext_ln109_12 = zext i3 %add_ln109_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_12"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %tmp_addr_7 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_12

]]></Node>
<StgValue><ssdm name="tmp_addr_7"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
:12  %ldvalue368 = load i32* %tmp_addr_7, align 4

]]></Node>
<StgValue><ssdm name="ldvalue368"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
xor_array.2.exit.i.loopexit:0  br label %xor_array.2.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
:7  %ldvalue359 = load i32* %tmp_addr_6, align 4

]]></Node>
<StgValue><ssdm name="ldvalue359"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
:12  %ldvalue368 = load i32* %tmp_addr_7, align 4

]]></Node>
<StgValue><ssdm name="ldvalue368"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %xor_ln109_5 = xor i32 %ldvalue368, %ldvalue359

]]></Node>
<StgValue><ssdm name="xor_ln109_5"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="32">
<![CDATA[
:14  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_6, i32 %xor_ln109_5, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %7

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i5 [ 1, %mpc_xor.exit ], [ %r, %mpc_xor.exit35 ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln913 = icmp eq i5 %r_0, -11

]]></Node>
<StgValue><ssdm name="icmp_ln913"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln913, label %.preheader2.preheader, label %10

]]></Node>
<StgValue><ssdm name="br_ln913"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
:0  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %r_0, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="14" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1  call fastcc void @matrix_mul([24 x i32]* %tmp, i5 0, [876 x i32]* %view1_inputShare, i8 %view1_inputShare_off, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln915"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln913" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln932"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="163" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="14" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1  call fastcc void @matrix_mul([24 x i32]* %tmp, i5 0, [876 x i32]* %view1_inputShare, i8 %view1_inputShare_off, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln915"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="164" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="14" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call fastcc void @matrix_mul([24 x i32]* %tmp, i5 4, [876 x i32]* %view2_inputShare, i8 %view1_inputShare_off, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln916"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="165" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="14" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call fastcc void @matrix_mul([24 x i32]* %tmp, i5 4, [876 x i32]* %view2_inputShare, i8 %view1_inputShare_off, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln916"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></Node>
<StgValue><ssdm name="br_ln797"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %c_1_06_i = phi i8 [ undef, %10 ], [ %c_1_1_i, %15 ]

]]></Node>
<StgValue><ssdm name="c_1_06_i"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %c_0_05_i = phi i8 [ undef, %10 ], [ %c_0_1_i, %15 ]

]]></Node>
<StgValue><ssdm name="c_0_05_i"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %b_1_04_i = phi i8 [ undef, %10 ], [ %b_1_1_i, %15 ]

]]></Node>
<StgValue><ssdm name="b_1_04_i"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3  %b_0_03_i = phi i8 [ undef, %10 ], [ %b_0_1_i, %15 ]

]]></Node>
<StgValue><ssdm name="b_0_03_i"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4  %a_1_02_i = phi i8 [ undef, %10 ], [ %a_1_1_i, %15 ]

]]></Node>
<StgValue><ssdm name="a_1_02_i"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:5  %a_0_01_i = phi i8 [ undef, %10 ], [ %a_0_1_i, %15 ]

]]></Node>
<StgValue><ssdm name="a_0_01_i"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:6  %bitNumber_assign_3_i = phi i5 [ 0, %10 ], [ %add_ln797, %15 ]

]]></Node>
<StgValue><ssdm name="bitNumber_assign_3_i"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="5">
<![CDATA[
:7  %trunc_ln797 = trunc i5 %bitNumber_assign_3_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln797"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %icmp_ln797 = icmp ult i5 %bitNumber_assign_3_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln797"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9  %empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %icmp_ln797, label %.preheader.preheader.i, label %mpc_substitution_verify_2.exit

]]></Node>
<StgValue><ssdm name="br_ln797"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.i:0  %add_ln804 = add i5 %bitNumber_assign_3_i, 2

]]></Node>
<StgValue><ssdm name="add_ln804"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.i:1  %add_ln805 = add i5 %bitNumber_assign_3_i, 1

]]></Node>
<StgValue><ssdm name="add_ln805"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:2  %sub_ln54 = sub i3 -3, %trunc_ln797

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="3">
<![CDATA[
.preheader.preheader.i:3  %zext_ln54 = zext i3 %sub_ln54 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:4  %sub_ln54_1 = sub i3 -2, %trunc_ln797

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="3">
<![CDATA[
.preheader.preheader.i:5  %zext_ln54_3 = zext i3 %sub_ln54_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:6  %xor_ln54 = xor i3 %trunc_ln797, -1

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="3">
<![CDATA[
.preheader.preheader.i:7  %zext_ln54_4 = zext i3 %xor_ln54 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:8  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln803"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mpc_substitution_verify_2.exit:0  %add_ln919 = add i14 %shl_ln, -512

]]></Node>
<StgValue><ssdm name="add_ln919"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
mpc_substitution_verify_2.exit:1  call fastcc void @matrix_mul.1([24 x i32]* %tmp, i5 8, i14 %add_ln919)

]]></Node>
<StgValue><ssdm name="call_ln919"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:0  %c_1_1_i = phi i8 [ %c_1_06_i, %.preheader.preheader.i ], [ %c_1_1, %12 ]

]]></Node>
<StgValue><ssdm name="c_1_1_i"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:1  %c_0_1_i = phi i8 [ %c_0_05_i, %.preheader.preheader.i ], [ %c_1_2, %12 ]

]]></Node>
<StgValue><ssdm name="c_0_1_i"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:2  %b_1_1_i = phi i8 [ %b_1_04_i, %.preheader.preheader.i ], [ %b_1_1, %12 ]

]]></Node>
<StgValue><ssdm name="b_1_1_i"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:3  %b_0_1_i = phi i8 [ %b_0_03_i, %.preheader.preheader.i ], [ %b_1_2, %12 ]

]]></Node>
<StgValue><ssdm name="b_0_1_i"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:4  %a_1_1_i = phi i8 [ %a_1_02_i, %.preheader.preheader.i ], [ %a_1_1, %12 ]

]]></Node>
<StgValue><ssdm name="a_1_1_i"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:5  %a_0_1_i = phi i8 [ %a_0_01_i, %.preheader.preheader.i ], [ %a_1_2, %12 ]

]]></Node>
<StgValue><ssdm name="a_0_1_i"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i:6  %j_0_i = phi i2 [ 0, %.preheader.preheader.i ], [ %j, %12 ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:7  %icmp_ln803 = icmp eq i2 %j_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln803"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:8  %empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:9  %j = add i2 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:10  br i1 %icmp_ln803, label %13, label %12

]]></Node>
<StgValue><ssdm name="br_ln803"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln803" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="2">
<![CDATA[
:0  %trunc_ln804 = trunc i2 %j_0_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln804"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln803" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %select_ln54 = select i1 %trunc_ln804, i64 12, i64 8

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln803" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tmp_addr_10 = getelementptr [24 x i32]* %tmp, i64 0, i64 %select_ln54

]]></Node>
<StgValue><ssdm name="tmp_addr_10"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln803" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="5">
<![CDATA[
:5  %ldvalue377 = load i32* %tmp_addr_10, align 4

]]></Node>
<StgValue><ssdm name="ldvalue377"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln803" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tapes_pos_0_0_load = load i32* %tapes_pos_0_0

]]></Node>
<StgValue><ssdm name="tapes_pos_0_0_load"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln803" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:1  %call_ret403_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %b_0_1_i, i8 %b_1_1_i, [498 x i8]* %tapes_0_tape, i32 %tapes_pos_0_0_load, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret403_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_32 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln804, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:2  %cast_offset = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_32, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="5">
<![CDATA[
:5  %ldvalue377 = load i32* %tmp_addr_10, align 4

]]></Node>
<StgValue><ssdm name="ldvalue377"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %or_ln54 = or i5 %cast_offset, 7

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %icmp_ln54 = icmp ugt i5 %cast_offset, %or_ln54

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="5">
<![CDATA[
:8  %zext_ln54_5 = zext i5 %cast_offset to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="5">
<![CDATA[
:9  %zext_ln54_6 = zext i5 %or_ln54 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_33 = call i32 @llvm.part.select.i32(i32 %ldvalue377, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %sub_ln54_2 = sub i6 %zext_ln54_5, %zext_ln54_6

]]></Node>
<StgValue><ssdm name="sub_ln54_2"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %xor_ln54_2 = xor i6 %zext_ln54_5, 31

]]></Node>
<StgValue><ssdm name="xor_ln54_2"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %sub_ln54_3 = sub i6 %zext_ln54_6, %zext_ln54_5

]]></Node>
<StgValue><ssdm name="sub_ln54_3"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:14  %select_ln54_1 = select i1 %icmp_ln54, i6 %sub_ln54_2, i6 %sub_ln54_3

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %select_ln54_2 = select i1 %icmp_ln54, i32 %tmp_33, i32 %ldvalue377

]]></Node>
<StgValue><ssdm name="select_ln54_2"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:16  %select_ln54_3 = select i1 %icmp_ln54, i6 %xor_ln54_2, i6 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="select_ln54_3"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %sub_ln54_4 = sub i6 31, %select_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54_4"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="6">
<![CDATA[
:18  %zext_ln54_7 = zext i6 %select_ln54_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
:19  %zext_ln54_11 = zext i6 %sub_ln54_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %lshr_ln54_6 = lshr i32 %select_ln54_2, %zext_ln54_7

]]></Node>
<StgValue><ssdm name="lshr_ln54_6"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lshr_ln54_7 = lshr i32 -1, %zext_ln54_11

]]></Node>
<StgValue><ssdm name="lshr_ln54_7"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %and_ln54 = and i32 %lshr_ln54_6, %lshr_ln54_7

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="32">
<![CDATA[
:23  %trunc_ln54 = trunc i32 %and_ln54 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %lshr_ln54 = lshr i8 %trunc_ln54, %zext_ln54

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="8">
<![CDATA[
:25  %a_0 = trunc i8 %lshr_ln54 to i1

]]></Node>
<StgValue><ssdm name="a_0"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="1">
<![CDATA[
:26  %zext_ln54_8 = zext i1 %a_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:27  %a_1_1 = select i1 %trunc_ln804, i8 %zext_ln54_8, i8 %a_1_1_i

]]></Node>
<StgValue><ssdm name="a_1_1"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:28  %a_1_2 = select i1 %trunc_ln804, i8 %a_0_1_i, i8 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="a_1_2"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_34 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln805, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:30  %cast_offset1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_34, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset1"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:31  %or_ln54_1 = or i5 %cast_offset1, 7

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:32  %icmp_ln54_1 = icmp ugt i5 %cast_offset1, %or_ln54_1

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="5">
<![CDATA[
:33  %zext_ln54_12 = zext i5 %cast_offset1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="5">
<![CDATA[
:34  %zext_ln54_13 = zext i5 %or_ln54_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_35 = call i32 @llvm.part.select.i32(i32 %ldvalue377, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:36  %sub_ln54_5 = sub i6 %zext_ln54_12, %zext_ln54_13

]]></Node>
<StgValue><ssdm name="sub_ln54_5"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:37  %xor_ln54_3 = xor i6 %zext_ln54_12, 31

]]></Node>
<StgValue><ssdm name="xor_ln54_3"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:38  %sub_ln54_6 = sub i6 %zext_ln54_13, %zext_ln54_12

]]></Node>
<StgValue><ssdm name="sub_ln54_6"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:39  %select_ln54_4 = select i1 %icmp_ln54_1, i6 %sub_ln54_5, i6 %sub_ln54_6

]]></Node>
<StgValue><ssdm name="select_ln54_4"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %select_ln54_5 = select i1 %icmp_ln54_1, i32 %tmp_35, i32 %ldvalue377

]]></Node>
<StgValue><ssdm name="select_ln54_5"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:41  %select_ln54_6 = select i1 %icmp_ln54_1, i6 %xor_ln54_3, i6 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="select_ln54_6"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:42  %sub_ln54_7 = sub i6 31, %select_ln54_4

]]></Node>
<StgValue><ssdm name="sub_ln54_7"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
:43  %zext_ln54_14 = zext i6 %select_ln54_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="6">
<![CDATA[
:44  %zext_ln54_15 = zext i6 %sub_ln54_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %lshr_ln54_8 = lshr i32 %select_ln54_5, %zext_ln54_14

]]></Node>
<StgValue><ssdm name="lshr_ln54_8"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %lshr_ln54_9 = lshr i32 -1, %zext_ln54_15

]]></Node>
<StgValue><ssdm name="lshr_ln54_9"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %and_ln54_1 = and i32 %lshr_ln54_8, %lshr_ln54_9

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="32">
<![CDATA[
:48  %trunc_ln54_3 = trunc i32 %and_ln54_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln54_3"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:49  %lshr_ln54_4 = lshr i8 %trunc_ln54_3, %zext_ln54_3

]]></Node>
<StgValue><ssdm name="lshr_ln54_4"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="8">
<![CDATA[
:50  %b_0 = trunc i8 %lshr_ln54_4 to i1

]]></Node>
<StgValue><ssdm name="b_0"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1">
<![CDATA[
:51  %zext_ln54_9 = zext i1 %b_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:52  %b_1_1 = select i1 %trunc_ln804, i8 %zext_ln54_9, i8 %b_1_1_i

]]></Node>
<StgValue><ssdm name="b_1_1"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:53  %b_1_2 = select i1 %trunc_ln804, i8 %b_0_1_i, i8 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="b_1_2"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54  %tmp_36 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_3_i, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:55  %cast_offset2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_36, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset2"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:56  %or_ln54_2 = or i5 %cast_offset2, 7

]]></Node>
<StgValue><ssdm name="or_ln54_2"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:57  %icmp_ln54_2 = icmp ugt i5 %cast_offset2, %or_ln54_2

]]></Node>
<StgValue><ssdm name="icmp_ln54_2"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="5">
<![CDATA[
:58  %zext_ln54_16 = zext i5 %cast_offset2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_16"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="5">
<![CDATA[
:59  %zext_ln54_17 = zext i5 %or_ln54_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_17"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60  %tmp_37 = call i32 @llvm.part.select.i32(i32 %ldvalue377, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:61  %sub_ln54_8 = sub i6 %zext_ln54_16, %zext_ln54_17

]]></Node>
<StgValue><ssdm name="sub_ln54_8"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:62  %xor_ln54_4 = xor i6 %zext_ln54_16, 31

]]></Node>
<StgValue><ssdm name="xor_ln54_4"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:63  %sub_ln54_9 = sub i6 %zext_ln54_17, %zext_ln54_16

]]></Node>
<StgValue><ssdm name="sub_ln54_9"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:64  %select_ln54_7 = select i1 %icmp_ln54_2, i6 %sub_ln54_8, i6 %sub_ln54_9

]]></Node>
<StgValue><ssdm name="select_ln54_7"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %select_ln54_8 = select i1 %icmp_ln54_2, i32 %tmp_37, i32 %ldvalue377

]]></Node>
<StgValue><ssdm name="select_ln54_8"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:66  %select_ln54_9 = select i1 %icmp_ln54_2, i6 %xor_ln54_4, i6 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="select_ln54_9"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:67  %sub_ln54_10 = sub i6 31, %select_ln54_7

]]></Node>
<StgValue><ssdm name="sub_ln54_10"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="6">
<![CDATA[
:68  %zext_ln54_18 = zext i6 %select_ln54_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_18"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="6">
<![CDATA[
:69  %zext_ln54_19 = zext i6 %sub_ln54_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_19"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %lshr_ln54_10 = lshr i32 %select_ln54_8, %zext_ln54_18

]]></Node>
<StgValue><ssdm name="lshr_ln54_10"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %lshr_ln54_11 = lshr i32 -1, %zext_ln54_19

]]></Node>
<StgValue><ssdm name="lshr_ln54_11"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %and_ln54_2 = and i32 %lshr_ln54_10, %lshr_ln54_11

]]></Node>
<StgValue><ssdm name="and_ln54_2"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32">
<![CDATA[
:73  %trunc_ln54_5 = trunc i32 %and_ln54_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln54_5"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:74  %lshr_ln54_5 = lshr i8 %trunc_ln54_5, %zext_ln54_4

]]></Node>
<StgValue><ssdm name="lshr_ln54_5"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8">
<![CDATA[
:75  %c_0 = trunc i8 %lshr_ln54_5 to i1

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="1">
<![CDATA[
:76  %zext_ln54_10 = zext i1 %c_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:77  %c_1_1 = select i1 %trunc_ln804, i8 %zext_ln54_10, i8 %c_1_1_i

]]></Node>
<StgValue><ssdm name="c_1_1"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:78  %c_1_2 = select i1 %trunc_ln804, i8 %c_0_1_i, i8 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="c_1_2"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:79  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln803"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="283" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:1  %call_ret403_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %b_0_1_i, i8 %b_1_1_i, [498 x i8]* %tapes_0_tape, i32 %tapes_pos_0_0_load, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret403_i"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="48">
<![CDATA[
:2  %call_ret35_i = extractvalue { i32, i8, i8 } %call_ret403_i, 0

]]></Node>
<StgValue><ssdm name="call_ret35_i"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="48">
<![CDATA[
:3  %ab_0 = extractvalue { i32, i8, i8 } %call_ret403_i, 1

]]></Node>
<StgValue><ssdm name="ab_0"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="48">
<![CDATA[
:4  %ab_1 = extractvalue { i32, i8, i8 } %call_ret403_i, 2

]]></Node>
<StgValue><ssdm name="ab_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="287" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="48" op_12_bw="48">
<![CDATA[
:5  %call_ret412_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %c_0_1_i, i8 %c_1_1_i, [498 x i8]* %tapes_0_tape, i32 %call_ret35_i, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret412_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="288" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="48" op_12_bw="48">
<![CDATA[
:5  %call_ret412_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %c_0_1_i, i8 %c_1_1_i, [498 x i8]* %tapes_0_tape, i32 %call_ret35_i, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret412_i"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="48">
<![CDATA[
:6  %call_ret42_i = extractvalue { i32, i8, i8 } %call_ret412_i, 0

]]></Node>
<StgValue><ssdm name="call_ret42_i"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="48">
<![CDATA[
:7  %bc_0 = extractvalue { i32, i8, i8 } %call_ret412_i, 1

]]></Node>
<StgValue><ssdm name="bc_0"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="48">
<![CDATA[
:8  %bc_1 = extractvalue { i32, i8, i8 } %call_ret412_i, 2

]]></Node>
<StgValue><ssdm name="bc_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="292" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="48" op_12_bw="48">
<![CDATA[
:9  %call_ret1_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %a_0_1_i, i8 %a_1_1_i, [498 x i8]* %tapes_0_tape, i32 %call_ret42_i, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="293" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="48" op_12_bw="48">
<![CDATA[
:9  %call_ret1_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %a_0_1_i, i8 %a_1_1_i, [498 x i8]* %tapes_0_tape, i32 %call_ret42_i, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="48">
<![CDATA[
:10  %call_ret43_i = extractvalue { i32, i8, i8 } %call_ret1_i, 0

]]></Node>
<StgValue><ssdm name="call_ret43_i"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="48">
<![CDATA[
:11  %ca_0 = extractvalue { i32, i8, i8 } %call_ret1_i, 1

]]></Node>
<StgValue><ssdm name="ca_0"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="48">
<![CDATA[
:12  %ca_1 = extractvalue { i32, i8, i8 } %call_ret1_i, 2

]]></Node>
<StgValue><ssdm name="ca_1"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %shl_ln66 = shl i8 1, %zext_ln54

]]></Node>
<StgValue><ssdm name="shl_ln66"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %xor_ln66 = xor i8 %shl_ln66, -1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %shl_ln66_4 = shl i8 1, %zext_ln54_3

]]></Node>
<StgValue><ssdm name="shl_ln66_4"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %xor_ln66_4 = xor i8 %shl_ln66_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_4"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %shl_ln66_5 = shl i8 1, %zext_ln54_4

]]></Node>
<StgValue><ssdm name="shl_ln66_5"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %xor_ln66_5 = xor i8 %shl_ln66_5, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_5"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %14

]]></Node>
<StgValue><ssdm name="br_ln817"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="304" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j_1_i = phi i2 [ 0, %13 ], [ %j_4, %_ifconv.i13 ]

]]></Node>
<StgValue><ssdm name="j_1_i"/></StgValue>
</operation>

<operation id="305" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln817 = icmp eq i2 %j_1_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln817"/></StgValue>
</operation>

<operation id="306" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %j_4 = add i2 %j_1_i, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln817, label %15, label %_ifconv.i13

]]></Node>
<StgValue><ssdm name="br_ln817"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2">
<![CDATA[
_ifconv.i13:0  %trunc_ln818 = trunc i2 %j_1_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln818"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i13:1  %select_ln818 = select i1 %trunc_ln818, i8 %a_1_1_i, i8 %a_0_1_i

]]></Node>
<StgValue><ssdm name="select_ln818"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i13:2  %select_ln818_1 = select i1 %trunc_ln818, i8 %bc_1, i8 %bc_0

]]></Node>
<StgValue><ssdm name="select_ln818_1"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:3  %xor_ln818 = xor i8 %select_ln818_1, %select_ln818

]]></Node>
<StgValue><ssdm name="xor_ln818"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:4  %tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln804, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i13:6  %select_ln66 = select i1 %trunc_ln818, i64 12, i64 8

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i13:7  %tmp_addr_11 = getelementptr [24 x i32]* %tmp, i64 0, i64 %select_ln66

]]></Node>
<StgValue><ssdm name="tmp_addr_11"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
_ifconv.i13:8  %ldvalue424 = load i32* %tmp_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ldvalue424"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:27  %shl_ln66_6 = shl i8 %xor_ln818, %zext_ln54

]]></Node>
<StgValue><ssdm name="shl_ln66_6"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i13:75  %select_ln819 = select i1 %trunc_ln818, i8 %b_1_1_i, i8 %b_0_1_i

]]></Node>
<StgValue><ssdm name="select_ln819"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i13:76  %select_ln819_1 = select i1 %trunc_ln818, i8 %ca_1, i8 %ca_0

]]></Node>
<StgValue><ssdm name="select_ln819_1"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:77  %xor_ln819 = xor i8 %select_ln819, %select_ln818

]]></Node>
<StgValue><ssdm name="xor_ln819"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:78  %xor_ln819_1 = xor i8 %xor_ln819, %select_ln819_1

]]></Node>
<StgValue><ssdm name="xor_ln819_1"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:79  %tmp_42 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln805, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:99  %shl_ln66_7 = shl i8 %xor_ln819_1, %zext_ln54_3

]]></Node>
<StgValue><ssdm name="shl_ln66_7"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i13:125  %select_ln820 = select i1 %trunc_ln818, i8 %c_1_1_i, i8 %c_0_1_i

]]></Node>
<StgValue><ssdm name="select_ln820"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i13:126  %select_ln820_1 = select i1 %trunc_ln818, i8 %ab_1, i8 %ab_0

]]></Node>
<StgValue><ssdm name="select_ln820_1"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:127  %xor_ln820 = xor i8 %select_ln820, %select_ln820_1

]]></Node>
<StgValue><ssdm name="xor_ln820"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:129  %tmp_45 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_3_i, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln797 = add i5 %bitNumber_assign_3_i, 3

]]></Node>
<StgValue><ssdm name="add_ln797"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:1  store i32 %call_ret43_i, i32* %tapes_pos_0_0

]]></Node>
<StgValue><ssdm name="store_ln797"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %11

]]></Node>
<StgValue><ssdm name="br_ln797"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv.i13:5  %cast_offset3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_38, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset3"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
_ifconv.i13:8  %ldvalue424 = load i32* %tmp_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ldvalue424"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:9  %or_ln66_4 = or i5 %cast_offset3, 7

]]></Node>
<StgValue><ssdm name="or_ln66_4"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:10  %icmp_ln66 = icmp ugt i5 %cast_offset3, %or_ln66_4

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:11  %zext_ln66 = zext i5 %cast_offset3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:12  %zext_ln66_3 = zext i5 %or_ln66_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:13  %tmp_39 = call i32 @llvm.part.select.i32(i32 %ldvalue424, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:14  %sub_ln66 = sub i6 %zext_ln66, %zext_ln66_3

]]></Node>
<StgValue><ssdm name="sub_ln66"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:15  %xor_ln66_6 = xor i6 %zext_ln66, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:16  %sub_ln66_1 = sub i6 %zext_ln66_3, %zext_ln66

]]></Node>
<StgValue><ssdm name="sub_ln66_1"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:17  %select_ln66_1 = select i1 %icmp_ln66, i6 %sub_ln66, i6 %sub_ln66_1

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i13:18  %select_ln66_2 = select i1 %icmp_ln66, i32 %tmp_39, i32 %ldvalue424

]]></Node>
<StgValue><ssdm name="select_ln66_2"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:19  %select_ln66_3 = select i1 %icmp_ln66, i6 %xor_ln66_6, i6 %zext_ln66

]]></Node>
<StgValue><ssdm name="select_ln66_3"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:20  %sub_ln66_2 = sub i6 31, %select_ln66_1

]]></Node>
<StgValue><ssdm name="sub_ln66_2"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:21  %zext_ln66_4 = zext i6 %select_ln66_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_4"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:22  %zext_ln66_5 = zext i6 %sub_ln66_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_5"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:23  %lshr_ln66 = lshr i32 %select_ln66_2, %zext_ln66_4

]]></Node>
<StgValue><ssdm name="lshr_ln66"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:24  %lshr_ln66_1 = lshr i32 -1, %zext_ln66_5

]]></Node>
<StgValue><ssdm name="lshr_ln66_1"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:25  %and_ln66_4 = and i32 %lshr_ln66, %lshr_ln66_1

]]></Node>
<StgValue><ssdm name="and_ln66_4"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="32">
<![CDATA[
_ifconv.i13:26  %trunc_ln66 = trunc i32 %and_ln66_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:28  %and_ln66 = and i8 %trunc_ln66, %xor_ln66

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:29  %or_ln66 = or i8 %and_ln66, %shl_ln66_6

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="353" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:30  %icmp_ln66_1 = icmp ugt i5 %cast_offset3, %or_ln66_4

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:31  %zext_ln66_6 = zext i5 %cast_offset3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_6"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:32  %zext_ln66_7 = zext i5 %or_ln66_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_7"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="8">
<![CDATA[
_ifconv.i13:33  %zext_ln66_8 = zext i8 %or_ln66 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_8"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:34  %xor_ln66_7 = xor i6 %zext_ln66_6, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_7"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:35  %select_ln66_4 = select i1 %icmp_ln66_1, i6 %zext_ln66_6, i6 %zext_ln66_7

]]></Node>
<StgValue><ssdm name="select_ln66_4"/></StgValue>
</operation>

<operation id="359" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:36  %select_ln66_5 = select i1 %icmp_ln66_1, i6 %zext_ln66_7, i6 %zext_ln66_6

]]></Node>
<StgValue><ssdm name="select_ln66_5"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:37  %select_ln66_6 = select i1 %icmp_ln66_1, i6 %xor_ln66_7, i6 %zext_ln66_6

]]></Node>
<StgValue><ssdm name="select_ln66_6"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:38  %xor_ln66_8 = xor i6 %select_ln66_4, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_8"/></StgValue>
</operation>

<operation id="362" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:39  %zext_ln66_9 = zext i6 %select_ln66_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_9"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:40  %zext_ln66_10 = zext i6 %select_ln66_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_10"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:41  %zext_ln66_11 = zext i6 %xor_ln66_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_11"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:42  %shl_ln66_9 = shl i32 %zext_ln66_8, %zext_ln66_9

]]></Node>
<StgValue><ssdm name="shl_ln66_9"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:43  %tmp_40 = call i32 @llvm.part.select.i32(i32 %shl_ln66_9, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i13:44  %select_ln66_7 = select i1 %icmp_ln66_1, i32 %tmp_40, i32 %shl_ln66_9

]]></Node>
<StgValue><ssdm name="select_ln66_7"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:45  %shl_ln66_10 = shl i32 -1, %zext_ln66_10

]]></Node>
<StgValue><ssdm name="shl_ln66_10"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:46  %lshr_ln66_2 = lshr i32 -1, %zext_ln66_11

]]></Node>
<StgValue><ssdm name="lshr_ln66_2"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:47  %and_ln66_5 = and i32 %shl_ln66_10, %lshr_ln66_2

]]></Node>
<StgValue><ssdm name="and_ln66_5"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:48  %and_ln66_6 = and i32 %select_ln66_7, %and_ln66_5

]]></Node>
<StgValue><ssdm name="and_ln66_6"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="2">
<![CDATA[
_ifconv.i13:50  %zext_ln66_12 = zext i2 %tmp_38 to i4

]]></Node>
<StgValue><ssdm name="zext_ln66_12"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv.i13:51  %shl_ln66_11 = shl i4 1, %zext_ln66_12

]]></Node>
<StgValue><ssdm name="shl_ln66_11"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
_ifconv.i13:52  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_11, i32 %and_ln66_6, i4 %shl_ln66_11)

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:53  %icmp_ln66_2 = icmp ugt i5 %cast_offset3, %or_ln66_4

]]></Node>
<StgValue><ssdm name="icmp_ln66_2"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:54  %zext_ln66_13 = zext i5 %cast_offset3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_13"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:55  %zext_ln66_14 = zext i5 %or_ln66_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_14"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="8">
<![CDATA[
_ifconv.i13:56  %zext_ln66_15 = zext i8 %or_ln66 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_15"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:57  %xor_ln66_9 = xor i6 %zext_ln66_13, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_9"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:58  %select_ln66_8 = select i1 %icmp_ln66_2, i6 %zext_ln66_13, i6 %zext_ln66_14

]]></Node>
<StgValue><ssdm name="select_ln66_8"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:59  %select_ln66_9 = select i1 %icmp_ln66_2, i6 %zext_ln66_14, i6 %zext_ln66_13

]]></Node>
<StgValue><ssdm name="select_ln66_9"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:60  %select_ln66_10 = select i1 %icmp_ln66_2, i6 %xor_ln66_9, i6 %zext_ln66_13

]]></Node>
<StgValue><ssdm name="select_ln66_10"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:61  %xor_ln66_10 = xor i6 %select_ln66_8, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_10"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:62  %zext_ln66_16 = zext i6 %select_ln66_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_16"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:63  %zext_ln66_17 = zext i6 %select_ln66_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_17"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:64  %zext_ln66_18 = zext i6 %xor_ln66_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_18"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:65  %shl_ln66_12 = shl i32 %zext_ln66_15, %zext_ln66_16

]]></Node>
<StgValue><ssdm name="shl_ln66_12"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:66  %tmp_41 = call i32 @llvm.part.select.i32(i32 %shl_ln66_12, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i13:67  %select_ln66_11 = select i1 %icmp_ln66_2, i32 %tmp_41, i32 %shl_ln66_12

]]></Node>
<StgValue><ssdm name="select_ln66_11"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:68  %shl_ln66_13 = shl i32 -1, %zext_ln66_17

]]></Node>
<StgValue><ssdm name="shl_ln66_13"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:69  %lshr_ln66_3 = lshr i32 -1, %zext_ln66_18

]]></Node>
<StgValue><ssdm name="lshr_ln66_3"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:70  %and_ln66_7 = and i32 %shl_ln66_13, %lshr_ln66_3

]]></Node>
<StgValue><ssdm name="and_ln66_7"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:71  %xor_ln66_11 = xor i32 %and_ln66_7, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_11"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:72  %and_ln66_8 = and i32 %ldvalue424, %xor_ln66_11

]]></Node>
<StgValue><ssdm name="and_ln66_8"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:73  %and_ln66_9 = and i32 %select_ln66_11, %and_ln66_7

]]></Node>
<StgValue><ssdm name="and_ln66_9"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:74  %or_ln66_5 = or i32 %and_ln66_8, %and_ln66_9

]]></Node>
<StgValue><ssdm name="or_ln66_5"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv.i13:80  %cast_offset4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_42, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset4"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:81  %or_ln66_6 = or i5 %cast_offset4, 7

]]></Node>
<StgValue><ssdm name="or_ln66_6"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:82  %icmp_ln66_3 = icmp ugt i5 %cast_offset4, %or_ln66_6

]]></Node>
<StgValue><ssdm name="icmp_ln66_3"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:83  %zext_ln66_19 = zext i5 %cast_offset4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_19"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:84  %zext_ln66_20 = zext i5 %or_ln66_6 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_20"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:85  %tmp_43 = call i32 @llvm.part.select.i32(i32 %or_ln66_5, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:86  %sub_ln66_3 = sub i6 %zext_ln66_19, %zext_ln66_20

]]></Node>
<StgValue><ssdm name="sub_ln66_3"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:87  %xor_ln66_12 = xor i6 %zext_ln66_19, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_12"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:88  %sub_ln66_4 = sub i6 %zext_ln66_20, %zext_ln66_19

]]></Node>
<StgValue><ssdm name="sub_ln66_4"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:89  %select_ln66_12 = select i1 %icmp_ln66_3, i6 %sub_ln66_3, i6 %sub_ln66_4

]]></Node>
<StgValue><ssdm name="select_ln66_12"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i13:90  %select_ln66_13 = select i1 %icmp_ln66_3, i32 %tmp_43, i32 %or_ln66_5

]]></Node>
<StgValue><ssdm name="select_ln66_13"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:91  %select_ln66_14 = select i1 %icmp_ln66_3, i6 %xor_ln66_12, i6 %zext_ln66_19

]]></Node>
<StgValue><ssdm name="select_ln66_14"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:92  %sub_ln66_5 = sub i6 31, %select_ln66_12

]]></Node>
<StgValue><ssdm name="sub_ln66_5"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:93  %zext_ln66_21 = zext i6 %select_ln66_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_21"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:95  %lshr_ln66_4 = lshr i32 %select_ln66_13, %zext_ln66_21

]]></Node>
<StgValue><ssdm name="lshr_ln66_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:94  %zext_ln66_22 = zext i6 %sub_ln66_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_22"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:96  %lshr_ln66_5 = lshr i32 -1, %zext_ln66_22

]]></Node>
<StgValue><ssdm name="lshr_ln66_5"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:97  %and_ln66_10 = and i32 %lshr_ln66_4, %lshr_ln66_5

]]></Node>
<StgValue><ssdm name="and_ln66_10"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="32">
<![CDATA[
_ifconv.i13:98  %trunc_ln66_1 = trunc i32 %and_ln66_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:100  %and_ln66_2 = and i8 %trunc_ln66_1, %xor_ln66_4

]]></Node>
<StgValue><ssdm name="and_ln66_2"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:101  %or_ln66_2 = or i8 %and_ln66_2, %shl_ln66_7

]]></Node>
<StgValue><ssdm name="or_ln66_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="418" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:102  %icmp_ln66_4 = icmp ugt i5 %cast_offset4, %or_ln66_6

]]></Node>
<StgValue><ssdm name="icmp_ln66_4"/></StgValue>
</operation>

<operation id="419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:103  %zext_ln66_23 = zext i5 %cast_offset4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_23"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:104  %zext_ln66_24 = zext i5 %or_ln66_6 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_24"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="8">
<![CDATA[
_ifconv.i13:105  %zext_ln66_25 = zext i8 %or_ln66_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_25"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:106  %xor_ln66_13 = xor i6 %zext_ln66_23, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_13"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:107  %select_ln66_15 = select i1 %icmp_ln66_4, i6 %zext_ln66_23, i6 %zext_ln66_24

]]></Node>
<StgValue><ssdm name="select_ln66_15"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:108  %select_ln66_16 = select i1 %icmp_ln66_4, i6 %zext_ln66_24, i6 %zext_ln66_23

]]></Node>
<StgValue><ssdm name="select_ln66_16"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:109  %select_ln66_17 = select i1 %icmp_ln66_4, i6 %xor_ln66_13, i6 %zext_ln66_23

]]></Node>
<StgValue><ssdm name="select_ln66_17"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:110  %xor_ln66_14 = xor i6 %select_ln66_15, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_14"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:111  %zext_ln66_26 = zext i6 %select_ln66_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_26"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:112  %zext_ln66_27 = zext i6 %select_ln66_16 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_27"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:113  %zext_ln66_28 = zext i6 %xor_ln66_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_28"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:114  %shl_ln66_14 = shl i32 %zext_ln66_25, %zext_ln66_26

]]></Node>
<StgValue><ssdm name="shl_ln66_14"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:115  %tmp_44 = call i32 @llvm.part.select.i32(i32 %shl_ln66_14, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i13:116  %select_ln66_18 = select i1 %icmp_ln66_4, i32 %tmp_44, i32 %shl_ln66_14

]]></Node>
<StgValue><ssdm name="select_ln66_18"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:117  %shl_ln66_15 = shl i32 -1, %zext_ln66_27

]]></Node>
<StgValue><ssdm name="shl_ln66_15"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:118  %lshr_ln66_6 = lshr i32 -1, %zext_ln66_28

]]></Node>
<StgValue><ssdm name="lshr_ln66_6"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:119  %and_ln66_11 = and i32 %shl_ln66_15, %lshr_ln66_6

]]></Node>
<StgValue><ssdm name="and_ln66_11"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:120  %xor_ln66_15 = xor i32 %and_ln66_11, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_15"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:121  %and_ln66_12 = and i32 %or_ln66_5, %xor_ln66_15

]]></Node>
<StgValue><ssdm name="and_ln66_12"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:122  %and_ln66_13 = and i32 %select_ln66_18, %and_ln66_11

]]></Node>
<StgValue><ssdm name="and_ln66_13"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:123  %or_ln66_7 = or i32 %and_ln66_12, %and_ln66_13

]]></Node>
<StgValue><ssdm name="or_ln66_7"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
_ifconv.i13:124  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_11, i32 %or_ln66_7, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv.i13:130  %cast_offset5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_45, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset5"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:131  %or_ln66_8 = or i5 %cast_offset5, 7

]]></Node>
<StgValue><ssdm name="or_ln66_8"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:132  %icmp_ln66_5 = icmp ugt i5 %cast_offset5, %or_ln66_8

]]></Node>
<StgValue><ssdm name="icmp_ln66_5"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:133  %zext_ln66_29 = zext i5 %cast_offset5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_29"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:134  %zext_ln66_30 = zext i5 %or_ln66_8 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_30"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:135  %tmp_46 = call i32 @llvm.part.select.i32(i32 %or_ln66_7, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:136  %sub_ln66_6 = sub i6 %zext_ln66_29, %zext_ln66_30

]]></Node>
<StgValue><ssdm name="sub_ln66_6"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:137  %xor_ln66_16 = xor i6 %zext_ln66_29, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_16"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:138  %sub_ln66_7 = sub i6 %zext_ln66_30, %zext_ln66_29

]]></Node>
<StgValue><ssdm name="sub_ln66_7"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:139  %select_ln66_19 = select i1 %icmp_ln66_5, i6 %sub_ln66_6, i6 %sub_ln66_7

]]></Node>
<StgValue><ssdm name="select_ln66_19"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i13:140  %select_ln66_20 = select i1 %icmp_ln66_5, i32 %tmp_46, i32 %or_ln66_7

]]></Node>
<StgValue><ssdm name="select_ln66_20"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:141  %select_ln66_21 = select i1 %icmp_ln66_5, i6 %xor_ln66_16, i6 %zext_ln66_29

]]></Node>
<StgValue><ssdm name="select_ln66_21"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:142  %sub_ln66_8 = sub i6 31, %select_ln66_19

]]></Node>
<StgValue><ssdm name="sub_ln66_8"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:143  %zext_ln66_31 = zext i6 %select_ln66_21 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_31"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:145  %lshr_ln66_7 = lshr i32 %select_ln66_20, %zext_ln66_31

]]></Node>
<StgValue><ssdm name="lshr_ln66_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="456" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv.i13:49  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([24 x i32]* %tmp)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln66"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:128  %xor_ln820_1 = xor i8 %xor_ln820, %xor_ln819

]]></Node>
<StgValue><ssdm name="xor_ln820_1"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:144  %zext_ln66_32 = zext i6 %sub_ln66_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_32"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:146  %lshr_ln66_8 = lshr i32 -1, %zext_ln66_32

]]></Node>
<StgValue><ssdm name="lshr_ln66_8"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:147  %and_ln66_14 = and i32 %lshr_ln66_7, %lshr_ln66_8

]]></Node>
<StgValue><ssdm name="and_ln66_14"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="32">
<![CDATA[
_ifconv.i13:148  %trunc_ln66_2 = trunc i32 %and_ln66_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln66_2"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:149  %shl_ln66_8 = shl i8 %xor_ln820_1, %zext_ln54_4

]]></Node>
<StgValue><ssdm name="shl_ln66_8"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:150  %and_ln66_3 = and i8 %trunc_ln66_2, %xor_ln66_5

]]></Node>
<StgValue><ssdm name="and_ln66_3"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv.i13:151  %or_ln66_3 = or i8 %and_ln66_3, %shl_ln66_8

]]></Node>
<StgValue><ssdm name="or_ln66_3"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv.i13:152  %icmp_ln66_6 = icmp ugt i5 %cast_offset5, %or_ln66_8

]]></Node>
<StgValue><ssdm name="icmp_ln66_6"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:153  %zext_ln66_33 = zext i5 %cast_offset5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_33"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="5">
<![CDATA[
_ifconv.i13:154  %zext_ln66_34 = zext i5 %or_ln66_8 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_34"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="8">
<![CDATA[
_ifconv.i13:155  %zext_ln66_35 = zext i8 %or_ln66_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_35"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:156  %xor_ln66_17 = xor i6 %zext_ln66_33, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_17"/></StgValue>
</operation>

<operation id="470" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:157  %select_ln66_22 = select i1 %icmp_ln66_6, i6 %zext_ln66_33, i6 %zext_ln66_34

]]></Node>
<StgValue><ssdm name="select_ln66_22"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:158  %select_ln66_23 = select i1 %icmp_ln66_6, i6 %zext_ln66_34, i6 %zext_ln66_33

]]></Node>
<StgValue><ssdm name="select_ln66_23"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv.i13:159  %select_ln66_24 = select i1 %icmp_ln66_6, i6 %xor_ln66_17, i6 %zext_ln66_33

]]></Node>
<StgValue><ssdm name="select_ln66_24"/></StgValue>
</operation>

<operation id="473" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv.i13:160  %xor_ln66_18 = xor i6 %select_ln66_22, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_18"/></StgValue>
</operation>

<operation id="474" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:161  %zext_ln66_36 = zext i6 %select_ln66_24 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_36"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:162  %zext_ln66_37 = zext i6 %select_ln66_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_37"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
_ifconv.i13:163  %zext_ln66_38 = zext i6 %xor_ln66_18 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_38"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:164  %shl_ln66_16 = shl i32 %zext_ln66_35, %zext_ln66_36

]]></Node>
<StgValue><ssdm name="shl_ln66_16"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i13:165  %tmp_47 = call i32 @llvm.part.select.i32(i32 %shl_ln66_16, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i13:166  %select_ln66_25 = select i1 %icmp_ln66_6, i32 %tmp_47, i32 %shl_ln66_16

]]></Node>
<StgValue><ssdm name="select_ln66_25"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:167  %shl_ln66_17 = shl i32 -1, %zext_ln66_37

]]></Node>
<StgValue><ssdm name="shl_ln66_17"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:168  %lshr_ln66_9 = lshr i32 -1, %zext_ln66_38

]]></Node>
<StgValue><ssdm name="lshr_ln66_9"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:169  %and_ln66_15 = and i32 %shl_ln66_17, %lshr_ln66_9

]]></Node>
<StgValue><ssdm name="and_ln66_15"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:170  %xor_ln66_19 = xor i32 %and_ln66_15, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_19"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:171  %and_ln66_16 = and i32 %or_ln66_7, %xor_ln66_19

]]></Node>
<StgValue><ssdm name="and_ln66_16"/></StgValue>
</operation>

<operation id="485" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:172  %and_ln66_17 = and i32 %select_ln66_25, %and_ln66_15

]]></Node>
<StgValue><ssdm name="and_ln66_17"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i13:173  %or_ln66_9 = or i32 %and_ln66_16, %and_ln66_17

]]></Node>
<StgValue><ssdm name="or_ln66_9"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
_ifconv.i13:174  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_11, i32 %or_ln66_9, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i13:175  br label %14

]]></Node>
<StgValue><ssdm name="br_ln817"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="489" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
mpc_substitution_verify_2.exit:1  call fastcc void @matrix_mul.1([24 x i32]* %tmp, i5 8, i14 %add_ln919)

]]></Node>
<StgValue><ssdm name="call_ln919"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="490" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
mpc_substitution_verify_2.exit:2  call fastcc void @matrix_mul.1([24 x i32]* %tmp, i5 12, i14 %add_ln919)

]]></Node>
<StgValue><ssdm name="call_ln920"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="491" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
mpc_substitution_verify_2.exit:2  call fastcc void @matrix_mul.1([24 x i32]* %tmp, i5 12, i14 %add_ln919)

]]></Node>
<StgValue><ssdm name="call_ln920"/></StgValue>
</operation>

<operation id="492" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
mpc_substitution_verify_2.exit:3  br i1 %icmp_ln266, label %16, label %19

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="493" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln925, label %20, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln925"/></StgValue>
</operation>

<operation id="494" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:0  %shl_ln5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="495" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %add_ln926 = add i7 %shl_ln5, -4

]]></Node>
<StgValue><ssdm name="add_ln926"/></StgValue>
</operation>

<operation id="496" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %21

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="497" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:0  %shl_ln4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="498" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %add_ln923 = add i7 %shl_ln4, -4

]]></Node>
<StgValue><ssdm name="add_ln923"/></StgValue>
</operation>

<operation id="499" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="500" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i1 = phi i3 [ 0, %20 ], [ %i_15, %22 ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="501" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln108_2 = icmp eq i3 %i_0_i1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108_2"/></StgValue>
</operation>

<operation id="502" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="503" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_15 = add i3 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="504" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108_2, label %._crit_edge.loopexit, label %22

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="505" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln109_5 = zext i3 %i_0_i1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln109_5"/></StgValue>
</operation>

<operation id="506" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %xor_ln109_3 = xor i3 %i_0_i1, -4

]]></Node>
<StgValue><ssdm name="xor_ln109_3"/></StgValue>
</operation>

<operation id="507" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="3">
<![CDATA[
:3  %sext_ln109 = sext i3 %xor_ln109_3 to i4

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="508" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="4">
<![CDATA[
:4  %zext_ln109_6 = zext i4 %sext_ln109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_6"/></StgValue>
</operation>

<operation id="509" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tmp_addr_3 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_6

]]></Node>
<StgValue><ssdm name="tmp_addr_3"/></StgValue>
</operation>

<operation id="510" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="5">
<![CDATA[
:6  %in1_load_i6 = load i32* %tmp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in1_load_i6"/></StgValue>
</operation>

<operation id="511" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %add_ln109_1 = add i7 %zext_ln109_5, %add_ln926

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="512" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="7">
<![CDATA[
:8  %zext_ln109_7 = zext i7 %add_ln109_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_7"/></StgValue>
</operation>

<operation id="513" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %temp_matrix3_addr_1 = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln109_7

]]></Node>
<StgValue><ssdm name="temp_matrix3_addr_1"/></StgValue>
</operation>

<operation id="514" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="7">
<![CDATA[
:10  %temp_matrix3_load_1 = load i32* %temp_matrix3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load_1"/></StgValue>
</operation>

<operation id="515" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="1"/>
<literal name="icmp_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="516" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln108_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %xor_array.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="517" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i3 [ 0, %16 ], [ %i, %18 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="518" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln108 = icmp eq i3 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="519" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="520" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="521" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108, label %xor_array.1.exit.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="522" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln109 = zext i3 %i_0_i to i7

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="523" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:2  %or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_0_i)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="524" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln109_3 = zext i4 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_3"/></StgValue>
</operation>

<operation id="525" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tmp_addr_2 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_3

]]></Node>
<StgValue><ssdm name="tmp_addr_2"/></StgValue>
</operation>

<operation id="526" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="5">
<![CDATA[
:5  %in1_load_i = load i32* %tmp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in1_load_i"/></StgValue>
</operation>

<operation id="527" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln109 = add i7 %zext_ln109, %add_ln923

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="528" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln109_4 = zext i7 %add_ln109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_4"/></StgValue>
</operation>

<operation id="529" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_matrix3_addr = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln109_4

]]></Node>
<StgValue><ssdm name="temp_matrix3_addr"/></StgValue>
</operation>

<operation id="530" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="7">
<![CDATA[
:9  %temp_matrix3_load = load i32* %temp_matrix3_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load"/></StgValue>
</operation>

<operation id="531" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
xor_array.1.exit.loopexit:0  br label %xor_array.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="532" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln108_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="icmp_ln925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
xor_array.1.exit:0  br label %xor_array.2.exit.i34

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="533" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="534" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="5">
<![CDATA[
:6  %in1_load_i6 = load i32* %tmp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in1_load_i6"/></StgValue>
</operation>

<operation id="535" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="7">
<![CDATA[
:10  %temp_matrix3_load_1 = load i32* %temp_matrix3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load_1"/></StgValue>
</operation>

<operation id="536" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %xor_ln109_2 = xor i32 %temp_matrix3_load_1, %in1_load_i6

]]></Node>
<StgValue><ssdm name="xor_ln109_2"/></StgValue>
</operation>

<operation id="537" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_3, i32 %xor_ln109_2, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="538" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %21

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="539" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="540" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="5">
<![CDATA[
:5  %in1_load_i = load i32* %tmp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in1_load_i"/></StgValue>
</operation>

<operation id="541" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="7">
<![CDATA[
:9  %temp_matrix3_load = load i32* %temp_matrix3_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load"/></StgValue>
</operation>

<operation id="542" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %xor_ln109 = xor i32 %temp_matrix3_load, %in1_load_i

]]></Node>
<StgValue><ssdm name="xor_ln109"/></StgValue>
</operation>

<operation id="543" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
:11  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_2, i32 %xor_ln109, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="544" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %17

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="545" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
xor_array.2.exit.i34:0  %i_0_i14 = phi i2 [ 0, %xor_array.1.exit ], [ %i_16, %xor_array.2.exit.i34.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i14"/></StgValue>
</operation>

<operation id="546" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
xor_array.2.exit.i34:1  %icmp_ln252_1 = icmp eq i2 %i_0_i14, -2

]]></Node>
<StgValue><ssdm name="icmp_ln252_1"/></StgValue>
</operation>

<operation id="547" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
xor_array.2.exit.i34:2  %empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="548" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
xor_array.2.exit.i34:3  %i_16 = add i2 %i_0_i14, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="549" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
xor_array.2.exit.i34:4  br i1 %icmp_ln252_1, label %mpc_xor.exit35, label %_ifconv.i23

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="550" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="2">
<![CDATA[
_ifconv.i23:0  %trunc_ln253_1 = trunc i2 %i_0_i14 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln253_1"/></StgValue>
</operation>

<operation id="551" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv.i23:1  %select_ln109_2 = select i1 %trunc_ln253_1, i3 -1, i3 3

]]></Node>
<StgValue><ssdm name="select_ln109_2"/></StgValue>
</operation>

<operation id="552" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i23:2  br label %23

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="553" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
mpc_xor.exit35:0  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="554" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
mpc_xor.exit35:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln913"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="555" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i24 = phi i3 [ 0, %_ifconv.i23 ], [ %i_17, %24 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i24"/></StgValue>
</operation>

<operation id="556" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln108_5 = icmp eq i3 %i_0_i_i24, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108_5"/></StgValue>
</operation>

<operation id="557" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="558" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_17 = add i3 %i_0_i_i24, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="559" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108_5, label %xor_array.2.exit.i34.loopexit, label %24

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="560" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  %select_ln109_3 = select i1 %trunc_ln253_1, i4 7, i4 3

]]></Node>
<StgValue><ssdm name="select_ln109_3"/></StgValue>
</operation>

<operation id="561" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="4" op_0_bw="3">
<![CDATA[
:2  %zext_ln109_13 = zext i3 %i_0_i_i24 to i4

]]></Node>
<StgValue><ssdm name="zext_ln109_13"/></StgValue>
</operation>

<operation id="562" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %add_ln109_6 = add i4 %select_ln109_3, %zext_ln109_13

]]></Node>
<StgValue><ssdm name="add_ln109_6"/></StgValue>
</operation>

<operation id="563" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln109_7 = add i4 %add_ln109_6, 5

]]></Node>
<StgValue><ssdm name="add_ln109_7"/></StgValue>
</operation>

<operation id="564" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="4">
<![CDATA[
:5  %zext_ln109_14 = zext i4 %add_ln109_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_14"/></StgValue>
</operation>

<operation id="565" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tmp_addr_12 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_14

]]></Node>
<StgValue><ssdm name="tmp_addr_12"/></StgValue>
</operation>

<operation id="566" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="5">
<![CDATA[
:7  %ldvalue499 = load i32* %tmp_addr_12, align 4

]]></Node>
<StgValue><ssdm name="ldvalue499"/></StgValue>
</operation>

<operation id="567" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %add_ln109_8 = add i3 %select_ln109_2, %i_0_i_i24

]]></Node>
<StgValue><ssdm name="add_ln109_8"/></StgValue>
</operation>

<operation id="568" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln109_9 = add i3 %add_ln109_8, -3

]]></Node>
<StgValue><ssdm name="add_ln109_9"/></StgValue>
</operation>

<operation id="569" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="3">
<![CDATA[
:10  %zext_ln109_15 = zext i3 %add_ln109_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_15"/></StgValue>
</operation>

<operation id="570" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %tmp_addr_13 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_15

]]></Node>
<StgValue><ssdm name="tmp_addr_13"/></StgValue>
</operation>

<operation id="571" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="5">
<![CDATA[
:12  %ldvalue508 = load i32* %tmp_addr_13, align 4

]]></Node>
<StgValue><ssdm name="ldvalue508"/></StgValue>
</operation>

<operation id="572" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
xor_array.2.exit.i34.loopexit:0  br label %xor_array.2.exit.i34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="573" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="574" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="5">
<![CDATA[
:7  %ldvalue499 = load i32* %tmp_addr_12, align 4

]]></Node>
<StgValue><ssdm name="ldvalue499"/></StgValue>
</operation>

<operation id="575" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="5">
<![CDATA[
:12  %ldvalue508 = load i32* %tmp_addr_13, align 4

]]></Node>
<StgValue><ssdm name="ldvalue508"/></StgValue>
</operation>

<operation id="576" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %xor_ln109_6 = xor i32 %ldvalue508, %ldvalue499

]]></Node>
<StgValue><ssdm name="xor_ln109_6"/></StgValue>
</operation>

<operation id="577" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="32">
<![CDATA[
:14  call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_12, i32 %xor_ln109_6, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="578" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %23

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="579" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:0  %loop_2 = phi i5 [ %loop_30, %25 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="loop_2"/></StgValue>
</operation>

<operation id="580" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:1  %icmp_ln932 = icmp eq i5 %loop_2, -16

]]></Node>
<StgValue><ssdm name="icmp_ln932"/></StgValue>
</operation>

<operation id="581" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="582" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %loop_30 = add i5 %loop_2, 1

]]></Node>
<StgValue><ssdm name="loop_30"/></StgValue>
</operation>

<operation id="583" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln932, label %.preheader.preheader, label %25

]]></Node>
<StgValue><ssdm name="br_ln932"/></StgValue>
</operation>

<operation id="584" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %add_ln933_1 = add i5 %loop_2, 8

]]></Node>
<StgValue><ssdm name="add_ln933_1"/></StgValue>
</operation>

<operation id="585" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln933_2 = zext i5 %add_ln933_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln933_2"/></StgValue>
</operation>

<operation id="586" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tmp_addr_8 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln933_2

]]></Node>
<StgValue><ssdm name="tmp_addr_8"/></StgValue>
</operation>

<operation id="587" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
:7  %state_0_load_1 = load i32* %tmp_addr_8, align 4

]]></Node>
<StgValue><ssdm name="state_0_load_1"/></StgValue>
</operation>

<operation id="588" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="589" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="5">
<![CDATA[
:0  %zext_ln933 = zext i5 %loop_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln933"/></StgValue>
</operation>

<operation id="590" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln933 = add i11 %zext_ln933_1_cast, %zext_ln933

]]></Node>
<StgValue><ssdm name="add_ln933"/></StgValue>
</operation>

<operation id="591" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln933_1 = zext i11 %add_ln933 to i64

]]></Node>
<StgValue><ssdm name="zext_ln933_1"/></StgValue>
</operation>

<operation id="592" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %view1_outputShare_ad = getelementptr [876 x i32]* %view1_outputShare, i64 0, i64 %zext_ln933_1

]]></Node>
<StgValue><ssdm name="view1_outputShare_ad"/></StgValue>
</operation>

<operation id="593" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
:7  %state_0_load_1 = load i32* %tmp_addr_8, align 4

]]></Node>
<StgValue><ssdm name="state_0_load_1"/></StgValue>
</operation>

<operation id="594" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:8  store i32 %state_0_load_1, i32* %view1_outputShare_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln933"/></StgValue>
</operation>

<operation id="595" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln932"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="596" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_3 = phi i5 [ %loop_31, %26 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_3"/></StgValue>
</operation>

<operation id="597" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln935 = icmp eq i5 %loop_3, -16

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="598" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="599" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %loop_31 = add i5 %loop_3, 1

]]></Node>
<StgValue><ssdm name="loop_31"/></StgValue>
</operation>

<operation id="600" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln935, label %27, label %26

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="601" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="11" op_0_bw="5">
<![CDATA[
:0  %zext_ln936 = zext i5 %loop_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln936"/></StgValue>
</operation>

<operation id="602" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln936 = add i11 %zext_ln933_1_cast, %zext_ln936

]]></Node>
<StgValue><ssdm name="add_ln936"/></StgValue>
</operation>

<operation id="603" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %add_ln936_1 = add i5 %loop_3, 12

]]></Node>
<StgValue><ssdm name="add_ln936_1"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln936_2 = zext i5 %add_ln936_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln936_2"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tmp_addr_9 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln936_2

]]></Node>
<StgValue><ssdm name="tmp_addr_9"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="5">
<![CDATA[
:7  %state_1_load_1 = load i32* %tmp_addr_9, align 4

]]></Node>
<StgValue><ssdm name="state_1_load_1"/></StgValue>
</operation>

<operation id="607" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="608" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln936_1 = zext i11 %add_ln936 to i64

]]></Node>
<StgValue><ssdm name="zext_ln936_1"/></StgValue>
</operation>

<operation id="609" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %view2_outputShare_ad = getelementptr [876 x i32]* %view2_outputShare, i64 0, i64 %zext_ln936_1

]]></Node>
<StgValue><ssdm name="view2_outputShare_ad"/></StgValue>
</operation>

<operation id="610" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="5">
<![CDATA[
:7  %state_1_load_1 = load i32* %tmp_addr_9, align 4

]]></Node>
<StgValue><ssdm name="state_1_load_1"/></StgValue>
</operation>

<operation id="611" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:8  store i32 %state_1_load_1, i32* %view2_outputShare_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln936"/></StgValue>
</operation>

<operation id="612" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
