============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Apr 09 2023  07:13:13 am
  Module:                 boundFlasher_tb
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin LED_reg[10]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      59                  
     Required Time:=    1141                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     541                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)     11 52.4     0     0     600    (-,-) 
  g9042__9375/Y  -       B->Y  F     NAND2X6        1  8.4    80    45     645    (-,-) 
  g9240__1617/Y  -       B->Y  R     NAND2X6        1 10.0    52    51     696    (-,-) 
  g9193__4319/Y  -       B->Y  F     NAND2X8        2 14.6    93    69     765    (-,-) 
  g9359/Y        -       A->Y  R     CLKINVX4       1  6.9    44    53     817    (-,-) 
  g8900__4319/Y  -       A1->Y F     OAI21X4        2 11.8   139    96     914    (-,-) 
  g8859__2802/Y  -       A1->Y R     AOI21X4        1  6.9    93   101    1015    (-,-) 
  g8805__5526/Y  -       A1->Y F     OAI211X4       1  4.6   143   126    1141    (-,-) 
  LED_reg[10]/D  -       -     F     DFFRHQX4       1    -     -     0    1141    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin LED_reg[13]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     114                  
     Required Time:=    1086                  
      Launch Clock:-       0                  
         Data Path:-    1086                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  current_state_reg[0]/CK -       -      R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[0]/Q  -       CK->Q  R     DFFSHQX8       6 31.0    76   257     257    (-,-) 
  g9091/Y                 -       A->Y   F     CLKINVX6       5 28.5    95    76     333    (-,-) 
  g9034__1617/Y           -       B->Y   R     NOR2X8         3 16.4    94    77     410    (-,-) 
  g8990__9411/Y           -       A->Y   F     NAND2X2        1  8.6   168   129     538    (-,-) 
  g8981__3680/Y           -       A->Y   R     NAND2X6        4 14.8    78    88     626    (-,-) 
  g9130__9344/Y           -       B->Y   R     AND2X6         1  8.5    51   125     751    (-,-) 
  g8917__9343/Y           -       A->Y   F     NOR2X6         3 15.6    64    55     806    (-,-) 
  g8879__9421/Y           -       A->Y   R     NAND2X4        1  5.5    41    44     851    (-,-) 
  g8856__5107/Y           -       B->Y   R     OR2X6          4 17.3    60    86     937    (-,-) 
  g2/Y                    -       A1N->Y R     OAI2BB1X4      1  4.7    61   149    1086    (-,-) 
  LED_reg[13]/D           -       -      R     DFFRHQX1       1    -     -     0    1086    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin LED_reg[8]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     114                  
     Required Time:=    1086                  
      Launch Clock:-       0                  
         Data Path:-    1086                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  current_state_reg[0]/CK -       -      R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[0]/Q  -       CK->Q  R     DFFSHQX8       6 31.0    76   257     257    (-,-) 
  g9091/Y                 -       A->Y   F     CLKINVX6       5 28.5    95    76     333    (-,-) 
  g9034__1617/Y           -       B->Y   R     NOR2X8         3 16.4    94    77     410    (-,-) 
  g8990__9411/Y           -       A->Y   F     NAND2X2        1  8.6   168   129     538    (-,-) 
  g8981__3680/Y           -       A->Y   R     NAND2X6        4 14.8    78    88     626    (-,-) 
  g9130__9344/Y           -       B->Y   R     AND2X6         1  8.5    51   125     751    (-,-) 
  g8917__9343/Y           -       A->Y   F     NOR2X6         3 15.6    64    55     806    (-,-) 
  g8879__9421/Y           -       A->Y   R     NAND2X4        1  5.5    41    44     851    (-,-) 
  g8856__5107/Y           -       B->Y   R     OR2X6          4 17.3    60    86     937    (-,-) 
  g9346/Y                 -       A1N->Y R     OAI2BB1X4      1  4.7    61   149    1086    (-,-) 
  LED_reg[8]/D            -       -      R     DFFRHQX1       1    -     -     0    1086    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin LED_reg[12]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     473                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)     11 52.3     0     0     600    (-,-) 
  g9042__9375/Y  -       B->Y  R     NAND2X6        1  8.4    52    19     619    (-,-) 
  g9240__1617/Y  -       B->Y  F     NAND2X6        1 10.0    88    66     685    (-,-) 
  g9193__4319/Y  -       B->Y  R     NAND2X8        2 14.6    56    54     740    (-,-) 
  g8932__5477/Y  -       B->Y  F     NAND2X8        4 20.7   117    82     822    (-,-) 
  g9236/Y        -       A->Y  R     CLKINVX4       1  6.9    49    61     883    (-,-) 
  g8849__3680/Y  -       B->Y  F     NOR2X4         1  6.9    49    42     926    (-,-) 
  g8838__5477/Y  -       B->Y  R     NOR2X4         1  6.9    80    57     983    (-,-) 
  g8812__2802/Y  -       B->Y  F     NOR2X4         1  7.0    53    54    1037    (-,-) 
  g9217__6783/Y  -       B->Y  R     NAND2X4        1  4.5    60    37    1073    (-,-) 
  LED_reg[12]/D  -       -     R     DFFRX1         1    -     -     0    1073    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin LED_reg[11]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     118                  
     Required Time:=    1082                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[2]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[2]/Q  -       CK->Q R     SDFFSHQX4      3 18.7    86   246     246    (-,-) 
  fopt9203/Y              -       A->Y  F     INVX6          2 12.2    52    57     302    (-,-) 
  g9045__2802/Y           -       A->Y  R     NOR2X4         3 12.8   123    88     390    (-,-) 
  g8993__6161/Y           -       B->Y  R     AND2X6         2 10.3    55   143     534    (-,-) 
  g8961__1666/Y           -       B->Y  F     NAND2X4        2 10.0   111    80     613    (-,-) 
  g8949/Y                 -       A->Y  R     CLKINVX4       1  9.7    58    64     677    (-,-) 
  g8933__4733/Y           -       A->Y  F     NOR2X8         4 14.0    51    50     727    (-,-) 
  g8902__4733/Y           -       B->Y  F     AND2X6         2 11.6    52    85     813    (-,-) 
  g8892/Y                 -       A->Y  R     CLKINVX4       2 13.2    60    49     861    (-,-) 
  g8882__2883/Y           -       B->Y  F     NOR2X6         1  6.9    67    42     903    (-,-) 
  g8839__2883/Y           -       A1->Y R     OAI21X4        1  4.5    76    64     967    (-,-) 
  g8821__1617/Y           -       B0->Y R     AO21X2         1  4.7    71   115    1082    (-,-) 
  LED_reg[11]/D           -       -     R     DFFRHQX2       1    -     -     0    1082    (-,-) 
#------------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin LED_reg[14]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      40                  
     Required Time:=    1160                  
      Launch Clock:-       0                  
         Data Path:-    1159                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -      R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q  F     DFFSHQX8       3 22.5    69   313     313    (-,-) 
  g9395/Y                 -       A1N->Y F     OAI2BB1X2      2 13.2   244   206     519    (-,-) 
  g9389/Y                 -       C->Y   R     NAND3BX2       1  5.4    94   120     639    (-,-) 
  g9392/Y                 -       B0->Y  F     OAI211X2       1  4.5   195   159     798    (-,-) 
  g8872__1705/Y           -       AN->Y  F     NAND2BX1       1  4.7   181   202    1001    (-,-) 
  g9122__2883/Y           -       A1N->Y F     OAI2BB1X4      1  4.7    79   158    1159    (-,-) 
  LED_reg[14]/D           -       -      F     DFFRHQX1       1    -     -     0    1159    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin LED_reg[9]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     113                  
     Required Time:=    1087                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     486                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)     11 52.4     0     0     600    (-,-) 
  g9021__6417/Y  -       B->Y  F     NAND2X8        2 11.8    82    46     646    (-,-) 
  fopt9381/Y     -       A->Y  F     BUFX8          3 15.3    52    98     745    (-,-) 
  g8888__1881/Y  -       A1->Y R     OAI211X4       1  6.9   112    79     824    (-,-) 
  g8842__5526/Y  -       A1->Y F     AOI22X4        1  5.1   114   106     930    (-,-) 
  g8822__9945/Y  -       B->Y  F     CLKAND2X3      1  5.4    49   112    1042    (-,-) 
  g8794__9371/Y  -       B->Y  R     NAND2X2        1  4.7    57    44    1086    (-,-) 
  LED_reg[9]/D   -       -     R     DFFRHQX1       1    -     -     0    1086    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin LED_reg[5]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     132                  
     Required Time:=    1068                  
      Launch Clock:-       0                  
         Data Path:-    1067                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[2]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[2]/Q  -       CK->Q R     SDFFSHQX4      3 18.7    86   246     246    (-,-) 
  fopt9203/Y              -       A->Y  F     INVX6          2 12.2    52    57     302    (-,-) 
  g9045__2802/Y           -       A->Y  R     NOR2X4         3 12.8   123    88     390    (-,-) 
  g9387/Y                 -       AN->Y R     NOR3BX2        1  5.4   181   218     608    (-,-) 
  g8968__5526/Y           -       B0->Y F     AOI21X2        1  5.6   133   100     708    (-,-) 
  g8944__2398/Y           -       B0->Y R     OAI2BB1X2      1  5.4    81    80     788    (-,-) 
  g8896__5115/Y           -       B->Y  F     NAND2X2        1  6.8   144   103     892    (-,-) 
  g8871__9315/Y           -       B0->Y R     OAI21X4        1  6.9    95    73     965    (-,-) 
  g8840__4319/Y           -       B->Y  F     NOR2X4         1  6.8    62    59    1024    (-,-) 
  g9128__1666/Y           -       C0->Y R     OAI211X4       1  4.6    96    43    1067    (-,-) 
  LED_reg[5]/D            -       -     R     DFFRHQX4       1    -     -     0    1067    (-,-) 
#------------------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin LED_reg[6]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      47                  
     Required Time:=    1153                  
      Launch Clock:-       0                  
         Data Path:-    1152                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     DFFRHQX4       6 24.1   117   305     305    (-,-) 
  g9094/Y        -       A->Y  F     CLKINVX8       7 34.9    95    86     391    (-,-) 
  g9048__9323/Y  -       B->Y  R     NOR2X8         6 25.2   126    93     485    (-,-) 
  g8995__9315/Y  -       B->Y  F     NOR2X2         2  9.6   102    97     582    (-,-) 
  g8959__2883/Y  -       B->Y  R     NAND2X4        2  8.3    56    61     643    (-,-) 
  g9394/Y        -       B0->Y F     OAI2BB1X2      1  5.4   122    92     735    (-,-) 
  g8899__5107/Y  -       B0->Y R     AOI21X2        1  5.4   114    99     834    (-,-) 
  g8876__2802/Y  -       B->Y  F     NAND2X2        1  5.4   119   103     937    (-,-) 
  g9136__5477/Y  -       A1->Y R     AOI21X2        1  5.6   118   111    1048    (-,-) 
  g8810__3680/Y  -       A->Y  F     NAND2X2        1  4.6   106   104    1152    (-,-) 
  LED_reg[6]/D   -       -     F     DFFRHQX4       1    -     -     0    1152    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (2 ps) Setup Check with Pin LED_reg[4]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     116                  
     Required Time:=    1084                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     482                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)     11 52.4     0     0     600    (-,-) 
  g9002__9436/Y  -       B->Y  F     NAND2X8        3 13.3    90    50     650    (-,-) 
  fopt9324/Y     -       A->Y  F     BUFX2          3 13.9   131   146     795    (-,-) 
  g8938__1666/Y  -       A1->Y R     OAI21X2        1  6.9   145   120     916    (-,-) 
  g9132__6417/Y  -       A1->Y F     AOI21X4        1  7.0   106   110    1026    (-,-) 
  g8811__9379/Y  -       B->Y  R     NAND2X4        1  4.7    65    56    1082    (-,-) 
  LED_reg[4]/D   -       -     R     DFFRHQX2       1    -     -     0    1082    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (4 ps) Setup Check with Pin LED_reg[7]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     108                  
     Required Time:=    1092                  
      Launch Clock:-       0                  
         Data Path:-    1087                  
             Slack:=       4                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[0]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[0]/Q  -       CK->Q F     DFFSHQX8       6 31.0    86   323     323    (-,-) 
  g9033__7482/Y           -       B->Y  R     NOR2X8         3 16.3    93    74     396    (-,-) 
  g9022__2398/Y           -       B->Y  R     AND2X6         5 25.7    91   153     549    (-,-) 
  g8965__6783/Y           -       B->Y  F     NAND2X8        8 29.6   164   113     662    (-,-) 
  g8895__7482/Y           -       A1->Y R     OAI21X1        1  5.4   203   162     823    (-,-) 
  g9126__2346/Y           -       B0->Y F     AOI21X2        1  4.8   121   105     928    (-,-) 
  g8824__2398/Y           -       A->Y  F     AND2X4         1  7.0    50   123    1051    (-,-) 
  g9188__6260/Y           -       B->Y  R     NAND2X4        1  4.7    42    36    1087    (-,-) 
  LED_reg[7]/D            -       -     R     DFFRHQX1       1    -     -     0    1087    (-,-) 
#------------------------------------------------------------------------------------------------



Path 12: MET (5 ps) Setup Check with Pin LED_reg[1]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      67                  
     Required Time:=    1133                  
      Launch Clock:-       0                  
         Data Path:-    1129                  
             Slack:=       5                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q F     DFFSHQX8       3 22.5    69   313     313    (-,-) 
  fopt9155/Y              -       A->Y  R     CLKINVX12      6 31.7    54    51     364    (-,-) 
  g9033__7482/Y           -       A->Y  F     NOR2X8         3 16.3    56    51     415    (-,-) 
  g9024/Y                 -       A->Y  R     CLKINVX6       3 15.5    52    46     461    (-,-) 
  g9000__8246/Y           -       B->Y  F     NOR2X8         3 15.8    59    46     506    (-,-) 
  g8986/Y                 -       A->Y  R     CLKINVX6       2 10.8    41    41     548    (-,-) 
  g8981__3680/Y           -       B->Y  F     NAND2X6        4 14.8   113    76     624    (-,-) 
  g9130__9344/Y           -       B->Y  F     AND2X6         1  8.5    43   103     727    (-,-) 
  g8917__9343/Y           -       A->Y  R     NOR2X6         3 15.6   105    76     802    (-,-) 
  g8844__8428/Y           -       C->Y  F     NAND3X4        1  5.4   132   105     907    (-,-) 
  g8817__9433/Y           -       A1->Y R     AOI21X2        1  5.6   121   115    1023    (-,-) 
  g9390/Y                 -       B0->Y F     OAI2BB1X2      1  4.5   108   106    1129    (-,-) 
  LED_reg[1]/D            -       -     F     DFFRX1         1    -     -     0    1129    (-,-) 
#------------------------------------------------------------------------------------------------



Path 13: MET (6 ps) Setup Check with Pin LED_reg[3]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     109                  
     Required Time:=    1091                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[2]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[2]/Q  -       CK->Q R     SDFFSHQX4      3 18.7    86   246     246    (-,-) 
  fopt9203/Y              -       A->Y  F     INVX6          2 12.2    52    57     302    (-,-) 
  g9045__2802/Y           -       A->Y  R     NOR2X4         3 12.8   123    88     390    (-,-) 
  g8997__2883/Y           -       B->Y  F     NAND2X4        2  9.6   113   100     491    (-,-) 
  g8980__5526/Y           -       B->Y  R     NOR2X4         2  9.5   103    88     578    (-,-) 
  g8922__9945/Y           -       B->Y  F     NOR2X4         1  5.4    46    59     638    (-,-) 
  g8918__7410/Y           -       B->Y  F     AND2X8         3 21.8    67    98     735    (-,-) 
  fopt9182/Y              -       A->Y  R     CLKINVX16     10 35.7    48    47     782    (-,-) 
  g8858__5115/Y           -       B->Y  R     CLKMX2X2       1  6.8    87   190     972    (-,-) 
  g8816__7482/Y           -       B0->Y F     AOI21X4        1  7.1   101    56    1028    (-,-) 
  g8808__9349/Y           -       A->Y  R     NAND2X4        1  4.7    44    57    1085    (-,-) 
  LED_reg[3]/D            -       -     R     DFFRHQX1       1    -     -     0    1085    (-,-) 
#------------------------------------------------------------------------------------------------



Path 14: MET (6 ps) Setup Check with Pin LED_reg[2]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     109                  
     Required Time:=    1091                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[2]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[2]/Q  -       CK->Q R     SDFFSHQX4      3 18.7    86   246     246    (-,-) 
  fopt9203/Y              -       A->Y  F     INVX6          2 12.2    52    57     302    (-,-) 
  g9045__2802/Y           -       A->Y  R     NOR2X4         3 12.8   123    88     390    (-,-) 
  g8997__2883/Y           -       B->Y  F     NAND2X4        2  9.6   113   100     491    (-,-) 
  g8980__5526/Y           -       B->Y  R     NOR2X4         2  9.5   103    88     578    (-,-) 
  g8922__9945/Y           -       B->Y  F     NOR2X4         1  5.4    46    59     638    (-,-) 
  g8918__7410/Y           -       B->Y  F     AND2X8         3 21.8    67    98     735    (-,-) 
  fopt9182/Y              -       A->Y  R     CLKINVX16     10 35.7    48    47     782    (-,-) 
  g8869__6161/Y           -       B->Y  R     CLKMX2X2       1  6.8    87   190     972    (-,-) 
  g8819__9315/Y           -       B0->Y F     AOI21X4        1  7.1   101    56    1028    (-,-) 
  g8801__9355/Y           -       A->Y  R     NAND2X4        1  4.7    44    57    1085    (-,-) 
  LED_reg[2]/D            -       -     R     DFFRHQX1       1    -     -     0    1085    (-,-) 
#------------------------------------------------------------------------------------------------



Path 15: MET (9 ps) Setup Check with Pin LED_reg[0]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      49                  
     Required Time:=    1151                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=       9                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  current_state_reg[0]/CK -       -     R     (arrival)      22    -     0     -       0    (-,-) 
  current_state_reg[0]/Q  -       CK->Q F     DFFSHQX8        6 31.0    86   323     323    (-,-) 
  g9035__7098/Y           -       A->Y  F     CLKAND2X12      6 27.5    61   119     442    (-,-) 
  g9019__1666/Y           -       B->Y  F     CLKAND2X6       3 16.6    66   100     542    (-,-) 
  g9005/Y                 -       A->Y  R     CLKINVX6        1  9.7    40    42     585    (-,-) 
  g8979__5115/Y           -       A->Y  F     NOR2X8          2 12.4    46    42     626    (-,-) 
  g8933__4733/Y           -       B->Y  R     NOR2X8          4 14.0    80    56     683    (-,-) 
  g9347/Y                 -       AN->Y R     NOR2BX4         1 10.0   114   179     862    (-,-) 
  g8857__4733/Y           -       B->Y  F     NAND2X8         5 26.0   143   113     975    (-,-) 
  fopt9423/Y              -       A->Y  R     INVX3           2 10.2    77    83    1058    (-,-) 
  g8834__7410/Y           -       B->Y  F     NAND2X2         1  4.6   112    84    1142    (-,-) 
  LED_reg[0]/D            -       -     F     DFFRHQX8        1    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 16: MET (13 ps) Setup Check with Pin current_state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) current_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     122                  
     Required Time:=    1078                  
      Launch Clock:-       0                  
         Data Path:-    1065                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[5]/CK          -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[5]/Q           -       CK->Q F     DFFRHQX4       9 34.0   158   321     321    (-,-) 
  fopt9169/Y             -       A->Y  R     CLKINVX4       6 22.2   110   102     423    (-,-) 
  fopt9425/Y             -       A->Y  F     INVX3          3 14.7    99    89     512    (-,-) 
  fopt9415/Y             -       A->Y  F     BUFX2          4 16.3   150   159     672    (-,-) 
  fopt9409/Y             -       A->Y  R     INVX2          3 14.2   125   112     784    (-,-) 
  g8908__2883/Y          -       A0->Y F     AOI31X2        1  5.4   204   180     964    (-,-) 
  g8846__6417/Y          -       B->Y  R     NAND2X2        1  4.7    86   101    1065    (-,-) 
  current_state_reg[1]/D -       -     R     DFFSHQX8       1    -     -     0    1065    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 17: MET (14 ps) Setup Check with Pin LED_reg[15]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     129                  
     Required Time:=    1071                  
      Launch Clock:-       0                  
         Data Path:-    1058                  
             Slack:=      14                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[2]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[2]/Q  -       CK->Q R     SDFFSHQX4      3 18.7    86   246     246    (-,-) 
  fopt9203/Y              -       A->Y  F     INVX6          2 12.2    52    57     302    (-,-) 
  g9045__2802/Y           -       A->Y  R     NOR2X4         3 12.8   123    88     390    (-,-) 
  g8997__2883/Y           -       B->Y  F     NAND2X4        2  9.6   113   100     491    (-,-) 
  g8980__5526/Y           -       B->Y  R     NOR2X4         2  9.5   103    88     578    (-,-) 
  g8922__9945/Y           -       B->Y  F     NOR2X4         1  5.4    46    59     638    (-,-) 
  g8918__7410/Y           -       B->Y  F     AND2X8         3 21.8    67    98     735    (-,-) 
  fopt9182/Y              -       A->Y  R     CLKINVX16     10 35.7    48    47     782    (-,-) 
  fopt9180/Y              -       A->Y  F     INVX6          3 12.7    48    44     826    (-,-) 
  g8865__6260/Y           -       B->Y  F     CLKMX2X2       1  6.8    91   181    1007    (-,-) 
  g8820__5122/Y           -       B0->Y R     OAI21X4        1  4.6    87    51    1058    (-,-) 
  LED_reg[15]/D           -       -     R     DFFRHQX4       1    -     -     0    1058    (-,-) 
#------------------------------------------------------------------------------------------------



Path 18: MET (17 ps) Setup Check with Pin current_state_reg[0]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) current_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     145                  
     Required Time:=    1055                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     438                  
             Slack:=      17                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  flick                  -       -      F     (arrival)     11 52.3     0     0     600    (-,-) 
  g9002__9436/Y          -       B->Y   R     NAND2X8        3 13.2    51    21     621    (-,-) 
  fopt9324/Y             -       A->Y   R     BUFX2          3 13.9   118   128     750    (-,-) 
  g9278__5122/Y          -       A->Y   F     NAND2X4        3 10.5   117   108     858    (-,-) 
  g8860__1617/Y          -       A1N->Y F     OAI2BB1X1      1  4.7   184   180    1038    (-,-) 
  current_state_reg[0]/D -       -      F     DFFSHQX8       1    -     -     0    1038    (-,-) 
#------------------------------------------------------------------------------------------------



Path 19: MET (46 ps) Setup Check with Pin final_reg/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) final_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     163                  
     Required Time:=    1037                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     390                  
             Slack:=      46                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)     11 52.3     0     0     600    (-,-) 
  g9002__9436/Y  -       B->Y  R     NAND2X8        3 13.2    51    21     621    (-,-) 
  fopt9324/Y     -       A->Y  R     BUFX2          3 13.9   118   128     750    (-,-) 
  g9278__5122/Y  -       A->Y  F     NAND2X4        3 10.5   117   108     858    (-,-) 
  g8893__5115/Y  -       A1->Y R     OAI21X1        1  4.5   176   132     990    (-,-) 
  final_reg/D    -       -     R     DFFRX1         1    -     -     0     990    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (87 ps) Setup Check with Pin current_state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) countblink_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) current_state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     253                  
     Required Time:=     947                  
      Launch Clock:-       0                  
         Data Path:-     860                  
             Slack:=      87                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  countblink_reg[1]/CK   -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  countblink_reg[1]/Q    -       CK->Q F     SDFFRHQX4      3 14.0    76   284     284    (-,-) 
  g9050/Y                -       A->Y  R     INVX1          3 14.8   226   141     425    (-,-) 
  g9031__4733/Y          -       B->Y  R     OR2X2          3 11.0    99   189     613    (-,-) 
  g8884__8246/Y          -       A1->Y F     OAI221X1       1  4.7   333   246     860    (-,-) 
  current_state_reg[2]/D -       -     F     SDFFSHQX4      1    -     -     0     860    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 21: MET (98 ps) Setup Check with Pin current_state_reg[2]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) current_state_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     244                  
     Required Time:=     956                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     258                  
             Slack:=      98                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  flick                   -       -     F     (arrival)     11 52.3     0     0     600    (-,-) 
  g9002__9436/Y           -       B->Y  R     NAND2X8        3 13.2    51    21     621    (-,-) 
  fopt9324/Y              -       A->Y  R     BUFX2          3 13.9   118   128     750    (-,-) 
  g9278__5122/Y           -       A->Y  F     NAND2X4        3 10.5   117   108     858    (-,-) 
  current_state_reg[2]/SE -       -     F     SDFFSHQX4      3    -     -     0     858    (-,-) 
#------------------------------------------------------------------------------------------------



Path 22: MET (193 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     407                  
             Slack:=     193                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     DFFRX1         4 14.5   247   407     407    (-,-) 
  LED[12]        -       -     R     (port)         -    -     -     0     407    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (202 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=     202                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     DFFRX1         4 13.3   230   398     398    (-,-) 
  LED[1]         -       -     R     (port)         -    -     -     0     398    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (208 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=     208                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q F     DFFRHQX1       5 18.3   314   392     392    (-,-) 
  LED[13]        -       -     F     (port)         -    -     -     0     392    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (212 ps) Setup Check with Pin countblink_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) countblink_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) countblink_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     213                  
     Required Time:=     987                  
      Launch Clock:-       0                  
         Data Path:-     775                  
             Slack:=     212                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  countblink_reg[1]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  countblink_reg[1]/Q  -       CK->Q R     SDFFRHQX4      3 14.0    82   288     288    (-,-) 
  g9050/Y              -       A->Y  F     INVX1          3 14.8   253   160     448    (-,-) 
  g9031__4733/Y        -       B->Y  F     OR2X2          3 11.0   121   236     685    (-,-) 
  g9008__7098/Y        -       B0->Y R     OAI2BB1X1      1  4.7    97    90     775    (-,-) 
  countblink_reg[1]/SI -       -     R     SDFFRHQX4      1    -     -     0     775    (-,-) 
#---------------------------------------------------------------------------------------------



Path 26: MET (231 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=     231                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q F     DFFRHQX1       4 15.5   268   369     369    (-,-) 
  LED[3]         -       -     F     (port)         -    -     -     0     369    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (241 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=     241                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q F     DFFRHQX1       4 14.3   249   359     359    (-,-) 
  LED[9]         -       -     F     (port)         -    -     -     0     359    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (241 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=     241                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q F     DFFRHQX1       4 14.3   249   359     359    (-,-) 
  LED[14]        -       -     F     (port)         -    -     -     0     359    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (250 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=     250                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     DFFRHQX2       6 21.8   188   350     350    (-,-) 
  LED[4]         -       -     R     (port)         -    -     -     0     350    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (276 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=     276                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     DFFRHQX2       3 14.9   140   324     324    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     324    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (276 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=     276                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     DFFRHQX4       9 34.0   152   324     324    (-,-) 
  LED[5]         -       -     R     (port)         -    -     -     0     324    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (278 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=     278                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     DFFRHQX1       3  9.4   160   322     322    (-,-) 
  LED[2]         -       -     R     (port)         -    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (291 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=     291                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     DFFRHQX8       6 20.7    69   309     309    (-,-) 
  LED[0]         -       -     R     (port)         -    -     -     0     309    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (295 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=     295                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     DFFRHQX4       6 24.1   117   305     305    (-,-) 
  LED[10]        -       -     R     (port)         -    -     -     0     305    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (297 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=     297                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     DFFRHQX4       6 23.0   113   303     303    (-,-) 
  LED[15]        -       -     R     (port)         -    -     -     0     303    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (300 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     300                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     DFFRHQX1       2  6.3   117   300     300    (-,-) 
  LED[7]         -       -     R     (port)         -    -     -     0     300    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (300 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     300                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     DFFRHQX1       2  6.3   117   300     300    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     300    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (302 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     302                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_7_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     DFFRHQX4       5 20.6   105   298     298    (-,-) 
  LED[6]         -       -     R     (port)         -    -     -     0     298    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (396 ps) Setup Check with Pin countblink_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) countblink_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     201                  
     Required Time:=     999                  
      Launch Clock:-       0                  
         Data Path:-     603                  
             Slack:=     396                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q F     DFFSHQX8       3 22.5    69   313     313    (-,-) 
  fopt9155/Y              -       A->Y  R     CLKINVX12      6 31.7    54    51     364    (-,-) 
  g9033__7482/Y           -       A->Y  F     NOR2X8         3 16.3    56    51     415    (-,-) 
  g9022__2398/Y           -       B->Y  F     AND2X6         5 25.7    90   108     523    (-,-) 
  g9007/Y                 -       A->Y  R     INVX2          3 11.6    98    80     603    (-,-) 
  countblink_reg[0]/SI    -       -     R     SDFFRHQX1      3    -     -     0     603    (-,-) 
#------------------------------------------------------------------------------------------------



Path 40: MET (427 ps) Setup Check with Pin current_state_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) current_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) current_state_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     184                  
     Required Time:=    1016                  
      Launch Clock:-       0                  
         Data Path:-     589                  
             Slack:=     427                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[2]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[2]/Q  -       CK->Q F     SDFFSHQX4      3 18.7    96   307     307    (-,-) 
  fopt9202/Y              -       A->Y  R     CLKINVX8       8 39.2    91    76     383    (-,-) 
  g9049__8246/Y           -       B->Y  R     CLKAND2X6      5 20.6    70   113     496    (-,-) 
  g8998__7410/Y           -       B->Y  R     CLKAND2X6      3 10.3    45    93     589    (-,-) 
  current_state_reg[2]/SI -       -     R     SDFFSHQX4      3    -     -     0     589    (-,-) 
#------------------------------------------------------------------------------------------------



Path 41: MET (434 ps) Setup Check with Pin countblink_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) countblink_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     243                  
     Required Time:=     957                  
      Launch Clock:-       0                  
         Data Path:-     523                  
             Slack:=     434                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q F     DFFSHQX8       3 22.5    69   313     313    (-,-) 
  fopt9155/Y              -       A->Y  R     CLKINVX12      6 31.7    54    51     364    (-,-) 
  g9033__7482/Y           -       A->Y  F     NOR2X8         3 16.3    56    51     415    (-,-) 
  g9022__2398/Y           -       B->Y  F     AND2X6         5 25.7    90   108     523    (-,-) 
  countblink_reg[1]/SE    -       -     F     SDFFRHQX4      5    -     -     0     523    (-,-) 
#------------------------------------------------------------------------------------------------



Path 42: MET (446 ps) Setup Check with Pin countblink_reg[0]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) countblink_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     205                  
     Required Time:=     995                  
      Launch Clock:-       0                  
         Data Path:-     549                  
             Slack:=     446                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[0]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  current_state_reg[0]/Q  -       CK->Q F     DFFSHQX8       6 31.0    86   323     323    (-,-) 
  g9033__7482/Y           -       B->Y  R     NOR2X8         3 16.3    93    74     396    (-,-) 
  g9022__2398/Y           -       B->Y  R     AND2X6         5 25.7    91   153     549    (-,-) 
  countblink_reg[0]/D     -       -     R     SDFFRHQX1      5    -     -     0     549    (-,-) 
#------------------------------------------------------------------------------------------------



Path 43: MET (622 ps) Setup Check with Pin countblink_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) countblink_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) countblink_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     258                  
     Required Time:=     942                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     622                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  countblink_reg[0]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  countblink_reg[0]/Q  -       CK->Q F     SDFFRHQX1      3 10.3   183   320     320    (-,-) 
  countblink_reg[0]/SE -       -     F     SDFFRHQX1      3    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------------



Path 44: MET (703 ps) Setup Check with Pin countblink_reg[1]/CK->D
          Group: clk
     Startpoint: (R) countblink_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) countblink_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     208                  
     Required Time:=     992                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=     703                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  countblink_reg[1]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  countblink_reg[1]/Q  -       CK->Q R     SDFFRHQX4      3 14.0    82   288     288    (-,-) 
  countblink_reg[1]/D  -       -     R     SDFFRHQX4      3    -     -     0     288    (-,-) 
#---------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

