Simulator report for instruction_memory
Fri Oct 28 15:29:53 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 1.0 us        ;
; Simulation Netlist Size     ; 84 nodes      ;
; Simulation Coverage         ;      81.74 %  ;
; Total Number of Transitions ; 809           ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; Cyclone III   ;
; Device                      ; EP3C120F780C7 ;
+-----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------+
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      81.74 % ;
; Total nodes checked                                 ; 84           ;
; Total output ports checked                          ; 115          ;
; Total output ports with complete 1/0-value coverage ; 94           ;
; Total output ports with no 1/0-value coverage       ; 19           ;
; Total output ports with no 1-value coverage         ; 19           ;
; Total output ports with no 0-value coverage         ; 21           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[0]  ; portadataout0    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[1]  ; portadataout1    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[2]  ; portadataout2    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[3]  ; portadataout3    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[4]  ; portadataout4    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[5]  ; portadataout5    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[6]  ; portadataout6    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[7]  ; portadataout7    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[8]  ; portadataout8    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[9]  ; portadataout9    ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[10] ; portadataout10   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[11] ; portadataout11   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[12] ; portadataout12   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[13] ; portadataout13   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[14] ; portadataout14   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[15] ; portadataout15   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[16] ; portadataout16   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[17] ; portadataout17   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[18] ; portadataout18   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[21] ; portadataout21   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[22] ; portadataout22   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[23] ; portadataout23   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[26] ; portadataout26   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[27] ; portadataout27   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[28] ; portadataout28   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[29] ; portadataout29   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[31] ; portadataout31   ;
; |instruction_memory|INSTR[0]~output                                                            ; |instruction_memory|INSTR[0]~output                                                       ; o                ;
; |instruction_memory|INSTR[0]                                                                   ; |instruction_memory|INSTR[0]                                                              ; padout           ;
; |instruction_memory|INSTR[1]~output                                                            ; |instruction_memory|INSTR[1]~output                                                       ; o                ;
; |instruction_memory|INSTR[1]                                                                   ; |instruction_memory|INSTR[1]                                                              ; padout           ;
; |instruction_memory|INSTR[2]~output                                                            ; |instruction_memory|INSTR[2]~output                                                       ; o                ;
; |instruction_memory|INSTR[2]                                                                   ; |instruction_memory|INSTR[2]                                                              ; padout           ;
; |instruction_memory|INSTR[3]~output                                                            ; |instruction_memory|INSTR[3]~output                                                       ; o                ;
; |instruction_memory|INSTR[3]                                                                   ; |instruction_memory|INSTR[3]                                                              ; padout           ;
; |instruction_memory|INSTR[4]~output                                                            ; |instruction_memory|INSTR[4]~output                                                       ; o                ;
; |instruction_memory|INSTR[4]                                                                   ; |instruction_memory|INSTR[4]                                                              ; padout           ;
; |instruction_memory|INSTR[5]~output                                                            ; |instruction_memory|INSTR[5]~output                                                       ; o                ;
; |instruction_memory|INSTR[5]                                                                   ; |instruction_memory|INSTR[5]                                                              ; padout           ;
; |instruction_memory|INSTR[6]~output                                                            ; |instruction_memory|INSTR[6]~output                                                       ; o                ;
; |instruction_memory|INSTR[6]                                                                   ; |instruction_memory|INSTR[6]                                                              ; padout           ;
; |instruction_memory|INSTR[7]~output                                                            ; |instruction_memory|INSTR[7]~output                                                       ; o                ;
; |instruction_memory|INSTR[7]                                                                   ; |instruction_memory|INSTR[7]                                                              ; padout           ;
; |instruction_memory|INSTR[8]~output                                                            ; |instruction_memory|INSTR[8]~output                                                       ; o                ;
; |instruction_memory|INSTR[8]                                                                   ; |instruction_memory|INSTR[8]                                                              ; padout           ;
; |instruction_memory|INSTR[9]~output                                                            ; |instruction_memory|INSTR[9]~output                                                       ; o                ;
; |instruction_memory|INSTR[9]                                                                   ; |instruction_memory|INSTR[9]                                                              ; padout           ;
; |instruction_memory|INSTR[10]~output                                                           ; |instruction_memory|INSTR[10]~output                                                      ; o                ;
; |instruction_memory|INSTR[10]                                                                  ; |instruction_memory|INSTR[10]                                                             ; padout           ;
; |instruction_memory|INSTR[11]~output                                                           ; |instruction_memory|INSTR[11]~output                                                      ; o                ;
; |instruction_memory|INSTR[11]                                                                  ; |instruction_memory|INSTR[11]                                                             ; padout           ;
; |instruction_memory|INSTR[12]~output                                                           ; |instruction_memory|INSTR[12]~output                                                      ; o                ;
; |instruction_memory|INSTR[12]                                                                  ; |instruction_memory|INSTR[12]                                                             ; padout           ;
; |instruction_memory|INSTR[13]~output                                                           ; |instruction_memory|INSTR[13]~output                                                      ; o                ;
; |instruction_memory|INSTR[13]                                                                  ; |instruction_memory|INSTR[13]                                                             ; padout           ;
; |instruction_memory|INSTR[14]~output                                                           ; |instruction_memory|INSTR[14]~output                                                      ; o                ;
; |instruction_memory|INSTR[14]                                                                  ; |instruction_memory|INSTR[14]                                                             ; padout           ;
; |instruction_memory|INSTR[15]~output                                                           ; |instruction_memory|INSTR[15]~output                                                      ; o                ;
; |instruction_memory|INSTR[15]                                                                  ; |instruction_memory|INSTR[15]                                                             ; padout           ;
; |instruction_memory|INSTR[16]~output                                                           ; |instruction_memory|INSTR[16]~output                                                      ; o                ;
; |instruction_memory|INSTR[16]                                                                  ; |instruction_memory|INSTR[16]                                                             ; padout           ;
; |instruction_memory|INSTR[17]~output                                                           ; |instruction_memory|INSTR[17]~output                                                      ; o                ;
; |instruction_memory|INSTR[17]                                                                  ; |instruction_memory|INSTR[17]                                                             ; padout           ;
; |instruction_memory|INSTR[18]~output                                                           ; |instruction_memory|INSTR[18]~output                                                      ; o                ;
; |instruction_memory|INSTR[18]                                                                  ; |instruction_memory|INSTR[18]                                                             ; padout           ;
; |instruction_memory|INSTR[21]~output                                                           ; |instruction_memory|INSTR[21]~output                                                      ; o                ;
; |instruction_memory|INSTR[21]                                                                  ; |instruction_memory|INSTR[21]                                                             ; padout           ;
; |instruction_memory|INSTR[22]~output                                                           ; |instruction_memory|INSTR[22]~output                                                      ; o                ;
; |instruction_memory|INSTR[22]                                                                  ; |instruction_memory|INSTR[22]                                                             ; padout           ;
; |instruction_memory|INSTR[23]~output                                                           ; |instruction_memory|INSTR[23]~output                                                      ; o                ;
; |instruction_memory|INSTR[23]                                                                  ; |instruction_memory|INSTR[23]                                                             ; padout           ;
; |instruction_memory|INSTR[26]~output                                                           ; |instruction_memory|INSTR[26]~output                                                      ; o                ;
; |instruction_memory|INSTR[26]                                                                  ; |instruction_memory|INSTR[26]                                                             ; padout           ;
; |instruction_memory|INSTR[27]~output                                                           ; |instruction_memory|INSTR[27]~output                                                      ; o                ;
; |instruction_memory|INSTR[27]                                                                  ; |instruction_memory|INSTR[27]                                                             ; padout           ;
; |instruction_memory|INSTR[28]~output                                                           ; |instruction_memory|INSTR[28]~output                                                      ; o                ;
; |instruction_memory|INSTR[28]                                                                  ; |instruction_memory|INSTR[28]                                                             ; padout           ;
; |instruction_memory|INSTR[29]~output                                                           ; |instruction_memory|INSTR[29]~output                                                      ; o                ;
; |instruction_memory|INSTR[29]                                                                  ; |instruction_memory|INSTR[29]                                                             ; padout           ;
; |instruction_memory|INSTR[31]~output                                                           ; |instruction_memory|INSTR[31]~output                                                      ; o                ;
; |instruction_memory|INSTR[31]                                                                  ; |instruction_memory|INSTR[31]                                                             ; padout           ;
; |instruction_memory|clock~input                                                                ; |instruction_memory|clock~input                                                           ; o                ;
; |instruction_memory|clock                                                                      ; |instruction_memory|clock                                                                 ; padout           ;
; |instruction_memory|ADDR[0]~input                                                              ; |instruction_memory|ADDR[0]~input                                                         ; o                ;
; |instruction_memory|ADDR[0]                                                                    ; |instruction_memory|ADDR[0]                                                               ; padout           ;
; |instruction_memory|ADDR[1]~input                                                              ; |instruction_memory|ADDR[1]~input                                                         ; o                ;
; |instruction_memory|ADDR[1]                                                                    ; |instruction_memory|ADDR[1]                                                               ; padout           ;
; |instruction_memory|ADDR[2]~input                                                              ; |instruction_memory|ADDR[2]~input                                                         ; o                ;
; |instruction_memory|ADDR[2]                                                                    ; |instruction_memory|ADDR[2]                                                               ; padout           ;
; |instruction_memory|ADDR[3]~input                                                              ; |instruction_memory|ADDR[3]~input                                                         ; o                ;
; |instruction_memory|ADDR[3]                                                                    ; |instruction_memory|ADDR[3]                                                               ; padout           ;
; |instruction_memory|ADDR[4]~input                                                              ; |instruction_memory|ADDR[4]~input                                                         ; o                ;
; |instruction_memory|ADDR[4]                                                                    ; |instruction_memory|ADDR[4]                                                               ; padout           ;
; |instruction_memory|clock~inputclkctrl                                                         ; |instruction_memory|clock~inputclkctrl                                                    ; outclk           ;
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[19] ; portadataout19   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[20] ; portadataout20   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[24] ; portadataout24   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[25] ; portadataout25   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[30] ; portadataout30   ;
; |instruction_memory|INSTR[19]~output                                                           ; |instruction_memory|INSTR[19]~output                                                      ; o                ;
; |instruction_memory|INSTR[19]                                                                  ; |instruction_memory|INSTR[19]                                                             ; padout           ;
; |instruction_memory|INSTR[20]~output                                                           ; |instruction_memory|INSTR[20]~output                                                      ; o                ;
; |instruction_memory|INSTR[20]                                                                  ; |instruction_memory|INSTR[20]                                                             ; padout           ;
; |instruction_memory|INSTR[24]~output                                                           ; |instruction_memory|INSTR[24]~output                                                      ; o                ;
; |instruction_memory|INSTR[24]                                                                  ; |instruction_memory|INSTR[24]                                                             ; padout           ;
; |instruction_memory|INSTR[25]~output                                                           ; |instruction_memory|INSTR[25]~output                                                      ; o                ;
; |instruction_memory|INSTR[25]                                                                  ; |instruction_memory|INSTR[25]                                                             ; padout           ;
; |instruction_memory|INSTR[30]~output                                                           ; |instruction_memory|INSTR[30]~output                                                      ; o                ;
; |instruction_memory|INSTR[30]                                                                  ; |instruction_memory|INSTR[30]                                                             ; padout           ;
; |instruction_memory|ADDR[6]~input                                                              ; |instruction_memory|ADDR[6]~input                                                         ; o                ;
; |instruction_memory|ADDR[6]                                                                    ; |instruction_memory|ADDR[6]                                                               ; padout           ;
; |instruction_memory|ADDR[7]~input                                                              ; |instruction_memory|ADDR[7]~input                                                         ; o                ;
; |instruction_memory|ADDR[7]                                                                    ; |instruction_memory|ADDR[7]                                                               ; padout           ;
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[19] ; portadataout19   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[20] ; portadataout20   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[24] ; portadataout24   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[25] ; portadataout25   ;
; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|ram_block1a0 ; |instruction_memory|altsyncram:altsyncram_component|altsyncram_0bo:auto_generated|q_a[30] ; portadataout30   ;
; |instruction_memory|INSTR[19]~output                                                           ; |instruction_memory|INSTR[19]~output                                                      ; o                ;
; |instruction_memory|INSTR[19]                                                                  ; |instruction_memory|INSTR[19]                                                             ; padout           ;
; |instruction_memory|INSTR[20]~output                                                           ; |instruction_memory|INSTR[20]~output                                                      ; o                ;
; |instruction_memory|INSTR[20]                                                                  ; |instruction_memory|INSTR[20]                                                             ; padout           ;
; |instruction_memory|INSTR[24]~output                                                           ; |instruction_memory|INSTR[24]~output                                                      ; o                ;
; |instruction_memory|INSTR[24]                                                                  ; |instruction_memory|INSTR[24]                                                             ; padout           ;
; |instruction_memory|INSTR[25]~output                                                           ; |instruction_memory|INSTR[25]~output                                                      ; o                ;
; |instruction_memory|INSTR[25]                                                                  ; |instruction_memory|INSTR[25]                                                             ; padout           ;
; |instruction_memory|INSTR[30]~output                                                           ; |instruction_memory|INSTR[30]~output                                                      ; o                ;
; |instruction_memory|INSTR[30]                                                                  ; |instruction_memory|INSTR[30]                                                             ; padout           ;
; |instruction_memory|ADDR[5]~input                                                              ; |instruction_memory|ADDR[5]~input                                                         ; o                ;
; |instruction_memory|ADDR[5]                                                                    ; |instruction_memory|ADDR[5]                                                               ; padout           ;
; |instruction_memory|ADDR[6]~input                                                              ; |instruction_memory|ADDR[6]~input                                                         ; o                ;
; |instruction_memory|ADDR[6]                                                                    ; |instruction_memory|ADDR[6]                                                               ; padout           ;
; |instruction_memory|ADDR[7]~input                                                              ; |instruction_memory|ADDR[7]~input                                                         ; o                ;
; |instruction_memory|ADDR[7]                                                                    ; |instruction_memory|ADDR[7]                                                               ; padout           ;
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 28 15:29:52 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory
Info: Using vector source file "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_3_20221028_13220034/1_Lab/tugas_2/instruction_memory.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      81.74 %
Info: Number of transitions in simulation is 809
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Fri Oct 28 15:29:53 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


