transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor {C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor/ROM.v}
vlog -sv -work work +incdir+C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor {C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor/pc.sv}
vlog -sv -work work +incdir+C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor {C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor/adder.sv}
vlog -sv -work work +incdir+C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor {C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor/imem_interface.sv}
vlog -sv -work work +incdir+C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor {C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor/fetch_stage.sv}

vlog -sv -work work +incdir+C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor {C:/Users/lobok/Desktop/Taller/jtenorio_aflores_klobo_digital_design_lab_2024/Proyecto/Processor/fetch_stage_tb.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  fetch_stage_tb

add wave *
view structure
view signals
run -all
