<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <name preferredWidth="313" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Project,Library,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions/Simulation; Debug and Verification/Simulation" />
 <window width="1942" height="1030" x="-11" y="-11" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
