{"Scott Rixner": [0, ["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", 11, "micro", 1998]], "William J. Dally": [0, ["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", 11, "micro", 1998]], "Ujval J. Kapasi": [0, ["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", 11, "micro", 1998]], "Brucek Khailany": [0, ["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", 11, "micro", 1998]], "Abelardo Lopez-Lagunas": [0, ["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", 11, "micro", 1998]], "Peter R. Mattson": [0, ["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", 11, "micro", 1998]], "John D. Owens": [0, ["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", 11, "micro", 1998]], "Chia-Lin Yang": [0.00039730683784000576, ["Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications", ["Chia-Lin Yang", "Barton Sano", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742765", 11, "micro", 1998]], "Barton Sano": [0, ["Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications", ["Chia-Lin Yang", "Barton Sano", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742765", 11, "micro", 1998]], "Alvin R. Lebeck": [0, ["Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications", ["Chia-Lin Yang", "Barton Sano", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742765", 11, "micro", 1998], ["Load Latency Tolerance in Dynamically Scheduled Processors", ["Srikanth T. Srinivasan", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742777", 12, "micro", 1998]], "Corinna G. Lee": [9.868818002384261e-12, ["Simple Vector Microprocessors for Multimedia Applications", ["Corinna G. Lee", "Mark G. Stoodley"], "https://doi.org/10.1109/MICRO.1998.742766", 12, "micro", 1998]], "Mark G. Stoodley": [0, ["Simple Vector Microprocessors for Multimedia Applications", ["Corinna G. Lee", "Mark G. Stoodley"], "https://doi.org/10.1109/MICRO.1998.742766", 12, "micro", 1998]], "Ravi Bhargava": [0, ["Evaluating MMX Technology Using DSP and Multimedia Applications", ["Ravi Bhargava", "Lizy Kurian John", "Brian L. Evans", "Ramesh Radhakrishnan"], "https://doi.org/10.1109/MICRO.1998.742767", 10, "micro", 1998]], "Lizy Kurian John": [0, ["Evaluating MMX Technology Using DSP and Multimedia Applications", ["Ravi Bhargava", "Lizy Kurian John", "Brian L. Evans", "Ramesh Radhakrishnan"], "https://doi.org/10.1109/MICRO.1998.742767", 10, "micro", 1998]], "Brian L. Evans": [0, ["Evaluating MMX Technology Using DSP and Multimedia Applications", ["Ravi Bhargava", "Lizy Kurian John", "Brian L. Evans", "Ramesh Radhakrishnan"], "https://doi.org/10.1109/MICRO.1998.742767", 10, "micro", 1998]], "Ramesh Radhakrishnan": [0, ["Evaluating MMX Technology Using DSP and Multimedia Applications", ["Ravi Bhargava", "Lizy Kurian John", "Brian L. Evans", "Ramesh Radhakrishnan"], "https://doi.org/10.1109/MICRO.1998.742767", 10, "micro", 1998]], "Sangwook P. Kim": [0.9990171939134598, ["Analyzing the Working Set Characteristics of Branch Execution", ["Sangwook P. Kim", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1998.742768", 10, "micro", 1998]], "Gary S. Tyson": [0, ["Analyzing the Working Set Characteristics of Branch Execution", ["Sangwook P. Kim", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1998.742768", 10, "micro", 1998]], "Alexandre Farcy": [0, ["Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes", ["Alexandre Farcy", "Olivier Temam", "Roger Espasa", "Toni Juan"], "https://doi.org/10.1109/MICRO.1998.742769", 10, "micro", 1998]], "Olivier Temam": [0, ["Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes", ["Alexandre Farcy", "Olivier Temam", "Roger Espasa", "Toni Juan"], "https://doi.org/10.1109/MICRO.1998.742769", 10, "micro", 1998]], "Roger Espasa": [0, ["Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes", ["Alexandre Farcy", "Olivier Temam", "Roger Espasa", "Toni Juan"], "https://doi.org/10.1109/MICRO.1998.742769", 10, "micro", 1998]], "Toni Juan": [0, ["Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes", ["Alexandre Farcy", "Olivier Temam", "Roger Espasa", "Toni Juan"], "https://doi.org/10.1109/MICRO.1998.742769", 10, "micro", 1998]], "Avinoam N. Eden": [0, ["The YAGS Branch Prediction Scheme", ["Avinoam N. Eden", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1998.742770", 9, "micro", 1998]], "Trevor N. Mudge": [0, ["The YAGS Branch Prediction Scheme", ["Avinoam N. Eden", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1998.742770", 9, "micro", 1998]], "T. N. Vijaykumar": [0, ["Task Selection for a Multiscalar Processor", ["T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742771", 12, "micro", 1998]], "Gurindar S. Sohi": [0, ["Task Selection for a Multiscalar Processor", ["T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742771", 12, "micro", 1998], ["Understanding the Differences Between Value Prediction and Instruction Reuse", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742782", 11, "micro", 1998]], "SangMin Shim": [0.8031909465789795, ["Split-path Enhanced Pipeline Scheduling for Loops with Control Flows", ["SangMin Shim", "Soo-Mook Moon"], "https://doi.org/10.1109/MICRO.1998.742772", 10, "micro", 1998]], "Soo-Mook Moon": [1, ["Split-path Enhanced Pipeline Scheduling for Loops with Control Flows", ["SangMin Shim", "Soo-Mook Moon"], "https://doi.org/10.1109/MICRO.1998.742772", 10, "micro", 1998]], "Erik Nystrom": [0, ["Effective Cluster Assignment for Modulo Scheduling", ["Erik Nystrom", "Alexandre E. Eichenberger"], "https://doi.org/10.1109/MICRO.1998.742773", 12, "micro", 1998]], "Alexandre E. Eichenberger": [0, ["Effective Cluster Assignment for Modulo Scheduling", ["Erik Nystrom", "Alexandre E. Eichenberger"], "https://doi.org/10.1109/MICRO.1998.742773", 12, "micro", 1998]], "Cliff Young": [0, ["Better Global Scheduling Using Path Profiles", ["Cliff Young", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.1998.742774", 9, "micro", 1998]], "Michael D. Smith": [0, ["Better Global Scheduling Using Path Profiles", ["Cliff Young", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.1998.742774", 9, "micro", 1998]], "Glenn Reinman": [0, ["Predictive Techniques for Aggressive Load Speculation", ["Glenn Reinman", "Brad Calder"], "https://doi.org/10.1109/MICRO.1998.742775", 11, "micro", 1998]], "Brad Calder": [0, ["Predictive Techniques for Aggressive Load Speculation", ["Glenn Reinman", "Brad Calder"], "https://doi.org/10.1109/MICRO.1998.742775", 11, "micro", 1998]], "Ben-Chung Cheng": [0, ["Compiler-Directed Early Load-Address Generation", ["Ben-Chung Cheng", "Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1998.742776", 10, "micro", 1998]], "Daniel A. Connors": [0, ["Compiler-Directed Early Load-Address Generation", ["Ben-Chung Cheng", "Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1998.742776", 10, "micro", 1998]], "Wen-mei W. Hwu": [0, ["Compiler-Directed Early Load-Address Generation", ["Ben-Chung Cheng", "Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1998.742776", 10, "micro", 1998]], "Srikanth T. Srinivasan": [0, ["Load Latency Tolerance in Dynamically Scheduled Processors", ["Srikanth T. Srinivasan", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742777", 12, "micro", 1998]], "Lambert Schaelicke": [0, ["Improving I/O Performance with a Conditional Store Buffer", ["Lambert Schaelicke", "Al Davis"], "https://doi.org/10.1109/MICRO.1998.742778", 10, "micro", 1998]], "Al Davis": [0, ["Improving I/O Performance with a Conditional Store Buffer", ["Lambert Schaelicke", "Al Davis"], "https://doi.org/10.1109/MICRO.1998.742778", 10, "micro", 1998]], "Daniel H. Friendly": [0, ["Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1998.742779", 9, "micro", 1998]], "Sanjay J. Patel": [0, ["Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1998.742779", 9, "micro", 1998]], "Yale N. Patt": [0, ["Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1998.742779", 9, "micro", 1998]], "Chi-Keung Luk": [0, ["Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors", ["Chi-Keung Luk", "Todd C. Mowry"], "https://doi.org/10.1109/MICRO.1998.742780", 13, "micro", 1998]], "Todd C. Mowry": [0, ["Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors", ["Chi-Keung Luk", "Todd C. Mowry"], "https://doi.org/10.1109/MICRO.1998.742780", 13, "micro", 1998]], "Guido Araujo": [0, ["Code Compression Based on Operand Factorization", ["Guido Araujo", "Paulo Centoducatte", "Mario L. Cortes", "Ricardo Pannain"], "https://doi.org/10.1109/MICRO.1998.742781", 8, "micro", 1998]], "Paulo Centoducatte": [0, ["Code Compression Based on Operand Factorization", ["Guido Araujo", "Paulo Centoducatte", "Mario L. Cortes", "Ricardo Pannain"], "https://doi.org/10.1109/MICRO.1998.742781", 8, "micro", 1998]], "Mario L. Cortes": [0, ["Code Compression Based on Operand Factorization", ["Guido Araujo", "Paulo Centoducatte", "Mario L. Cortes", "Ricardo Pannain"], "https://doi.org/10.1109/MICRO.1998.742781", 8, "micro", 1998]], "Ricardo Pannain": [0, ["Code Compression Based on Operand Factorization", ["Guido Araujo", "Paulo Centoducatte", "Mario L. Cortes", "Ricardo Pannain"], "https://doi.org/10.1109/MICRO.1998.742781", 8, "micro", 1998]], "Avinash Sodani": [0, ["Understanding the Differences Between Value Prediction and Instruction Reuse", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742782", 11, "micro", 1998]], "Stephan Jourdan": [0, ["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", 10, "micro", 1998]], "Ronny Ronen": [0, ["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", 10, "micro", 1998]], "Michael Bekerman": [0, ["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", 10, "micro", 1998]], "Bishara Shomar": [0, ["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", 10, "micro", 1998]], "Adi Yoaz": [0, ["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", 10, "micro", 1998]], "Haitham Akkary": [0, ["A Dynamic Multithreading Processor", ["Haitham Akkary", "Michael A. Driscoll"], "https://doi.org/10.1109/MICRO.1998.742784", 11, "micro", 1998]], "Michael A. Driscoll": [0, ["A Dynamic Multithreading Processor", ["Haitham Akkary", "Michael A. Driscoll"], "https://doi.org/10.1109/MICRO.1998.742784", 11, "micro", 1998]], "David Lopez": [0, ["Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1998.742785", 10, "micro", 1998]], "Josep Llosa": [0, ["Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1998.742785", 10, "micro", 1998]], "Mateo Valero": [0, ["Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1998.742785", 10, "micro", 1998]], "Eduard Ayguade": [0, ["Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1998.742785", 10, "micro", 1998]], "Karel Driesen": [0, ["The Cascaded Predictor: Economical and Adaptive Branch Target Prediction", ["Karel Driesen", "Urs Holzle"], "https://doi.org/10.1109/MICRO.1998.742786", 10, "micro", 1998]], "Urs Holzle": [0, ["The Cascaded Predictor: Economical and Adaptive Branch Target Prediction", ["Karel Driesen", "Urs Holzle"], "https://doi.org/10.1109/MICRO.1998.742786", 10, "micro", 1998]], "Kevin Skadron": [0, ["Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms", ["Kevin Skadron", "Pritpal S. Ahuja", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/MICRO.1998.742787", 13, "micro", 1998]], "Pritpal S. Ahuja": [0, ["Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms", ["Kevin Skadron", "Pritpal S. Ahuja", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/MICRO.1998.742787", 13, "micro", 1998]], "Margaret Martonosi": [0, ["Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms", ["Kevin Skadron", "Pritpal S. Ahuja", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/MICRO.1998.742787", 13, "micro", 1998]], "Douglas W. Clark": [0, ["Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms", ["Kevin Skadron", "Pritpal S. Ahuja", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/MICRO.1998.742787", 13, "micro", 1998]], "John Kalamatianos": [0, ["Predicting Indirect Branches via Data Compression", ["John Kalamatianos", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.1998.742789", 10, "micro", 1998]], "David R. Kaeli": [0, ["Predicting Indirect Branches via Data Compression", ["John Kalamatianos", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.1998.742789", 10, "micro", 1998]], "Mahmut T. Kandemir": [0, ["Improving Locality Using Loop and Data Transformations in an Integrated Framework", ["Mahmut T. Kandemir", "Alok N. Choudhary", "J. Ramanujam", "Prithviraj Banerjee"], "https://doi.org/10.1109/MICRO.1998.742790", 13, "micro", 1998]], "Alok N. Choudhary": [0, ["Improving Locality Using Loop and Data Transformations in an Integrated Framework", ["Mahmut T. Kandemir", "Alok N. Choudhary", "J. Ramanujam", "Prithviraj Banerjee"], "https://doi.org/10.1109/MICRO.1998.742790", 13, "micro", 1998]], "J. Ramanujam": [0, ["Improving Locality Using Loop and Data Transformations in an Integrated Framework", ["Mahmut T. Kandemir", "Alok N. Choudhary", "J. Ramanujam", "Prithviraj Banerjee"], "https://doi.org/10.1109/MICRO.1998.742790", 13, "micro", 1998]], "Prithviraj Banerjee": [0, ["Improving Locality Using Loop and Data Transformations in an Integrated Framework", ["Mahmut T. Kandemir", "Alok N. Choudhary", "J. Ramanujam", "Prithviraj Banerjee"], "https://doi.org/10.1109/MICRO.1998.742790", 13, "micro", 1998]], "Timothy Kong": [3.591905093670855e-12, ["Precise Register Allocation for Irregular Architectures", ["Timothy Kong", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.1998.742791", 11, "micro", 1998]], "Kent D. Wilken": [0, ["Precise Register Allocation for Irregular Architectures", ["Timothy Kong", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.1998.742791", 11, "micro", 1998]], "Emre Ozer": [0, ["Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures", ["Emre Ozer", "Sanjeev Banerjia", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1998.742792", 8, "micro", 1998]], "Sanjeev Banerjia": [0, ["Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures", ["Emre Ozer", "Sanjeev Banerjia", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1998.742792", 8, "micro", 1998]], "Thomas M. Conte": [0, ["Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures", ["Emre Ozer", "Sanjeev Banerjia", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1998.742792", 8, "micro", 1998]]}