
## Hi there ğŸ‘‹
#  I'm **Tamizharasan**

### ğŸ§© Aspiring RTL & Digital Design and Verification Engineer | Junior VLSI Engineer

ğŸ’¡ Passionate about turning logic into silicon reality.  
Focused on **Front-End VLSI Design** and building reliable, efficient digital systems.
                                ( SELF LEARNER )
---

### ğŸ›  Tech Toolbox

| Domain | Tools / Skills |
|--------|----------------|
| RTL Design | Verilog, FSM Design, FIFO, Simulation, Timing analysis, Learning SystemVerilog |
| Tools | Vivado, EDA playground, Gvim |
| Protocols | AMBA APB, AXI, PCIe Datalink Layer |
| Fundamentals | Digital Electronics, CDC Basics |
| OS Skills |Learning Linux Commands |

---

### ğŸ¯ What I'm Learning
- SystemVerilog OOP & Verification Concepts  
- Synthesis Constraints & Linting  
- CDC Design & Synchronizers  

---

### ğŸ“ Background

- B.Tech in Electronics & Communication Engineering  
- Bharat University â€“ **CGPA: 8.09**  

---

### ğŸš€ Goals

Craft clean RTL.  
Contribute to SoC Design.  
Grow into a strong Front-End Chip Designer and
Want to become a VLSI Design Verification Engineer.
---

### ğŸŒ Connect With Me

ğŸ“© **Email:** *tamizharasan9150@gmail.com*  
ğŸ”— **LinkedIn:** *https://www.linkedin.com/in/-tamizh-arasan--/*  
ğŸ“ **Portfolio:** Coming soonâ€¦

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Tamizharasan&show_icons=true&theme=radical" height="170" alt="GitHub stats" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Tamizharasan&layout=compact&theme=radical" height="170" alt="Top languages" />
</p>

<!-- Followers badge (shields.io is very reliable) -->
<p align="center">
  <img src="https://img.shields.io/github/followers/Tamizharasan?label=Followers&style=social" alt="Followers" />
  <img src="https://img.shields.io/github/stars/Tamizharasan?label=Stars" alt="Stars" />
</p>


---

â­ If you like my projects, feel free to **star** them. Collaboration is always welcome!

<!--
**Tamizharasan-VLSI/Tamizharasan-VLSI** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
