OpenROAD 7f6c37aa57467242807155c654deb350022d75c1 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   peripheral_unit
Die area:                 ( 0 0 ) ( 858455 869175 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     97347
Number of terminals:      288
Number of snets:          2
Number of nets:           39308

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
[INFO DRT-0164] Number of unique instances = 316.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1366259.
[INFO DRT-0033] mcon shape region query size = 1158714.
[INFO DRT-0033] met1 shape region query size = 284793.
[INFO DRT-0033] via shape region query size = 7800.
[INFO DRT-0033] met2 shape region query size = 4790.
[INFO DRT-0033] via2 shape region query size = 6240.
[INFO DRT-0033] met3 shape region query size = 4856.
[INFO DRT-0033] via3 shape region query size = 6240.
[INFO DRT-0033] met4 shape region query size = 1580.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1253 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 298 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0084]   Complete 24054 groups.
#scanned instances     = 97347
#unique  instances     = 316
#stdCellGenAp          = 9364
#stdCellValidPlanarAp  = 25
#stdCellValidViaAp     = 7208
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 130634
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:07:11, elapsed time = 00:07:11, memory = 596.59 (MB), peak = 619.97 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     301786

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 124 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 125 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 107291.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 85206.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 44819.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2808.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 761.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 152871 vertical wires in 3 frboxes and 88017 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15154 vertical wires in 3 frboxes and 30908 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1086.81 (MB), peak = 1087.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.00 (MB), peak = 1087.00 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:01:16, memory = 1661.06 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:02:57, memory = 2751.21 (MB).
    Completing 30% with 4404 violations.
    elapsed time = 00:04:04, memory = 3151.27 (MB).
    Completing 40% with 4404 violations.
    elapsed time = 00:06:02, memory = 3152.66 (MB).
    Completing 50% with 4404 violations.
    elapsed time = 00:07:19, memory = 3174.67 (MB).
    Completing 60% with 9517 violations.
    elapsed time = 00:09:07, memory = 3199.81 (MB).
    Completing 70% with 9517 violations.
    elapsed time = 00:11:10, memory = 3199.84 (MB).
    Completing 80% with 14056 violations.
    elapsed time = 00:12:30, memory = 3249.33 (MB).
    Completing 90% with 14056 violations.
    elapsed time = 00:14:31, memory = 3249.50 (MB).
    Completing 100% with 19482 violations.
    elapsed time = 00:16:00, memory = 3273.47 (MB).
[INFO DRT-0199]   Number of violations = 25613.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     82      0      1      0      0      0
Metal Spacing      363      0   3624      0    520     10      1
Min Hole             0      0     10      0      0      0      0
NS Metal             8      0      1      0      0      0      0
Recheck              8      0   4125      0   1876    110     12
Short                0      0  13754      7   1096      5      0
[INFO DRT-0267] cpu time = 00:16:02, elapsed time = 00:16:02, memory = 3273.67 (MB), peak = 3273.73 (MB)
Total wire length = 1215980 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 568755 um.
Total wire length on LAYER met2 = 528485 um.
Total wire length on LAYER met3 = 84044 um.
Total wire length on LAYER met4 = 34407 um.
Total wire length on LAYER met5 = 287 um.
Total number of vias = 284907.
Up-via summary (total 284907):.

-------------------------
 FR_MASTERSLICE         0
            li1    130800
           met1    146938
           met2      5723
           met3      1440
           met4         6
-------------------------
                   284907


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 25613 violations.
    elapsed time = 00:01:17, memory = 3273.73 (MB).
    Completing 20% with 25613 violations.
    elapsed time = 00:03:00, memory = 3273.73 (MB).
    Completing 30% with 22616 violations.
    elapsed time = 00:03:54, memory = 3273.73 (MB).
    Completing 40% with 22616 violations.
    elapsed time = 00:05:59, memory = 3273.73 (MB).
    Completing 50% with 22616 violations.
    elapsed time = 00:07:39, memory = 3293.84 (MB).
    Completing 60% with 18844 violations.
    elapsed time = 00:09:09, memory = 3294.03 (MB).
    Completing 70% with 18844 violations.
    elapsed time = 00:11:02, memory = 3294.09 (MB).
    Completing 80% with 15610 violations.
    elapsed time = 00:11:53, memory = 3294.09 (MB).
    Completing 90% with 15610 violations.
    elapsed time = 00:13:40, memory = 3294.09 (MB).
    Completing 100% with 12335 violations.
    elapsed time = 00:14:59, memory = 3294.09 (MB).
[INFO DRT-0199]   Number of violations = 13151.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing         16      0      0      0      0
Metal Spacing        0   1789      0    255      7
Min Hole             0      1      0      0      0
Recheck              0    759      0      0     58
Short                0   9772      1    491      2
[INFO DRT-0267] cpu time = 00:15:01, elapsed time = 00:15:01, memory = 3300.02 (MB), peak = 3300.09 (MB)
Total wire length = 1205158 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 564418 um.
Total wire length on LAYER met2 = 522646 um.
Total wire length on LAYER met3 = 83697 um.
Total wire length on LAYER met4 = 34110 um.
Total wire length on LAYER met5 = 284 um.
Total number of vias = 283088.
Up-via summary (total 283088):.

-------------------------
 FR_MASTERSLICE         0
            li1    130741
           met1    145131
           met2      5796
           met3      1414
           met4         6
-------------------------
                   283088


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 13151 violations.
    elapsed time = 00:01:08, memory = 3300.09 (MB).
    Completing 20% with 13151 violations.
    elapsed time = 00:02:46, memory = 3300.09 (MB).
    Completing 30% with 12745 violations.
    elapsed time = 00:03:30, memory = 3300.09 (MB).
    Completing 40% with 12745 violations.
    elapsed time = 00:05:26, memory = 3300.09 (MB).
    Completing 50% with 12745 violations.
    elapsed time = 00:07:16, memory = 3300.09 (MB).
    Completing 60% with 12477 violations.
    elapsed time = 00:08:22, memory = 3300.09 (MB).
    Completing 70% with 12477 violations.
    elapsed time = 00:09:53, memory = 3300.11 (MB).
    Completing 80% with 11612 violations.
    elapsed time = 00:10:57, memory = 3300.11 (MB).
    Completing 90% with 11612 violations.
    elapsed time = 00:12:43, memory = 3300.11 (MB).
    Completing 100% with 11366 violations.
    elapsed time = 00:14:15, memory = 3300.11 (MB).
[INFO DRT-0199]   Number of violations = 12406.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         15      0      0      0
Metal Spacing        0   1660    264      4
Min Hole             0      1      0      0
Recheck              0    268      0    772
Short                0   8987    435      0
[INFO DRT-0267] cpu time = 00:14:17, elapsed time = 00:14:17, memory = 3300.11 (MB), peak = 3300.11 (MB)
Total wire length = 1202005 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 563055 um.
Total wire length on LAYER met2 = 520958 um.
Total wire length on LAYER met3 = 83844 um.
Total wire length on LAYER met4 = 33862 um.
Total wire length on LAYER met5 = 285 um.
Total number of vias = 281977.
Up-via summary (total 281977):.

-------------------------
 FR_MASTERSLICE         0
            li1    130741
           met1    144148
           met2      5715
           met3      1367
           met4         6
-------------------------
                   281977


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 12406 violations.
    elapsed time = 00:01:11, memory = 3300.11 (MB).
    Completing 20% with 12406 violations.
    elapsed time = 00:02:15, memory = 3300.11 (MB).
    Completing 30% with 9746 violations.
    elapsed time = 00:03:07, memory = 3300.11 (MB).
    Completing 40% with 9746 violations.
    elapsed time = 00:04:50, memory = 3300.11 (MB).
    Completing 50% with 9746 violations.
    elapsed time = 00:05:40, memory = 3300.11 (MB).
    Completing 60% with 6676 violations.
    elapsed time = 00:06:47, memory = 3300.11 (MB).
    Completing 70% with 6676 violations.
    elapsed time = 00:08:11, memory = 3300.11 (MB).
    Completing 80% with 4042 violations.
    elapsed time = 00:08:53, memory = 3300.11 (MB).
    Completing 90% with 4042 violations.
    elapsed time = 00:10:14, memory = 3300.11 (MB).
    Completing 100% with 1279 violations.
    elapsed time = 00:11:25, memory = 3300.11 (MB).
[INFO DRT-0199]   Number of violations = 1279.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0    344     68
Short                0    836     29
[INFO DRT-0267] cpu time = 00:11:26, elapsed time = 00:11:26, memory = 3300.11 (MB), peak = 3314.54 (MB)
Total wire length = 1199369 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 531259 um.
Total wire length on LAYER met2 = 520053 um.
Total wire length on LAYER met3 = 113047 um.
Total wire length on LAYER met4 = 34722 um.
Total wire length on LAYER met5 = 285 um.
Total number of vias = 287491.
Up-via summary (total 287491):.

-------------------------
 FR_MASTERSLICE         0
            li1    130741
           met1    144767
           met2     10492
           met3      1485
           met4         6
-------------------------
                   287491


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1279 violations.
    elapsed time = 00:00:09, memory = 3300.11 (MB).
    Completing 20% with 1279 violations.
    elapsed time = 00:00:19, memory = 3300.11 (MB).
    Completing 30% with 1083 violations.
    elapsed time = 00:00:30, memory = 3300.11 (MB).
    Completing 40% with 1083 violations.
    elapsed time = 00:00:45, memory = 3300.11 (MB).
    Completing 50% with 1083 violations.
    elapsed time = 00:01:06, memory = 3300.11 (MB).
    Completing 60% with 758 violations.
    elapsed time = 00:01:13, memory = 3300.11 (MB).
    Completing 70% with 758 violations.
    elapsed time = 00:01:29, memory = 3308.61 (MB).
    Completing 80% with 463 violations.
    elapsed time = 00:01:37, memory = 3308.71 (MB).
    Completing 90% with 463 violations.
    elapsed time = 00:01:50, memory = 3308.71 (MB).
    Completing 100% with 73 violations.
    elapsed time = 00:02:04, memory = 3308.71 (MB).
[INFO DRT-0199]   Number of violations = 73.
Viol/Layer        met1   met2
Metal Spacing       22      4
Short               47      0
[INFO DRT-0267] cpu time = 00:02:04, elapsed time = 00:02:04, memory = 3308.71 (MB), peak = 3314.54 (MB)
Total wire length = 1199150 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 530338 um.
Total wire length on LAYER met2 = 519872 um.
Total wire length on LAYER met3 = 113866 um.
Total wire length on LAYER met4 = 34787 um.
Total wire length on LAYER met5 = 285 um.
Total number of vias = 287527.
Up-via summary (total 287527):.

-------------------------
 FR_MASTERSLICE         0
            li1    130741
           met1    144720
           met2     10573
           met3      1487
           met4         6
-------------------------
                   287527


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 73 violations.
    elapsed time = 00:00:01, memory = 3308.71 (MB).
    Completing 20% with 73 violations.
    elapsed time = 00:00:06, memory = 3308.71 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:06, memory = 3308.71 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:07, memory = 3308.71 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:20, memory = 3308.71 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:20, memory = 3308.71 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:23, memory = 3308.71 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:23, memory = 3308.71 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:24, memory = 3308.71 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:25, memory = 3308.71 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1   met2
Metal Spacing        9      4
Short               21      5
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3308.71 (MB), peak = 3314.54 (MB)
Total wire length = 1199160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 530177 um.
Total wire length on LAYER met2 = 519844 um.
Total wire length on LAYER met3 = 114036 um.
Total wire length on LAYER met4 = 34816 um.
Total wire length on LAYER met5 = 285 um.
Total number of vias = 287530.
Up-via summary (total 287530):.

-------------------------
 FR_MASTERSLICE         0
            li1    130741
           met1    144709
           met2     10587
           met3      1487
           met4         6
-------------------------
                   287530


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:02, memory = 3308.71 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:02, memory = 3308.71 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:02, memory = 3308.71 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:09, memory = 3308.71 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:10, memory = 3308.71 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:11, memory = 3308.71 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:11, memory = 3308.71 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:11, memory = 3308.71 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:11, memory = 3308.71 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        2
Short                7
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3308.71 (MB), peak = 3314.54 (MB)
Total wire length = 1199160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 530219 um.
Total wire length on LAYER met2 = 519841 um.
Total wire length on LAYER met3 = 113998 um.
Total wire length on LAYER met4 = 34816 um.
Total wire length on LAYER met5 = 285 um.
Total number of vias = 287531.
Up-via summary (total 287531):.

-------------------------
 FR_MASTERSLICE         0
            li1    130741
           met1    144722
           met2     10575
           met3      1487
           met4         6
-------------------------
                   287531


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:03, memory = 3308.71 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:03, memory = 3308.71 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:03, memory = 3308.71 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:03, memory = 3308.71 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:05, memory = 3308.71 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 3308.71 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3308.71 (MB), peak = 3314.54 (MB)
Total wire length = 1199153 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 530146 um.
Total wire length on LAYER met2 = 519827 um.
Total wire length on LAYER met3 = 114075 um.
Total wire length on LAYER met4 = 34819 um.
Total wire length on LAYER met5 = 285 um.
Total number of vias = 287544.
Up-via summary (total 287544):.

-------------------------
 FR_MASTERSLICE         0
            li1    130741
           met1    144723
           met2     10585
           met3      1489
           met4         6
-------------------------
                   287544


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 3308.71 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3308.71 (MB), peak = 3314.54 (MB)
Total wire length = 1199155 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 530152 um.
Total wire length on LAYER met2 = 519827 um.
Total wire length on LAYER met3 = 114070 um.
Total wire length on LAYER met4 = 34819 um.
Total wire length on LAYER met5 = 285 um.
Total number of vias = 287542.
Up-via summary (total 287542):.

-------------------------
 FR_MASTERSLICE         0
            li1    130741
           met1    144723
           met2     10583
           met3      1489
           met4         6
-------------------------
                   287542


[INFO DRT-0198] Complete detail routing.
Total wire length = 1199155 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 530152 um.
Total wire length on LAYER met2 = 519827 um.
Total wire length on LAYER met3 = 114070 um.
Total wire length on LAYER met4 = 34819 um.
Total wire length on LAYER met5 = 285 um.
Total number of vias = 287542.
Up-via summary (total 287542):.

-------------------------
 FR_MASTERSLICE         0
            li1    130741
           met1    144723
           met2     10583
           met3      1489
           met4         6
-------------------------
                   287542


[INFO DRT-0267] cpu time = 00:59:37, elapsed time = 00:59:38, memory = 3308.71 (MB), peak = 3314.54 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/results/routing/peripheral_unit.odb'…
Writing netlist to '/openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/results/routing/peripheral_unit.nl.v'…
Writing powered netlist to '/openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/results/routing/peripheral_unit.pnl.v'…
Writing layout to '/openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/results/routing/peripheral_unit.def'…
