[2024-11-24 20:27:24.456056] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-11-24 20:27:24.456204] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-11-24 20:27:24.456357] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_10651_temp/
[2024-11-24 20:27:24.456566] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/sram_config_32_256.py
[2024-11-24 20:27:24.457349] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/
[2024-11-24 20:27:24.457612] [openram.globals/install_conda]: Creating conda setup...
[2024-11-24 20:27:24.459107] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 20:27:24.459328] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-11-24 20:27:24.459528] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 20:27:24.461574] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_10651_temp/
[2024-11-24 20:27:24.547629] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-11-24 20:27:25.064651] [openram.characterizer/<module>]: Initializing characterizer...
[2024-11-24 20:27:25.073075] [openram.characterizer/<module>]: Analytical model enabled.
[2024-11-24 20:27:25.082056] [openram.verify/<module>]: Initializing verify...
[2024-11-24 20:27:25.090269] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-11-24 20:27:25.090665] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-11-24 20:27:25.090725] |==============================================================================|
[2024-11-24 20:27:25.090764] |=========                      OpenRAM v1.2.48                       =========|
[2024-11-24 20:27:25.090797] |=========                                                            =========|
[2024-11-24 20:27:25.090827] |=========               VLSI Design and Automation Lab               =========|
[2024-11-24 20:27:25.090856] |=========        Computer Science and Engineering Department         =========|
[2024-11-24 20:27:25.090885] |=========            University of California Santa Cruz             =========|
[2024-11-24 20:27:25.090913] |=========                                                            =========|
[2024-11-24 20:27:25.090941] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-11-24 20:27:25.090969] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-11-24 20:27:25.090997] |=========                See LICENSE for license info                =========|
[2024-11-24 20:27:25.091024] |==============================================================================|
[2024-11-24 20:27:25.091065] ** Start: 11/24/2024 20:27:25
[2024-11-24 20:27:25.091098] Technology: freepdk45
[2024-11-24 20:27:25.091131] Total size: 8192 bits
[2024-11-24 20:27:25.091166] Word size: 32
Words: 256
Banks: 1
[2024-11-24 20:27:25.091197] RW ports: 0
R-only ports: 1
W-only ports: 1
[2024-11-24 20:27:25.091229] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-11-24 20:27:25.091259] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-11-24 20:27:25.091286] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-11-24 20:27:25.091314] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-11-24 20:27:25.091342] Only generating nominal corner timing.
[2024-11-24 20:27:25.091371] Words per row: None
[2024-11-24 20:27:25.091405] Output files are: 
[2024-11-24 20:27:25.091433] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.lvs
[2024-11-24 20:27:25.091476] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.sp
[2024-11-24 20:27:25.091506] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.v
[2024-11-24 20:27:25.091533] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.lib
[2024-11-24 20:27:25.091560] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.py
[2024-11-24 20:27:25.091587] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.html
[2024-11-24 20:27:25.091614] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.log
[2024-11-24 20:27:25.091640] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.lef
[2024-11-24 20:27:25.091667] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.gds
[2024-11-24 20:27:25.101396] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 4
[2024-11-24 20:27:25.101718] [openram.sram_config/recompute_sizes]: Rows: 64 Cols: 128
[2024-11-24 20:27:25.102041] [openram.sram_config/recompute_sizes]: Row addr size: 6 Col addr size: 2 Bank addr size: 8
[2024-11-24 20:27:25.102295] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=4
[2024-11-24 20:27:25.115208] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_capped_replica_bitcell_array 64 x 128
[2024-11-24 20:27:25.115691] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_capped_replica_bitcell_array 64 x 128 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-11-24 20:27:25.116467] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_replica_bitcell_array 64 x 128
[2024-11-24 20:27:25.117058] [openram.modules.replica_bitcell_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_replica_bitcell_array 64 x 128 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-11-24 20:27:25.117923] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_bitcell_array 64 x 128
[2024-11-24 20:27:25.118618] [openram.modules.bitcell_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_bitcell_array 64 x 128
[2024-11-24 20:27:51.834881] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_replica_column 66 x 1
[2024-11-24 20:27:51.874306] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_replica_column_0 66 x 1
[2024-11-24 20:27:51.900277] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_dummy_array 1 x 128
[2024-11-24 20:27:52.377477] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_dummy_array_0 1 x 130
[2024-11-24 20:27:52.454717] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_dummy_array_1 1 x 130
[2024-11-24 20:27:52.530869] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_dummy_array_2 68 x 1
[2024-11-24 20:27:52.557421] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_dummy_array_3 68 x 1
[2024-11-24 20:27:52.889064] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-11-24 20:27:52.898184] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-11-24 20:27:52.919168] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-11-24 20:27:53.015040] [openram.modules.wordline_driver_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_wordline_driver_array
[2024-11-24 20:27:53.015816] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-11-24 20:27:53.064986] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-11-24 20:27:53.117174] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_precharge_array
[2024-11-24 20:27:53.176669] [openram.modules.column_mux_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_column_mux_array
[2024-11-24 20:27:53.291643] [openram.modules.write_driver_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_write_driver_array
[2024-11-24 20:27:53.417540] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_precharge_array_0
[2024-11-24 20:27:53.477040] [openram.modules.sense_amp_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_sense_amp_array
[2024-11-24 20:27:53.501646] [openram.modules.column_mux_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_column_mux_array_0
[2024-11-24 20:27:53.725213] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-11-24 20:27:53.728203] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-11-24 20:27:53.898295] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_row_addr_dff rows=6 cols=1
[2024-11-24 20:27:53.902147] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_col_addr_dff rows=1 cols=2
[2024-11-24 20:27:53.903699] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_data_dff rows=1 cols=32
[2024-11-24 20:27:53.916239] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2024-11-24 20:27:53.916935] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_dff_buf
[2024-11-24 20:27:53.923658] [openram.modules.dff_buf_array/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_dff_buf_array
[2024-11-24 20:27:53.924342] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_32_256_freepdk45_dff_buf_0
[2024-11-24 20:27:53.927076] [openram.modules.pand2/__init__]: Creating pand2 pand2_0
[2024-11-24 20:27:53.927810] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-11-24 20:27:53.932958] [openram.modules.pbuf/__init__]: creating pbuf with size of 128
[2024-11-24 20:27:53.952849] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-11-24 20:27:53.974031] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-11-24 20:27:53.982769] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-11-24 20:27:53.985873] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-11-24 20:27:53.993458] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-11-24 20:27:53.994226] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-11-24 20:27:53.997935] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2024-11-24 20:27:54.016177] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-11-24 20:27:54.044246] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2024-11-24 20:27:54.055916] ** Submodules: 29.0 seconds
[2024-11-24 20:27:54.080562] ** Placement: 0.0 seconds
[2024-11-24 20:28:52.558875] [openram.base.hierarchy_layout/get_bbox]: Size: 228.905 x 138.85000000000002 with perimeter margin 0
[2024-11-24 20:28:52.610933] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-11-24 20:28:52.611465] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-11-24 20:28:52.611986] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-11-24 20:28:52.612411] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-11-24 20:29:19.099482] ** Routing: 85.0 seconds
[2024-11-24 20:29:19.103420] ** Verification: 0.0 seconds
[2024-11-24 20:29:19.103522] ** SRAM creation: 114.0 seconds
[2024-11-24 20:29:19.103573] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.sp
[2024-11-24 20:29:19.257357] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1732480159256936832
[2024-11-24 20:29:19.297832] ** Spice writing: 0.2 seconds
[2024-11-24 20:29:19.297913] DELAY: Writing stimulus...
[2024-11-24 20:29:19.957023] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_0rw1r1w_32_256_freepdk45.xbank0.bl_1_127
[2024-11-24 20:29:19.959894] ** DELAY: 0.7 seconds
[2024-11-24 20:29:20.112552] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.gds
[2024-11-24 20:29:20.413898] ** GDS: 0.3 seconds
[2024-11-24 20:29:20.414016] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.lef
[2024-11-24 20:29:20.427463] ** LEF: 0.0 seconds
[2024-11-24 20:29:20.427533] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.lvs.sp
[2024-11-24 20:29:20.578883] ** LVS writing: 0.2 seconds
[2024-11-24 20:29:20.578985] LIB: Characterizing... 
[2024-11-24 20:29:20.579975] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-11-24 20:29:20.580662] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-11-24 20:29:20.581169] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-11-24 20:29:20.581572] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-11-24 20:29:20.581957] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-11-24 20:29:20.582383] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45_TT_1p0V_25C.lib
[2024-11-24 20:29:20.583094] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2024-11-24 20:29:21.160961] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 2.319520102543998 mW
[2024-11-24 20:29:21.161741] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.008977 mW
[2024-11-24 20:29:21.162305] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-11-24 20:29:21.163082] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.3217786869266756, 0.000716101171875
[2024-11-24 20:29:21.163793] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.32199922208292564, 0.0007381546875
[2024-11-24 20:29:21.164468] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.3228813627079256, 0.00082636875
[2024-11-24 20:29:21.165144] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.3217786869266756, 0.000716101171875
[2024-11-24 20:29:21.165817] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.32199922208292564, 0.0007381546875
[2024-11-24 20:29:21.166480] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.3228813627079256, 0.00082636875
[2024-11-24 20:29:21.167127] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.3217786869266756, 0.000716101171875
[2024-11-24 20:29:21.167776] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.32199922208292564, 0.0007381546875
[2024-11-24 20:29:21.168425] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.3228813627079256, 0.00082636875
[2024-11-24 20:29:21.172137] ** Characterization: 0.6 seconds
[2024-11-24 20:29:21.172295] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.py
[2024-11-24 20:29:21.172348] ** Config: 0.0 seconds
[2024-11-24 20:29:21.173061] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.html
[2024-11-24 20:29:21.174292] ** Datasheet: 0.0 seconds
[2024-11-24 20:29:21.174352] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_256_freepdk45/sram_0rw1r1w_32_256_freepdk45.v
[2024-11-24 20:29:21.174504] ** Verilog: 0.0 seconds
[2024-11-24 20:29:21.175148] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_10651_temp/
[2024-11-24 20:29:21.175949] ** End: 116.1 seconds
