// Seed: 2358395130
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    input  tri1 id_2
);
  assign id_1 = 1;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3,
    output tri1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    output supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    output uwire id_14,
    output supply1 id_15,
    input tri id_16,
    output supply1 id_17,
    input wire id_18
);
  always @(1 or id_13 or posedge id_16 == 1) if (1'd0) if (1) deassign id_1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_12
  );
  assign modCall_1.id_0 = 0;
endmodule
