[1] D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter,
L. Dagum, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, R. S.
Schreiber, et al. The nas parallel benchmarks. The International Journal
of Supercomputing Applications, 5(3):63-73, 1991.

[2] K.J. Barker, D. J. Kerbyson, and E. Anger. On the feasibility of dynamic
power steering. In Proceedings of the 2Nd International Workshop on
Energy Efficient Supercomputing, E2SC °14, pages 60-69, Piscataway,
NJ, USA, 2014. IEEE Press.

[3] J. M. Cebridn, J. L. Aragon, and S. Kaxiras. Power Token Balancing:
Adapting CMPs to Power Constraints for Parallel Multithreaded Workloads. In 2011 IEEE International Parallel and Distributed Processing
Symposium (IPDPS), pages 431-442, TEEE, 2011.

[4] M. Chen, X. Wang, and X. Li. Coordinating processor and main memory
for efficientserver power control. In Proceedings of the International
Conference on Supercomputing, ICS *11, pages 130-140, New York,
NY, USA, 2011. ACM.

[5] R. Cochran, C. Hankendi, A. K. Coskun, and S. Reda. Pack &
Cap: Adaptive DVFS and Thread Packing under Power Caps. In
Proceedings of the 44th annual IEEE/ACM International Symposium
on Microarchitecture, pages 175-185. ACM, 2011.

[6] M. Curtis-Maury, F. Blagojevic, C. D. Antonopoulos, and D. S.
Nikolopoulos. Prediction-based power-performance adaptation of multithreaded scientific codes. IEEE Transactions on Parallel and Distributed
Systems, 19(10):1396-1410, 2008.

[7] H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu.
Memory power management via dynamic voltage/frequency scaling. In
Proceedings of the 8th ACM International Conference on Autonomic
Computing, ICAC ’11, pages 31-40, New York, NY, USA, 2011. ACM.

[8] H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu.
Memory power management via dynamic voltage/frequency scaling. In
Proceedings of the 8th ACM International Conference on Autonomic
Computing, ICAC ’11, pages 31-40, New York, NY, USA, 2011. ACM.

[9] D. De Sensi, M. Torquati, and M. Danelutto. A reconfiguration algorithm
for power-aware parallel applications. ACM Trans. Archit. Code Optim.,
13(4):43:1-43:25, Dec. 2016.

[10] Q. Deng, D. Meisner, A. Bhattacharjee, T. Wenisch, and R. Bianchini.
CoScale: Coordinating CPU and Memory System DVFS in Server
Systems. In 2012 45th Annual IEEE/ACM International Symposium
on Microarchitecture (MICRO), pages 143-154, Dec 2012.

[11] D. A. Ellsworth, A. D. Malony, B. Rountree, and M. Schulz. Dynamic
Power Sharing for Higher Job Throughput. In Proceedings of the
International Conference for High Performance Computing, Networking,
Storage and Analysis, SC *15. ACM, 2015.

[12] H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and
D. Burger. Dark Silicon and the End of Multicore Scaling. In Computer
Architecture (ISCA), 2011 38th Annual International Symposium on,
pages 365-376. IEEE, 2011.

[13] M. Etinski, J. Corbalan, J. Labarta, and M. Valero. Parallel job
scheduling for power constrained HPC systems . Parallel Computing,
38(12):615 — 630, 2012.

[14] R. Ge, X. Feng, and K. W. Cameron. Improvement of powerperformance efficiency for high-end computing. In Proceedings of the
19th IEEE International Parallel and Distributed Processing Symposium
(IPDPS’05) - Workshop 11 - Volume 12, IPDPS *05, pages 233.2-,
Washington, DC, USA, 2005. IEEE Computer Society.

[15] R. Ge, X. Feng, Y. He, and P. Zou. The case for cross-component power
coordination on power bounded systems. In 2016 45th International
Conference on Parallel Processing (ICPP), pages 516-525, Aug 2016.
[16] R. Ge, P. Zou, and X. Feng. Application-aware power coordination
on power bounded numa multicore systems. In accepted to the 46th
International Conference on Parallel Processing. IEEE, 2017.

[17] N. Gholkar, F. Mueller, and B. Rountree. Power tuning hpc jobs on
power-constrained systems. In Proceedings of the 2016 International
Conference on Parallel Architectures and Compilation, PACT ’16, pages
179-191, New York, NY, USA, 2016. ACM.

[18] H. Hanson, W. Felter, W. Huang, C. Lefurgy, K. Rajamani, F Rawson, and G. Silva. Processor-Memory Power Shifting for Multi-Core
Systems. In 4th Workshop on Energy Efficient Design, 2012.

[19] H. Hanson, S. Keckler, S. Ghiasi, F Rawson, J. Rubio, et al. Power,
performance, and thermal management for high-performance systems.
In Parallel and Distributed Processing Symposium, 2007. IPDPS 2007.
IEEE International, pages 1-8. TEEE, 2007.

[20] Y. Inadomi, T. Patki, K. Inoue, M. Aoyagi, B. Rountree, M. Schulz,
D. Lowenthal, Y. Wada, K. Fukazawa, M. Ueda, M. Kondo, and
I. Miyoshi. Analyzing and mitigating the impact of manufacturing
variability in power-constrained supercomputing. In Proceedings of the
International Conference for High Performance Computing, Networking,
Storage and Analysis, SC °15, pages 78:1-78:12, New York, NY, USA,
2015. ACM.

[21] Intel. Volume 3B: System Programming Guide, Part 2. Intel 64 and
IA-32 Architectures Software Developers Manual, June 2013.

[22] C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi. An
Analysis of Efficient Multi-Core Global Power Management Policies:
Maximizing Performance for a Given Power Budget. In IEEE MICRO,
pages 347-358, 2006.

[23] V. Kontorinis, L. E. Zhang, B. Aksanli, J. Sampson, H. Homayoun,
E. Pettis, D. M. Tullsen, and T. S. Rosing. Managing Distributed UPS
Energy for Effective Power Capping in Data Centers. In Computer
Architecture (ISCA), 2012 39th Annual International Symposium on,
pages 488-499, June 2012.

[24] C. Lefurgy, X. Wang, and M. Ware. Power Capping: a Prelude to Power
Shifting. Cluster Computing, 11(2):183-195, 2008.

[25] D. Li, B. R. de Supinski, M. Schulz, K. Cameron, and D. S. Nikolopoulos. Hybrid mpi/openmp power-aware computing. In 20/0 IEEE
International Symposium on Parallel Distributed Processing (IPDPS),
pages 1-12, April 2010.

[26] X. Li, R. Gupta, S. V. Adve, and Y. Zhou. Cross-Component Energy
Management: Joint Adaptation of Processor and Memory. ACM Transactions on Architecture and Code Optimization (TACO), 4(3), Sept. 2007.
[27] R. Lucas, J. Ang, K. Bergman, S. Borkar, W. Carlson, L. Carrington,
G. Chiu, R. Colwell, W. Dally, J. Dongarra, et al. Top ten exascale
research challenges. DOE ASCAC subcommittee report, pages 1-86,
2014.

[28] P. R. Luszczek, D. H. Bailey, J. J. Dongarra, J. Kepner, R. F. Lucas,
R. Rabenseifner, and D. Takahashi. The hpc challenge (hpcc) benchmark
suite. In Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC ’06, New York, NY, USA, 2006. ACM.

[29] M. Maiterth, M. Schulz, D. Kranzlmller, and B. Rountree. Power
Balancing in an Emulated Exascale Environment. In 2016 IEEE
International Parallel and Distributed Processing Symposium Workshops
(IPDPSW), pages 1142-1149, May 2016.

[30] A. Marathe, P. E. Bailey, D. K. Lowenthal, B. Rountree, M. Schulz,
and B. R. de Supinski. A Run-time System for Power-constrained
HPC Applications. In High Performance Computing, pages 394-408.
Springer, 2015.

[31] A. Marathe, P. E. Bailey, D. K. Lowenthal, B. Rountree, M. Schulz,
and B. R. de Supinski. A run-time system for power-constrained
hpe applications. In International Conference on High Performance
Computing, pages 394-408. Springer, 2015.

[32] J. D. McCalpin. Stream benchmark. Link: www. cs. virginia.
edu/stream/ref. html# what, 22, 1995.

[33] T. Patki, D. K. Lowenthal, B. Rountree, M. Schulz, and B. R. De Supinski. Exploring hardware overprovisioning in power-constrained, high
performance computing. In Proceedings of the 27th international ACM
conference on International conference on supercomputing, pages 173182. ACM, 2013.

[34] L.-N. Pouchet. Polybench: The polyhedral benchmark suite. URL:
http://www. cs. ucla. edu/pouchet/software/polybench, 2012.

[35] V. Sarkar, S. Amarasinghe, D. Campbell, et al. Exascale Software Study:
Software Challenges in Extreme Scale Systems. DARPA Information
Processing Techniques Office, Washington DC, 14:159, 2009.

[36] O. Sarood, A. Gupta, and L. Kalé. Temperature Aware Load Balancing
for Parallel Applications: Preliminary Work. In Proceedings of the
IEEE International Symposium on Parallel and Distributed Processing
Workshops and Phd Forum (IPDPSW), pages 796-803. TEEE, 2011.
QO. Sarood, A. Langer, L. Kalé, B. Rountree, and B. De Supinski.
Optimizing Power Allocation to CPU and Memory Subsystems in Overprovisioned HPC Systems. In Proceedings of the IEEE International
Conference on Cluster Computing (CLUSTER), pages 1-8. IEEE, 2013.
[37] A. Sharifi, A. K. Mishra, S. Srikantaiah, M. Kandemir, and C. R. Das.
Pepon: Performance-aware hierarchical power budgeting for noc based
maulticores. In Proceedings of the 21st International Conference on
Parallel Architectures and Compilation Techniques, PACT ’12, pages
65-74, New York, NY, USA, 2012. ACM.

[38] V. Sundriyal and M. Sosonkina. Joint Frequency Scaling of Processor
and DRAM. The Journal of Supercomputing, pages 1-21, 2016.

[39] A. Tiwari, M. Schulz, and L. Carrington. Predicting Optimal Power
Allocation for CPU and DRAM Domains. In Parallel and Distributed
Processing Symposium Workshop (IPDPSW), 2015 IEEE International,
pages 951-959, May 2015.

[40] X. Wang and Y. Wang. Coordinating Power Control and Performance
Management for Virtualized Server Clusters. Parallel and Distributed
Systems, IEEE Transactions on, 22(2):245-259, 2011.

[41] YY. Wang, K. Ma, and X. Wang. Temperature-Constrained Power Control
for Chip Multiprocessors with Online Model Estimation. In ACM
SIGARCH Computer Architecture News, volume 37, pages 314-324.
ACM, 2009.

[42] H. Zhang and H. Hoffmann. Maximizing Performance Under a Power
Cap: A Comparison of Hardware, Software, and Hybrid Techniques.
In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems,
ASPLOS ’16, pages 545-559, New York, NY, USA, 2016. ACM.