// Seed: 766941381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    input  tri0  id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  module_0(
      id_8, id_10, id_6, id_9, id_5
  );
  wire id_15, id_16;
  assign id_7 = id_9;
endmodule
