--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "hit1" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.273ns.
--------------------------------------------------------------------------------
Slack:     -0.273ns hit1
Report:    0.273ns skew fails   0.000ns timing constraint by -0.273ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y1.O               PLL_ADV_X0Y0.CLKIN2              1.457  0.273
BUFGMUX_X2Y1.O               SLICE_X34Y68.AI                  1.351  0.167
BUFGMUX_X2Y1.O               SLICE_X47Y48.CLK                 1.250  0.066
BUFGMUX_X2Y1.O               SLICE_X47Y49.CLK                 1.249  0.065
BUFGMUX_X2Y1.O               SLICE_X47Y54.CLK                 1.240  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.090ns.
--------------------------------------------------------------------------------
Slack:     -0.090ns SYSCLK
Report:    0.090ns skew fails   0.000ns timing constraint by -0.090ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y9.O               RAMB16_X3Y26.CLKA                1.241  0.058
BUFGMUX_X2Y9.O               RAMB16_X2Y28.CLKA                1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X26Y66.CLK                 1.271  0.088
BUFGMUX_X2Y9.O               SLICE_X26Y67.CLK                 1.270  0.087
BUFGMUX_X2Y9.O               SLICE_X30Y67.CLK                 1.249  0.066
BUFGMUX_X2Y9.O               SLICE_X31Y65.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X29Y65.CLK                 1.273  0.090
BUFGMUX_X2Y9.O               SLICE_X30Y66.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X31Y67.CLK                 1.249  0.066
BUFGMUX_X2Y9.O               SLICE_X30Y68.CLK                 1.247  0.064
BUFGMUX_X2Y9.O               SLICE_X29Y66.CLK                 1.272  0.089
BUFGMUX_X2Y9.O               SLICE_X28Y67.CLK                 1.270  0.087
BUFGMUX_X2Y9.O               SLICE_X32Y67.CLK                 1.250  0.067
BUFGMUX_X2Y9.O               SLICE_X32Y68.CLK                 1.247  0.064
BUFGMUX_X2Y9.O               SLICE_X33Y66.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X33Y67.CLK                 1.250  0.067
BUFGMUX_X2Y9.O               SLICE_X34Y54.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X34Y55.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X34Y64.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X34Y65.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X34Y66.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X34Y67.CLK                 1.249  0.066
BUFGMUX_X2Y9.O               SLICE_X34Y68.CLK                 1.247  0.064
BUFGMUX_X2Y9.O               SLICE_X35Y55.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X35Y67.CLK                 1.249  0.066
BUFGMUX_X2Y9.O               SLICE_X36Y55.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X48Y54.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X49Y54.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X28Y68.CLK                 1.268  0.085
BUFGMUX_X2Y9.O               SLICE_X28Y69.CLK                 1.266  0.083
BUFGMUX_X2Y9.O               SLICE_X29Y67.CLK                 1.270  0.087
BUFGMUX_X2Y9.O               SLICE_X34Y63.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X36Y67.CLK                 1.248  0.065
BUFGMUX_X2Y9.O               SLICE_X37Y58.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X37Y67.CLK                 1.248  0.065
BUFGMUX_X2Y9.O               SLICE_X38Y58.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X38Y59.CLK                 1.246  0.063
BUFGMUX_X2Y9.O               SLICE_X40Y63.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X41Y58.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X41Y61.CLK                 1.250  0.067
BUFGMUX_X2Y9.O               SLICE_X36Y57.CLK                 1.242  0.059
BUFGMUX_X2Y9.O               SLICE_X36Y58.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X36Y59.CLK                 1.247  0.064
BUFGMUX_X2Y9.O               SLICE_X36Y60.CLK                 1.249  0.066
BUFGMUX_X2Y9.O               SLICE_X36Y61.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X36Y62.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X36Y63.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X36Y64.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X32Y63.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X32Y64.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X32Y65.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X33Y63.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X33Y64.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X33Y65.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X35Y64.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X30Y64.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X31Y61.CLK                 1.250  0.067
BUFGMUX_X2Y9.O               SLICE_X31Y62.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X31Y63.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X32Y61.CLK                 1.250  0.067

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.916ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_51 (SLICE_X32Y24.D2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_0 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 3)
  Clock Path Skew:      -1.523ns (0.274 - 1.797)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_0 to myprogrammer/_i000001/shiftregister_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.AQ      Tcko                  0.447   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_0
    SLICE_X24Y15.D4      net (fanout=13)       4.143   myprogrammer/_i000001/prescaler<0>
    SLICE_X24Y15.D       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1_SW0
    SLICE_X24Y15.C6      net (fanout=1)        0.118   myprogrammer/_i000001/N4
    SLICE_X24Y15.C       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X32Y24.D2      net (fanout=101)      1.899   myprogrammer/_i000001/tick_n
    SLICE_X32Y24.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<51>
                                                       myprogrammer/_i000001/Mmux__n0327361
                                                       myprogrammer/_i000001/shiftregister_51
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (1.198ns logic, 6.160ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_6 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 3)
  Clock Path Skew:      -1.794ns (0.274 - 2.068)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_6 to myprogrammer/_i000001/shiftregister_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.CQ      Tcko                  0.447   myprogrammer/_i000001/prescaler<7>
                                                       myprogrammer/_i000001/prescaler_6
    SLICE_X24Y15.D2      net (fanout=3)        2.356   myprogrammer/_i000001/prescaler<6>
    SLICE_X24Y15.D       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1_SW0
    SLICE_X24Y15.C6      net (fanout=1)        0.118   myprogrammer/_i000001/N4
    SLICE_X24Y15.C       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X32Y24.D2      net (fanout=101)      1.899   myprogrammer/_i000001/tick_n
    SLICE_X32Y24.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<51>
                                                       myprogrammer/_i000001/Mmux__n0327361
                                                       myprogrammer/_i000001/shiftregister_51
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.198ns logic, 4.373ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.790ns (Levels of Logic = 2)
  Clock Path Skew:      -1.523ns (0.274 - 1.797)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_1 to myprogrammer/_i000001/shiftregister_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.BQ      Tcko                  0.447   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_1
    SLICE_X24Y15.C5      net (fanout=3)        2.898   myprogrammer/_i000001/prescaler<1>
    SLICE_X24Y15.C       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X32Y24.D2      net (fanout=101)      1.899   myprogrammer/_i000001/tick_n
    SLICE_X32Y24.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<51>
                                                       myprogrammer/_i000001/Mmux__n0327361
                                                       myprogrammer/_i000001/shiftregister_51
    -------------------------------------------------  ---------------------------
    Total                                      5.790ns (0.993ns logic, 4.797ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_55 (SLICE_X33Y24.D1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_0 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 3)
  Clock Path Skew:      -1.523ns (0.274 - 1.797)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_0 to myprogrammer/_i000001/shiftregister_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.AQ      Tcko                  0.447   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_0
    SLICE_X24Y15.D4      net (fanout=13)       4.143   myprogrammer/_i000001/prescaler<0>
    SLICE_X24Y15.D       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1_SW0
    SLICE_X24Y15.C6      net (fanout=1)        0.118   myprogrammer/_i000001/N4
    SLICE_X24Y15.C       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X33Y24.D1      net (fanout=101)      1.916   myprogrammer/_i000001/tick_n
    SLICE_X33Y24.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<55>
                                                       myprogrammer/_i000001/Mmux__n0327311
                                                       myprogrammer/_i000001/shiftregister_55
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (1.179ns logic, 6.177ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_6 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.569ns (Levels of Logic = 3)
  Clock Path Skew:      -1.794ns (0.274 - 2.068)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_6 to myprogrammer/_i000001/shiftregister_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.CQ      Tcko                  0.447   myprogrammer/_i000001/prescaler<7>
                                                       myprogrammer/_i000001/prescaler_6
    SLICE_X24Y15.D2      net (fanout=3)        2.356   myprogrammer/_i000001/prescaler<6>
    SLICE_X24Y15.D       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1_SW0
    SLICE_X24Y15.C6      net (fanout=1)        0.118   myprogrammer/_i000001/N4
    SLICE_X24Y15.C       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X33Y24.D1      net (fanout=101)      1.916   myprogrammer/_i000001/tick_n
    SLICE_X33Y24.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<55>
                                                       myprogrammer/_i000001/Mmux__n0327311
                                                       myprogrammer/_i000001/shiftregister_55
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (1.179ns logic, 4.390ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.788ns (Levels of Logic = 2)
  Clock Path Skew:      -1.523ns (0.274 - 1.797)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_1 to myprogrammer/_i000001/shiftregister_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.BQ      Tcko                  0.447   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_1
    SLICE_X24Y15.C5      net (fanout=3)        2.898   myprogrammer/_i000001/prescaler<1>
    SLICE_X24Y15.C       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X33Y24.D1      net (fanout=101)      1.916   myprogrammer/_i000001/tick_n
    SLICE_X33Y24.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<55>
                                                       myprogrammer/_i000001/Mmux__n0327311
                                                       myprogrammer/_i000001/shiftregister_55
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (0.974ns logic, 4.814ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_63 (SLICE_X30Y24.D2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_0 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.515ns (Levels of Logic = 3)
  Clock Path Skew:      -1.342ns (0.455 - 1.797)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_0 to myprogrammer/_i000001/shiftregister_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.AQ      Tcko                  0.447   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_0
    SLICE_X24Y15.D4      net (fanout=13)       4.143   myprogrammer/_i000001/prescaler<0>
    SLICE_X24Y15.D       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1_SW0
    SLICE_X24Y15.C6      net (fanout=1)        0.118   myprogrammer/_i000001/N4
    SLICE_X24Y15.C       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X30Y24.D2      net (fanout=101)      2.108   myprogrammer/_i000001/tick_n
    SLICE_X30Y24.CLK     Tas                   0.289   myprogrammer/_i000001/shiftregister<63>
                                                       myprogrammer/_i000001/Mmux__n0327231
                                                       myprogrammer/_i000001/shiftregister_63
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (1.146ns logic, 6.369ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_6 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.728ns (Levels of Logic = 3)
  Clock Path Skew:      -1.613ns (0.455 - 2.068)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_6 to myprogrammer/_i000001/shiftregister_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.CQ      Tcko                  0.447   myprogrammer/_i000001/prescaler<7>
                                                       myprogrammer/_i000001/prescaler_6
    SLICE_X24Y15.D2      net (fanout=3)        2.356   myprogrammer/_i000001/prescaler<6>
    SLICE_X24Y15.D       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1_SW0
    SLICE_X24Y15.C6      net (fanout=1)        0.118   myprogrammer/_i000001/N4
    SLICE_X24Y15.C       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X30Y24.D2      net (fanout=101)      2.108   myprogrammer/_i000001/tick_n
    SLICE_X30Y24.CLK     Tas                   0.289   myprogrammer/_i000001/shiftregister<63>
                                                       myprogrammer/_i000001/Mmux__n0327231
                                                       myprogrammer/_i000001/shiftregister_63
    -------------------------------------------------  ---------------------------
    Total                                      5.728ns (1.146ns logic, 4.582ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.947ns (Levels of Logic = 2)
  Clock Path Skew:      -1.342ns (0.455 - 1.797)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_1 to myprogrammer/_i000001/shiftregister_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.BQ      Tcko                  0.447   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_1
    SLICE_X24Y15.C5      net (fanout=3)        2.898   myprogrammer/_i000001/prescaler<1>
    SLICE_X24Y15.C       Tilo                  0.205   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X30Y24.D2      net (fanout=101)      2.108   myprogrammer/_i000001/tick_n
    SLICE_X30Y24.CLK     Tas                   0.289   myprogrammer/_i000001/shiftregister<63>
                                                       myprogrammer/_i000001/Mmux__n0327231
                                                       myprogrammer/_i000001/shiftregister_63
    -------------------------------------------------  ---------------------------
    Total                                      5.947ns (0.941ns logic, 5.006ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/FSMstate_2 (SLICE_X24Y17.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_1 (FF)
  Destination:          myprogrammer/_i000001/FSMstate_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.535ns (0.971 - 0.436)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_1 to myprogrammer/_i000001/FSMstate_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.BQ      Tcko                  0.234   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_1
    SLICE_X24Y17.B5      net (fanout=4)        0.360   myprogrammer/myReg1<1>
    SLICE_X24Y17.CLK     Tah         (-Th)    -0.190   myprogrammer/_i000001/FSMstate<2>
                                                       myprogrammer/_i000001/Mmux__n031214
                                                       myprogrammer/_i000001/FSMstate_2
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.424ns logic, 0.360ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point clocks/rst (SLICE_X38Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/nuke_d2 (FF)
  Destination:          clocks/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/nuke_d2 to clocks/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.DQ      Tcko                  0.234   clocks/nuke_d2
                                                       clocks/nuke_d2
    SLICE_X38Y39.D6      net (fanout=1)        0.140   clocks/nuke_d2
    SLICE_X38Y39.CLK     Tah         (-Th)    -0.197   clocks/rst
                                                       clocks/nuke_d2_dcm_locked_OR_1_o1
                                                       clocks/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.431ns logic, 0.140ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/sda (SLICE_X30Y6.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000001/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000001/sda (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.616ns (Levels of Logic = 1)
  Clock Path Skew:      1.328ns (2.495 - 1.167)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000001/FSMstate_1 to myprogrammer/_i000001/sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.CMUX    Tshcko                0.238   myprogrammer/_i000001/FSMstate<2>
                                                       myprogrammer/_i000001/FSMstate_1
    SLICE_X24Y14.C4      net (fanout=6)        0.359   myprogrammer/_i000001/FSMstate<1>
    SLICE_X24Y14.C       Tilo                  0.142   myprogrammer/_i000001/FSMstate[3]_GND_632_o_equal_23_o_inv
                                                       myprogrammer/_i000001/FSMstate[3]_GND_632_o_equal_23_o_inv1
    SLICE_X30Y6.SR       net (fanout=99)       0.850   myprogrammer/_i000001/FSMstate[3]_GND_632_o_equal_23_o_inv
    SLICE_X30Y6.CLK      Tcksr       (-Th)    -0.027   myprogrammer/p_sda
                                                       myprogrammer/_i000001/sda
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.407ns logic, 1.209ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000001/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000001/sda (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.694ns (Levels of Logic = 1)
  Clock Path Skew:      1.328ns (2.495 - 1.167)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000001/FSMstate_2 to myprogrammer/_i000001/sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.BQ      Tcko                  0.200   myprogrammer/_i000001/FSMstate<2>
                                                       myprogrammer/_i000001/FSMstate_2
    SLICE_X24Y14.C2      net (fanout=8)        0.475   myprogrammer/_i000001/FSMstate<2>
    SLICE_X24Y14.C       Tilo                  0.142   myprogrammer/_i000001/FSMstate[3]_GND_632_o_equal_23_o_inv
                                                       myprogrammer/_i000001/FSMstate[3]_GND_632_o_equal_23_o_inv1
    SLICE_X30Y6.SR       net (fanout=99)       0.850   myprogrammer/_i000001/FSMstate[3]_GND_632_o_equal_23_o_inv
    SLICE_X30Y6.CLK      Tcksr       (-Th)    -0.027   myprogrammer/p_sda
                                                       myprogrammer/_i000001/sda
    -------------------------------------------------  ---------------------------
    Total                                      1.694ns (0.369ns logic, 1.325ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000001/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000001/sda (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Clock Path Skew:      1.319ns (2.495 - 1.176)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000001/FSMstate_0 to myprogrammer/_i000001/sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y14.DMUX    Tshcko                0.266   myprogrammer/p_reset
                                                       myprogrammer/_i000001/FSMstate_0
    SLICE_X24Y14.C3      net (fanout=6)        0.848   myprogrammer/_i000001/FSMstate<0>
    SLICE_X24Y14.C       Tilo                  0.142   myprogrammer/_i000001/FSMstate[3]_GND_632_o_equal_23_o_inv
                                                       myprogrammer/_i000001/FSMstate[3]_GND_632_o_equal_23_o_inv1
    SLICE_X30Y6.SR       net (fanout=99)       0.850   myprogrammer/_i000001/FSMstate[3]_GND_632_o_equal_23_o_inv
    SLICE_X30Y6.CLK      Tcksr       (-Th)    -0.027   myprogrammer/p_sda
                                                       myprogrammer/_i000001/sda
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.435ns logic, 1.698ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1 = PERIOD TIMEGRP "tnm_hit1" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hit1 = PERIOD TIMEGRP "tnm_hit1" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X2Y89.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.829ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave3/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      13.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.158ns (2.214 - 2.372)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.DMUX    Tshcko                0.461   slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave3/ack
    SLICE_X57Y43.C2      net (fanout=2)        1.420   slaves/ipbr[3]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X2Y89.AX       net (fanout=65)       5.271   ipbus/trans_out_we
    SLICE_X2Y89.CLK      Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     13.360ns (1.417ns logic, 11.943ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.635ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      13.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (2.214 - 2.361)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y39.AQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X57Y43.C4      net (fanout=2)        1.290   slaves/ipbr[6]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X2Y89.AX       net (fanout=65)       5.271   ipbus/trans_out_we
    SLICE_X2Y89.CLK      Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     13.177ns (1.364ns logic, 11.813ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.446ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      12.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (2.214 - 2.371)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AMUX    Tshcko                0.461   slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave2/ack
    SLICE_X57Y43.C5      net (fanout=2)        1.038   slaves/ipbr[2]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X2Y89.AX       net (fanout=65)       5.271   ipbus/trans_out_we
    SLICE_X2Y89.CLK      Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     12.978ns (1.417ns logic, 11.561ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X51Y33.AX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.022ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.536ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (2.200 - 2.375)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.AQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X37Y46.B2      net (fanout=1)        0.883   ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X37Y46.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X38Y43.D2      net (fanout=72)       1.206   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X38Y43.D       Tilo                  0.203   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X51Y33.AX      net (fanout=10)       2.475   ipbus/pkt_tx
    SLICE_X51Y33.CLK     Tdick                 0.063   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.536ns (0.972ns logic, 4.564ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.813ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.202ns (2.200 - 2.402)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y48.DQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X37Y46.B4      net (fanout=1)        0.703   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X37Y46.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X38Y43.D2      net (fanout=72)       1.206   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X38Y43.D       Tilo                  0.203   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X51Y33.AX      net (fanout=10)       2.475   ipbus/pkt_tx
    SLICE_X51Y33.CLK     Tdick                 0.063   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (0.916ns logic, 4.384ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.809ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.323ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (2.200 - 2.375)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.AQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X37Y46.B3      net (fanout=1)        0.670   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X37Y46.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X38Y43.D2      net (fanout=72)       1.206   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X38Y43.D       Tilo                  0.203   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X51Y33.AX      net (fanout=10)       2.475   ipbus/pkt_tx
    SLICE_X51Y33.CLK     Tdick                 0.063   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (0.972ns logic, 4.351ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X12Y62.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.844ns (data path - clock path skew + uncertainty)
  Source:               clocks/rst_ipb (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (FF)
  Data Path Delay:      5.381ns (Levels of Logic = 0)
  Clock Path Skew:      -0.152ns (2.248 - 2.400)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: clocks/rst_ipb to ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.AQ      Tcko                  0.408   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X12Y62.AX      net (fanout=55)       4.837   rst_ipb
    SLICE_X12Y62.CLK     Tdick                 0.136   ipbus/udp_if/clock_crossing_if/rst_ipb_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (0.544ns logic, 4.837ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X1Y76.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.233ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.242 - 1.173)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y75.CQ       Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X1Y76.AX       net (fanout=1)        0.356   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X1Y76.CLK      Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.257ns logic, 0.356ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X0Y47.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.305ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.683ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.219 - 1.152)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.CQ       Tcko                  0.234   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X0Y47.AX       net (fanout=1)        0.401   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X0Y47.CLK      Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.282ns logic, 0.401ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X44Y46.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.372ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.752ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.195 - 1.126)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y43.DQ      Tcko                  0.198   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X44Y46.AX      net (fanout=3)        0.513   ipbus/cfg<81>
    SLICE_X44Y46.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.239ns logic, 0.513ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y52.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.797ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      9.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (2.195 - 2.403)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.CQ      Tcko                  0.447   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_2
    SLICE_X41Y48.A3      net (fanout=3)        0.745   ipbus/my_ip_addr_udp<2>
    SLICE_X41Y48.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<31>
                                                       ipbus/trans/cfg/dout<2><2>1
    SLICE_X43Y44.D2      net (fanout=1)        1.094   ipbus/trans/cfg_dout<2>
    SLICE_X43Y44.D       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X40Y40.B1      net (fanout=1)        0.952   ipbus/trans/tx_data<2>
    SLICE_X40Y40.B       Tilo                  0.205   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y52.DIA0    net (fanout=1)        4.963   ipbus/trans_out_wdata<2>
    RAMB16_X2Y52.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.278ns (1.524ns logic, 7.754ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X1Y46.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.508ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_11 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Data Path Delay:      9.014ns (Levels of Logic = 3)
  Clock Path Skew:      -0.183ns (2.220 - 2.403)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_11 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.DQ      Tcko                  0.408   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_11
    SLICE_X39Y41.A3      net (fanout=4)        0.969   ipbus/my_ip_addr_udp<11>
    SLICE_X39Y41.A       Tilo                  0.259   ipbus/trans/cfg_dout<0>
                                                       ipbus/trans/cfg/dout<11><11>1
    SLICE_X43Y41.B4      net (fanout=1)        1.047   ipbus/trans/cfg_dout<11>
    SLICE_X43Y41.B       Tilo                  0.259   ipbus/trans/tx_data<11>
                                                       ipbus/trans/sm/mux1011
    SLICE_X41Y42.D1      net (fanout=1)        0.991   ipbus/trans/tx_data<11>
    SLICE_X41Y42.D       Tilo                  0.259   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata31
    RAMB16_X1Y46.DIA1    net (fanout=1)        4.522   ipbus/trans_out_wdata<11>
    RAMB16_X1Y46.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      9.014ns (1.485ns logic, 7.529ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X2Y46.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.495ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_4 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      8.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.201ns (2.200 - 2.401)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_4 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y50.AQ      Tcko                  0.447   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_4
    SLICE_X33Y58.A5      net (fanout=3)        1.035   ipbus/my_ip_addr_udp<4>
    SLICE_X33Y58.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<20>
                                                       ipbus/trans/cfg/dout<4><4>1
    SLICE_X45Y49.A2      net (fanout=1)        1.662   ipbus/trans/cfg_dout<4>
    SLICE_X45Y49.A       Tilo                  0.259   ipbus/trans/tx_data<4>
                                                       ipbus/trans/sm/mux101161
    SLICE_X41Y44.B1      net (fanout=1)        1.138   ipbus/trans/tx_data<4>
    SLICE_X41Y44.B       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB16_X2Y46.DIA0    net (fanout=1)        3.570   ipbus/trans_out_wdata<4>
    RAMB16_X2Y46.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      8.983ns (1.578ns logic, 7.405ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X28Y33.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.271ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.647ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.218 - 1.153)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y33.DQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X28Y33.BX      net (fanout=2)        0.401   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X28Y33.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.246ns logic, 0.401ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (SLICE_X19Y29.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.423ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (FF)
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.220 - 1.152)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_1 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.200   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_1
    SLICE_X19Y29.BX      net (fanout=11)       0.543   ipbus/udp_if/rx_read_buffer_125<1>
    SLICE_X19Y29.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.259ns logic, 0.543ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (SLICE_X19Y29.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.551ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (FF)
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.220 - 1.152)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_2 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.CMUX     Tshcko                0.238   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_2
    SLICE_X19Y29.CX      net (fanout=8)        0.633   ipbus/udp_if/rx_read_buffer_125<2>
    SLICE_X19Y29.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.297ns logic, 0.633ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.883ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (SLICE_X58Y84.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/rxd_r_3 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.104ns (2.030 - 2.134)
  Source Clock:         eth/rx_clk_io rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/rxd_r_3 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y115.Q4    Tickq                 0.992   eth/rxd_r<3>
                                                       eth/rxd_r_3
    SLICE_X58Y84.DX      net (fanout=1)        2.616   eth/rxd_r<3>
    SLICE_X58Y84.CLK     Tdick                 0.136   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.128ns logic, 2.616ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1 (SLICE_X55Y68.B6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.CQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6
    SLICE_X55Y68.C2      net (fanout=18)       2.219   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<6>
    SLICE_X55Y68.C       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT12_SW0
    SLICE_X55Y68.B6      net (fanout=1)        0.285   eth/emac0/N102
    SLICE_X55Y68.CLK     Tas                   0.322   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT12
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (0.972ns logic, 2.504ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.238 - 0.251)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y69.BQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<24>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24
    SLICE_X55Y68.C4      net (fanout=12)       1.085   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<24>
    SLICE_X55Y68.C       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT12_SW0
    SLICE_X55Y68.B6      net (fanout=1)        0.285   eth/emac0/N102
    SLICE_X55Y68.CLK     Tas                   0.322   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT12
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.972ns logic, 1.370ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.150 - 0.154)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.DQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30
    SLICE_X55Y68.C3      net (fanout=7)        0.676   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
    SLICE_X55Y68.C       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT12_SW0
    SLICE_X55Y68.B6      net (fanout=1)        0.285   eth/emac0/N102
    SLICE_X55Y68.CLK     Tas                   0.322   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT12
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (0.972ns logic, 0.961ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG (SLICE_X54Y77.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.484 - 0.485)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AMUX    Treg                  1.135   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD
    SLICE_X55Y77.A2      net (fanout=2)        1.073   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5<5>
    SLICE_X55Y77.A       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG2_SW0
    SLICE_X54Y77.D1      net (fanout=4)        0.627   eth/emac0/N138
    SLICE_X54Y77.CLK     Tas                   0.341   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (1.735ns logic, 1.700ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.484 - 0.485)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.D       Treg                  1.159   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD
    SLICE_X55Y77.A4      net (fanout=2)        0.925   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5<0>
    SLICE_X55Y77.A       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG2_SW0
    SLICE_X54Y77.D1      net (fanout=4)        0.627   eth/emac0/N138
    SLICE_X54Y77.CLK     Tas                   0.341   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (1.759ns logic, 1.552ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.246ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.484 - 0.485)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.B       Treg                  1.079   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD
    SLICE_X55Y77.A1      net (fanout=2)        0.940   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5<4>
    SLICE_X55Y77.A       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG2_SW0
    SLICE_X54Y77.D1      net (fanout=4)        0.627   eth/emac0/N138
    SLICE_X54Y77.CLK     Tas                   0.341   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.679ns logic, 1.567ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (SLICE_X56Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.CQ      Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y68.CE      net (fanout=15)       0.150   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y68.CLK     Tckce       (-Th)     0.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.126ns logic, 0.150ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27 (SLICE_X56Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.CQ      Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y68.CE      net (fanout=15)       0.150   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y68.CLK     Tckce       (-Th)     0.102   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.132ns logic, 0.150ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED (SLICE_X51Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.BQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X51Y76.SR      net (fanout=60)       0.278   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X51Y76.CLK     Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.067ns logic, 0.278ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  Location pin: SLICE_X44Y63.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  Location pin: SLICE_X44Y63.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 23.437ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y54.A4      net (fanout=1)        0.656   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.635ns logic, 0.656ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y54.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 23.437ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y54.B3      net (fanout=1)        0.460   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.635ns logic, 0.460ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y54.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 23.437ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y54.C3      net (fanout=1)        0.451   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.635ns logic, 0.451ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 25.000ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.BX      net (fanout=3)        0.202   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.257ns logic, 0.202ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 25.000ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.AX      net (fanout=4)        0.210   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.257ns logic, 0.210ns route)
                                                       (55.0% logic, 45.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 25.000ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y54.CX      net (fanout=3)        0.204   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.303ns logic, 0.204ns route)
                                                       (59.8% logic, 40.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.524ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y54.DX      net (fanout=1)        1.047   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.477ns logic, 1.047ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 9.765ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2
    SLICE_X48Y54.CX      net (fanout=1)        0.968   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<2>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.477ns logic, 0.968ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0
    SLICE_X48Y54.AX      net (fanout=1)        0.845   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<0>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.477ns logic, 0.845ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X49Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X49Y54.BX      net (fanout=1)        0.196   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X49Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.303ns logic, 0.196ns route)
                                                       (60.7% logic, 39.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y54.B4      net (fanout=1)        0.218   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.329ns logic, 0.218ns route)
                                                       (60.1% logic, 39.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (SLICE_X48Y54.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    SLICE_X48Y54.A3      net (fanout=1)        0.283   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.329ns logic, 0.283ns route)
                                                       (53.8% logic, 46.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.987ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_31 (SLICE_X40Y59.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_31 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_31 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.987ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_31 to slaves/slave2/ipbus_out_ipb_rdata_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.DQ      Tcko                  0.408   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_31
    SLICE_X40Y59.D2      net (fanout=4)        1.238   slaves/hitcount1<31>
    SLICE_X40Y59.CLK     Tas                   0.341   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux2411
                                                       slaves/slave2/ipbus_out_ipb_rdata_31
    -------------------------------------------------  ---------------------------
    Total                                      1.987ns (0.749ns logic, 1.238ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave1/ipbus_out_ipb_rdata_0 (SLICE_X42Y54.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/ramManager/handshakeFPGA (FF)
  Destination:          slaves/slave1/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/ramManager/handshakeFPGA to slaves/slave1/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.AQ      Tcko                  0.391   handshakeleds_1_OBUF
                                                       slaves/TDCchannels/dc1/ramManager/handshakeFPGA
    SLICE_X42Y54.A1      net (fanout=5)        1.174   handshakeleds_1_OBUF
    SLICE_X42Y54.CLK     Tas                   0.341   slaves/ipbr[1]_ipb_rdata<6>
                                                       slaves/slave1/mux1101
                                                       slaves/slave1/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.732ns logic, 1.174ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_28 (SLICE_X40Y59.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_28 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_28 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_28 to slaves/slave2/ipbus_out_ipb_rdata_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.AQ      Tcko                  0.408   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_28
    SLICE_X40Y59.C2      net (fanout=4)        1.103   slaves/hitcount1<28>
    SLICE_X40Y59.CLK     Tas                   0.341   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux2011
                                                       slaves/slave2/ipbus_out_ipb_rdata_28
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.749ns logic, 1.103ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_10 (SLICE_X37Y57.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_10 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_10 to slaves/slave2/ipbus_out_ipb_rdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y59.CQ      Tcko                  0.200   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_10
    SLICE_X37Y57.A4      net (fanout=4)        0.234   slaves/hitcount1<10>
    SLICE_X37Y57.CLK     Tah         (-Th)    -0.215   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux1112
                                                       slaves/slave2/ipbus_out_ipb_rdata_10
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.415ns logic, 0.234ns route)
                                                       (63.9% logic, 36.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_16 (SLICE_X40Y60.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_16 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_16 to slaves/slave2/ipbus_out_ipb_rdata_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.AQ      Tcko                  0.200   slaves/hitcount1<19>
                                                       slaves/TDCchannels/dc1/hitCount_16
    SLICE_X40Y60.A5      net (fanout=4)        0.328   slaves/hitcount1<16>
    SLICE_X40Y60.CLK     Tah         (-Th)    -0.121   slaves/ipbr[2]_ipb_rdata<22>
                                                       slaves/slave2/mux711
                                                       slaves/slave2/ipbus_out_ipb_rdata_16
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.321ns logic, 0.328ns route)
                                                       (49.5% logic, 50.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_8 (SLICE_X40Y59.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_8 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.651ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_8 to slaves/slave2/ipbus_out_ipb_rdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y59.AQ      Tcko                  0.200   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_8
    SLICE_X40Y59.C3      net (fanout=4)        0.330   slaves/hitcount1<8>
    SLICE_X40Y59.CLK     Tah         (-Th)    -0.121   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux3011
                                                       slaves/slave2/ipbus_out_ipb_rdata_8
    -------------------------------------------------  ---------------------------
    Total                                      0.651ns (0.321ns logic, 0.330ns route)
                                                       (49.3% logic, 50.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.786ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X40Y63.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X40Y63.C2      net (fanout=3)        1.037   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X40Y63.CLK     Tas                   0.341   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.749ns logic, 1.037ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X40Y63.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X40Y63.A3      net (fanout=3)        0.978   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X40Y63.CLK     Tas                   0.341   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.749ns logic, 0.978ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X40Y63.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X40Y63.A3      net (fanout=3)        0.565   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X40Y63.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.390ns logic, 0.565ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X40Y63.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X40Y63.C2      net (fanout=3)        0.603   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X40Y63.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.390ns logic, 0.603ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49427 paths analyzed, 14976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.198ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/tx_main/udp_build_data.int_data_int_1 (SLICE_X11Y104.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/tx_main/udp_build_data.int_data_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.455 - 0.500)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/tx_main/udp_build_data.int_data_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.AQ      Tcko                  0.447   rst_125
                                                       clocks/rst_125
    SLICE_X24Y105.D4     net (fanout=498)      3.400   rst_125
    SLICE_X24Y105.D      Tilo                  0.205   ipbus/udp_if/tx_main/_n0412_inv
                                                       ipbus/udp_if/tx_main/_n0412_inv1
    SLICE_X11Y104.CE     net (fanout=8)        2.610   ipbus/udp_if/tx_main/_n0412_inv
    SLICE_X11Y104.CLK    Tceck                 0.340   ipbus/udp_if/int_data<1>
                                                       ipbus/udp_if/tx_main/udp_build_data.int_data_int_1
    -------------------------------------------------  ---------------------------
    Total                                      7.002ns (0.992ns logic, 6.010ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/tx_main/do_udp_counter.counting (FF)
  Destination:          ipbus/udp_if/tx_main/udp_build_data.int_data_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.136ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.230 - 0.252)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/tx_main/do_udp_counter.counting to ipbus/udp_if/tx_main/udp_build_data.int_data_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y100.DMUX   Tshcko                0.455   ipbus/udp_if/tx_main/_n0741_inv
                                                       ipbus/udp_if/tx_main/do_udp_counter.counting
    SLICE_X24Y105.D2     net (fanout=38)       2.526   ipbus/udp_if/tx_main/do_udp_counter.counting
    SLICE_X24Y105.D      Tilo                  0.205   ipbus/udp_if/tx_main/_n0412_inv
                                                       ipbus/udp_if/tx_main/_n0412_inv1
    SLICE_X11Y104.CE     net (fanout=8)        2.610   ipbus/udp_if/tx_main/_n0412_inv
    SLICE_X11Y104.CLK    Tceck                 0.340   ipbus/udp_if/int_data<1>
                                                       ipbus/udp_if/tx_main/udp_build_data.int_data_int_1
    -------------------------------------------------  ---------------------------
    Total                                      6.136ns (1.000ns logic, 5.136ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/tx_main/udp_build_data.int_data_int_7 (SLICE_X11Y106.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/tx_main/udp_build_data.int_data_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.997ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.460 - 0.500)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/tx_main/udp_build_data.int_data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.AQ      Tcko                  0.447   rst_125
                                                       clocks/rst_125
    SLICE_X24Y105.D4     net (fanout=498)      3.400   rst_125
    SLICE_X24Y105.D      Tilo                  0.205   ipbus/udp_if/tx_main/_n0412_inv
                                                       ipbus/udp_if/tx_main/_n0412_inv1
    SLICE_X11Y106.CE     net (fanout=8)        2.650   ipbus/udp_if/tx_main/_n0412_inv
    SLICE_X11Y106.CLK    Tceck                 0.295   ipbus/udp_if/int_data<7>
                                                       ipbus/udp_if/tx_main/udp_build_data.int_data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.997ns (0.947ns logic, 6.050ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/tx_main/do_udp_counter.counting (FF)
  Destination:          ipbus/udp_if/tx_main/udp_build_data.int_data_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/tx_main/do_udp_counter.counting to ipbus/udp_if/tx_main/udp_build_data.int_data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y100.DMUX   Tshcko                0.455   ipbus/udp_if/tx_main/_n0741_inv
                                                       ipbus/udp_if/tx_main/do_udp_counter.counting
    SLICE_X24Y105.D2     net (fanout=38)       2.526   ipbus/udp_if/tx_main/do_udp_counter.counting
    SLICE_X24Y105.D      Tilo                  0.205   ipbus/udp_if/tx_main/_n0412_inv
                                                       ipbus/udp_if/tx_main/_n0412_inv1
    SLICE_X11Y106.CE     net (fanout=8)        2.650   ipbus/udp_if/tx_main/_n0412_inv
    SLICE_X11Y106.CLK    Tceck                 0.295   ipbus/udp_if/int_data<7>
                                                       ipbus/udp_if/tx_main/udp_build_data.int_data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (0.955ns logic, 5.176ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/tx_main/udp_build_data.int_data_int_4 (SLICE_X12Y108.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/tx_main/udp_build_data.int_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.980ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.465 - 0.500)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/tx_main/udp_build_data.int_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.AQ      Tcko                  0.447   rst_125
                                                       clocks/rst_125
    SLICE_X24Y105.D4     net (fanout=498)      3.400   rst_125
    SLICE_X24Y105.D      Tilo                  0.205   ipbus/udp_if/tx_main/_n0412_inv
                                                       ipbus/udp_if/tx_main/_n0412_inv1
    SLICE_X12Y108.CE     net (fanout=8)        2.593   ipbus/udp_if/tx_main/_n0412_inv
    SLICE_X12Y108.CLK    Tceck                 0.335   ipbus/udp_if/int_data<5>
                                                       ipbus/udp_if/tx_main/udp_build_data.int_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      6.980ns (0.987ns logic, 5.993ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/tx_main/do_udp_counter.counting (FF)
  Destination:          ipbus/udp_if/tx_main/udp_build_data.int_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/tx_main/do_udp_counter.counting to ipbus/udp_if/tx_main/udp_build_data.int_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y100.DMUX   Tshcko                0.455   ipbus/udp_if/tx_main/_n0741_inv
                                                       ipbus/udp_if/tx_main/do_udp_counter.counting
    SLICE_X24Y105.D2     net (fanout=38)       2.526   ipbus/udp_if/tx_main/do_udp_counter.counting
    SLICE_X24Y105.D      Tilo                  0.205   ipbus/udp_if/tx_main/_n0412_inv
                                                       ipbus/udp_if/tx_main/_n0412_inv1
    SLICE_X12Y108.CE     net (fanout=8)        2.593   ipbus/udp_if/tx_main/_n0412_inv
    SLICE_X12Y108.CLK    Tceck                 0.335   ipbus/udp_if/int_data<5>
                                                       ipbus/udp_if/tx_main/udp_build_data.int_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (0.995ns logic, 5.119ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAMB16_X0Y44.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/tx_ram_selector/send_block.send_i_0 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/send_block.send_i_0 to ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y90.AQ       Tcko                  0.234   ipbus/udp_if/tx_read_buffer<3>
                                                       ipbus/udp_if/tx_ram_selector/send_block.send_i_0
    RAMB16_X0Y44.ADDRB10 net (fanout=32)       0.164   ipbus/udp_if/tx_read_buffer<0>
    RAMB16_X0Y44.CLKB    Trckc_ADDRB (-Th)     0.066   ipbus/udp_if/ipbus_tx_ram/Mram_ram10
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.168ns logic, 0.164ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAMB16_X0Y44.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/tx_ram_selector/send_block.send_i_2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/send_block.send_i_2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y90.CMUX     Tshcko                0.266   ipbus/udp_if/tx_read_buffer<3>
                                                       ipbus/udp_if/tx_ram_selector/send_block.send_i_2
    RAMB16_X0Y44.ADDRB12 net (fanout=28)       0.158   ipbus/udp_if/tx_read_buffer<2>
    RAMB16_X0Y44.CLKB    Trckc_ADDRB (-Th)     0.066   ipbus/udp_if/ipbus_tx_ram/Mram_ram10
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.200ns logic, 0.158ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT (SLICE_X41Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y102.CQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X41Y105.SR     net (fanout=93)       0.298   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X41Y105.CLK    Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.067ns logic, 0.298ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X0Y44.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X0Y46.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X0Y50.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31713 paths analyzed, 3360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.667ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAMB16_X0Y50.WEA2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.606ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.553 - 0.579)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.DMUX    Tshcko                0.461   slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave3/ack
    SLICE_X57Y43.C2      net (fanout=2)        1.420   slaves/ipbr[3]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA2    net (fanout=65)       6.303   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram12
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                     14.606ns (1.631ns logic, 12.975ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.423ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.553 - 0.568)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y39.AQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X57Y43.C4      net (fanout=2)        1.290   slaves/ipbr[6]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA2    net (fanout=65)       6.303   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram12
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                     14.423ns (1.578ns logic, 12.845ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.553 - 0.578)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AMUX    Tshcko                0.461   slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave2/ack
    SLICE_X57Y43.C5      net (fanout=2)        1.038   slaves/ipbr[2]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA2    net (fanout=65)       6.303   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram12
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                     14.224ns (1.631ns logic, 12.593ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAMB16_X0Y50.WEA3), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.606ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.553 - 0.579)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.DMUX    Tshcko                0.461   slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave3/ack
    SLICE_X57Y43.C2      net (fanout=2)        1.420   slaves/ipbr[3]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA3    net (fanout=65)       6.303   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram12
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                     14.606ns (1.631ns logic, 12.975ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.423ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.553 - 0.568)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y39.AQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X57Y43.C4      net (fanout=2)        1.290   slaves/ipbr[6]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA3    net (fanout=65)       6.303   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram12
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                     14.423ns (1.578ns logic, 12.845ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.553 - 0.578)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AMUX    Tshcko                0.461   slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave2/ack
    SLICE_X57Y43.C5      net (fanout=2)        1.038   slaves/ipbr[2]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA3    net (fanout=65)       6.303   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram12
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                     14.224ns (1.631ns logic, 12.593ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAMB16_X0Y50.WEA1), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.556ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.553 - 0.579)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.DMUX    Tshcko                0.461   slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave3/ack
    SLICE_X57Y43.C2      net (fanout=2)        1.420   slaves/ipbr[3]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA1    net (fanout=65)       6.303   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram12
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                     14.556ns (1.581ns logic, 12.975ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.553 - 0.568)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y39.AQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X57Y43.C4      net (fanout=2)        1.290   slaves/ipbr[6]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA1    net (fanout=65)       6.303   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram12
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                     14.373ns (1.528ns logic, 12.845ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.553 - 0.578)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AMUX    Tshcko                0.461   slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave2/ack
    SLICE_X57Y43.C5      net (fanout=2)        1.038   slaves/ipbr[2]_ipb_ack
    SLICE_X57Y43.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X44Y43.A2      net (fanout=8)        1.646   ipb_master_in_ipb_ack
    SLICE_X44Y43.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B3      net (fanout=1)        0.748   ipbus/trans/sm/tx_we1
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X36Y69.A4      net (fanout=4)        2.858   ipbus/trans/tx_we
    SLICE_X36Y69.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA1    net (fanout=65)       6.303   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram12
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                     14.174ns (1.581ns logic, 12.593ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/trans/iface/state_FSM_FFd1_BRB5 (SLICE_X39Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/rst_ipb (FF)
  Destination:          ipbus/trans/iface/state_FSM_FFd1_BRB5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.079 - 0.073)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/rst_ipb to ipbus/trans/iface/state_FSM_FFd1_BRB5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.AQ      Tcko                  0.200   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X39Y48.SR      net (fanout=55)       0.341   rst_ipb
    SLICE_X39Y48.CLK     Tcksr       (-Th)     0.139   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB5
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.061ns logic, 0.341ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (SLICE_X3Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y75.AQ       Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0
    SLICE_X3Y75.BX       net (fanout=2)        0.142   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<0>
    SLICE_X3Y75.CLK      Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave1/ipbus_out_ipb_rdata_23 (SLICE_X56Y57.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_23 (FF)
  Destination:          slaves/slave1/ipbus_out_ipb_rdata_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_23 to slaves/slave1/ipbus_out_ipb_rdata_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y57.CQ      Tcko                  0.198   slaves/slave1/reg_0<24>
                                                       slaves/slave1/reg_0_23
    SLICE_X56Y57.D5      net (fanout=1)        0.074   slaves/slave1/reg_0<23>
    SLICE_X56Y57.CLK     Tah         (-Th)    -0.131   slaves/ipbr[1]_ipb_rdata<22>
                                                       slaves/slave1/mux1511
                                                       slaves/slave1/ipbus_out_ipb_rdata_23
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.329ns logic, 0.074ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X0Y44.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Location pin: RAMB16_X0Y46.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Location pin: RAMB16_X0Y50.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_hit1 * 8 PHASE 1.171875 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_hit1 * 8 PHASE 1.171875 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_hit1 * 8 PHASE 0.390625 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_hit1 * 8 PHASE 0.390625 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 276 paths analyzed, 76 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.084ns.
--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X41Y45.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_1 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.049ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_1 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.BQ      Tcko                  0.408   slaves/lockCounter<3>
                                                       slaves/lockCounter_1
    SLICE_X41Y45.C2      net (fanout=2)        0.623   slaves/lockCounter<1>
    SLICE_X41Y45.C       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X41Y45.A2      net (fanout=1)        0.437   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X41Y45.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (0.989ns logic, 1.060ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_4 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_4 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y44.AQ      Tcko                  0.408   slaves/lockCounter<7>
                                                       slaves/lockCounter_4
    SLICE_X41Y45.C1      net (fanout=2)        0.615   slaves/lockCounter<4>
    SLICE_X41Y45.C       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X41Y45.A2      net (fanout=1)        0.437   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X41Y45.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (0.989ns logic, 1.052ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_0 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_0 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.AQ      Tcko                  0.408   slaves/lockCounter<3>
                                                       slaves/lockCounter_0
    SLICE_X41Y45.C3      net (fanout=2)        0.486   slaves/lockCounter<0>
    SLICE_X41Y45.C       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X41Y45.A2      net (fanout=1)        0.437   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X41Y45.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.989ns logic, 0.923ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X41Y45.A4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_17 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_17 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.BQ      Tcko                  0.408   slaves/lockCounter<19>
                                                       slaves/lockCounter_17
    SLICE_X41Y46.A2      net (fanout=2)        0.604   slaves/lockCounter<17>
    SLICE_X41Y46.A       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X41Y45.A4      net (fanout=1)        0.434   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X41Y45.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.989ns logic, 1.038ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_12 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.026ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_12 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.AQ      Tcko                  0.408   slaves/lockCounter<15>
                                                       slaves/lockCounter_12
    SLICE_X41Y46.A1      net (fanout=2)        0.603   slaves/lockCounter<12>
    SLICE_X41Y46.A       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X41Y45.A4      net (fanout=1)        0.434   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X41Y45.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.026ns (0.989ns logic, 1.037ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_16 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_16 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.AQ      Tcko                  0.408   slaves/lockCounter<19>
                                                       slaves/lockCounter_16
    SLICE_X41Y46.A4      net (fanout=2)        0.440   slaves/lockCounter<16>
    SLICE_X41Y46.A       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X41Y45.A4      net (fanout=1)        0.434   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X41Y45.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (0.989ns logic, 0.874ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X41Y45.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_11 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_11 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.DQ      Tcko                  0.408   slaves/lockCounter<11>
                                                       slaves/lockCounter_11
    SLICE_X41Y45.D1      net (fanout=2)        0.630   slaves/lockCounter<11>
    SLICE_X41Y45.D       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X41Y45.A3      net (fanout=1)        0.291   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X41Y45.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.989ns logic, 0.921ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_9 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.713ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_9 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.BQ      Tcko                  0.408   slaves/lockCounter<11>
                                                       slaves/lockCounter_9
    SLICE_X41Y45.D2      net (fanout=2)        0.433   slaves/lockCounter<9>
    SLICE_X41Y45.D       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X41Y45.A3      net (fanout=1)        0.291   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X41Y45.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.989ns logic, 0.724ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_10 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.689ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_10 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.CQ      Tcko                  0.408   slaves/lockCounter<11>
                                                       slaves/lockCounter_10
    SLICE_X41Y45.D4      net (fanout=2)        0.409   slaves/lockCounter<10>
    SLICE_X41Y45.D       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X41Y45.A3      net (fanout=1)        0.291   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X41Y45.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.689ns (0.989ns logic, 0.700ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X41Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockLed (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockLed to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.AQ      Tcko                  0.198   handshakeleds_2_OBUF
                                                       slaves/lockLed
    SLICE_X41Y45.A6      net (fanout=2)        0.027   handshakeleds_2_OBUF
    SLICE_X41Y45.CLK     Tah         (-Th)    -0.215   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockCounter_5 (SLICE_X40Y44.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockCounter_5 (FF)
  Destination:          slaves/lockCounter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockCounter_5 to slaves/lockCounter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y44.BQ      Tcko                  0.200   slaves/lockCounter<7>
                                                       slaves/lockCounter_5
    SLICE_X40Y44.B5      net (fanout=2)        0.075   slaves/lockCounter<5>
    SLICE_X40Y44.CLK     Tah         (-Th)    -0.234   slaves/lockCounter<7>
                                                       slaves/lockCounter<5>_rt
                                                       slaves/Mcount_lockCounter_cy<7>
                                                       slaves/lockCounter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockCounter_17 (SLICE_X40Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockCounter_17 (FF)
  Destination:          slaves/lockCounter_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockCounter_17 to slaves/lockCounter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.BQ      Tcko                  0.200   slaves/lockCounter<19>
                                                       slaves/lockCounter_17
    SLICE_X40Y47.B5      net (fanout=2)        0.075   slaves/lockCounter<17>
    SLICE_X40Y47.CLK     Tah         (-Th)    -0.234   slaves/lockCounter<19>
                                                       slaves/lockCounter<17>_rt
                                                       slaves/Mcount_lockCounter_cy<19>
                                                       slaves/lockCounter_17
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout6_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout6_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout5
--------------------------------------------------------------------------------
Slack: 24.570ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/lockCounter<3>/CLK
  Logical resource: slaves/lockCounter_0/CK
  Location pin: SLICE_X40Y43.CLK
  Clock network: REFPLL
--------------------------------------------------------------------------------
Slack: 24.570ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/lockCounter<3>/CLK
  Logical resource: slaves/lockCounter_1/CK
  Location pin: SLICE_X40Y43.CLK
  Clock network: REFPLL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.402ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (SLICE_X46Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X46Y54.AX      net (fanout=4)        0.639   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.527ns logic, 0.639ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.558   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.597ns logic, 0.558ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (SLICE_X46Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      0.918ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X46Y54.BX      net (fanout=3)        0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.527ns logic, 0.391ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X47Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y53.A6      net (fanout=4)        0.037   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<1>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.413ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y54.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y54.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4959 paths analyzed, 812 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.792ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_20 (SLICE_X30Y64.CE), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_20 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.757ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_0 to slaves/TDCchannels/hitCount1_tm1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.AQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_0
    SLICE_X30Y61.A5      net (fanout=4)        1.390   slaves/hitcount1<0>
    SLICE_X30Y61.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X32Y61.A5      net (fanout=6)        0.594   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X32Y61.A       Tilo                  0.205   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X30Y64.CE      net (fanout=4)        1.084   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X30Y64.CLK     Tceck                 0.331   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_20
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (1.683ns logic, 3.074ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_23 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_20 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.499ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_23 to slaves/TDCchannels/hitCount1_tm1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y64.DQ      Tcko                  0.447   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_23
    SLICE_X30Y62.D4      net (fanout=1)        1.290   slaves/TDCchannels/hitCount1_tm1<23>
    SLICE_X30Y62.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X32Y61.A5      net (fanout=6)        0.594   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X32Y61.A       Tilo                  0.205   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X30Y64.CE      net (fanout=4)        1.084   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X30Y64.CLK     Tceck                 0.331   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_20
    -------------------------------------------------  ---------------------------
    Total                                      4.499ns (1.528ns logic, 2.971ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_20 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.486ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/TDCchannels/hitCount1_tm1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.CQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X30Y61.A6      net (fanout=4)        1.119   slaves/hitcount1<2>
    SLICE_X30Y61.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X32Y61.A5      net (fanout=6)        0.594   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X32Y61.A       Tilo                  0.205   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X30Y64.CE      net (fanout=4)        1.084   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X30Y64.CLK     Tceck                 0.331   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_20
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (1.683ns logic, 2.803ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_24 (SLICE_X30Y64.CE), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_24 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.722ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_0 to slaves/TDCchannels/hitCount1_tm1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.AQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_0
    SLICE_X30Y61.A5      net (fanout=4)        1.390   slaves/hitcount1<0>
    SLICE_X30Y61.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X32Y61.A5      net (fanout=6)        0.594   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X32Y61.A       Tilo                  0.205   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X30Y64.CE      net (fanout=4)        1.084   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X30Y64.CLK     Tceck                 0.296   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_24
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.648ns logic, 3.074ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_23 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_24 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.464ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_23 to slaves/TDCchannels/hitCount1_tm1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y64.DQ      Tcko                  0.447   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_23
    SLICE_X30Y62.D4      net (fanout=1)        1.290   slaves/TDCchannels/hitCount1_tm1<23>
    SLICE_X30Y62.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X32Y61.A5      net (fanout=6)        0.594   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X32Y61.A       Tilo                  0.205   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X30Y64.CE      net (fanout=4)        1.084   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X30Y64.CLK     Tceck                 0.296   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_24
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.493ns logic, 2.971ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_24 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.451ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/TDCchannels/hitCount1_tm1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.CQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X30Y61.A6      net (fanout=4)        1.119   slaves/hitcount1<2>
    SLICE_X30Y61.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X32Y61.A5      net (fanout=6)        0.594   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X32Y61.A       Tilo                  0.205   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X30Y64.CE      net (fanout=4)        1.084   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X30Y64.CLK     Tceck                 0.296   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_24
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.648ns logic, 2.803ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_22 (SLICE_X30Y64.CE), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_22 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.721ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_0 to slaves/TDCchannels/hitCount1_tm1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.AQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_0
    SLICE_X30Y61.A5      net (fanout=4)        1.390   slaves/hitcount1<0>
    SLICE_X30Y61.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X32Y61.A5      net (fanout=6)        0.594   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X32Y61.A       Tilo                  0.205   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X30Y64.CE      net (fanout=4)        1.084   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X30Y64.CLK     Tceck                 0.295   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_22
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.647ns logic, 3.074ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_23 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_22 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.463ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_23 to slaves/TDCchannels/hitCount1_tm1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y64.DQ      Tcko                  0.447   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_23
    SLICE_X30Y62.D4      net (fanout=1)        1.290   slaves/TDCchannels/hitCount1_tm1<23>
    SLICE_X30Y62.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X32Y61.A5      net (fanout=6)        0.594   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X32Y61.A       Tilo                  0.205   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X30Y64.CE      net (fanout=4)        1.084   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X30Y64.CLK     Tceck                 0.295   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_22
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (1.492ns logic, 2.971ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_22 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.450ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/TDCchannels/hitCount1_tm1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.CQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X30Y61.A6      net (fanout=4)        1.119   slaves/hitcount1<2>
    SLICE_X30Y61.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y63.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X32Y61.A5      net (fanout=6)        0.594   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X32Y61.A       Tilo                  0.205   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X30Y64.CE      net (fanout=4)        1.084   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X30Y64.CLK     Tceck                 0.295   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_22
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (1.647ns logic, 2.803ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_9 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_9 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.BQ      Tcko                  0.198   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_9
    RAMB16_X2Y28.DIA17   net (fanout=2)        0.129   slaves/ramData1<17>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.145ns logic, 0.129ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_1 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_1 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.BMUX    Tshcko                0.244   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_1
    RAMB16_X2Y28.DIA25   net (fanout=1)        0.118   slaves/ramData1<25>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.191ns logic, 0.118ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_2 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_2 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.CMUX    Tshcko                0.244   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_2
    RAMB16_X2Y28.DIA26   net (fanout=1)        0.118   slaves/ramData1<26>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.191ns logic, 0.118ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X3Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_hit1 * 8 PHASE 0.78125 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_hit1 * 8 PHASE 0.78125 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y6.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  21.312ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 21.312ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.545ns (Levels of Logic = 1)
  Clock Path Delay:     15.476ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp578.IMUX
    DCM_X0Y1.CLKIN       net (fanout=112)     11.448   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X54Y84.CLK     net (fanout=981)      1.218   clk125
    -------------------------------------------------  ---------------------------
    Total                                     15.476ns (1.869ns logic, 13.607ns route)
                                                       (12.1% logic, 87.9% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.BQ      Tcko                  0.408   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.756   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.545ns (2.789ns logic, 2.756ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 21.040ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.273ns (Levels of Logic = 1)
  Clock Path Delay:     15.476ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp578.IMUX
    DCM_X0Y1.CLKIN       net (fanout=112)     11.448   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X54Y84.CLK     net (fanout=981)      1.218   clk125
    -------------------------------------------------  ---------------------------
    Total                                     15.476ns (1.869ns logic, 13.607ns route)
                                                       (12.1% logic, 87.9% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.BMUX    Tshcko                0.455   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.437   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (2.836ns logic, 2.437ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 20.885ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.086ns (Levels of Logic = 1)
  Clock Path Delay:     15.508ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp578.IMUX
    DCM_X0Y1.CLKIN       net (fanout=112)     11.448   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y78.CLK     net (fanout=981)      1.250   clk125
    -------------------------------------------------  ---------------------------
    Total                                     15.508ns (1.869ns logic, 13.639ns route)
                                                       (12.1% logic, 87.9% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y78.AMUX    Tshcko                0.461   gmii_txd_1_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        2.244   gmii_txd_4_OBUF
    J13.PAD              Tioop                 2.381   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.086ns (2.842ns logic, 2.244ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 11.707ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.564ns (Levels of Logic = 1)
  Clock Path Delay:     9.434ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp578.IMUX
    DCM_X0Y1.CLKIN       net (fanout=112)      7.218   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y85.CLK     net (fanout=981)      0.670   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.434ns (1.152ns logic, 8.282ns route)
                                                       (12.2% logic, 87.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.AQ      Tcko                  0.234   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        0.934   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (1.630ns logic, 0.934ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 11.786ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_6 (FF)
  Destination:          gmii_txd<6> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Delay:     9.429ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp578.IMUX
    DCM_X0Y1.CLKIN       net (fanout=112)      7.218   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y88.CLK     net (fanout=981)      0.665   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.429ns (1.152ns logic, 8.277ns route)
                                                       (12.2% logic, 87.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_6 to gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y88.AQ      Tcko                  0.198   gmii_txd_6_OBUF
                                                       eth/gmii_txd_6
    H12.O                net (fanout=1)        1.054   gmii_txd_6_OBUF
    H12.PAD              Tioop                 1.396   gmii_txd<6>
                                                       gmii_txd_6_OBUF
                                                       gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (1.594ns logic, 1.054ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 11.812ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 1)
  Clock Path Delay:     9.431ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp578.IMUX
    DCM_X0Y1.CLKIN       net (fanout=112)      7.218   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y89.CLK     net (fanout=981)      0.667   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.431ns (1.152ns logic, 8.279ns route)
                                                       (12.2% logic, 87.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y89.AQ      Tcko                  0.234   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        1.042   gmii_txd_5_OBUF
    G14.PAD              Tioop                 1.396   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (1.630ns logic, 1.042ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp578.IMUX.4
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp582.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp578.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp578.IMUX.1
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp582.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp578.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp578.IMUX.2
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp582.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp578.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp578.IMUX.3
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp582.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp578.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp578.IMUX.6
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp582.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp578.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp578.IMUX.15
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp582.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp578.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      8.916ns|      8.998ns|            0|            0|         6019|        81140|
| TS_clocks_clk_125_i           |      8.000ns|      7.198ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     14.667ns|          N/A|            0|            0|        31713|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_hit1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hit1                        |     25.000ns|     10.000ns|     23.002ns|            0|            0|            0|         5244|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|     25.000ns|      2.084ns|          N/A|            0|            0|          276|            0|
| lkout5                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.402ns|          N/A|            0|            0|            9|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      4.792ns|          N/A|            0|            0|         4959|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      3.883ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        21.040(R)|      SLOW  |        12.325(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        21.312(R)|      SLOW  |        12.521(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        20.466(R)|      SLOW  |        11.972(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        20.605(R)|      SLOW  |        12.093(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        20.625(R)|      SLOW  |        12.067(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        20.031(R)|      SLOW  |        11.707(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        20.885(R)|      SLOW  |        12.243(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        20.233(R)|      SLOW  |        11.812(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        20.160(R)|      SLOW  |        11.786(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        20.227(R)|      SLOW  |        11.845(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    3.883|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   14.667|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 1.281 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       21.040|      SLOW  |       12.325|      FAST  |         1.009|
gmii_tx_er                                     |       21.312|      SLOW  |       12.521|      FAST  |         1.281|
gmii_txd<0>                                    |       20.466|      SLOW  |       11.972|      FAST  |         0.435|
gmii_txd<1>                                    |       20.605|      SLOW  |       12.093|      FAST  |         0.574|
gmii_txd<2>                                    |       20.625|      SLOW  |       12.067|      FAST  |         0.594|
gmii_txd<3>                                    |       20.031|      SLOW  |       11.707|      FAST  |         0.000|
gmii_txd<4>                                    |       20.885|      SLOW  |       12.243|      FAST  |         0.854|
gmii_txd<5>                                    |       20.233|      SLOW  |       11.812|      FAST  |         0.202|
gmii_txd<6>                                    |       20.160|      SLOW  |       11.786|      FAST  |         0.129|
gmii_txd<7>                                    |       20.227|      SLOW  |       11.845|      FAST  |         0.196|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 5  Score: 835  (Setup/Max: 835, Hold: 0)

Constraints cover 94373 paths, 2 nets, and 23683 connections

Design statistics:
   Minimum period:  14.667ns{1}   (Maximum frequency:  68.180MHz)
   Maximum path delay from/to any node:   1.987ns
   Maximum net skew:   0.273ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  21.312ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr  6 11:54:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 553 MB



