<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>D_drain_IO_L1_out_boundary_wrapper_0_x1</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>3985</Best-caseLatency>
<Average-caseLatency>3985</Average-caseLatency>
<Worst-caseLatency>3985</Worst-caseLatency>
<Best-caseRealTimeLatency>13.282 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.282 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.282 us</Worst-caseRealTimeLatency>
<Interval-min>3985</Interval-min>
<Interval-max>3985</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_1_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_2>
<TripCount>24</TripCount>
<Latency>3984</Latency>
<AbsoluteTimeLatency>13278</AbsoluteTimeLatency>
<IterationLatency>166</IterationLatency>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_3_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_4>
<TripCount>128</TripCount>
<Latency>129</Latency>
<AbsoluteTimeLatency>429</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_3_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_4>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_7>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>3</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_1_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<FF>453</FF>
<LUT>398</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x1144_dout</name>
<Object>fifo_D_drain_PE_3_0_x1144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x1144_empty_n</name>
<Object>fifo_D_drain_PE_3_0_x1144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x1144_read</name>
<Object>fifo_D_drain_PE_3_0_x1144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
