ARM GAS  /tmp/ccUVFJ8k.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB50:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** #include "main.h"
   2:Core/Src/main.c **** #include "usb_device.h"
   3:Core/Src/main.c **** #include "MP8862.h"
   4:Core/Src/main.c **** 
   5:Core/Src/main.c **** ADC_HandleTypeDef hadc;
   6:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc;
   7:Core/Src/main.c **** 
   8:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
   9:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c2_rx;
  10:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c2_tx;
  11:Core/Src/main.c **** 
  12:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  13:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  14:Core/Src/main.c **** 
  15:Core/Src/main.c **** void SystemClock_Config(void);
  16:Core/Src/main.c **** static void MX_GPIO_Init(void);
  17:Core/Src/main.c **** static void MX_I2C2_Init(void);
  18:Core/Src/main.c **** static void MX_DMA_Init(void);
  19:Core/Src/main.c **** static void MX_ADC_Init(void);
  20:Core/Src/main.c **** static void MX_TIM1_Init(void);
  21:Core/Src/main.c **** static void MX_TIM2_Init(void);
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** static uint32_t adc[8];
  24:Core/Src/main.c **** struct MP8862_t MP8862;
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** uint16_t sine[60] = {4500,4970,5436,5891,6330,6750,7145,7511,7844,8141,8397,8611,8780,8902,8975,900
  27:Core/Src/main.c **** 4500,4030,3564,3109,2670,2250,1855,1489,1156,859,603,389,220,98,25,0,25,98,220,389,603,859,1156,148
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** int main(void)
  30:Core/Src/main.c **** {
  31:Core/Src/main.c ****   HAL_Init();
  32:Core/Src/main.c ****   SystemClock_Config();
  33:Core/Src/main.c **** 
ARM GAS  /tmp/ccUVFJ8k.s 			page 2


  34:Core/Src/main.c ****   MX_GPIO_Init();
  35:Core/Src/main.c ****   MX_I2C2_Init();
  36:Core/Src/main.c ****   MX_DMA_Init();
  37:Core/Src/main.c ****   MX_ADC_Init();
  38:Core/Src/main.c ****   MX_TIM1_Init();
  39:Core/Src/main.c ****   MX_TIM2_Init();
  40:Core/Src/main.c ****   MX_USB_DEVICE_Init();
  41:Core/Src/main.c **** 
  42:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, 1);
  43:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, 1);
  44:Core/Src/main.c **** 
  45:Core/Src/main.c ****   HAL_Delay(500);
  46:Core/Src/main.c **** 
  47:Core/Src/main.c ****   MP8862_init(&MP8862, &hi2c2, MP8862_ADDR_0x69);
  48:Core/Src/main.c ****   MP8862_setCurrentLimit_mA(&MP8862, 400);
  49:Core/Src/main.c ****   MP8862_setVoltageSetpoint_mV(&MP8862, 6000);
  50:Core/Src/main.c ****   uint8_t isReady = MP8862_setEnable(&MP8862, 1);
  51:Core/Src/main.c **** 
  52:Core/Src/main.c ****   if(isReady){
  53:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, 0);
  54:Core/Src/main.c ****   } else {
  55:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, 0);
  56:Core/Src/main.c ****   }
  57:Core/Src/main.c **** 
  58:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc, adc, 8);
  59:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
  60:Core/Src/main.c **** 
  61:Core/Src/main.c ****   while (1)
  62:Core/Src/main.c ****   {
  63:Core/Src/main.c ****     for(uint8_t i = 0; i < 60; i++){
  64:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
  65:Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOB, LED_ACT_Pin);
  66:Core/Src/main.c ****       HAL_Delay(25);
  67:Core/Src/main.c ****     }
  68:Core/Src/main.c ****   }
  69:Core/Src/main.c **** }
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** void SystemClock_Config(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  74:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  75:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSI48;
  78:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  79:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  80:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
  81:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  82:Core/Src/main.c ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  85:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
  86:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
  87:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  88:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  89:Core/Src/main.c ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
  90:Core/Src/main.c **** 
ARM GAS  /tmp/ccUVFJ8k.s 			page 3


  91:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
  92:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
  93:Core/Src/main.c ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
  94:Core/Src/main.c **** }
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** static void MX_ADC_Init(void)
  97:Core/Src/main.c **** {
  98:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   hadc.Instance = ADC1;
 101:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 102:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 103:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 104:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 105:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 106:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 107:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 108:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 109:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 110:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 111:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 112:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 113:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 114:Core/Src/main.c ****   HAL_ADC_Init(&hadc);
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
 117:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 118:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 119:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 122:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 125:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_3;
 128:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 131:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_5;
 134:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_6;
 137:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_7;
 140:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** static void MX_I2C2_Init(void)
 144:Core/Src/main.c **** {
 145:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 146:Core/Src/main.c ****   hi2c2.Init.Timing = 0x2010091A;
 147:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
ARM GAS  /tmp/ccUVFJ8k.s 			page 4


 148:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 149:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 150:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 151:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 152:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 153:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 154:Core/Src/main.c ****   HAL_I2C_Init(&hi2c2);
 155:Core/Src/main.c ****   HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE);
 156:Core/Src/main.c ****   HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0);
 157:Core/Src/main.c **** }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** static void MX_TIM1_Init(void)
 160:Core/Src/main.c **** {
 161:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 162:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   htim1.Instance = TIM1;
 165:Core/Src/main.c ****   htim1.Init.Prescaler = 16;
 166:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 167:Core/Src/main.c ****   htim1.Init.Period = 1024;
 168:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 169:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 170:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 171:Core/Src/main.c ****   HAL_TIM_Base_Init(&htim1);
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 174:Core/Src/main.c ****   HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 177:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 178:Core/Src/main.c ****   HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 179:Core/Src/main.c **** }
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** static void MX_TIM2_Init(void)
 182:Core/Src/main.c **** {
 183:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 184:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   htim2.Instance = TIM2;
 187:Core/Src/main.c ****   htim2.Init.Prescaler = 9999;
 188:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 189:Core/Src/main.c ****   htim2.Init.Period = 479;
 190:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 191:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 192:Core/Src/main.c ****   HAL_TIM_Base_Init(&htim2);
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 195:Core/Src/main.c ****   HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 198:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 199:Core/Src/main.c ****   HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 200:Core/Src/main.c **** }
 201:Core/Src/main.c **** 
 202:Core/Src/main.c **** static void MX_DMA_Init(void)
 203:Core/Src/main.c **** {
 204:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
ARM GAS  /tmp/ccUVFJ8k.s 			page 5


 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 207:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 208:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 209:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 210:Core/Src/main.c **** }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** static void MX_GPIO_Init(void)
 213:Core/Src/main.c **** {
  26              		.loc 1 213 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 20
  33              		.cfi_offset 4, -20
  34              		.cfi_offset 5, -16
  35              		.cfi_offset 6, -12
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 89B0     		sub	sp, sp, #36
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 214:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 214 3 view .LVU1
  42              		.loc 1 214 20 is_stmt 0 view .LVU2
  43 0004 1422     		movs	r2, #20
  44 0006 0021     		movs	r1, #0
  45 0008 03A8     		add	r0, sp, #12
  46 000a FFF7FEFF 		bl	memset
  47              	.LVL0:
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  48              		.loc 1 216 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 216 3 view .LVU4
  51              		.loc 1 216 3 view .LVU5
  52 000e 214B     		ldr	r3, .L2
  53 0010 5969     		ldr	r1, [r3, #20]
  54 0012 8020     		movs	r0, #128
  55 0014 8002     		lsls	r0, r0, #10
  56 0016 0143     		orrs	r1, r0
  57 0018 5961     		str	r1, [r3, #20]
  58              		.loc 1 216 3 view .LVU6
  59 001a 5A69     		ldr	r2, [r3, #20]
  60 001c 0240     		ands	r2, r0
  61 001e 0192     		str	r2, [sp, #4]
  62              		.loc 1 216 3 view .LVU7
  63 0020 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 216 3 view .LVU8
 217:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  66              		.loc 1 217 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 217 3 view .LVU10
  69              		.loc 1 217 3 view .LVU11
ARM GAS  /tmp/ccUVFJ8k.s 			page 6


  70 0022 5A69     		ldr	r2, [r3, #20]
  71 0024 8021     		movs	r1, #128
  72 0026 C902     		lsls	r1, r1, #11
  73 0028 0A43     		orrs	r2, r1
  74 002a 5A61     		str	r2, [r3, #20]
  75              		.loc 1 217 3 view .LVU12
  76 002c 5B69     		ldr	r3, [r3, #20]
  77 002e 0B40     		ands	r3, r1
  78 0030 0293     		str	r3, [sp, #8]
  79              		.loc 1 217 3 view .LVU13
  80 0032 029B     		ldr	r3, [sp, #8]
  81              	.LBE5:
  82              		.loc 1 217 3 view .LVU14
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, OUT_EN_1_Pin|OUT_EN_2_Pin, GPIO_PIN_RESET);
  83              		.loc 1 219 3 view .LVU15
  84 0034 C026     		movs	r6, #192
  85 0036 B600     		lsls	r6, r6, #2
  86 0038 9027     		movs	r7, #144
  87 003a FF05     		lsls	r7, r7, #23
  88 003c 0022     		movs	r2, #0
  89 003e 3100     		movs	r1, r6
  90 0040 3800     		movs	r0, r7
  91 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
  92              	.LVL1:
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin|LED_ACT_Pin, GPIO_PIN_RESET);
  93              		.loc 1 221 3 view .LVU16
  94 0046 144D     		ldr	r5, .L2+4
  95 0048 0022     		movs	r2, #0
  96 004a 3821     		movs	r1, #56
  97 004c 2800     		movs	r0, r5
  98 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
  99              	.LVL2:
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   GPIO_InitStruct.Pin = INT_STUSB_Pin|INT_MP_1_Pin|INT_MP_2_Pin;
 100              		.loc 1 223 3 view .LVU17
 101              		.loc 1 223 23 is_stmt 0 view .LVU18
 102 0052 E023     		movs	r3, #224
 103 0054 DB01     		lsls	r3, r3, #7
 104 0056 0393     		str	r3, [sp, #12]
 224:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 105              		.loc 1 224 3 is_stmt 1 view .LVU19
 106              		.loc 1 224 24 is_stmt 0 view .LVU20
 107 0058 8823     		movs	r3, #136
 108 005a 5B03     		lsls	r3, r3, #13
 109 005c 0493     		str	r3, [sp, #16]
 225:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 110              		.loc 1 225 3 is_stmt 1 view .LVU21
 111              		.loc 1 225 24 is_stmt 0 view .LVU22
 112 005e 0024     		movs	r4, #0
 113 0060 0594     		str	r4, [sp, #20]
 226:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 114              		.loc 1 226 3 is_stmt 1 view .LVU23
 115 0062 03A9     		add	r1, sp, #12
 116 0064 2800     		movs	r0, r5
 117 0066 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccUVFJ8k.s 			page 7


 118              	.LVL3:
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   GPIO_InitStruct.Pin = OUT_EN_1_Pin|OUT_EN_2_Pin;
 119              		.loc 1 228 3 view .LVU24
 120              		.loc 1 228 23 is_stmt 0 view .LVU25
 121 006a 0396     		str	r6, [sp, #12]
 229:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 122              		.loc 1 229 3 is_stmt 1 view .LVU26
 123              		.loc 1 229 24 is_stmt 0 view .LVU27
 124 006c 0126     		movs	r6, #1
 125 006e 0496     		str	r6, [sp, #16]
 230:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 126              		.loc 1 230 3 is_stmt 1 view .LVU28
 127              		.loc 1 230 24 is_stmt 0 view .LVU29
 128 0070 0594     		str	r4, [sp, #20]
 231:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 129              		.loc 1 231 3 is_stmt 1 view .LVU30
 130              		.loc 1 231 25 is_stmt 0 view .LVU31
 131 0072 0694     		str	r4, [sp, #24]
 232:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 132              		.loc 1 232 3 is_stmt 1 view .LVU32
 133 0074 03A9     		add	r1, sp, #12
 134 0076 3800     		movs	r0, r7
 135 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL4:
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin|LED_ACT_Pin;
 137              		.loc 1 234 3 view .LVU33
 138              		.loc 1 234 23 is_stmt 0 view .LVU34
 139 007c 3823     		movs	r3, #56
 140 007e 0393     		str	r3, [sp, #12]
 235:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 235 3 is_stmt 1 view .LVU35
 142              		.loc 1 235 24 is_stmt 0 view .LVU36
 143 0080 0496     		str	r6, [sp, #16]
 236:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 144              		.loc 1 236 3 is_stmt 1 view .LVU37
 145              		.loc 1 236 24 is_stmt 0 view .LVU38
 146 0082 0594     		str	r4, [sp, #20]
 237:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 147              		.loc 1 237 3 is_stmt 1 view .LVU39
 148              		.loc 1 237 25 is_stmt 0 view .LVU40
 149 0084 0694     		str	r4, [sp, #24]
 238:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 150              		.loc 1 238 3 is_stmt 1 view .LVU41
 151 0086 03A9     		add	r1, sp, #12
 152 0088 2800     		movs	r0, r5
 153 008a FFF7FEFF 		bl	HAL_GPIO_Init
 154              	.LVL5:
 239:Core/Src/main.c **** }
 155              		.loc 1 239 1 is_stmt 0 view .LVU42
 156 008e 09B0     		add	sp, sp, #36
 157              		@ sp needed
 158 0090 F0BD     		pop	{r4, r5, r6, r7, pc}
 159              	.L3:
 160 0092 C046     		.align	2
 161              	.L2:
ARM GAS  /tmp/ccUVFJ8k.s 			page 8


 162 0094 00100240 		.word	1073876992
 163 0098 00040048 		.word	1207960576
 164              		.cfi_endproc
 165              	.LFE50:
 167              		.section	.text.MX_I2C2_Init,"ax",%progbits
 168              		.align	1
 169              		.syntax unified
 170              		.code	16
 171              		.thumb_func
 172              		.fpu softvfp
 174              	MX_I2C2_Init:
 175              	.LFB46:
 144:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 176              		.loc 1 144 1 is_stmt 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180 0000 10B5     		push	{r4, lr}
 181              	.LCFI2:
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 4, -8
 184              		.cfi_offset 14, -4
 145:Core/Src/main.c ****   hi2c2.Init.Timing = 0x2010091A;
 185              		.loc 1 145 3 view .LVU44
 145:Core/Src/main.c ****   hi2c2.Init.Timing = 0x2010091A;
 186              		.loc 1 145 18 is_stmt 0 view .LVU45
 187 0002 0D4C     		ldr	r4, .L5
 188 0004 0D4B     		ldr	r3, .L5+4
 189 0006 2360     		str	r3, [r4]
 146:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 190              		.loc 1 146 3 is_stmt 1 view .LVU46
 146:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 191              		.loc 1 146 21 is_stmt 0 view .LVU47
 192 0008 0D4B     		ldr	r3, .L5+8
 193 000a 6360     		str	r3, [r4, #4]
 147:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 194              		.loc 1 147 3 is_stmt 1 view .LVU48
 147:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 195              		.loc 1 147 26 is_stmt 0 view .LVU49
 196 000c 0023     		movs	r3, #0
 197 000e A360     		str	r3, [r4, #8]
 148:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 198              		.loc 1 148 3 is_stmt 1 view .LVU50
 148:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 199              		.loc 1 148 29 is_stmt 0 view .LVU51
 200 0010 0122     		movs	r2, #1
 201 0012 E260     		str	r2, [r4, #12]
 149:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 202              		.loc 1 149 3 is_stmt 1 view .LVU52
 149:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 203              		.loc 1 149 30 is_stmt 0 view .LVU53
 204 0014 2361     		str	r3, [r4, #16]
 150:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 205              		.loc 1 150 3 is_stmt 1 view .LVU54
 150:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 206              		.loc 1 150 26 is_stmt 0 view .LVU55
 207 0016 6361     		str	r3, [r4, #20]
ARM GAS  /tmp/ccUVFJ8k.s 			page 9


 151:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 208              		.loc 1 151 3 is_stmt 1 view .LVU56
 151:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 209              		.loc 1 151 31 is_stmt 0 view .LVU57
 210 0018 A361     		str	r3, [r4, #24]
 152:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 211              		.loc 1 152 3 is_stmt 1 view .LVU58
 152:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 212              		.loc 1 152 30 is_stmt 0 view .LVU59
 213 001a E361     		str	r3, [r4, #28]
 153:Core/Src/main.c ****   HAL_I2C_Init(&hi2c2);
 214              		.loc 1 153 3 is_stmt 1 view .LVU60
 153:Core/Src/main.c ****   HAL_I2C_Init(&hi2c2);
 215              		.loc 1 153 28 is_stmt 0 view .LVU61
 216 001c 2362     		str	r3, [r4, #32]
 154:Core/Src/main.c ****   HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE);
 217              		.loc 1 154 3 is_stmt 1 view .LVU62
 218 001e 2000     		movs	r0, r4
 219 0020 FFF7FEFF 		bl	HAL_I2C_Init
 220              	.LVL6:
 155:Core/Src/main.c ****   HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0);
 221              		.loc 1 155 3 view .LVU63
 222 0024 0021     		movs	r1, #0
 223 0026 2000     		movs	r0, r4
 224 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 225              	.LVL7:
 156:Core/Src/main.c **** }
 226              		.loc 1 156 3 view .LVU64
 227 002c 0021     		movs	r1, #0
 228 002e 2000     		movs	r0, r4
 229 0030 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 230              	.LVL8:
 157:Core/Src/main.c **** 
 231              		.loc 1 157 1 is_stmt 0 view .LVU65
 232              		@ sp needed
 233 0034 10BD     		pop	{r4, pc}
 234              	.L6:
 235 0036 C046     		.align	2
 236              	.L5:
 237 0038 00000000 		.word	hi2c2
 238 003c 00580040 		.word	1073764352
 239 0040 1A091020 		.word	537921818
 240              		.cfi_endproc
 241              	.LFE46:
 243              		.section	.text.MX_DMA_Init,"ax",%progbits
 244              		.align	1
 245              		.syntax unified
 246              		.code	16
 247              		.thumb_func
 248              		.fpu softvfp
 250              	MX_DMA_Init:
 251              	.LFB49:
 203:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 252              		.loc 1 203 1 is_stmt 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 8
 255              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccUVFJ8k.s 			page 10


 256 0000 00B5     		push	{lr}
 257              	.LCFI3:
 258              		.cfi_def_cfa_offset 4
 259              		.cfi_offset 14, -4
 260 0002 83B0     		sub	sp, sp, #12
 261              	.LCFI4:
 262              		.cfi_def_cfa_offset 16
 204:Core/Src/main.c **** 
 263              		.loc 1 204 3 view .LVU67
 264              	.LBB6:
 204:Core/Src/main.c **** 
 265              		.loc 1 204 3 view .LVU68
 204:Core/Src/main.c **** 
 266              		.loc 1 204 3 view .LVU69
 267 0004 0D4A     		ldr	r2, .L8
 268 0006 5169     		ldr	r1, [r2, #20]
 269 0008 0123     		movs	r3, #1
 270 000a 1943     		orrs	r1, r3
 271 000c 5161     		str	r1, [r2, #20]
 204:Core/Src/main.c **** 
 272              		.loc 1 204 3 view .LVU70
 273 000e 5269     		ldr	r2, [r2, #20]
 274 0010 1340     		ands	r3, r2
 275 0012 0193     		str	r3, [sp, #4]
 204:Core/Src/main.c **** 
 276              		.loc 1 204 3 view .LVU71
 277 0014 019B     		ldr	r3, [sp, #4]
 278              	.LBE6:
 204:Core/Src/main.c **** 
 279              		.loc 1 204 3 view .LVU72
 206:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 280              		.loc 1 206 3 view .LVU73
 281 0016 0022     		movs	r2, #0
 282 0018 0021     		movs	r1, #0
 283 001a 0920     		movs	r0, #9
 284 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 285              	.LVL9:
 207:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 286              		.loc 1 207 3 view .LVU74
 287 0020 0920     		movs	r0, #9
 288 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 289              	.LVL10:
 208:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 290              		.loc 1 208 3 view .LVU75
 291 0026 0022     		movs	r2, #0
 292 0028 0021     		movs	r1, #0
 293 002a 0B20     		movs	r0, #11
 294 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 295              	.LVL11:
 209:Core/Src/main.c **** }
 296              		.loc 1 209 3 view .LVU76
 297 0030 0B20     		movs	r0, #11
 298 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 299              	.LVL12:
 210:Core/Src/main.c **** 
 300              		.loc 1 210 1 is_stmt 0 view .LVU77
 301 0036 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccUVFJ8k.s 			page 11


 302              		@ sp needed
 303 0038 00BD     		pop	{pc}
 304              	.L9:
 305 003a C046     		.align	2
 306              	.L8:
 307 003c 00100240 		.word	1073876992
 308              		.cfi_endproc
 309              	.LFE49:
 311              		.section	.text.MX_ADC_Init,"ax",%progbits
 312              		.align	1
 313              		.syntax unified
 314              		.code	16
 315              		.thumb_func
 316              		.fpu softvfp
 318              	MX_ADC_Init:
 319              	.LFB45:
  97:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 320              		.loc 1 97 1 is_stmt 1 view -0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 16
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324 0000 70B5     		push	{r4, r5, r6, lr}
 325              	.LCFI5:
 326              		.cfi_def_cfa_offset 16
 327              		.cfi_offset 4, -16
 328              		.cfi_offset 5, -12
 329              		.cfi_offset 6, -8
 330              		.cfi_offset 14, -4
 331 0002 84B0     		sub	sp, sp, #16
 332              	.LCFI6:
 333              		.cfi_def_cfa_offset 32
  98:Core/Src/main.c **** 
 334              		.loc 1 98 3 view .LVU79
  98:Core/Src/main.c **** 
 335              		.loc 1 98 26 is_stmt 0 view .LVU80
 336 0004 0C22     		movs	r2, #12
 337 0006 0021     		movs	r1, #0
 338 0008 01A8     		add	r0, sp, #4
 339 000a FFF7FEFF 		bl	memset
 340              	.LVL13:
 100:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 341              		.loc 1 100 3 is_stmt 1 view .LVU81
 100:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 342              		.loc 1 100 17 is_stmt 0 view .LVU82
 343 000e 274C     		ldr	r4, .L11
 344 0010 274B     		ldr	r3, .L11+4
 345 0012 2360     		str	r3, [r4]
 101:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 346              		.loc 1 101 3 is_stmt 1 view .LVU83
 101:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 347              		.loc 1 101 28 is_stmt 0 view .LVU84
 348 0014 0025     		movs	r5, #0
 349 0016 6560     		str	r5, [r4, #4]
 102:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 350              		.loc 1 102 3 is_stmt 1 view .LVU85
 102:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 351              		.loc 1 102 24 is_stmt 0 view .LVU86
ARM GAS  /tmp/ccUVFJ8k.s 			page 12


 352 0018 A560     		str	r5, [r4, #8]
 103:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 353              		.loc 1 103 3 is_stmt 1 view .LVU87
 103:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 354              		.loc 1 103 23 is_stmt 0 view .LVU88
 355 001a E560     		str	r5, [r4, #12]
 104:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 356              		.loc 1 104 3 is_stmt 1 view .LVU89
 104:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 357              		.loc 1 104 26 is_stmt 0 view .LVU90
 358 001c 0126     		movs	r6, #1
 359 001e 2661     		str	r6, [r4, #16]
 105:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 360              		.loc 1 105 3 is_stmt 1 view .LVU91
 105:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 361              		.loc 1 105 26 is_stmt 0 view .LVU92
 362 0020 0823     		movs	r3, #8
 363 0022 6361     		str	r3, [r4, #20]
 106:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 364              		.loc 1 106 3 is_stmt 1 view .LVU93
 106:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 365              		.loc 1 106 30 is_stmt 0 view .LVU94
 366 0024 2576     		strb	r5, [r4, #24]
 107:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 367              		.loc 1 107 3 is_stmt 1 view .LVU95
 107:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 368              		.loc 1 107 34 is_stmt 0 view .LVU96
 369 0026 6576     		strb	r5, [r4, #25]
 108:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 370              		.loc 1 108 3 is_stmt 1 view .LVU97
 108:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 371              		.loc 1 108 32 is_stmt 0 view .LVU98
 372 0028 A576     		strb	r5, [r4, #26]
 109:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 373              		.loc 1 109 3 is_stmt 1 view .LVU99
 109:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 374              		.loc 1 109 35 is_stmt 0 view .LVU100
 375 002a E576     		strb	r5, [r4, #27]
 110:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 376              		.loc 1 110 3 is_stmt 1 view .LVU101
 110:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 377              		.loc 1 110 30 is_stmt 0 view .LVU102
 378 002c 7833     		adds	r3, r3, #120
 379 002e E361     		str	r3, [r4, #28]
 111:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 380              		.loc 1 111 3 is_stmt 1 view .LVU103
 111:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 381              		.loc 1 111 34 is_stmt 0 view .LVU104
 382 0030 8023     		movs	r3, #128
 383 0032 DB00     		lsls	r3, r3, #3
 384 0034 2362     		str	r3, [r4, #32]
 112:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 385              		.loc 1 112 3 is_stmt 1 view .LVU105
 112:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 386              		.loc 1 112 35 is_stmt 0 view .LVU106
 387 0036 2423     		movs	r3, #36
 388 0038 E654     		strb	r6, [r4, r3]
ARM GAS  /tmp/ccUVFJ8k.s 			page 13


 113:Core/Src/main.c ****   HAL_ADC_Init(&hadc);
 389              		.loc 1 113 3 is_stmt 1 view .LVU107
 113:Core/Src/main.c ****   HAL_ADC_Init(&hadc);
 390              		.loc 1 113 21 is_stmt 0 view .LVU108
 391 003a A662     		str	r6, [r4, #40]
 114:Core/Src/main.c **** 
 392              		.loc 1 114 3 is_stmt 1 view .LVU109
 393 003c 2000     		movs	r0, r4
 394 003e FFF7FEFF 		bl	HAL_ADC_Init
 395              	.LVL14:
 116:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 396              		.loc 1 116 3 view .LVU110
 116:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 397              		.loc 1 116 19 is_stmt 0 view .LVU111
 398 0042 0195     		str	r5, [sp, #4]
 117:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 399              		.loc 1 117 3 is_stmt 1 view .LVU112
 117:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 400              		.loc 1 117 16 is_stmt 0 view .LVU113
 401 0044 8023     		movs	r3, #128
 402 0046 5B01     		lsls	r3, r3, #5
 403 0048 0293     		str	r3, [sp, #8]
 118:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 404              		.loc 1 118 3 is_stmt 1 view .LVU114
 118:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 405              		.loc 1 118 24 is_stmt 0 view .LVU115
 406 004a 0535     		adds	r5, r5, #5
 407 004c 0395     		str	r5, [sp, #12]
 119:Core/Src/main.c **** 
 408              		.loc 1 119 3 is_stmt 1 view .LVU116
 409 004e 01A9     		add	r1, sp, #4
 410 0050 2000     		movs	r0, r4
 411 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 412              	.LVL15:
 121:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 413              		.loc 1 121 3 view .LVU117
 121:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 414              		.loc 1 121 19 is_stmt 0 view .LVU118
 415 0056 0196     		str	r6, [sp, #4]
 122:Core/Src/main.c **** 
 416              		.loc 1 122 3 is_stmt 1 view .LVU119
 417 0058 01A9     		add	r1, sp, #4
 418 005a 2000     		movs	r0, r4
 419 005c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 420              	.LVL16:
 124:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 421              		.loc 1 124 3 view .LVU120
 124:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 422              		.loc 1 124 19 is_stmt 0 view .LVU121
 423 0060 0223     		movs	r3, #2
 424 0062 0193     		str	r3, [sp, #4]
 125:Core/Src/main.c **** 
 425              		.loc 1 125 3 is_stmt 1 view .LVU122
 426 0064 01A9     		add	r1, sp, #4
 427 0066 2000     		movs	r0, r4
 428 0068 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 429              	.LVL17:
ARM GAS  /tmp/ccUVFJ8k.s 			page 14


 127:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 430              		.loc 1 127 3 view .LVU123
 127:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 431              		.loc 1 127 19 is_stmt 0 view .LVU124
 432 006c 0323     		movs	r3, #3
 433 006e 0193     		str	r3, [sp, #4]
 128:Core/Src/main.c **** 
 434              		.loc 1 128 3 is_stmt 1 view .LVU125
 435 0070 01A9     		add	r1, sp, #4
 436 0072 2000     		movs	r0, r4
 437 0074 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 438              	.LVL18:
 130:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 439              		.loc 1 130 3 view .LVU126
 130:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 440              		.loc 1 130 19 is_stmt 0 view .LVU127
 441 0078 0423     		movs	r3, #4
 442 007a 0193     		str	r3, [sp, #4]
 131:Core/Src/main.c **** 
 443              		.loc 1 131 3 is_stmt 1 view .LVU128
 444 007c 01A9     		add	r1, sp, #4
 445 007e 2000     		movs	r0, r4
 446 0080 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 447              	.LVL19:
 133:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 448              		.loc 1 133 3 view .LVU129
 133:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 449              		.loc 1 133 19 is_stmt 0 view .LVU130
 450 0084 0195     		str	r5, [sp, #4]
 134:Core/Src/main.c **** 
 451              		.loc 1 134 3 is_stmt 1 view .LVU131
 452 0086 01A9     		add	r1, sp, #4
 453 0088 2000     		movs	r0, r4
 454 008a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 455              	.LVL20:
 136:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 456              		.loc 1 136 3 view .LVU132
 136:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 457              		.loc 1 136 19 is_stmt 0 view .LVU133
 458 008e 0623     		movs	r3, #6
 459 0090 0193     		str	r3, [sp, #4]
 137:Core/Src/main.c **** 
 460              		.loc 1 137 3 is_stmt 1 view .LVU134
 461 0092 01A9     		add	r1, sp, #4
 462 0094 2000     		movs	r0, r4
 463 0096 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 464              	.LVL21:
 139:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 465              		.loc 1 139 3 view .LVU135
 139:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc, &sConfig);
 466              		.loc 1 139 19 is_stmt 0 view .LVU136
 467 009a 0723     		movs	r3, #7
 468 009c 0193     		str	r3, [sp, #4]
 140:Core/Src/main.c **** }
 469              		.loc 1 140 3 is_stmt 1 view .LVU137
 470 009e 01A9     		add	r1, sp, #4
 471 00a0 2000     		movs	r0, r4
ARM GAS  /tmp/ccUVFJ8k.s 			page 15


 472 00a2 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 473              	.LVL22:
 141:Core/Src/main.c **** 
 474              		.loc 1 141 1 is_stmt 0 view .LVU138
 475 00a6 04B0     		add	sp, sp, #16
 476              		@ sp needed
 477 00a8 70BD     		pop	{r4, r5, r6, pc}
 478              	.L12:
 479 00aa C046     		.align	2
 480              	.L11:
 481 00ac 00000000 		.word	hadc
 482 00b0 00240140 		.word	1073816576
 483              		.cfi_endproc
 484              	.LFE45:
 486              		.section	.text.MX_TIM1_Init,"ax",%progbits
 487              		.align	1
 488              		.syntax unified
 489              		.code	16
 490              		.thumb_func
 491              		.fpu softvfp
 493              	MX_TIM1_Init:
 494              	.LFB47:
 160:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 495              		.loc 1 160 1 is_stmt 1 view -0
 496              		.cfi_startproc
 497              		@ args = 0, pretend = 0, frame = 24
 498              		@ frame_needed = 0, uses_anonymous_args = 0
 499 0000 30B5     		push	{r4, r5, lr}
 500              	.LCFI7:
 501              		.cfi_def_cfa_offset 12
 502              		.cfi_offset 4, -12
 503              		.cfi_offset 5, -8
 504              		.cfi_offset 14, -4
 505 0002 87B0     		sub	sp, sp, #28
 506              	.LCFI8:
 507              		.cfi_def_cfa_offset 40
 161:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 508              		.loc 1 161 3 view .LVU140
 161:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 509              		.loc 1 161 26 is_stmt 0 view .LVU141
 510 0004 1022     		movs	r2, #16
 511 0006 0021     		movs	r1, #0
 512 0008 02A8     		add	r0, sp, #8
 513 000a FFF7FEFF 		bl	memset
 514              	.LVL23:
 162:Core/Src/main.c **** 
 515              		.loc 1 162 3 is_stmt 1 view .LVU142
 162:Core/Src/main.c **** 
 516              		.loc 1 162 27 is_stmt 0 view .LVU143
 517 000e 0822     		movs	r2, #8
 518 0010 0021     		movs	r1, #0
 519 0012 6846     		mov	r0, sp
 520 0014 FFF7FEFF 		bl	memset
 521              	.LVL24:
 164:Core/Src/main.c ****   htim1.Init.Prescaler = 16;
 522              		.loc 1 164 3 is_stmt 1 view .LVU144
 164:Core/Src/main.c ****   htim1.Init.Prescaler = 16;
ARM GAS  /tmp/ccUVFJ8k.s 			page 16


 523              		.loc 1 164 18 is_stmt 0 view .LVU145
 524 0018 0F4C     		ldr	r4, .L14
 525 001a 104B     		ldr	r3, .L14+4
 526 001c 2360     		str	r3, [r4]
 165:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 527              		.loc 1 165 3 is_stmt 1 view .LVU146
 165:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 528              		.loc 1 165 24 is_stmt 0 view .LVU147
 529 001e 1023     		movs	r3, #16
 530 0020 6360     		str	r3, [r4, #4]
 166:Core/Src/main.c ****   htim1.Init.Period = 1024;
 531              		.loc 1 166 3 is_stmt 1 view .LVU148
 166:Core/Src/main.c ****   htim1.Init.Period = 1024;
 532              		.loc 1 166 26 is_stmt 0 view .LVU149
 533 0022 0025     		movs	r5, #0
 534 0024 A560     		str	r5, [r4, #8]
 167:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 535              		.loc 1 167 3 is_stmt 1 view .LVU150
 167:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 536              		.loc 1 167 21 is_stmt 0 view .LVU151
 537 0026 8023     		movs	r3, #128
 538 0028 DB00     		lsls	r3, r3, #3
 539 002a E360     		str	r3, [r4, #12]
 168:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 540              		.loc 1 168 3 is_stmt 1 view .LVU152
 168:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 541              		.loc 1 168 28 is_stmt 0 view .LVU153
 542 002c 2561     		str	r5, [r4, #16]
 169:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 543              		.loc 1 169 3 is_stmt 1 view .LVU154
 169:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 544              		.loc 1 169 32 is_stmt 0 view .LVU155
 545 002e 6561     		str	r5, [r4, #20]
 170:Core/Src/main.c ****   HAL_TIM_Base_Init(&htim1);
 546              		.loc 1 170 3 is_stmt 1 view .LVU156
 170:Core/Src/main.c ****   HAL_TIM_Base_Init(&htim1);
 547              		.loc 1 170 32 is_stmt 0 view .LVU157
 548 0030 A561     		str	r5, [r4, #24]
 171:Core/Src/main.c **** 
 549              		.loc 1 171 3 is_stmt 1 view .LVU158
 550 0032 2000     		movs	r0, r4
 551 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 552              	.LVL25:
 173:Core/Src/main.c ****   HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 553              		.loc 1 173 3 view .LVU159
 173:Core/Src/main.c ****   HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 554              		.loc 1 173 34 is_stmt 0 view .LVU160
 555 0038 8023     		movs	r3, #128
 556 003a 5B01     		lsls	r3, r3, #5
 557 003c 0293     		str	r3, [sp, #8]
 174:Core/Src/main.c **** 
 558              		.loc 1 174 3 is_stmt 1 view .LVU161
 559 003e 02A9     		add	r1, sp, #8
 560 0040 2000     		movs	r0, r4
 561 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 562              	.LVL26:
 176:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  /tmp/ccUVFJ8k.s 			page 17


 563              		.loc 1 176 3 view .LVU162
 176:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 564              		.loc 1 176 37 is_stmt 0 view .LVU163
 565 0046 0095     		str	r5, [sp]
 177:Core/Src/main.c ****   HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 566              		.loc 1 177 3 is_stmt 1 view .LVU164
 177:Core/Src/main.c ****   HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 567              		.loc 1 177 33 is_stmt 0 view .LVU165
 568 0048 0195     		str	r5, [sp, #4]
 178:Core/Src/main.c **** }
 569              		.loc 1 178 3 is_stmt 1 view .LVU166
 570 004a 6946     		mov	r1, sp
 571 004c 2000     		movs	r0, r4
 572 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 573              	.LVL27:
 179:Core/Src/main.c **** 
 574              		.loc 1 179 1 is_stmt 0 view .LVU167
 575 0052 07B0     		add	sp, sp, #28
 576              		@ sp needed
 577 0054 30BD     		pop	{r4, r5, pc}
 578              	.L15:
 579 0056 C046     		.align	2
 580              	.L14:
 581 0058 00000000 		.word	htim1
 582 005c 002C0140 		.word	1073818624
 583              		.cfi_endproc
 584              	.LFE47:
 586              		.section	.text.MX_TIM2_Init,"ax",%progbits
 587              		.align	1
 588              		.syntax unified
 589              		.code	16
 590              		.thumb_func
 591              		.fpu softvfp
 593              	MX_TIM2_Init:
 594              	.LFB48:
 182:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 595              		.loc 1 182 1 is_stmt 1 view -0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 24
 598              		@ frame_needed = 0, uses_anonymous_args = 0
 599 0000 30B5     		push	{r4, r5, lr}
 600              	.LCFI9:
 601              		.cfi_def_cfa_offset 12
 602              		.cfi_offset 4, -12
 603              		.cfi_offset 5, -8
 604              		.cfi_offset 14, -4
 605 0002 87B0     		sub	sp, sp, #28
 606              	.LCFI10:
 607              		.cfi_def_cfa_offset 40
 183:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 608              		.loc 1 183 3 view .LVU169
 183:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 609              		.loc 1 183 26 is_stmt 0 view .LVU170
 610 0004 1022     		movs	r2, #16
 611 0006 0021     		movs	r1, #0
 612 0008 02A8     		add	r0, sp, #8
 613 000a FFF7FEFF 		bl	memset
ARM GAS  /tmp/ccUVFJ8k.s 			page 18


 614              	.LVL28:
 184:Core/Src/main.c **** 
 615              		.loc 1 184 3 is_stmt 1 view .LVU171
 184:Core/Src/main.c **** 
 616              		.loc 1 184 27 is_stmt 0 view .LVU172
 617 000e 0822     		movs	r2, #8
 618 0010 0021     		movs	r1, #0
 619 0012 6846     		mov	r0, sp
 620 0014 FFF7FEFF 		bl	memset
 621              	.LVL29:
 186:Core/Src/main.c ****   htim2.Init.Prescaler = 9999;
 622              		.loc 1 186 3 is_stmt 1 view .LVU173
 186:Core/Src/main.c ****   htim2.Init.Prescaler = 9999;
 623              		.loc 1 186 18 is_stmt 0 view .LVU174
 624 0018 104C     		ldr	r4, .L17
 625 001a 8023     		movs	r3, #128
 626 001c DB05     		lsls	r3, r3, #23
 627 001e 2360     		str	r3, [r4]
 187:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 628              		.loc 1 187 3 is_stmt 1 view .LVU175
 187:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 629              		.loc 1 187 24 is_stmt 0 view .LVU176
 630 0020 0F4B     		ldr	r3, .L17+4
 631 0022 6360     		str	r3, [r4, #4]
 188:Core/Src/main.c ****   htim2.Init.Period = 479;
 632              		.loc 1 188 3 is_stmt 1 view .LVU177
 188:Core/Src/main.c ****   htim2.Init.Period = 479;
 633              		.loc 1 188 26 is_stmt 0 view .LVU178
 634 0024 0025     		movs	r5, #0
 635 0026 A560     		str	r5, [r4, #8]
 189:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 636              		.loc 1 189 3 is_stmt 1 view .LVU179
 189:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 637              		.loc 1 189 21 is_stmt 0 view .LVU180
 638 0028 E023     		movs	r3, #224
 639 002a FF33     		adds	r3, r3, #255
 640 002c E360     		str	r3, [r4, #12]
 190:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 641              		.loc 1 190 3 is_stmt 1 view .LVU181
 190:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 642              		.loc 1 190 28 is_stmt 0 view .LVU182
 643 002e 2561     		str	r5, [r4, #16]
 191:Core/Src/main.c ****   HAL_TIM_Base_Init(&htim2);
 644              		.loc 1 191 3 is_stmt 1 view .LVU183
 191:Core/Src/main.c ****   HAL_TIM_Base_Init(&htim2);
 645              		.loc 1 191 32 is_stmt 0 view .LVU184
 646 0030 603B     		subs	r3, r3, #96
 647 0032 FF3B     		subs	r3, r3, #255
 648 0034 A361     		str	r3, [r4, #24]
 192:Core/Src/main.c **** 
 649              		.loc 1 192 3 is_stmt 1 view .LVU185
 650 0036 2000     		movs	r0, r4
 651 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 652              	.LVL30:
 194:Core/Src/main.c ****   HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 653              		.loc 1 194 3 view .LVU186
 194:Core/Src/main.c ****   HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
ARM GAS  /tmp/ccUVFJ8k.s 			page 19


 654              		.loc 1 194 34 is_stmt 0 view .LVU187
 655 003c 8023     		movs	r3, #128
 656 003e 5B01     		lsls	r3, r3, #5
 657 0040 0293     		str	r3, [sp, #8]
 195:Core/Src/main.c **** 
 658              		.loc 1 195 3 is_stmt 1 view .LVU188
 659 0042 02A9     		add	r1, sp, #8
 660 0044 2000     		movs	r0, r4
 661 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 662              	.LVL31:
 197:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 663              		.loc 1 197 3 view .LVU189
 197:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 664              		.loc 1 197 37 is_stmt 0 view .LVU190
 665 004a 2023     		movs	r3, #32
 666 004c 0093     		str	r3, [sp]
 198:Core/Src/main.c ****   HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 667              		.loc 1 198 3 is_stmt 1 view .LVU191
 198:Core/Src/main.c ****   HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 668              		.loc 1 198 33 is_stmt 0 view .LVU192
 669 004e 0195     		str	r5, [sp, #4]
 199:Core/Src/main.c **** }
 670              		.loc 1 199 3 is_stmt 1 view .LVU193
 671 0050 6946     		mov	r1, sp
 672 0052 2000     		movs	r0, r4
 673 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 674              	.LVL32:
 200:Core/Src/main.c **** 
 675              		.loc 1 200 1 is_stmt 0 view .LVU194
 676 0058 07B0     		add	sp, sp, #28
 677              		@ sp needed
 678 005a 30BD     		pop	{r4, r5, pc}
 679              	.L18:
 680              		.align	2
 681              	.L17:
 682 005c 00000000 		.word	htim2
 683 0060 0F270000 		.word	9999
 684              		.cfi_endproc
 685              	.LFE48:
 687              		.section	.text.SystemClock_Config,"ax",%progbits
 688              		.align	1
 689              		.global	SystemClock_Config
 690              		.syntax unified
 691              		.code	16
 692              		.thumb_func
 693              		.fpu softvfp
 695              	SystemClock_Config:
 696              	.LFB44:
  72:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 697              		.loc 1 72 1 is_stmt 1 view -0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 96
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 701 0000 10B5     		push	{r4, lr}
 702              	.LCFI11:
 703              		.cfi_def_cfa_offset 8
 704              		.cfi_offset 4, -8
ARM GAS  /tmp/ccUVFJ8k.s 			page 20


 705              		.cfi_offset 14, -4
 706 0002 98B0     		sub	sp, sp, #96
 707              	.LCFI12:
 708              		.cfi_def_cfa_offset 104
  73:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 709              		.loc 1 73 3 view .LVU196
  73:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 710              		.loc 1 73 22 is_stmt 0 view .LVU197
 711 0004 3022     		movs	r2, #48
 712 0006 0021     		movs	r1, #0
 713 0008 0CA8     		add	r0, sp, #48
 714 000a FFF7FEFF 		bl	memset
 715              	.LVL33:
  74:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 716              		.loc 1 74 3 is_stmt 1 view .LVU198
  74:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 717              		.loc 1 74 22 is_stmt 0 view .LVU199
 718 000e 1022     		movs	r2, #16
 719 0010 0021     		movs	r1, #0
 720 0012 07A8     		add	r0, sp, #28
 721 0014 FFF7FEFF 		bl	memset
 722              	.LVL34:
  75:Core/Src/main.c **** 
 723              		.loc 1 75 3 is_stmt 1 view .LVU200
  75:Core/Src/main.c **** 
 724              		.loc 1 75 28 is_stmt 0 view .LVU201
 725 0018 1C22     		movs	r2, #28
 726 001a 0021     		movs	r1, #0
 727 001c 6846     		mov	r0, sp
 728 001e FFF7FEFF 		bl	memset
 729              	.LVL35:
  77:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 730              		.loc 1 77 3 is_stmt 1 view .LVU202
  77:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 731              		.loc 1 77 36 is_stmt 0 view .LVU203
 732 0022 3023     		movs	r3, #48
 733 0024 0B93     		str	r3, [sp, #44]
  78:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 734              		.loc 1 78 3 is_stmt 1 view .LVU204
  78:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 735              		.loc 1 78 32 is_stmt 0 view .LVU205
 736 0026 2F3B     		subs	r3, r3, #47
 737 0028 1393     		str	r3, [sp, #76]
  79:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 738              		.loc 1 79 3 is_stmt 1 view .LVU206
  79:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 739              		.loc 1 79 32 is_stmt 0 view .LVU207
 740 002a 1093     		str	r3, [sp, #64]
  80:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 741              		.loc 1 80 3 is_stmt 1 view .LVU208
  80:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 742              		.loc 1 80 43 is_stmt 0 view .LVU209
 743 002c 0F33     		adds	r3, r3, #15
 744 002e 1193     		str	r3, [sp, #68]
  81:Core/Src/main.c ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
 745              		.loc 1 81 3 is_stmt 1 view .LVU210
  81:Core/Src/main.c ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
ARM GAS  /tmp/ccUVFJ8k.s 			page 21


 746              		.loc 1 81 34 is_stmt 0 view .LVU211
 747 0030 0024     		movs	r4, #0
  82:Core/Src/main.c **** 
 748              		.loc 1 82 3 is_stmt 1 view .LVU212
 749 0032 0BA8     		add	r0, sp, #44
 750 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 751              	.LVL36:
  84:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 752              		.loc 1 84 3 view .LVU213
  84:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 753              		.loc 1 84 31 is_stmt 0 view .LVU214
 754 0038 0723     		movs	r3, #7
 755 003a 0793     		str	r3, [sp, #28]
  86:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 756              		.loc 1 86 3 is_stmt 1 view .LVU215
  86:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 757              		.loc 1 86 34 is_stmt 0 view .LVU216
 758 003c 043B     		subs	r3, r3, #4
 759 003e 0893     		str	r3, [sp, #32]
  87:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 760              		.loc 1 87 3 is_stmt 1 view .LVU217
  87:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 761              		.loc 1 87 35 is_stmt 0 view .LVU218
 762 0040 0994     		str	r4, [sp, #36]
  88:Core/Src/main.c ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 763              		.loc 1 88 3 is_stmt 1 view .LVU219
  88:Core/Src/main.c ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 764              		.loc 1 88 36 is_stmt 0 view .LVU220
 765 0042 0A94     		str	r4, [sp, #40]
  89:Core/Src/main.c **** 
 766              		.loc 1 89 3 is_stmt 1 view .LVU221
 767 0044 0121     		movs	r1, #1
 768 0046 07A8     		add	r0, sp, #28
 769 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 770              	.LVL37:
  91:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 771              		.loc 1 91 3 view .LVU222
  91:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 772              		.loc 1 91 38 is_stmt 0 view .LVU223
 773 004c 8023     		movs	r3, #128
 774 004e 9B02     		lsls	r3, r3, #10
 775 0050 0093     		str	r3, [sp]
  92:Core/Src/main.c ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 776              		.loc 1 92 3 is_stmt 1 view .LVU224
  92:Core/Src/main.c ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 777              		.loc 1 92 35 is_stmt 0 view .LVU225
 778 0052 0694     		str	r4, [sp, #24]
  93:Core/Src/main.c **** }
 779              		.loc 1 93 3 is_stmt 1 view .LVU226
 780 0054 6846     		mov	r0, sp
 781 0056 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 782              	.LVL38:
  94:Core/Src/main.c **** 
 783              		.loc 1 94 1 is_stmt 0 view .LVU227
 784 005a 18B0     		add	sp, sp, #96
 785              		@ sp needed
 786 005c 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccUVFJ8k.s 			page 22


 787              		.cfi_endproc
 788              	.LFE44:
 790              		.section	.text.main,"ax",%progbits
 791              		.align	1
 792              		.global	main
 793              		.syntax unified
 794              		.code	16
 795              		.thumb_func
 796              		.fpu softvfp
 798              	main:
 799              	.LFB43:
  30:Core/Src/main.c ****   HAL_Init();
 800              		.loc 1 30 1 is_stmt 1 view -0
 801              		.cfi_startproc
 802              		@ args = 0, pretend = 0, frame = 0
 803              		@ frame_needed = 0, uses_anonymous_args = 0
 804 0000 10B5     		push	{r4, lr}
 805              	.LCFI13:
 806              		.cfi_def_cfa_offset 8
 807              		.cfi_offset 4, -8
 808              		.cfi_offset 14, -4
  31:Core/Src/main.c ****   SystemClock_Config();
 809              		.loc 1 31 3 view .LVU229
 810 0002 FFF7FEFF 		bl	HAL_Init
 811              	.LVL39:
  32:Core/Src/main.c **** 
 812              		.loc 1 32 3 view .LVU230
 813 0006 FFF7FEFF 		bl	SystemClock_Config
 814              	.LVL40:
  34:Core/Src/main.c ****   MX_I2C2_Init();
 815              		.loc 1 34 3 view .LVU231
 816 000a FFF7FEFF 		bl	MX_GPIO_Init
 817              	.LVL41:
  35:Core/Src/main.c ****   MX_DMA_Init();
 818              		.loc 1 35 3 view .LVU232
 819 000e FFF7FEFF 		bl	MX_I2C2_Init
 820              	.LVL42:
  36:Core/Src/main.c ****   MX_ADC_Init();
 821              		.loc 1 36 3 view .LVU233
 822 0012 FFF7FEFF 		bl	MX_DMA_Init
 823              	.LVL43:
  37:Core/Src/main.c ****   MX_TIM1_Init();
 824              		.loc 1 37 3 view .LVU234
 825 0016 FFF7FEFF 		bl	MX_ADC_Init
 826              	.LVL44:
  38:Core/Src/main.c ****   MX_TIM2_Init();
 827              		.loc 1 38 3 view .LVU235
 828 001a FFF7FEFF 		bl	MX_TIM1_Init
 829              	.LVL45:
  39:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 830              		.loc 1 39 3 view .LVU236
 831 001e FFF7FEFF 		bl	MX_TIM2_Init
 832              	.LVL46:
  40:Core/Src/main.c **** 
 833              		.loc 1 40 3 view .LVU237
 834 0022 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 835              	.LVL47:
ARM GAS  /tmp/ccUVFJ8k.s 			page 23


  42:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, 1);
 836              		.loc 1 42 3 view .LVU238
 837 0026 254C     		ldr	r4, .L26
 838 0028 0122     		movs	r2, #1
 839 002a 0821     		movs	r1, #8
 840 002c 2000     		movs	r0, r4
 841 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 842              	.LVL48:
  43:Core/Src/main.c **** 
 843              		.loc 1 43 3 view .LVU239
 844 0032 0122     		movs	r2, #1
 845 0034 1021     		movs	r1, #16
 846 0036 2000     		movs	r0, r4
 847 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 848              	.LVL49:
  45:Core/Src/main.c **** 
 849              		.loc 1 45 3 view .LVU240
 850 003c FA20     		movs	r0, #250
 851 003e 4000     		lsls	r0, r0, #1
 852 0040 FFF7FEFF 		bl	HAL_Delay
 853              	.LVL50:
  47:Core/Src/main.c ****   MP8862_setCurrentLimit_mA(&MP8862, 400);
 854              		.loc 1 47 3 view .LVU241
 855 0044 1E4C     		ldr	r4, .L26+4
 856 0046 6922     		movs	r2, #105
 857 0048 1E49     		ldr	r1, .L26+8
 858 004a 2000     		movs	r0, r4
 859 004c FFF7FEFF 		bl	MP8862_init
 860              	.LVL51:
  48:Core/Src/main.c ****   MP8862_setVoltageSetpoint_mV(&MP8862, 6000);
 861              		.loc 1 48 3 view .LVU242
 862 0050 C821     		movs	r1, #200
 863 0052 4900     		lsls	r1, r1, #1
 864 0054 2000     		movs	r0, r4
 865 0056 FFF7FEFF 		bl	MP8862_setCurrentLimit_mA
 866              	.LVL52:
  49:Core/Src/main.c ****   uint8_t isReady = MP8862_setEnable(&MP8862, 1);
 867              		.loc 1 49 3 view .LVU243
 868 005a 1B49     		ldr	r1, .L26+12
 869 005c 2000     		movs	r0, r4
 870 005e FFF7FEFF 		bl	MP8862_setVoltageSetpoint_mV
 871              	.LVL53:
  50:Core/Src/main.c **** 
 872              		.loc 1 50 3 view .LVU244
  50:Core/Src/main.c **** 
 873              		.loc 1 50 21 is_stmt 0 view .LVU245
 874 0062 0121     		movs	r1, #1
 875 0064 2000     		movs	r0, r4
 876 0066 FFF7FEFF 		bl	MP8862_setEnable
 877              	.LVL54:
  52:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, 0);
 878              		.loc 1 52 3 is_stmt 1 view .LVU246
  52:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, 0);
 879              		.loc 1 52 5 is_stmt 0 view .LVU247
 880 006a 0028     		cmp	r0, #0
 881 006c 0DD0     		beq	.L21
  53:Core/Src/main.c ****   } else {
ARM GAS  /tmp/ccUVFJ8k.s 			page 24


 882              		.loc 1 53 5 is_stmt 1 view .LVU248
 883 006e 0022     		movs	r2, #0
 884 0070 0821     		movs	r1, #8
 885 0072 1248     		ldr	r0, .L26
 886              	.LVL55:
  53:Core/Src/main.c ****   } else {
 887              		.loc 1 53 5 is_stmt 0 view .LVU249
 888 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 889              	.LVL56:
 890              	.L22:
  58:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 891              		.loc 1 58 3 is_stmt 1 view .LVU250
 892 0078 0822     		movs	r2, #8
 893 007a 1449     		ldr	r1, .L26+16
 894 007c 1448     		ldr	r0, .L26+20
 895 007e FFF7FEFF 		bl	HAL_ADC_Start_DMA
 896              	.LVL57:
  59:Core/Src/main.c **** 
 897              		.loc 1 59 3 view .LVU251
 898 0082 1448     		ldr	r0, .L26+24
 899 0084 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 900              	.LVL58:
 901 0088 16E0     		b	.L25
 902              	.LVL59:
 903              	.L21:
  55:Core/Src/main.c ****   }
 904              		.loc 1 55 5 view .LVU252
 905 008a 0022     		movs	r2, #0
 906 008c 1021     		movs	r1, #16
 907 008e 0B48     		ldr	r0, .L26
 908              	.LVL60:
  55:Core/Src/main.c ****   }
 909              		.loc 1 55 5 is_stmt 0 view .LVU253
 910 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 911              	.LVL61:
 912 0094 F0E7     		b	.L22
 913              	.LVL62:
 914              	.L24:
 915              	.LBB7:
  64:Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOB, LED_ACT_Pin);
 916              		.loc 1 64 7 is_stmt 1 discriminator 3 view .LVU254
 917 0096 6200     		lsls	r2, r4, #1
 918 0098 0F4B     		ldr	r3, .L26+28
 919 009a D15A     		ldrh	r1, [r2, r3]
 920 009c 0848     		ldr	r0, .L26+4
 921 009e FFF7FEFF 		bl	MP8862_setVoltageSetpoint_mV
 922              	.LVL63:
  65:Core/Src/main.c ****       HAL_Delay(25);
 923              		.loc 1 65 7 discriminator 3 view .LVU255
 924 00a2 2021     		movs	r1, #32
 925 00a4 0548     		ldr	r0, .L26
 926 00a6 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 927              	.LVL64:
  66:Core/Src/main.c ****     }
 928              		.loc 1 66 7 discriminator 3 view .LVU256
 929 00aa 1920     		movs	r0, #25
 930 00ac FFF7FEFF 		bl	HAL_Delay
ARM GAS  /tmp/ccUVFJ8k.s 			page 25


 931              	.LVL65:
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 932              		.loc 1 63 32 discriminator 3 view .LVU257
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 933              		.loc 1 63 33 is_stmt 0 discriminator 3 view .LVU258
 934 00b0 0134     		adds	r4, r4, #1
 935              	.LVL66:
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 936              		.loc 1 63 33 discriminator 3 view .LVU259
 937 00b2 E4B2     		uxtb	r4, r4
 938              	.LVL67:
 939              	.L23:
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 940              		.loc 1 63 24 is_stmt 1 discriminator 1 view .LVU260
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 941              		.loc 1 63 5 is_stmt 0 discriminator 1 view .LVU261
 942 00b4 3B2C     		cmp	r4, #59
 943 00b6 EED9     		bls	.L24
 944              	.LVL68:
 945              	.L25:
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 946              		.loc 1 63 5 discriminator 1 view .LVU262
 947              	.LBE7:
  61:Core/Src/main.c ****   {
 948              		.loc 1 61 3 is_stmt 1 view .LVU263
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 949              		.loc 1 63 5 view .LVU264
 950              	.LBB8:
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 951              		.loc 1 63 9 view .LVU265
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 952              		.loc 1 63 17 is_stmt 0 view .LVU266
 953 00b8 0024     		movs	r4, #0
  63:Core/Src/main.c ****       MP8862_setVoltageSetpoint_mV(&MP8862, sine[i]);
 954              		.loc 1 63 5 view .LVU267
 955 00ba FBE7     		b	.L23
 956              	.L27:
 957              		.align	2
 958              	.L26:
 959 00bc 00040048 		.word	1207960576
 960 00c0 00000000 		.word	MP8862
 961 00c4 00000000 		.word	hi2c2
 962 00c8 70170000 		.word	6000
 963 00cc 00000000 		.word	.LANCHOR0
 964 00d0 00000000 		.word	hadc
 965 00d4 00000000 		.word	htim2
 966 00d8 00000000 		.word	.LANCHOR1
 967              	.LBE8:
 968              		.cfi_endproc
 969              	.LFE43:
 971              		.section	.text.Error_Handler,"ax",%progbits
 972              		.align	1
 973              		.global	Error_Handler
 974              		.syntax unified
 975              		.code	16
 976              		.thumb_func
 977              		.fpu softvfp
ARM GAS  /tmp/ccUVFJ8k.s 			page 26


 979              	Error_Handler:
 980              	.LFB51:
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** void Error_Handler(void)
 242:Core/Src/main.c **** {
 981              		.loc 1 242 1 is_stmt 1 view -0
 982              		.cfi_startproc
 983              		@ Volatile: function does not return.
 984              		@ args = 0, pretend = 0, frame = 0
 985              		@ frame_needed = 0, uses_anonymous_args = 0
 986              		@ link register save eliminated.
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   __disable_irq();
 987              		.loc 1 244 3 view .LVU269
 988              	.LBB9:
 989              	.LBI9:
 990              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  /tmp/ccUVFJ8k.s 			page 27


  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccUVFJ8k.s 			page 28


  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 991              		.loc 2 140 27 view .LVU270
 992              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 993              		.loc 2 142 3 view .LVU271
 994              		.syntax divided
 995              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 996 0000 72B6     		cpsid i
 997              	@ 0 "" 2
 998              		.thumb
 999              		.syntax unified
 1000              	.L29:
 1001              	.LBE10:
 1002              	.LBE9:
ARM GAS  /tmp/ccUVFJ8k.s 			page 29


 245:Core/Src/main.c ****   while (1)
 1003              		.loc 1 245 3 discriminator 1 view .LVU272
 246:Core/Src/main.c ****   {
 247:Core/Src/main.c ****   }
 1004              		.loc 1 247 3 discriminator 1 view .LVU273
 245:Core/Src/main.c ****   while (1)
 1005              		.loc 1 245 9 discriminator 1 view .LVU274
 1006 0002 FEE7     		b	.L29
 1007              		.cfi_endproc
 1008              	.LFE51:
 1010              		.global	sine
 1011              		.comm	MP8862,12,4
 1012              		.comm	htim2,72,4
 1013              		.comm	htim1,72,4
 1014              		.comm	hdma_i2c2_tx,68,4
 1015              		.comm	hdma_i2c2_rx,68,4
 1016              		.comm	hi2c2,76,4
 1017              		.comm	hdma_adc,68,4
 1018              		.comm	hadc,64,4
 1019              		.section	.bss.adc,"aw",%nobits
 1020              		.align	2
 1021              		.set	.LANCHOR0,. + 0
 1024              	adc:
 1025 0000 00000000 		.space	32
 1025      00000000 
 1025      00000000 
 1025      00000000 
 1025      00000000 
 1026              		.section	.data.sine,"aw"
 1027              		.align	2
 1028              		.set	.LANCHOR1,. + 0
 1031              	sine:
 1032 0000 9411     		.short	4500
 1033 0002 6A13     		.short	4970
 1034 0004 3C15     		.short	5436
 1035 0006 0317     		.short	5891
 1036 0008 BA18     		.short	6330
 1037 000a 5E1A     		.short	6750
 1038 000c E91B     		.short	7145
 1039 000e 571D     		.short	7511
 1040 0010 A41E     		.short	7844
 1041 0012 CD1F     		.short	8141
 1042 0014 CD20     		.short	8397
 1043 0016 A321     		.short	8611
 1044 0018 4C22     		.short	8780
 1045 001a C622     		.short	8902
 1046 001c 0F23     		.short	8975
 1047 001e 2823     		.short	9000
 1048 0020 0F23     		.short	8975
 1049 0022 C622     		.short	8902
 1050 0024 4C22     		.short	8780
 1051 0026 A321     		.short	8611
 1052 0028 CD20     		.short	8397
 1053 002a CD1F     		.short	8141
 1054 002c A41E     		.short	7844
 1055 002e 571D     		.short	7511
 1056 0030 E91B     		.short	7145
ARM GAS  /tmp/ccUVFJ8k.s 			page 30


 1057 0032 5E1A     		.short	6750
 1058 0034 BA18     		.short	6330
 1059 0036 0317     		.short	5891
 1060 0038 3C15     		.short	5436
 1061 003a 6A13     		.short	4970
 1062 003c 9411     		.short	4500
 1063 003e BE0F     		.short	4030
 1064 0040 EC0D     		.short	3564
 1065 0042 250C     		.short	3109
 1066 0044 6E0A     		.short	2670
 1067 0046 CA08     		.short	2250
 1068 0048 3F07     		.short	1855
 1069 004a D105     		.short	1489
 1070 004c 8404     		.short	1156
 1071 004e 5B03     		.short	859
 1072 0050 5B02     		.short	603
 1073 0052 8501     		.short	389
 1074 0054 DC00     		.short	220
 1075 0056 6200     		.short	98
 1076 0058 1900     		.short	25
 1077 005a 0000     		.short	0
 1078 005c 1900     		.short	25
 1079 005e 6200     		.short	98
 1080 0060 DC00     		.short	220
 1081 0062 8501     		.short	389
 1082 0064 5B02     		.short	603
 1083 0066 5B03     		.short	859
 1084 0068 8404     		.short	1156
 1085 006a D105     		.short	1489
 1086 006c 3F07     		.short	1855
 1087 006e CA08     		.short	2250
 1088 0070 6E0A     		.short	2670
 1089 0072 250C     		.short	3109
 1090 0074 EC0D     		.short	3564
 1091 0076 BE0F     		.short	4030
 1092              		.text
 1093              	.Letext0:
 1094              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1095              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 1096              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 1097              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 1098              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 1099              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 1100              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 1101              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 1102              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 1103              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 1104              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 1105              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 1106              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 1107              		.file 16 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1108              		.file 17 "/usr/include/newlib/sys/_types.h"
 1109              		.file 18 "/usr/include/newlib/sys/reent.h"
 1110              		.file 19 "/usr/include/newlib/sys/lock.h"
 1111              		.file 20 "/usr/include/newlib/stdlib.h"
 1112              		.file 21 "Core/Inc/MP8862.h"
 1113              		.file 22 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
ARM GAS  /tmp/ccUVFJ8k.s 			page 31


 1114              		.file 23 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 1115              		.file 24 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c_ex.h"
 1116              		.file 25 "USB_DEVICE/App/usb_device.h"
 1117              		.file 26 "<built-in>"
ARM GAS  /tmp/ccUVFJ8k.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccUVFJ8k.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccUVFJ8k.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccUVFJ8k.s:162    .text.MX_GPIO_Init:0000000000000094 $d
     /tmp/ccUVFJ8k.s:168    .text.MX_I2C2_Init:0000000000000000 $t
     /tmp/ccUVFJ8k.s:174    .text.MX_I2C2_Init:0000000000000000 MX_I2C2_Init
     /tmp/ccUVFJ8k.s:237    .text.MX_I2C2_Init:0000000000000038 $d
                            *COM*:000000000000004c hi2c2
     /tmp/ccUVFJ8k.s:244    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccUVFJ8k.s:250    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccUVFJ8k.s:307    .text.MX_DMA_Init:000000000000003c $d
     /tmp/ccUVFJ8k.s:312    .text.MX_ADC_Init:0000000000000000 $t
     /tmp/ccUVFJ8k.s:318    .text.MX_ADC_Init:0000000000000000 MX_ADC_Init
     /tmp/ccUVFJ8k.s:481    .text.MX_ADC_Init:00000000000000ac $d
                            *COM*:0000000000000040 hadc
     /tmp/ccUVFJ8k.s:487    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccUVFJ8k.s:493    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccUVFJ8k.s:581    .text.MX_TIM1_Init:0000000000000058 $d
                            *COM*:0000000000000048 htim1
     /tmp/ccUVFJ8k.s:587    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccUVFJ8k.s:593    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccUVFJ8k.s:682    .text.MX_TIM2_Init:000000000000005c $d
                            *COM*:0000000000000048 htim2
     /tmp/ccUVFJ8k.s:688    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccUVFJ8k.s:695    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccUVFJ8k.s:791    .text.main:0000000000000000 $t
     /tmp/ccUVFJ8k.s:798    .text.main:0000000000000000 main
     /tmp/ccUVFJ8k.s:959    .text.main:00000000000000bc $d
                            *COM*:000000000000000c MP8862
     /tmp/ccUVFJ8k.s:972    .text.Error_Handler:0000000000000000 $t
     /tmp/ccUVFJ8k.s:979    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccUVFJ8k.s:1031   .data.sine:0000000000000000 sine
                            *COM*:0000000000000044 hdma_i2c2_tx
                            *COM*:0000000000000044 hdma_i2c2_rx
                            *COM*:0000000000000044 hdma_adc
     /tmp/ccUVFJ8k.s:1020   .bss.adc:0000000000000000 $d
     /tmp/ccUVFJ8k.s:1024   .bss.adc:0000000000000000 adc
     /tmp/ccUVFJ8k.s:1027   .data.sine:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
ARM GAS  /tmp/ccUVFJ8k.s 			page 33


HAL_Init
MX_USB_DEVICE_Init
HAL_Delay
MP8862_init
MP8862_setCurrentLimit_mA
MP8862_setVoltageSetpoint_mV
MP8862_setEnable
HAL_ADC_Start_DMA
HAL_TIM_Base_Start_IT
HAL_GPIO_TogglePin
