Analysis & Synthesis report for Synco
Thu Nov 01 18:35:47 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |SyncBox|ManchEncode:mancho|dvp_current_state
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: PIO_Interface:pio
 13. Parameter Settings for User Entity Instance: FreeRun:freerun
 14. Parameter Settings for User Entity Instance: Sync_Len:synco
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Nov 01 18:35:47 2007    ;
; Quartus II Version          ; 6.1 Build 201 11/27/2006 SJ Full Version ;
; Revision Name               ; Synco                                    ;
; Top-level Entity Name       ; SyncBox                                  ;
; Family                      ; MAX II                                   ;
; Total logic elements        ; 364                                      ;
; Total pins                  ; 74                                       ;
; Total virtual pins          ; 0                                        ;
; UFM blocks                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EPM570T144C3       ;                    ;
; Top-level entity name                                              ; SyncBox            ; Synco              ;
; Family name                                                        ; MAX II             ; Stratix            ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Safe State Machine                                                 ; Off                ; Off                ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Ignore Verilog initial constructs                                  ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- MAX II                                   ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited          ; Unlimited          ;
; Maximum Number of M4K/M9K Memory Blocks                            ; Unlimited          ; Unlimited          ;
; Maximum Number of M-RAM/M144K Memory Blocks                        ; Unlimited          ; Unlimited          ;
; Ignore translate_off and synthesis_off directives                  ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                    ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report           ; 100                ; 100                ;
; Use smart compilation                                              ; Off                ; Off                ;
+--------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                              ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------+
; SyncBox.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/scuba2_repository/sync_box/fpga_code/SyncBox.bdf       ;
; ClkDiv.vhd                       ; yes             ; User VHDL File                     ; C:/scuba2_repository/sync_box/fpga_code/ClkDiv.vhd        ;
; PIO_Interface.vhd                ; yes             ; User VHDL File                     ; C:/scuba2_repository/sync_box/fpga_code/PIO_Interface.vhd ;
; FreeRun.vhd                      ; yes             ; User VHDL File                     ; C:/scuba2_repository/sync_box/fpga_code/FreeRun.vhd       ;
; ManchEncode.vhd                  ; yes             ; User VHDL File                     ; C:/scuba2_repository/sync_box/fpga_code/ManchEncode.vhd   ;
; TestPnts1.vhd                    ; yes             ; User VHDL File                     ; C:/scuba2_repository/sync_box/fpga_code/TestPnts1.vhd     ;
; TestPnts2.vhd                    ; yes             ; User VHDL File                     ; C:/scuba2_repository/sync_box/fpga_code/TestPnts2.vhd     ;
; Sync_Len.vhd                     ; yes             ; User VHDL File                     ; C:/scuba2_repository/sync_box/fpga_code/Sync_Len.vhd      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Total logic elements                        ; 364       ;
;     -- Combinational with no register       ; 62        ;
;     -- Register only                        ; 86        ;
;     -- Combinational with a register        ; 216       ;
;                                             ;           ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 72        ;
;     -- 3 input functions                    ; 61        ;
;     -- 2 input functions                    ; 81        ;
;     -- 1 input functions                    ; 60        ;
;     -- 0 input functions                    ; 4         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 293       ;
;     -- arithmetic mode                      ; 71        ;
;     -- qfbk mode                            ; 0         ;
;     -- register cascade mode                ; 0         ;
;     -- synchronous clear/load mode          ; 77        ;
;     -- asynchronous clear/load mode         ; 291       ;
;                                             ;           ;
; Total registers                             ; 302       ;
; Total logic cells in carry chains           ; 76        ;
; I/O pins                                    ; 74        ;
; Maximum fan-out node                        ; PIO_Reset ;
; Maximum fan-out                             ; 292       ;
; Total fan-out                               ; 1825      ;
; Average fan-out                             ; 4.17      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                           ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------+
; |SyncBox                   ; 364 (1)     ; 302          ; 0          ; 74   ; 0            ; 62 (1)       ; 86 (0)            ; 216 (0)          ; 76 (0)          ; 0 (0)      ; |SyncBox                    ;
;    |ClkDiv:clkd|           ; 11 (11)     ; 9            ; 0          ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 8 (8)            ; 5 (5)           ; 0 (0)      ; |SyncBox|ClkDiv:clkd        ;
;    |FreeRun:freerun|       ; 35 (35)     ; 25           ; 0          ; 0    ; 0            ; 10 (10)      ; 7 (7)             ; 18 (18)          ; 12 (12)         ; 0 (0)      ; |SyncBox|FreeRun:freerun    ;
;    |ManchEncode:mancho|    ; 192 (192)   ; 176          ; 0          ; 0    ; 0            ; 16 (16)      ; 13 (13)           ; 163 (163)        ; 39 (39)         ; 0 (0)      ; |SyncBox|ManchEncode:mancho ;
;    |PIO_Interface:pio|     ; 67 (67)     ; 51           ; 0          ; 0    ; 0            ; 16 (16)      ; 48 (48)           ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |SyncBox|PIO_Interface:pio  ;
;    |Sync_Len:synco|        ; 58 (58)     ; 41           ; 0          ; 0    ; 0            ; 17 (17)      ; 17 (17)           ; 24 (24)          ; 20 (20)         ; 0 (0)      ; |SyncBox|Sync_Len:synco     ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SyncBox|ManchEncode:mancho|dvp_current_state                                                                                                                     ;
+---------------------------------+---------------------------------+--------------------------------+--------------------------+--------------------------+------------------------+
; Name                            ; dvp_current_state.wait_for_high ; dvp_current_state.wait_for_low ; dvp_current_state.pause2 ; dvp_current_state.pause1 ; dvp_current_state.idle ;
+---------------------------------+---------------------------------+--------------------------------+--------------------------+--------------------------+------------------------+
; dvp_current_state.idle          ; 0                               ; 0                              ; 0                        ; 0                        ; 0                      ;
; dvp_current_state.pause1        ; 0                               ; 0                              ; 0                        ; 1                        ; 1                      ;
; dvp_current_state.pause2        ; 0                               ; 0                              ; 1                        ; 0                        ; 1                      ;
; dvp_current_state.wait_for_low  ; 0                               ; 1                              ; 0                        ; 0                        ; 1                      ;
; dvp_current_state.wait_for_high ; 1                               ; 0                              ; 0                        ; 0                        ; 1                      ;
+---------------------------------+---------------------------------+--------------------------------+--------------------------+--------------------------+------------------------+


+---------------------------------------------------------------------------+
; Registers Removed During Synthesis                                        ;
+---------------------------------------+-----------------------------------+
; Register name                         ; Reason for Removal                ;
+---------------------------------------+-----------------------------------+
; mancho/ManchOut2                      ; Merged with mancho/ManchOut1      ;
; mancho/Shift5Load[37]                 ; Merged with mancho/Shift5Load[34] ;
; mancho/Shift5Load[34]                 ; Merged with mancho/Shift5Load[33] ;
; mancho/Shift5Load[33]                 ; Merged with mancho/Shift5Load[32] ;
; clkd/clk_cntr1[0]                     ; Merged with clkd/Clk50M           ;
; mancho/dvp_current_state.idle         ; Lost fanout                       ;
; mancho/dvp_current_state.pause1       ; Lost fanout                       ;
; mancho/dvp_current_state.pause2       ; Lost fanout                       ;
; Total Number of Removed Registers = 8 ;                                   ;
+---------------------------------------+-----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 302   ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 291   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 262   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; ManchEncode:mancho|ShiftBits[39]          ; 3       ;
; ManchEncode:mancho|Shift5Bits[39]         ; 1       ;
; Sync_Len:synco|isAddr_Zero                ; 51      ;
; ManchEncode:mancho|DV_Buf                 ; 49      ;
; FreeRun:freerun|DV_FreeRun                ; 3       ;
; ManchEncode:mancho|reg[0]                 ; 2       ;
; ManchEncode:mancho|reg[1]                 ; 3       ;
; ManchEncode:mancho|reg[2]                 ; 3       ;
; ManchEncode:mancho|reg[3]                 ; 3       ;
; ManchEncode:mancho|reg[4]                 ; 3       ;
; ManchEncode:mancho|reg[5]                 ; 3       ;
; ManchEncode:mancho|reg[6]                 ; 3       ;
; ManchEncode:mancho|reg[8]                 ; 3       ;
; ManchEncode:mancho|reg[9]                 ; 3       ;
; ManchEncode:mancho|reg[7]                 ; 3       ;
; ClkDiv:clkd|Clk50M                        ; 3       ;
; ManchEncode:mancho|ShiftBits[38]          ; 1       ;
; ManchEncode:mancho|Shift5Rdy              ; 42      ;
; ManchEncode:mancho|Shift5Load[39]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[38]         ; 1       ;
; Sync_Len:synco|SL_LoadReg[6]              ; 2       ;
; Sync_Len:synco|SL_LoadReg[9]              ; 2       ;
; Sync_Len:synco|SL_LoadReg[11]             ; 2       ;
; ManchEncode:mancho|rrDV_RTS               ; 1       ;
; ManchEncode:mancho|ShiftBits[37]          ; 1       ;
; ManchEncode:mancho|Shift5Load[38]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[37]         ; 1       ;
; PIO_Interface:pio|rPIO_nWR                ; 2       ;
; FreeRun:freerun|FRLoadReg[0]              ; 1       ;
; FreeRun:freerun|FRLoadReg[1]              ; 1       ;
; FreeRun:freerun|FRLoadReg[2]              ; 1       ;
; FreeRun:freerun|FRLoadReg[3]              ; 1       ;
; FreeRun:freerun|FRLoadReg[5]              ; 1       ;
; ManchEncode:mancho|rDV_RTS                ; 1       ;
; ManchEncode:mancho|ShiftBits[36]          ; 1       ;
; ManchEncode:mancho|Shift5Load[32]         ; 4       ;
; ManchEncode:mancho|Shift5Bits[36]         ; 1       ;
; ManchEncode:mancho|ShiftBits[35]          ; 1       ;
; ManchEncode:mancho|Shift5Load[36]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[35]         ; 1       ;
; ManchEncode:mancho|ShiftBits[34]          ; 1       ;
; ManchEncode:mancho|Shift5Load[35]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[34]         ; 1       ;
; ManchEncode:mancho|ShiftBits[33]          ; 1       ;
; ManchEncode:mancho|Shift5Bits[33]         ; 1       ;
; ManchEncode:mancho|ShiftBits[32]          ; 1       ;
; ManchEncode:mancho|Shift5Bits[32]         ; 1       ;
; ManchEncode:mancho|ShiftBits[31]          ; 1       ;
; ManchEncode:mancho|Shift5Bits[31]         ; 1       ;
; ManchEncode:mancho|ShiftBits[30]          ; 1       ;
; ManchEncode:mancho|Shift5Load[31]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[30]         ; 1       ;
; ManchEncode:mancho|ShiftBits[29]          ; 1       ;
; ManchEncode:mancho|Shift5Load[30]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[29]         ; 1       ;
; ManchEncode:mancho|ShiftBits[28]          ; 1       ;
; ManchEncode:mancho|Shift5Load[29]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[28]         ; 1       ;
; ManchEncode:mancho|ShiftBits[27]          ; 1       ;
; ManchEncode:mancho|Shift5Load[28]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[27]         ; 1       ;
; ManchEncode:mancho|ShiftBits[26]          ; 1       ;
; ManchEncode:mancho|Shift5Load[27]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[26]         ; 1       ;
; ManchEncode:mancho|ShiftBits[25]          ; 1       ;
; ManchEncode:mancho|Shift5Load[26]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[25]         ; 1       ;
; ManchEncode:mancho|ShiftBits[24]          ; 1       ;
; ManchEncode:mancho|Shift5Load[25]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[24]         ; 1       ;
; ManchEncode:mancho|ShiftBits[23]          ; 1       ;
; ManchEncode:mancho|Shift5Load[24]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[23]         ; 1       ;
; ManchEncode:mancho|ShiftBits[22]          ; 1       ;
; ManchEncode:mancho|Shift5Load[23]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[22]         ; 1       ;
; ManchEncode:mancho|ShiftBits[21]          ; 1       ;
; ManchEncode:mancho|Shift5Load[22]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[21]         ; 1       ;
; ManchEncode:mancho|ShiftBits[20]          ; 1       ;
; ManchEncode:mancho|Shift5Load[21]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[20]         ; 1       ;
; ManchEncode:mancho|ShiftBits[19]          ; 1       ;
; ManchEncode:mancho|Shift5Load[20]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[19]         ; 1       ;
; ManchEncode:mancho|ShiftBits[18]          ; 1       ;
; ManchEncode:mancho|Shift5Load[19]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[18]         ; 1       ;
; ManchEncode:mancho|ShiftBits[17]          ; 1       ;
; ManchEncode:mancho|Shift5Load[18]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[17]         ; 1       ;
; ManchEncode:mancho|ShiftBits[16]          ; 1       ;
; ManchEncode:mancho|Shift5Load[17]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[16]         ; 1       ;
; ManchEncode:mancho|ShiftBits[15]          ; 1       ;
; ManchEncode:mancho|Shift5Load[16]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[15]         ; 1       ;
; ManchEncode:mancho|ShiftBits[14]          ; 1       ;
; ManchEncode:mancho|Shift5Load[15]         ; 1       ;
; ManchEncode:mancho|Shift5Bits[14]         ; 1       ;
; Total number of inverted registers = 143* ;         ;
+-------------------------------------------+---------+
*Too many items, table truncated at 100 items.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SyncBox|ManchEncode:mancho|DV_Cntr[19]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SyncBox|ManchEncode:mancho|stout[2]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SyncBox|ManchEncode:mancho|stout[0]     ;
; 3:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; Yes        ; |SyncBox|ManchEncode:mancho|ShiftBits[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PIO_Interface:pio ;
+------------------+----------+----------------------------------+
; Parameter Name   ; Value    ; Type                             ;
+------------------+----------+----------------------------------+
; adr_xxx          ; 0        ; Signed Integer                   ;
; adr_cmdsel       ; 1        ; Signed Integer                   ;
; adr_modereg      ; 2        ; Signed Integer                   ;
; adr_cmddatb0     ; 16       ; Signed Integer                   ;
; adr_cmddatb1     ; 17       ; Signed Integer                   ;
; adr_cmddatb2     ; 18       ; Signed Integer                   ;
; adr_cmddatb3     ; 19       ; Signed Integer                   ;
; adr_auxo         ; 32       ; Signed Integer                   ;
; adr_auxi         ; 33       ; Signed Integer                   ;
; cmd_sl_load      ; 00000001 ; Unsigned Binary                  ;
; cmd_fr_load      ; 00000010 ; Unsigned Binary                  ;
; cmd_dv_cntr_load ; 00000100 ; Unsigned Binary                  ;
+------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FreeRun:freerun ;
+----------------+--------------+------------------------------+
; Parameter Name ; Value        ; Type                         ;
+----------------+--------------+------------------------------+
; fr_cnt         ; 000000101111 ; Unsigned Binary              ;
+----------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sync_Len:synco ;
+----------------+----------------------+---------------------+
; Parameter Name ; Value                ; Type                ;
+----------------+----------------------+---------------------+
; sl_cnt         ; 00000000101001000000 ; Unsigned Binary     ;
+----------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.1 Build 201 11/27/2006 SJ Full Version
    Info: Processing started: Thu Nov 01 18:35:43 2007
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Synco -c Synco
Info: Found 1 design units, including 1 entities, in source file SyncBox.bdf
    Info: Found entity 1: SyncBox
Info: Found 2 design units, including 1 entities, in source file ClkDiv.vhd
    Info: Found design unit 1: ClkDiv-rtl
    Info: Found entity 1: ClkDiv
Info: Found 2 design units, including 1 entities, in source file PIO_Interface.vhd
    Info: Found design unit 1: PIO_Interface-PIO_V3b
    Info: Found entity 1: PIO_Interface
Info: Found 2 design units, including 1 entities, in source file FreeRun.vhd
    Info: Found design unit 1: FreeRun-V4c
    Info: Found entity 1: FreeRun
Info: Found 2 design units, including 1 entities, in source file ManchEncode.vhd
    Info: Found design unit 1: ManchEncode-P_v5d
    Info: Found entity 1: ManchEncode
Info: Found 2 design units, including 1 entities, in source file TestPnts1.vhd
    Info: Found design unit 1: TestPnts1-T1a
    Info: Found entity 1: TestPnts1
Info: Found 2 design units, including 1 entities, in source file TestPnts2.vhd
    Info: Found design unit 1: TestPnts2-T2
    Info: Found entity 1: TestPnts2
Info: Found 2 design units, including 1 entities, in source file Sync_Len.vhd
    Info: Found design unit 1: Sync_Len-V3c
    Info: Found entity 1: Sync_Len
Info: Elaborating entity "SyncBox" for the top level hierarchy
Info: Elaborating entity "PIO_Interface" for hierarchy "PIO_Interface:pio"
Info: Elaborating entity "ClkDiv" for hierarchy "ClkDiv:clkd"
Info: Elaborating entity "ManchEncode" for hierarchy "ManchEncode:mancho"
Warning (10036): Verilog HDL or VHDL warning at ManchEncode.vhd(83): object "rrrrDV_RTS" assigned a value but never read
Warning (10631): VHDL Process Statement warning at ManchEncode.vhd(214): inferring latch(es) for signal or variable "StatusBits", which holds its previous value in one or more paths through the process
Info (10041): Verilog HDL or VHDL info at ManchEncode.vhd(214): inferred latch for "StatusBits[0]"
Info (10041): Verilog HDL or VHDL info at ManchEncode.vhd(214): inferred latch for "StatusBits[1]"
Info (10041): Verilog HDL or VHDL info at ManchEncode.vhd(214): inferred latch for "StatusBits[2]"
Info (10041): Verilog HDL or VHDL info at ManchEncode.vhd(214): inferred latch for "StatusBits[5]"
Info: Elaborating entity "FreeRun" for hierarchy "FreeRun:freerun"
Info: Elaborating entity "Sync_Len" for hierarchy "Sync_Len:synco"
Info: Elaborating entity "TestPnts2" for hierarchy "TestPnts2:testo2"
Info: Elaborating entity "TestPnts1" for hierarchy "TestPnts1:testo1"
Info: Duplicate registers merged to single register
    Info: Duplicate register "ManchEncode:mancho|ManchOut2" merged to single register "ManchEncode:mancho|ManchOut1"
Info: Duplicate registers merged to single register
    Info: Duplicate register "ManchEncode:mancho|Shift5Load[37]" merged to single register "ManchEncode:mancho|Shift5Load[34]"
    Info: Duplicate register "ManchEncode:mancho|Shift5Load[34]" merged to single register "ManchEncode:mancho|Shift5Load[33]"
    Info: Duplicate register "ManchEncode:mancho|Shift5Load[33]" merged to single register "ManchEncode:mancho|Shift5Load[32]"
    Info: Duplicate register "ClkDiv:clkd|clk_cntr1[0]" merged to single register "ClkDiv:clkd|Clk50M", power-up level changed
Info: State machine "|SyncBox|ManchEncode:mancho|dvp_current_state" contains 5 states
Info: Selected Auto state machine encoding method for state machine "|SyncBox|ManchEncode:mancho|dvp_current_state"
Info: Encoding result for state machine "|SyncBox|ManchEncode:mancho|dvp_current_state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "ManchEncode:mancho|dvp_current_state.wait_for_high"
        Info: Encoded state bit "ManchEncode:mancho|dvp_current_state.wait_for_low"
        Info: Encoded state bit "ManchEncode:mancho|dvp_current_state.pause2"
        Info: Encoded state bit "ManchEncode:mancho|dvp_current_state.pause1"
        Info: Encoded state bit "ManchEncode:mancho|dvp_current_state.idle"
    Info: State "|SyncBox|ManchEncode:mancho|dvp_current_state.idle" uses code string "00000"
    Info: State "|SyncBox|ManchEncode:mancho|dvp_current_state.pause1" uses code string "00011"
    Info: State "|SyncBox|ManchEncode:mancho|dvp_current_state.pause2" uses code string "00101"
    Info: State "|SyncBox|ManchEncode:mancho|dvp_current_state.wait_for_low" uses code string "01001"
    Info: State "|SyncBox|ManchEncode:mancho|dvp_current_state.wait_for_high" uses code string "10001"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "LED2" stuck at GND
    Warning: Pin "LED3" stuck at GND
    Warning: Pin "XX1" stuck at GND
    Warning: Pin "XX2" stuck at GND
    Warning: Pin "XX3" stuck at GND
    Warning: Pin "XX4" stuck at GND
Info: Registers with preset signals will power-up high
Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below.
    Info: Register "mancho/dvp_current_state.idle" lost all its fanouts during netlist optimizations.
    Info: Register "mancho/dvp_current_state.pause1" lost all its fanouts during netlist optimizations.
    Info: Register "mancho/dvp_current_state.pause2" lost all its fanouts during netlist optimizations.
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "PIO_ALE"
    Warning: No output dependent on input pin "CLK_EXT"
    Warning: No output dependent on input pin "nRST"
    Warning: No output dependent on input pin "nPSEN"
Info: Implemented 438 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 40 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 364 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Allocated 139 megabytes of memory during processing
    Info: Processing ended: Thu Nov 01 18:35:47 2007
    Info: Elapsed time: 00:00:04


