{"children":[{"children":[{"data":[14,12,0,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 160 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"160b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 16 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"16b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"children":[{"count":1,"data":[60,1577,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[60,1577,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":7}]],"name":"Stream Read","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":7}]],"name":"firmware/myproject.cpp:7","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":25,"data":[384,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":414}]],"name":"32-bit Integer Add","type":"resource"}],"data":[384,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":414},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":603},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":646}]],"name":"myproject.cpp:414 > ac_fixed.h:603 > \nac_int.h:646","replace_name":true,"type":"resource"},{"children":[{"count":25,"data":[384,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":414}]],"name":"32-bit Integer Add","type":"resource"},{"count":36,"data":[3139,686,0,2.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":414}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[3523,686,0,2.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":414},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":603},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":647}]],"name":"myproject.cpp:414 > ac_fixed.h:603 > \nac_int.h:647","replace_name":true,"type":"resource"}],"data":[3907,686,0,2.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":414}]],"name":"firmware/myproject.cpp:414","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":50,"data":[800,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":415}]],"name":"16-bit Integer Add","type":"resource"}],"data":[800,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":415},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":656},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":612},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":652}]],"name":"myproject.cpp:415 > ac_fixed.h:656 > \nac_fixed.h:612 > ac_int.h:652","replace_name":true,"type":"resource"}],"data":[800,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":415}]],"name":"firmware/myproject.cpp:415","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":5,"data":[336,98,0,1.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":427}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[336,98,0,1.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":427},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":603},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":647}]],"name":"myproject.cpp:427 > ac_fixed.h:603 > \nac_int.h:647","replace_name":true,"type":"resource"}],"data":[336,98,0,1.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":427}]],"name":"firmware/myproject.cpp:427","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":5,"data":[80,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":428}]],"name":"16-bit Integer Add","type":"resource"}],"data":[80,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":428},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":656},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":612},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":652}]],"name":"myproject.cpp:428 > ac_fixed.h:656 > \nac_fixed.h:612 > ac_int.h:652","replace_name":true,"type":"resource"}],"data":[80,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":428}]],"name":"firmware/myproject.cpp:428","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":434}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":434}]],"name":"firmware/myproject.cpp:434","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5203,2375,0,4,1],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"myproject","total_kernel_resources":[5203,2375,0,4,1],"total_percent":[0.667605,0.611306,0.138986,0,0.263505],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[5203,2375,0,4,1],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[5203,2375,0,4,1],"total_percent":[0.667605,0.611306,0.138986,0,0.263505],"type":"module"}