#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 22 12:48:37 2021
# Process ID: 10180
# Current directory: C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/ip_repo/MY_IP_SERVO_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'opendeusto.es:user:MYIP_MOTORDC_DIR:1.0'. The one found in IP location 'c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/ip_repo/MYIP_MOTORDC_DIR_1.0' will take precedence over the same IP in location c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/ips/MYIP_MOTORDC_DIR_1.0
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.cache/ip 
Command: link_design -top system_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1456.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0_board.xdc] for cell 'system_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0_board.xdc] for cell 'system_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0.xdc] for cell 'system_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0.xdc] for cell 'system_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[3]'. [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[2]'. [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[3]'. [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[2]'. [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_7/system_auto_ds_7_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_7/system_auto_ds_7_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_8/system_auto_ds_8_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_8/system_auto_ds_8_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_9/system_auto_ds_9_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_9/system_auto_ds_9_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_10/system_auto_ds_10_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_auto_ds_10/system_auto_ds_10_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1586.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 101 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 17 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 77 instances

11 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.371 ; gain = 1040.703
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1604.391 ; gain = 18.020

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 908ae810

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2019.797 ; gain = 415.406

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 55 inverter(s) to 5267 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 174a3bec1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2237.426 ; gain = 0.180
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 442 cells
INFO: [Opt 31-1021] In phase Retarget, 266 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 167c78175

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2237.426 ; gain = 0.180
INFO: [Opt 31-389] Phase Constant propagation created 72 cells and removed 323 cells
INFO: [Opt 31-1021] In phase Constant propagation, 264 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: befc9900

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2237.426 ; gain = 0.180
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7773 cells
INFO: [Opt 31-1021] In phase Sweep, 1058 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: befc9900

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2237.426 ; gain = 0.180
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: befc9900

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2237.426 ; gain = 0.180
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: befc9900

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2237.426 ; gain = 0.180
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 363 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |             442  |                                            266  |
|  Constant propagation         |              72  |             323  |                                            264  |
|  Sweep                        |               0  |            7773  |                                           1058  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            363  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2237.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1680ce7ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2237.426 ; gain = 0.180

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.335 | TNS=-66.268 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1680ce7ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 4559.445 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1680ce7ee

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 4559.445 ; gain = 2322.020

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1680ce7ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4559.445 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4559.445 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1680ce7ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:13 . Memory (MB): peak = 4559.445 ; gain = 2973.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9b2c942c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4559.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c7d8de28

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 139f1dec4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 139f1dec4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 139f1dec4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a555a107

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 1042 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 354 nets or cells. Created 16 new cells, deleted 338 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4559.445 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           16  |            338  |                   354  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           16  |            338  |                   354  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1743d8c94

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 114ce10ad

Time (s): cpu = 00:01:38 ; elapsed = 00:01:06 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 2 Global Placement | Checksum: 114ce10ad

Time (s): cpu = 00:01:38 ; elapsed = 00:01:06 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14ad8cece

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cf1ea856

Time (s): cpu = 00:01:45 ; elapsed = 00:01:11 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dad83af2

Time (s): cpu = 00:01:46 ; elapsed = 00:01:12 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 152f67f1f

Time (s): cpu = 00:01:46 ; elapsed = 00:01:12 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: de591b83

Time (s): cpu = 00:01:54 ; elapsed = 00:01:19 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 153e92f48

Time (s): cpu = 00:01:57 ; elapsed = 00:01:21 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: c13d18bc

Time (s): cpu = 00:01:57 ; elapsed = 00:01:21 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: edb4f0ed

Time (s): cpu = 00:02:01 ; elapsed = 00:01:24 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 1d6801fe0

Time (s): cpu = 00:02:08 ; elapsed = 00:01:28 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 3.6 Small Shape DP | Checksum: 1d6801fe0

Time (s): cpu = 00:02:09 ; elapsed = 00:01:28 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 135294aa9

Time (s): cpu = 00:02:11 ; elapsed = 00:01:31 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b5e98197

Time (s): cpu = 00:02:11 ; elapsed = 00:01:31 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20c21d937

Time (s): cpu = 00:02:39 ; elapsed = 00:01:53 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20c21d937

Time (s): cpu = 00:02:39 ; elapsed = 00:01:53 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cd28aaca

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 3707 loads.
INFO: [Place 46-45] Replicated bufg driver system_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15693afec

Time (s): cpu = 00:02:57 ; elapsed = 00:02:05 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-16.650. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17ae33e50

Time (s): cpu = 00:03:23 ; elapsed = 00:02:32 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17ae33e50

Time (s): cpu = 00:03:23 ; elapsed = 00:02:32 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17ae33e50

Time (s): cpu = 00:03:25 ; elapsed = 00:02:34 . Memory (MB): peak = 4559.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.526 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1992eacfc

Time (s): cpu = 00:03:28 ; elapsed = 00:02:37 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a00042f7

Time (s): cpu = 00:03:29 ; elapsed = 00:02:37 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a00042f7

Time (s): cpu = 00:03:29 ; elapsed = 00:02:38 . Memory (MB): peak = 4559.445 ; gain = 0.000
Ending Placer Task | Checksum: 13fcba03a

Time (s): cpu = 00:03:29 ; elapsed = 00:02:38 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:34 ; elapsed = 00:02:40 . Memory (MB): peak = 4559.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 4559.445 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4559.445 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.652 | TNS=-74.548 |
Phase 1 Physical Synthesis Initialization | Checksum: a32d020f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.652 | TNS=-74.548 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: a32d020f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.652 | TNS=-74.548 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.599 | TNS=-74.390 |
INFO: [Physopt 32-81] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.598 | TNS=-74.387 |
INFO: [Physopt 32-81] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.594 | TNS=-74.374 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6].  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2_reg[6]
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado[0]_i_2_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado[0]_i_2
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_0_in__0[0]. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.535 | TNS=-74.315 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado[0]_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado[0]_i_3
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_0_in__0[0]. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.475 | TNS=-74.255 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado1_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34
INFO: [Physopt 32-134] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.464 | TNS=-74.222 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.443 | TNS=-74.159 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.440 | TNS=-74.150 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.430 | TNS=-74.120 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.429 | TNS=-74.117 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.421 | TNS=-74.093 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.420 | TNS=-74.090 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_1_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_1
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_17_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_17
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_1_n_0. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_1_comp.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.415 | TNS=-74.075 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.413 | TNS=-74.069 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_n_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_8_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_8
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.413 | TNS=-74.069 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.411 | TNS=-74.063 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_3
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.399 | TNS=-74.027 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.395 | TNS=-74.015 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_7_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_7
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry_i_5_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry_i_5
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_7_n_0. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_7_comp.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.388 | TNS=-73.994 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_5_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_5
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.384 | TNS=-73.982 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__3_n_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.380 | TNS=-73.970 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_5_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_5
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.377 | TNS=-73.961 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__1_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.376 | TNS=-73.958 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.373 | TNS=-73.949 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.371 | TNS=-73.943 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_4_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_4
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_25_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_25
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_4_n_0. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_4_comp.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.362 | TNS=-73.916 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_7_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_7
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_24_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_24
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_7_n_0. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_7_comp.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.361 | TNS=-73.913 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_5_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_5
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_20_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_20
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.361 | TNS=-73.913 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_11_n_0. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_11_comp.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.361 | TNS=-73.913 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_2_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_2
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_18_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_18
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.358 | TNS=-73.904 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_18_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_18
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.356 | TNS=-73.898 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_3_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_3
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.356 | TNS=-73.898 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_8_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_8
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry_i_19_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry_i_19
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_8_n_0. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_8_comp.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.354 | TNS=-73.892 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_2_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_2
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_25_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_25
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_2_n_0. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_2_comp.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.354 | TNS=-73.892 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6].  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2_reg[6]
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado1_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_1_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_1_comp
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.354 | TNS=-73.892 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.353 | TNS=-73.889 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_n_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_2_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_2
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__2_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_1_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_1
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.351 | TNS=-73.883 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_1_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_1
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.350 | TNS=-73.880 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__1_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.348 | TNS=-73.874 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_1_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_1
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado5[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_ALU.ALU_OUT<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_M_DATA.V_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_MULTIPLIER.V<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_PREADD_DATA.A2A1<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_32_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado2__1034_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_31_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_322_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_30_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_29_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_28_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_302_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_27_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_26_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_25_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_278_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_24_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_267_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_23_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_22_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_21_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_20_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_18_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_17_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_16_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_15_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_198_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.345 | TNS=-73.865 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_14_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_12_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_11_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_10_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_9_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado2__9_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado2__9_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_8_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_8
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.318 | TNS=-73.784 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado2__9_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_8_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_8
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_34_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_34
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_A_B_DATA.A2_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.318 | TNS=-73.784 |
Phase 3 Critical Path Optimization | Checksum: a32d020f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.318 | TNS=-73.784 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6].  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2_reg[6]
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado1_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34
INFO: [Physopt 32-134] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_n_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__1_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_1_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_1
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22
INFO: [Physopt 32-710] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_1_n_0. Critical path length was reduced through logic transformation on cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_1_comp.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.318 | TNS=-73.784 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__2_n_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_7_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_7
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.312 | TNS=-73.766 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.311 | TNS=-73.763 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_5_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_5
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__4_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_20_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_20
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.311 | TNS=-73.763 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_8_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_8
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.309 | TNS=-73.757 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.307 | TNS=-73.751 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_8_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_8
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_8_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_8
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry_i_5_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.307 | TNS=-73.751 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_19_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_19
INFO: [Physopt 32-572] Net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_n_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.304 | TNS=-73.742 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_5_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_5
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.302 | TNS=-73.736 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_19_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_19
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__2_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__1_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.301 | TNS=-73.733 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6].  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2_reg[6]
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado1_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/i__carry_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__590_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_8_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_8
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_n_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__1_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_2_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_2
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__300_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.295 | TNS=-73.715 |
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.293 | TNS=-73.709 |
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_5_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_5
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__4_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_7_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_7
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.288 | TNS=-73.694 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__514_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__2_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__400_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__2_n_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__1_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.284 | TNS=-73.682 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_3_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_3
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.283 | TNS=-73.679 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__3_n_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__2_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.281 | TNS=-73.673 |
INFO: [Physopt 32-663] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__2_i_4_n_0.  Re-placed instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__2_i_4
INFO: [Physopt 32-735] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.281 | TNS=-73.673 |
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_8_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_8
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__101_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_18_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_18
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado5[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado3__1_carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_ALU.ALU_OUT<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_M_DATA.V_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_MULTIPLIER.V<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_PREADD_DATA.A2A1<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_32_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado2__1034_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_31_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_322_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_30_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_29_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_28_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_302_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_27_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_26_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_25_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_278_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_24_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_267_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_23_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_22_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_21_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_20_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_18_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_17_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_16_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_15_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_14_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_12_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_11_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_10_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_9_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado2__9_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado2__9_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_8_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_8
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_34_n_0.  Did not re-place instance system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_34
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/DSP_A_B_DATA.A2_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.281 | TNS=-73.673 |
Phase 4 Critical Path Optimization | Checksum: a32d020f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 4559.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4559.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-16.281 | TNS=-73.673 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.371  |          0.875  |            9  |              0  |                    58  |           0  |           2  |  00:00:25  |
|  Total          |          0.371  |          0.875  |            9  |              0  |                    58  |           0  |           3  |  00:00:25  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4559.445 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: a32d020f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
624 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 4559.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4559.445 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7d18dbe ConstDB: 0 ShapeSum: 9249b454 RouteDB: 2bb04055

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: df1dec34

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 4559.445 ; gain = 0.000
Post Restoration Checksum: NetGraph: b12ab10a NumContArr: 301f4f64 Constraints: 8e14233a Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16f5e23a8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16f5e23a8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16f5e23a8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d6493e74

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 271061518

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.839| TNS=-61.647| WHS=-0.059 | THS=-31.533|

Phase 2 Router Initialization | Checksum: 25ee4f7e3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 4559.445 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25559
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18296
  Number of Partially Routed Nets     = 7263
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ea5f39a4

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7430
 Number of Nodes with overlaps = 1057
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.197| TNS=-121.649| WHS=-0.037 | THS=-1.464 |

Phase 4.1 Global Iteration 0 | Checksum: 272d64aec

Time (s): cpu = 00:02:38 ; elapsed = 00:01:53 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1435
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.295| TNS=-115.942| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22222f938

Time (s): cpu = 00:03:10 ; elapsed = 00:02:20 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1589
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.666| TNS=-119.832| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 138c51949

Time (s): cpu = 00:03:37 ; elapsed = 00:02:42 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 138c51949

Time (s): cpu = 00:03:37 ; elapsed = 00:02:42 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d24f626f

Time (s): cpu = 00:03:44 ; elapsed = 00:02:47 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.295| TNS=-115.942| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 30cb9e3e7

Time (s): cpu = 00:03:46 ; elapsed = 00:02:48 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 30cb9e3e7

Time (s): cpu = 00:03:46 ; elapsed = 00:02:48 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 30cb9e3e7

Time (s): cpu = 00:03:47 ; elapsed = 00:02:48 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e0993064

Time (s): cpu = 00:03:52 ; elapsed = 00:02:51 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.214| TNS=-110.378| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2b8735321

Time (s): cpu = 00:03:52 ; elapsed = 00:02:51 . Memory (MB): peak = 4559.445 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2b8735321

Time (s): cpu = 00:03:52 ; elapsed = 00:02:51 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.49672 %
  Global Horizontal Routing Utilization  = 5.16745 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.7736%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.1422%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.6923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.4615%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2547343a0

Time (s): cpu = 00:03:52 ; elapsed = 00:02:52 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2547343a0

Time (s): cpu = 00:03:52 ; elapsed = 00:02:52 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2547343a0

Time (s): cpu = 00:03:55 ; elapsed = 00:02:55 . Memory (MB): peak = 4559.445 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-18.214| TNS=-110.378| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2547343a0

Time (s): cpu = 00:03:55 ; elapsed = 00:02:55 . Memory (MB): peak = 4559.445 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-18.207 | TNS=-109.865 | WHS=0.010 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 2547343a0

Time (s): cpu = 00:04:11 ; elapsed = 00:03:04 . Memory (MB): peak = 4559.445 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-18.207 | TNS=-109.865 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -18.201. Path group: clk_pl_0. Processed net: system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado__0[0].
INFO: [Physopt 32-952] Improved path group WNS = -18.149. Path group: clk_pl_0. Processed net: system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado__0[2].
INFO: [Physopt 32-952] Improved path group WNS = -18.143. Path group: clk_pl_0. Processed net: system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado__0[0].
INFO: [Physopt 32-952] Improved path group WNS = -18.052. Path group: clk_pl_0. Processed net: system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado__0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/estado__0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/slv_reg2[5].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-18.052 | TNS=-109.401 | WHS=0.010 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 283012d24

Time (s): cpu = 00:04:18 ; elapsed = 00:03:10 . Memory (MB): peak = 4559.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-18.052 | TNS=-109.401 | WHS=0.010 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 283012d24

Time (s): cpu = 00:04:18 ; elapsed = 00:03:10 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:18 ; elapsed = 00:03:10 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
653 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:25 ; elapsed = 00:03:15 . Memory (MB): peak = 4559.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/a.fernandes/Documents/DASD-20211122T083924Z-001/DASD/MaquetaFinal/ProyectoMaquetaFinal/maquetaFinal_v2/maquetaFinal_v2.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
665 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out input system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out input system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out input system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL20 input system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL2_reg input system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL50 input system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL50/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL5_reg input system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL5_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL60 input system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL60/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL6_reg input system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL6_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out output system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0 output system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0__0 output system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0__1 output system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL10 output system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL20 output system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL33 output system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL33/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL33__0 output system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL33__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL40 output system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL50 output system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL51 output system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL51/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL60 output system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out multiplier stage system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0 multiplier stage system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0__0 multiplier stage system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0__1 multiplier stage system_i/MY_IP_SERVO_0/U0/MY_IP_SERVO_v1_0_S00_AXI_inst/my_servo_llamada/pwm_tope0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL10 multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL1_reg multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL20 multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL2_reg multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL33 multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL33/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL33__0 multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL33__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL40 multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL4_reg multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL4_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL50 multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL51 multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL5_reg multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL5_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL60 multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL6_reg multiplier stage system_i/PID_IP_0/U0/PID_IP_v1_0_S00_AXI_inst/PID_VHDL_ILHADA/CAL6_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell system_i/MYIP_MOTORDC_DIR_0/U0/MYIP_MOTORDC_DIR_v1_0_S00_AXI_inst/MOTORDC_DIR_llamada/p_1_out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 363 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 231 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
684 Infos, 51 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4559.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 22 12:58:40 2021...
