Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jun 23 00:07:43 2018
| Host         : DESKTOP-O4D08CK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file register_loader_control_sets_placed.rpt
| Design       : register_loader
| Device       : xc7a35ti
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            2 |
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              72 |           31 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+-------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+---------------+-------------------------+------------------+----------------+
|  DB1/out2[0]         |               | DB1/CD/counter_reg[0]_0 |                1 |              1 |
|  DB0/next_state      |               |                         |                1 |              3 |
|  DB1/next_state      |               |                         |                2 |              3 |
|  CLK100MHZ_IBUF_BUFG | DB0/E[0]      | DB1/CD/counter_reg[0]_0 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG |               | DB1/CD/counter_reg[0]_0 |               31 |             72 |
+----------------------+---------------+-------------------------+------------------+----------------+


