/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:03:46 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_moca_gpio.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:48p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_GPIO_H__
#define BCHP_MOCA_GPIO_H__

/***************************************************************************
 *MOCA_GPIO - MOCA_GPIO registers
 ***************************************************************************/
#define BCHP_MOCA_GPIO_REG_GPIO_OUT_DATA         0x002a1000 /* GPIO Data Output Register */
#define BCHP_MOCA_GPIO_REG_GPIO_IN_DATA          0x002a1004 /* GPIO Data Input Register */
#define BCHP_MOCA_GPIO_REG_GPIO_OUT_DIR          0x002a1008 /* GPIO Data Direction Register */
#define BCHP_MOCA_GPIO_REG_GPIO_INT_EN           0x002a100c /* GPIO Interrupt Enable Register */
#define BCHP_MOCA_GPIO_REG_GPIO_INT_PEDGE        0x002a1010 /* GPIO Input Edge Polarity Register */
#define BCHP_MOCA_GPIO_REG_INT_STATUS            0x002a1014 /* GPIO Interrupt Status Register */
#define BCHP_MOCA_GPIO_REG_AUX_SEL               0x002a1018 /* GPIO Auxiliary Select Register */

/***************************************************************************
 *REG_GPIO_OUT_DATA - GPIO Data Output Register
 ***************************************************************************/
/* MOCA_GPIO :: REG_GPIO_OUT_DATA :: out [31:00] */
#define BCHP_MOCA_GPIO_REG_GPIO_OUT_DATA_out_MASK                  0xffffffff
#define BCHP_MOCA_GPIO_REG_GPIO_OUT_DATA_out_SHIFT                 0

/***************************************************************************
 *REG_GPIO_IN_DATA - GPIO Data Input Register
 ***************************************************************************/
/* MOCA_GPIO :: REG_GPIO_IN_DATA :: in [31:00] */
#define BCHP_MOCA_GPIO_REG_GPIO_IN_DATA_in_MASK                    0xffffffff
#define BCHP_MOCA_GPIO_REG_GPIO_IN_DATA_in_SHIFT                   0

/***************************************************************************
 *REG_GPIO_OUT_DIR - GPIO Data Direction Register
 ***************************************************************************/
/* MOCA_GPIO :: REG_GPIO_OUT_DIR :: dir [31:00] */
#define BCHP_MOCA_GPIO_REG_GPIO_OUT_DIR_dir_MASK                   0xffffffff
#define BCHP_MOCA_GPIO_REG_GPIO_OUT_DIR_dir_SHIFT                  0

/***************************************************************************
 *REG_GPIO_INT_EN - GPIO Interrupt Enable Register
 ***************************************************************************/
/* MOCA_GPIO :: REG_GPIO_INT_EN :: ie [31:00] */
#define BCHP_MOCA_GPIO_REG_GPIO_INT_EN_ie_MASK                     0xffffffff
#define BCHP_MOCA_GPIO_REG_GPIO_INT_EN_ie_SHIFT                    0

/***************************************************************************
 *REG_GPIO_INT_PEDGE - GPIO Input Edge Polarity Register
 ***************************************************************************/
/* MOCA_GPIO :: REG_GPIO_INT_PEDGE :: pedge [31:00] */
#define BCHP_MOCA_GPIO_REG_GPIO_INT_PEDGE_pedge_MASK               0xffffffff
#define BCHP_MOCA_GPIO_REG_GPIO_INT_PEDGE_pedge_SHIFT              0

/***************************************************************************
 *REG_INT_STATUS - GPIO Interrupt Status Register
 ***************************************************************************/
/* MOCA_GPIO :: REG_INT_STATUS :: is [31:00] */
#define BCHP_MOCA_GPIO_REG_INT_STATUS_is_MASK                      0xffffffff
#define BCHP_MOCA_GPIO_REG_INT_STATUS_is_SHIFT                     0

/***************************************************************************
 *REG_AUX_SEL - GPIO Auxiliary Select Register
 ***************************************************************************/
/* MOCA_GPIO :: REG_AUX_SEL :: sel [31:00] */
#define BCHP_MOCA_GPIO_REG_AUX_SEL_sel_MASK                        0xffffffff
#define BCHP_MOCA_GPIO_REG_AUX_SEL_sel_SHIFT                       0

#endif /* #ifndef BCHP_MOCA_GPIO_H__ */

/* End of File */
