
uart.elf:     file format elf32-littlearm

Disassembly of section .text:

00000000 <main>:
   0:	e1a0c00d 	mov	ip, sp
   4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   8:	e24cb004 	sub	fp, ip, #4	; 0x4
   c:	e24dd004 	sub	sp, sp, #4	; 0x4
  10:	e3a03061 	mov	r3, #97	; 0x61
  14:	e54b300d 	strb	r3, [fp, #-13]
  18:	eb000020 	bl	a0 <uart0_init>
  1c:	e55b300d 	ldrb	r3, [fp, #-13]
  20:	e1a00003 	mov	r0, r3
  24:	eb000053 	bl	178 <putchar>
  28:	eafffffb 	b	1c <main+0x1c>

0000002c <_start>:
  2c:	e3a00453 	mov	r0, #1392508928	; 0x53000000
  30:	e3a01000 	mov	r1, #0	; 0x0
  34:	e5801000 	str	r1, [r0]
  38:	e3a00313 	mov	r0, #1275068416	; 0x4c000000
  3c:	e3e01000 	mvn	r1, #0	; 0x0
  40:	e5801000 	str	r1, [r0]
  44:	e59f0044 	ldr	r0, [pc, #68]	; 90 <.text+0x90>
  48:	e3a01005 	mov	r1, #5	; 0x5
  4c:	e5801000 	str	r1, [r0]
  50:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  54:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
  58:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  5c:	e59f0030 	ldr	r0, [pc, #48]	; 94 <.text+0x94>
  60:	e59f1030 	ldr	r1, [pc, #48]	; 98 <.text+0x98>
  64:	e5801000 	str	r1, [r0]
  68:	e3a01000 	mov	r1, #0	; 0x0
  6c:	e5910000 	ldr	r0, [r1]
  70:	e5811000 	str	r1, [r1]
  74:	e5912000 	ldr	r2, [r1]
  78:	e1510002 	cmp	r1, r2
  7c:	e59fd018 	ldr	sp, [pc, #24]	; 9c <.text+0x9c>
  80:	03a0da01 	moveq	sp, #4096	; 0x1000
  84:	05810000 	streq	r0, [r1]
  88:	ebffffdc 	bl	0 <main>

0000008c <halt>:
  8c:	eafffffe 	b	8c <halt>
  90:	4c000014 	stcmi	0, cr0, [r0], {20}
  94:	4c000004 	stcmi	0, cr0, [r0], {4}
  98:	0005c011 	andeq	ip, r5, r1, lsl r0
  9c:	40001000 	andmi	r1, r0, r0

000000a0 <uart0_init>:
  a0:	e1a0c00d 	mov	ip, sp
  a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  a8:	e24cb004 	sub	fp, ip, #4	; 0x4
  ac:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  b0:	e2822070 	add	r2, r2, #112	; 0x70
  b4:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  b8:	e2833070 	add	r3, r3, #112	; 0x70
  bc:	e5933000 	ldr	r3, [r3]
  c0:	e3c330f0 	bic	r3, r3, #240	; 0xf0
  c4:	e5823000 	str	r3, [r2]
  c8:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  cc:	e2822070 	add	r2, r2, #112	; 0x70
  d0:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  d4:	e2833070 	add	r3, r3, #112	; 0x70
  d8:	e5933000 	ldr	r3, [r3]
  dc:	e38330a0 	orr	r3, r3, #160	; 0xa0
  e0:	e5823000 	str	r3, [r2]
  e4:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  e8:	e2822078 	add	r2, r2, #120	; 0x78
  ec:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  f0:	e2833078 	add	r3, r3, #120	; 0x78
  f4:	e5933000 	ldr	r3, [r3]
  f8:	e203300c 	and	r3, r3, #12	; 0xc
  fc:	e5823000 	str	r3, [r2]
 100:	e3a02245 	mov	r2, #1342177284	; 0x50000004
 104:	e3a03245 	mov	r3, #1342177284	; 0x50000004
 108:	e5933000 	ldr	r3, [r3]
 10c:	e3833005 	orr	r3, r3, #5	; 0x5
 110:	e5823000 	str	r3, [r2]
 114:	e3a02245 	mov	r2, #1342177284	; 0x50000004
 118:	e3a03245 	mov	r3, #1342177284	; 0x50000004
 11c:	e5933000 	ldr	r3, [r3]
 120:	e3c33b02 	bic	r3, r3, #2048	; 0x800
 124:	e5823000 	str	r3, [r2]
 128:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 12c:	e2833028 	add	r3, r3, #40	; 0x28
 130:	e3a0201a 	mov	r2, #26	; 0x1a
 134:	e5832000 	str	r2, [r3]
 138:	e3a02205 	mov	r2, #1342177280	; 0x50000000
 13c:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 140:	e5933000 	ldr	r3, [r3]
 144:	e3c33020 	bic	r3, r3, #32	; 0x20
 148:	e5823000 	str	r3, [r2]
 14c:	e3a02205 	mov	r2, #1342177280	; 0x50000000
 150:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 154:	e5933000 	ldr	r3, [r3]
 158:	e3c33004 	bic	r3, r3, #4	; 0x4
 15c:	e5823000 	str	r3, [r2]
 160:	e3a02205 	mov	r2, #1342177280	; 0x50000000
 164:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 168:	e5933000 	ldr	r3, [r3]
 16c:	e3833003 	orr	r3, r3, #3	; 0x3
 170:	e5823000 	str	r3, [r2]
 174:	e89da800 	ldmia	sp, {fp, sp, pc}

00000178 <putchar>:
 178:	e1a0c00d 	mov	ip, sp
 17c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 180:	e24cb004 	sub	fp, ip, #4	; 0x4
 184:	e24dd004 	sub	sp, sp, #4	; 0x4
 188:	e50b0010 	str	r0, [fp, #-16]
 18c:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 190:	e2833020 	add	r3, r3, #32	; 0x20
 194:	e51b2010 	ldr	r2, [fp, #-16]
 198:	e5c32000 	strb	r2, [r3]
 19c:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 1a0:	e2833010 	add	r3, r3, #16	; 0x10
 1a4:	e5933000 	ldr	r3, [r3]
 1a8:	e2033004 	and	r3, r3, #4	; 0x4
 1ac:	e3530000 	cmp	r3, #0	; 0x0
 1b0:	1a000000 	bne	1b8 <putchar+0x40>
 1b4:	eafffff8 	b	19c <putchar+0x24>
 1b8:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

000001bc <getchar>:
 1bc:	e1a0c00d 	mov	ip, sp
 1c0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 1c4:	e24cb004 	sub	fp, ip, #4	; 0x4
 1c8:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 1cc:	e2833010 	add	r3, r3, #16	; 0x10
 1d0:	e5933000 	ldr	r3, [r3]
 1d4:	e2033001 	and	r3, r3, #1	; 0x1
 1d8:	e3530000 	cmp	r3, #0	; 0x0
 1dc:	1a000000 	bne	1e4 <getchar+0x28>
 1e0:	eafffff8 	b	1c8 <getchar+0xc>
 1e4:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 1e8:	e2833024 	add	r3, r3, #36	; 0x24
 1ec:	e5d33000 	ldrb	r3, [r3]
 1f0:	e20330ff 	and	r3, r3, #255	; 0xff
 1f4:	e1a00003 	mov	r0, r3
 1f8:	e89da800 	ldmia	sp, {fp, sp, pc}

000001fc <puts>:
 1fc:	e1a0c00d 	mov	ip, sp
 200:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 204:	e24cb004 	sub	fp, ip, #4	; 0x4
 208:	e24dd008 	sub	sp, sp, #8	; 0x8
 20c:	e50b0010 	str	r0, [fp, #-16]
 210:	e3a03000 	mov	r3, #0	; 0x0
 214:	e50b3014 	str	r3, [fp, #-20]
 218:	e51b3010 	ldr	r3, [fp, #-16]
 21c:	e5d33000 	ldrb	r3, [r3]
 220:	e3530000 	cmp	r3, #0	; 0x0
 224:	0a000007 	beq	248 <puts+0x4c>
 228:	e51b3010 	ldr	r3, [fp, #-16]
 22c:	e5d33000 	ldrb	r3, [r3]
 230:	e1a00003 	mov	r0, r3
 234:	ebffffcf 	bl	178 <putchar>
 238:	e51b3010 	ldr	r3, [fp, #-16]
 23c:	e2833001 	add	r3, r3, #1	; 0x1
 240:	e50b3010 	str	r3, [fp, #-16]
 244:	eafffff3 	b	218 <puts+0x1c>
 248:	e24bd00c 	sub	sp, fp, #12	; 0xc
 24c:	e89da800 	ldmia	sp, {fp, sp, pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0	; 0x0
   4:	4728203a 	undefined
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  10:	47000035 	smladxmi	r0, r5, r0, r0
  14:	203a4343 	eorcss	r4, sl, r3, asr #6
  18:	554e4728 	strplb	r4, [lr, #-1832]
  1c:	2e332029 	cdpcs	0, 3, cr2, cr3, cr9, {1}
  20:	00352e34 	eoreqs	r2, r5, r4, lsr lr
