Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 23 22:35:10 2021
| Host         : LAPTOP-ALP3JTLN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcku040
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    78 |
|    Minimum number of control sets                        |    78 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    78 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             371 |          112 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             166 |           77 |
| Yes          | No                    | No                     |            1506 |          377 |
| Yes          | No                    | Yes                    |              14 |            6 |
| Yes          | Yes                   | No                     |             223 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                             |                              Enable Signal                             |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/readflage_reg[1][0] | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/SR[0]                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_back_wrap_0/inst/uart_back/u1/E[0]                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_in_0/inst/u2/status0                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u10/overfp_mask[6]                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u10/carryreg[6]_i_1_n_0           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_back_wrap_0/inst/uart_back/u1/txd0                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u10/underfp_mask[6]               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                          | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                             |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u10/overfp_maskreg[6]_i_1_n_0     |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/p_1_out0                       |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/proc_sys_reset_0/U0/mb_reset                                                |                6 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/readflage_reg[0][0]                 |                5 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u10/underfp_mask[22]              |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u10/underfp_mask[14]              |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u10/carryreg[14]_i_1_n_0          |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u10/carryreg[22]_i_1_n_0          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u10/SR[0]                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_back_wrap_0/inst/uart_back/u1/txbuf                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/FDRE_inst_1[0]      | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/FDRE_inst_0[0]                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/outm_reg[1]_1[0]       |                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_in_0/inst/u2/rdata[7]_i_1_n_0                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_in_0/inst/u2/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1     |                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_in_0/inst/u2/status_reg[1]_1                           |                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_in_0/inst/u2/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0     |                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_in_0/inst/u2/status_reg[0]_0                           |                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_in_0/inst/u2/p_1_in                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                   |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_man24__0[23]         |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u9/p_ans_assumed_lreg[15]_i_1_n_0 |                7 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/fpustalle_reg[1][0] | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/SR[0]                               |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/FDRE_inst[0]        |                                                                                        |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/E[0]                | design_1_i/proc_sys_reset_0/U0/mb_reset                                                |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/valid                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                   |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/SR[0]                          |               16 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant1_24                       |               11 |             24 |
|  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[6]_0[0] |                                                                        |                                                                                        |                9 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[16][31]_i_1_n_0 |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_in_0/inst/u2/counter[0]_i_2_n_0                        | design_1_i/uart_in_0/inst/u2/counter[0]_i_1_n_0                                        |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[2][31]_i_1_n_0  |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[3][31]_i_1_n_0  |                                                                                        |               27 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[12][31]_i_1_n_0 |                                                                                        |               27 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[5][31]_i_1_n_0  |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[31][31]_i_1_n_0 |                                                                                        |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[10][31]_i_1_n_0 |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[13][31]_i_1_n_0 |                                                                                        |               25 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[22][31]_i_1_n_0 |                                                                                        |               28 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[23][31]_i_1_n_0 |                                                                                        |               25 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[20][31]_i_1_n_0 |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[17][31]_i_1_n_0 |                                                                                        |               24 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[18][31]_i_1_n_0 |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[1][31]_i_1_n_0  |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[24][31]_i_1_n_0 |                                                                                        |               25 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[0][31]_i_1_n_0  |                                                                                        |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[26][31]_i_1_n_0 |                                                                                        |               25 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[28][31]_i_1_n_0 |                                                                                        |               23 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[29][31]_i_1_n_0 |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[25][31]_i_1_n_0 |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[7][31]_i_1_n_0  |                                                                                        |               27 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[8][31]_i_1_n_0  |                                                                                        |               28 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[9][31]_i_1_n_0  |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[11][31]_i_1_n_0 |                                                                                        |               23 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[15][31]_i_1_n_0 |                                                                                        |               29 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[21][31]_i_1_n_0 |                                                                                        |               23 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[14][31]_i_1_n_0 |                                                                                        |               24 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[30][31]_i_1_n_0 |                                                                                        |               28 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[6][31]_i_1_n_0  |                                                                                        |               27 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[4][31]_i_1_n_0  |                                                                                        |               24 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[27][31]_i_1_n_0 |                                                                                        |               27 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_back_wrap_0/inst/uart_back/u1/sel                      | design_1_i/uart_back_wrap_0/inst/uart_back/u1/counter[0]_i_1_n_0                       |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf[19][31]_i_1_n_0 |                                                                                        |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/uart_back_wrap_0/inst/uart_back/u1/tx_busy_reg_0[0]         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                   |                6 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/q[13]_i_3_0         | design_1_i/proc_sys_reset_0/U0/mb_reset                                                |               31 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/rf3flagw_reg[0]_0      |                                                                                        |               10 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/p_0_in              |                                                                                        |                6 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/fpustalle_reg[0][0] |                                                                                        |               79 |            127 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/outm[31]_i_1_n_0      |                                                                                        |               94 |            301 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                        |                                                                                        |              104 |            343 |
+----------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+


