# Reading pref.tcl
# do Flip_Flop_D_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/Flip_Flop_D.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:34 on May 12,2021
# vcom -reportprogress 300 -93 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/Flip_Flop_D.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Flip_Flop_D
# -- Compiling architecture comportamento_Flip_Flop_D of Flip_Flop_D
# End time: 16:58:34 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/Flip_Flop_Serie.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:34 on May 12,2021
# vcom -reportprogress 300 -93 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/Flip_Flop_Serie.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Flip_Flop_Serie
# -- Compiling architecture comportamento_FF_Serie of Flip_Flop_Serie
# End time: 16:58:34 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/teste_bench_FF_Serie.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:05 on May 12,2021
# vcom -reportprogress 300 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/teste_bench_FF_Serie.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teste_bench_FF_Serie
# -- Compiling architecture funcionamento_FF_Serie of teste_bench_FF_Serie
# End time: 16:59:06 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.teste_bench_ff_serie
# vsim -gui -l msim_transcript work.teste_bench_ff_serie 
# Start time: 16:59:18 on May 12,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teste_bench_ff_serie(funcionamento_ff_serie)
# Loading work.flip_flop_serie(comportamento_ff_serie)
# Loading work.flip_flop_d(comportamento_flip_flop_d)
add wave -position insertpoint  \
sim:/teste_bench_ff_serie/FF_Serie/clock \
sim:/teste_bench_ff_serie/FF_Serie/D \
sim:/teste_bench_ff_serie/FF_Serie/Q \
sim:/teste_bench_ff_serie/FF_Serie/Q2 \
sim:/teste_bench_ff_serie/FF_Serie/Q1 \
sim:/teste_bench_ff_serie/FF_Serie/Q0
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
restart
add wave -position insertpoint  \
sim:/teste_bench_ff_serie/clock_tb \
sim:/teste_bench_ff_serie/D_tb \
sim:/teste_bench_ff_serie/Q_tb
