srcscan starts
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "D:/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "D:/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module MuxKey (VERI-9002)
INFO: analyzing module MuxKeyInternal (VERI-9002)
C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/ACTL.sv(21): INFO: Compiling verilog file "C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/defines.sv" included at line 21. (VERI-9003)
C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/ACTL.sv(21): INFO: back to file 'C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/ACTL.sv' (VERI-2320)
INFO: analyzing module ACTL (VERI-9002)
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module CCTL (VERI-9002)
INFO: analyzing module CSR (VERI-9002)
C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/Control.sv(21): INFO: Compiling verilog file "C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/defines.sv" included at line 21. (VERI-9003)
C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/Control.sv(21): INFO: back to file 'C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/Control.sv' (VERI-2320)
INFO: analyzing module Control (VERI-9002)
C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/IMMGEN.sv(21): INFO: Compiling verilog file "C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/defines.sv" included at line 21. (VERI-9003)
C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/IMMGEN.sv(21): INFO: back to file 'C:/Users/KTD/Desktop/JYD2025_Contest -rv32i-error/digital_twin.srcs/sources_1/imports/new/IMMGEN.sv' (VERI-2320)
INFO: analyzing module IMMGEN (VERI-9002)
INFO: analyzing module Mask (VERI-9002)
INFO: analyzing module NPC (VERI-9002)
INFO: analyzing module PC (VERI-9002)
INFO: analyzing module RF (VERI-9002)
INFO: analyzing module counter (VERI-9002)
INFO: analyzing module display_seg (VERI-9002)
INFO: analyzing module dram_driver (VERI-9002)
INFO: analyzing module myCPU (VERI-9002)
INFO: analyzing module perip_bridge (VERI-9002)
INFO: analyzing module seg7 (VERI-9002)
INFO: analyzing module student_top (VERI-9002)
INFO: analyzing module twin_controller (VERI-9002)
INFO: analyzing module uart (VERI-9002)
INFO: analyzing module top (VERI-9002)
srcscan exits with return value 0
