Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(18): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 18
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(19): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 19
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(20): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 20
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(21): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 21
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(23): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 23
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(24): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 24
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(25): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 25
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(26): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 26
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(27): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 27
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(28): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 28
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(29): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 29
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(30): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 30
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(32): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 32
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(33): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 33
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(34): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 34
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(35): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 35
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(36): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 36
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(37): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 37
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(38): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 38
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(39): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 39
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(40): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 40
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(42): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 42
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(43): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 43
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(44): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 44
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(45): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 45
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(46): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 46
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(47): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 47
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(48): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 48
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(49): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 49
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(50): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 50
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(51): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 51
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(54): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 54
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(55): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 55
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(56): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 56
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(57): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 57
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(59): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 59
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(60): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 60
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(61): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 61
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(62): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 62
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(63): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 63
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(64): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 64
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(65): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 65
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(66): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 66
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(67): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 67
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(68): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 68
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(69): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 69
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(70): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 70
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(71): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 71
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(72): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 72
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(73): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 73
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(74): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 74
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(75): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 75
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(76): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 76
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(77): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 77
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(78): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 78
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(79): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 79
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(80): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 80
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(82): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 82
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(83): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 83
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(84): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 84
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(85): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 85
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(86): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 86
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(88): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 88
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(89): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 89
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(90): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 90
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(91): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 91
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(92): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 92
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(93): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 93
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(94): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 94
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(96): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 96
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(97): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 97
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(98): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 98
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(99): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 99
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(100): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 100
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(103): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 103
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(104): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 104
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(105): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 105
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(106): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 106
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(107): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 107
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(110): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 110
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(113): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 113
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(114): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 114
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(115): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 115
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(116): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 116
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(117): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 117
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(118): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 118
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(127): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 127
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(128): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 128
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(129): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 129
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(130): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 130
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(131): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 131
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(132): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 132
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(133): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 133
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(134): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 134
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(135): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 135
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(136): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 136
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(139): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 139
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(140): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 140
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(141): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 141
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(142): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 142
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(143): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 143
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(144): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 144
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(145): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 145
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(146): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 146
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(147): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 147
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(148): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 148
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(149): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 149
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(150): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 150
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(151): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 151
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(152): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 152
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(153): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 153
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(154): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 154
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(157): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 157
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(158): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 158
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(159): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 159
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(160): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 160
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(162): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 162
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(163): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 163
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(164): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 164
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(165): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 165
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(166): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 166
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(167): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 167
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(168): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 168
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(169): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 169
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(170): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 170
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(171): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 171
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(172): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 172
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(173): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 173
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(174): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 174
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(175): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 175
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(176): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 176
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(177): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 177
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(178): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 178
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(179): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 179
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(180): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 180
Warning (10273): Verilog HDL warning at riscv_tracer_defines.sv(181): extended using "x" or "z" File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 181
Info (10281): Verilog HDL Declaration information at riscv_prefetch_L0_buffer.sv(64): object "VALID" differs only in case from object "valid" in the same scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_prefetch_L0_buffer.sv Line: 64
