// Seed: 4248868938
module module_0;
  tri id_1 = -1;
  assign module_1.id_1 = 0;
  assign id_1 = $signed(22);
  ;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input wor   id_2
);
  logic id_4;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output logic [7:0] id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout reg id_12;
  inout wire id_11;
  inout wire id_10;
  inout logic [7:0] id_9;
  output wire id_8;
  output wire id_7;
  inout wor id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_17[1] = ~-1;
  uwire id_22;
  logic [7:0] id_23;
  always_latch begin : LABEL_0
    if (1) id_12 <= 1 && 1;
  end
  wire id_24;
  generate
    assign id_12 = id_19;
  endgenerate
  wire id_25;
  assign id_9[-1'h0*1] = -1 ? ~id_9 : id_1;
  wire id_26;
  wire id_27;
  ;
  always @(posedge id_13 ^ 1'h0 ^ 1 << id_14 ^ 1 ^ -1 or id_23) $unsigned(55);
  ;
  always @(-1'd0 or posedge 1) begin : LABEL_1
    id_12 <= ~-1;
  end
  module_0 modCall_1 ();
  wire id_28, id_29;
  assign id_6  = -1;
  assign id_22 = id_19 ? 1 : 1;
endmodule
