
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define PVT' --

-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../hdl/loopback/loopback.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:73.4-82.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:167.4-253.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:290.4-522.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:274.4-750.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:116.4-147.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../hdl/loopback/loopback.v
Parsing Verilog input from `../hdl/loopback/loopback.v' to AST representation.
Generating RTLIL representation for module `\loopback'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top loopback; write_json output/loopback/loopback.json' --

9. Executing SYNTH_ICE40 pass.

9.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

9.2. Executing HIERARCHY pass (managing design hierarchy).

9.2.1. Analyzing design hierarchy..
Top module:  \loopback
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

9.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

9.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:73.4-82.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:167.4-253.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

9.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:116.4-147.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

9.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:274.4-750.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

9.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:290.4-522.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

9.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc'.

9.2.8. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

9.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:116.4-147.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

9.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:274.4-750.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

9.2.11. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

9.2.12. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler

9.2.13. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 8 unused modules.

9.3. Executing PROC pass (convert processes to netlists).

9.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1192 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1185 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1181 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1174 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1171 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1168 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1165 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1162 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1154 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1147 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1143 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1136 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1133 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1130 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1127 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1124 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../hdl/loopback/loopback.v:69$944 in module loopback.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$940 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$2265 in module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:290$1830 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:258$1828 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:235$1815 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 104 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:274$2418 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:244$2416 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:380$2407 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:349$2368 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:335$2364 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:302$2348 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:287$2343 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:196$2329 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:164$2313 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:116$2283 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:98$2281 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:167$1416 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:134$1406 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:86$1383 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:73$1373 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:57$1371 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:106$1356 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:106$1356 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:86$1354 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:68$1344 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 1 dead cases.

9.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 114 assignments to connections.

9.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1180'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1173'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1170'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1167'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1164'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1161'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1159'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1157'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1153'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1146'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1142'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1135'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1132'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1129'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1126'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1123'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1121'.
  Set init value: \Q = 1'0
Found init rule in `\loopback.$proc$../hdl/loopback/loopback.v:49$951'.
  Set init value: \rstn_sync = 2'00

9.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1192'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1181'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1171'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1165'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1154'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1143'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1133'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1127'.
Found async reset \rstn in `\loopback.$proc$../hdl/loopback/loopback.v:69$944'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
Found async reset \rstn_i in `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2265'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1815'.
Found async reset \rstn_i in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2407'.
Found async reset \rstn_i in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2364'.
Found async reset \rstn_i in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2348'.
Found async reset \rstn_i in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2343'.
Found async reset \rstn_i in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2329'.
Found async reset \rstn_i in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2313'.
Found async reset \rstn_i in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2281'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1383'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1371'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1344'.

9.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1195'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1191'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1181'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1180'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1174'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1173'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1170'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1168'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1167'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1165'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1164'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1162'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1161'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1160'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1159'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1158'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1157'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1154'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1153'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1147'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1146'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1143'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1142'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1136'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1135'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1133'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1132'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1130'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1129'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1127'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1126'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1124'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1123'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1122'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1121'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1120'.
Creating decoders for process `\loopback.$proc$../hdl/loopback/loopback.v:49$951'.
Creating decoders for process `\loopback.$proc$../hdl/loopback/loopback.v:69$944'.
     1/2: $0\usb_dp_pu_q[0:0]
     2/2: $0\up_cnt[21:0]
Creating decoders for process `\loopback.$proc$../hdl/loopback/loopback.v:55$943'.
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2265'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
     1/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.$result[7:0]$1933 [7]
     2/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.$result[7:0]$1933 [5]
     3/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.$result[7:0]$1933 [4]
     4/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.$result[7:0]$1933 [3]
     5/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.$result[7:0]$1933 [2]
     6/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.$result[7:0]$1933 [1]
     7/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.$result[7:0]$1933 [0]
     8/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.$result[7:0]$1930 [7]
     9/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.$result[7:0]$1930 [4]
    10/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.$result[7:0]$1930 [3]
    11/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.$result[7:0]$1930 [2]
    12/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.$result[7:0]$1930 [1]
    13/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.$result[7:0]$1930 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$2228
    17/285: $8\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$2224
    18/285: $7\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$2220
    19/285: $6\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$2216
    20/285: $5\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$2212
    21/285: $4\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$2208
    22/285: $3\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$2204
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$2167
    39/285: $8\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$2163
    40/285: $7\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$2159
    41/285: $6\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$2155
    42/285: $5\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$2151
    43/285: $4\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$2147
    44/285: $3\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$2143
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:441$1799[15:0]$2133
    48/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:441$1798[15:0]$2132
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:441$1799[15:0]$2130
    51/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:441$1798[15:0]$2129
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:432$1797[15:0]$2118
    56/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:432$1796[15:0]$2117
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:441$1799[15:0]$2110
    59/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:441$1798[15:0]$2109
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:432$1797[15:0]$2108
    64/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:432$1796[15:0]$2107
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2104
    68/285: $10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100
    69/285: $9\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2096
    70/285: $8\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2092
    71/285: $7\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2088
    72/285: $6\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2084
    73/285: $5\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2080
    74/285: $4\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2076
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:441$1799[15:0]$2073
    77/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:441$1798[15:0]$2072
    78/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:432$1797[15:0]$2071
    79/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:432$1796[15:0]$2070
    80/285: $3\crc16$func$../../../usb_cdc/sie.v:429$1795.i[3:0]$2069
    81/285: $3\crc16$func$../../../usb_cdc/sie.v:429$1795.crc[15:0]$2068
    82/285: $3\crc16$func$../../../usb_cdc/sie.v:429$1795.data[7:0]$2067
    83/285: $3\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2066
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.$result[7:0]$1933 [6]
    90/285: $9\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2059
    91/285: $8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055
    92/285: $7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051
    93/285: $6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047
    94/285: $5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043
    95/285: $4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039
    96/285: $3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2024
   124/285: $13\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2020
   125/285: $12\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2016
   126/285: $11\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2012
   127/285: $10\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2008
   128/285: $9\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2004
   129/285: $8\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2000
   130/285: $7\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1996
   131/285: $6\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1992
   132/285: $5\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1988
   133/285: $4\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1984
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1793.i[2:0]$1981
   142/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1793.$result[4:0]$1979 [3]
   143/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1793.$result[4:0]$1979 [2]
   144/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1793.$result[4:0]$1979 [1]
   145/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1793.$result[4:0]$1979 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1793.data[4:0]$1980
   148/285: $3\crc5$func$../../../usb_cdc/sie.v:395$1792.i[3:0]$1978
   149/285: $3\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1976
   150/285: $3\crc5$func$../../../usb_cdc/sie.v:395$1792.data[10:0]$1977
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.$result[7:0]$1930 [5]
   153/285: $3\rev5$func$../../../usb_cdc/sie.v:395$1793.$result[4:0]$1979 [4]
   154/285: $10\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$2171
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:362$1791[15:0]$1962
   160/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:362$1790[15:0]$1961
   161/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:362$1791[15:0]$1957
   162/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:362$1790[15:0]$1956
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:362$1791[15:0]$1943
   171/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:362$1790[15:0]$1942
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:362$1791[15:0]$1941
   175/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:362$1790[15:0]$1940
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.i[3:0]$1935
   184/285: $2\rev8$func$../../../usb_cdc/sie.v:513$1803.data[7:0]$1934
   185/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.$result[7:0]$1930 [6]
   186/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.i[3:0]$1932
   187/285: $2\rev8$func$../../../usb_cdc/sie.v:508$1802.data[7:0]$1931
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../../usb_cdc/sie.v:502$1801.i[3:0]$1929
   190/285: $2\crc16$func$../../../usb_cdc/sie.v:502$1801.crc[15:0]$1928
   191/285: $2\crc16$func$../../../usb_cdc/sie.v:502$1801.data[7:0]$1927
   192/285: $2\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$1926
   193/285: $2\crc16$func$../../../usb_cdc/sie.v:452$1800.i[3:0]$1925
   194/285: $2\crc16$func$../../../usb_cdc/sie.v:452$1800.crc[15:0]$1924
   195/285: $2\crc16$func$../../../usb_cdc/sie.v:452$1800.data[7:0]$1923
   196/285: $2\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$1922
   197/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:441$1799[15:0]$1921
   198/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:441$1798[15:0]$1920
   199/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:432$1797[15:0]$1919
   200/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:432$1796[15:0]$1918
   201/285: $2\crc16$func$../../../usb_cdc/sie.v:429$1795.i[3:0]$1917
   202/285: $2\crc16$func$../../../usb_cdc/sie.v:429$1795.crc[15:0]$1916
   203/285: $2\crc16$func$../../../usb_cdc/sie.v:429$1795.data[7:0]$1915
   204/285: $2\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$1914
   205/285: $2\crc16$func$../../../usb_cdc/sie.v:423$1794.i[3:0]$1913
   206/285: $2\crc16$func$../../../usb_cdc/sie.v:423$1794.crc[15:0]$1912
   207/285: $2\crc16$func$../../../usb_cdc/sie.v:423$1794.data[7:0]$1911
   208/285: $2\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$1910
   209/285: $2\rev5$func$../../../usb_cdc/sie.v:395$1793.i[2:0]$1909
   210/285: $2\rev5$func$../../../usb_cdc/sie.v:395$1793.data[4:0]$1908
   211/285: $2\rev5$func$../../../usb_cdc/sie.v:395$1793.$result[4:0]$1907
   212/285: $2\crc5$func$../../../usb_cdc/sie.v:395$1792.i[3:0]$1906
   213/285: $2\crc5$func$../../../usb_cdc/sie.v:395$1792.data[10:0]$1905
   214/285: $2\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1904
   215/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:362$1791[15:0]$1903
   216/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:362$1790[15:0]$1902
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2063
   226/285: $10\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$2232
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../../usb_cdc/sie.v:513$1803.i[3:0]$1901
   236/285: $1\rev8$func$../../../usb_cdc/sie.v:513$1803.data[7:0]$1900
   237/285: $1\rev8$func$../../../usb_cdc/sie.v:513$1803.$result[7:0]$1899
   238/285: $1\rev8$func$../../../usb_cdc/sie.v:508$1802.i[3:0]$1898
   239/285: $1\rev8$func$../../../usb_cdc/sie.v:508$1802.data[7:0]$1897
   240/285: $1\rev8$func$../../../usb_cdc/sie.v:508$1802.$result[7:0]$1896
   241/285: $1\crc16$func$../../../usb_cdc/sie.v:502$1801.i[3:0]$1895
   242/285: $1\crc16$func$../../../usb_cdc/sie.v:502$1801.crc[15:0]$1894
   243/285: $1\crc16$func$../../../usb_cdc/sie.v:502$1801.data[7:0]$1893
   244/285: $1\crc16$func$../../../usb_cdc/sie.v:502$1801.$result[15:0]$1892
   245/285: $1\crc16$func$../../../usb_cdc/sie.v:452$1800.i[3:0]$1891
   246/285: $1\crc16$func$../../../usb_cdc/sie.v:452$1800.crc[15:0]$1890
   247/285: $1\crc16$func$../../../usb_cdc/sie.v:452$1800.data[7:0]$1889
   248/285: $1\crc16$func$../../../usb_cdc/sie.v:452$1800.$result[15:0]$1888
   249/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:441$1799[15:0]$1887
   250/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:441$1798[15:0]$1886
   251/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:432$1797[15:0]$1885
   252/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:432$1796[15:0]$1884
   253/285: $1\crc16$func$../../../usb_cdc/sie.v:429$1795.i[3:0]$1883
   254/285: $1\crc16$func$../../../usb_cdc/sie.v:429$1795.crc[15:0]$1882
   255/285: $1\crc16$func$../../../usb_cdc/sie.v:429$1795.data[7:0]$1881
   256/285: $1\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$1880
   257/285: $1\crc16$func$../../../usb_cdc/sie.v:423$1794.i[3:0]$1879
   258/285: $1\crc16$func$../../../usb_cdc/sie.v:423$1794.crc[15:0]$1878
   259/285: $1\crc16$func$../../../usb_cdc/sie.v:423$1794.data[7:0]$1877
   260/285: $1\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$1876
   261/285: $1\rev5$func$../../../usb_cdc/sie.v:395$1793.i[2:0]$1875
   262/285: $1\rev5$func$../../../usb_cdc/sie.v:395$1793.data[4:0]$1874
   263/285: $1\rev5$func$../../../usb_cdc/sie.v:395$1793.$result[4:0]$1873
   264/285: $1\crc5$func$../../../usb_cdc/sie.v:395$1792.i[3:0]$1872
   265/285: $1\crc5$func$../../../usb_cdc/sie.v:395$1792.data[10:0]$1871
   266/285: $1\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1870
   267/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:362$1791[15:0]$1869
   268/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:362$1790[15:0]$1868
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1815'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
     1/216: $8\out_toggle_reset[0:0]
     2/216: $8\in_toggle_reset[0:0]
     3/216: $8\dev_state_dd[1:0]
     4/216: $7\in_toggle_reset[0:0]
     5/216: $7\out_toggle_reset[0:0]
     6/216: $6\out_toggle_reset[0:0]
     7/216: $6\in_toggle_reset[0:0]
     8/216: $7\dev_state_dd[1:0]
     9/216: $6\dev_state_dd[1:0]
    10/216: $5\dev_state_dd[1:0]
    11/216: $5\addr_dd[6:0]
    12/216: $5\out_toggle_reset[0:0]
    13/216: $5\in_toggle_reset[0:0]
    14/216: $4\out_toggle_reset[0:0]
    15/216: $4\in_toggle_reset[0:0]
    16/216: $4\addr_dd[6:0]
    17/216: $4\dev_state_dd[1:0]
    18/216: $15\in_valid[0:0]
    19/216: $4\in_zlp[0:0]
    20/216: $29\state_d[2:0]
    21/216: $28\state_d[2:0]
    22/216: $18\byte_cnt_d[6:0]
    23/216: $27\state_d[2:0]
    24/216: $26\state_d[2:0]
    25/216: $14\in_valid[0:0]
    26/216: $14\in_data[7:0]
    27/216: $17\byte_cnt_d[6:0]
    28/216: $16\byte_cnt_d[6:0]
    29/216: $13\in_valid[0:0]
    30/216: $13\in_data[7:0]
    31/216: $25\state_d[2:0]
    32/216: $24\state_d[2:0]
    33/216: $23\state_d[2:0]
    34/216: $12\in_valid[0:0]
    35/216: $12\in_data[7:0]
    36/216: $15\byte_cnt_d[6:0]
    37/216: $14\byte_cnt_d[6:0]
    38/216: $11\in_valid[0:0]
    39/216: $11\in_data[7:0]
    40/216: $22\state_d[2:0]
    41/216: $13\byte_cnt_d[6:0]
    42/216: $10\in_valid[0:0]
    43/216: $10\in_data[7:0]
    44/216: $21\state_d[2:0]
    45/216: $20\state_d[2:0]
    46/216: $19\state_d[2:0]
    47/216: $9\in_valid[0:0]
    48/216: $9\in_data[7:0]
    49/216: $12\byte_cnt_d[6:0]
    50/216: $11\byte_cnt_d[6:0]
    51/216: $18\state_d[2:0]
    52/216: $17\state_d[2:0]
    53/216: $8\in_valid[0:0]
    54/216: $8\in_data[7:0]
    55/216: $10\byte_cnt_d[6:0]
    56/216: $9\byte_cnt_d[6:0]
    57/216: $16\state_d[2:0]
    58/216: $15\state_d[2:0]
    59/216: $7\in_valid[0:0]
    60/216: $7\in_data[7:0]
    61/216: $8\byte_cnt_d[6:0]
    62/216: $14\state_d[2:0]
    63/216: $13\state_d[2:0]
    64/216: $6\in_valid[0:0]
    65/216: $6\in_data[7:0]
    66/216: $7\byte_cnt_d[6:0]
    67/216: $5\in_valid[0:0]
    68/216: $5\in_data[7:0]
    69/216: $6\byte_cnt_d[6:0]
    70/216: $12\state_d[2:0]
    71/216: $11\state_d[2:0]
    72/216: $4\in_valid[0:0]
    73/216: $4\in_data[7:0]
    74/216: $5\byte_cnt_d[6:0]
    75/216: $10\state_d[2:0]
    76/216: $9\state_d[2:0]
    77/216: $8\state_d[2:0]
    78/216: $7\state_d[2:0]
    79/216: $6\state_d[2:0]
    80/216: $67\req_d[3:0]
    81/216: $66\req_d[3:0]
    82/216: $65\req_d[3:0]
    83/216: $10\max_length_d[6:0]
    84/216: $9\max_length_d[6:0]
    85/216: $64\req_d[3:0]
    86/216: $63\req_d[3:0]
    87/216: $62\req_d[3:0]
    88/216: $61\req_d[3:0]
    89/216: $8\max_length_d[6:0]
    90/216: $60\req_d[3:0]
    91/216: $59\req_d[3:0]
    92/216: $58\req_d[3:0]
    93/216: $7\max_length_d[6:0]
    94/216: $57\req_d[3:0]
    95/216: $56\req_d[3:0]
    96/216: $55\req_d[3:0]
    97/216: $54\req_d[3:0]
    98/216: $6\max_length_d[6:0]
    99/216: $53\req_d[3:0]
   100/216: $52\req_d[3:0]
   101/216: $51\req_d[3:0]
   102/216: $50\req_d[3:0]
   103/216: $49\req_d[3:0]
   104/216: $48\req_d[3:0]
   105/216: $47\req_d[3:0]
   106/216: $46\req_d[3:0]
   107/216: $45\req_d[3:0]
   108/216: $44\req_d[3:0]
   109/216: $43\req_d[3:0]
   110/216: $42\req_d[3:0]
   111/216: $41\req_d[3:0]
   112/216: $40\req_d[3:0]
   113/216: $39\req_d[3:0]
   114/216: $38\req_d[3:0]
   115/216: $37\req_d[3:0]
   116/216: $36\req_d[3:0]
   117/216: $35\req_d[3:0]
   118/216: $34\req_d[3:0]
   119/216: $33\req_d[3:0]
   120/216: $32\req_d[3:0]
   121/216: $31\req_d[3:0]
   122/216: $30\req_d[3:0]
   123/216: $29\req_d[3:0]
   124/216: $28\req_d[3:0]
   125/216: $8\dev_state_d[1:0]
   126/216: $27\req_d[3:0]
   127/216: $7\dev_state_d[1:0]
   128/216: $26\req_d[3:0]
   129/216: $25\req_d[3:0]
   130/216: $24\req_d[3:0]
   131/216: $7\addr_d[6:0]
   132/216: $23\req_d[3:0]
   133/216: $22\req_d[3:0]
   134/216: $21\req_d[3:0]
   135/216: $20\req_d[3:0]
   136/216: $6\dev_state_d[1:0]
   137/216: $6\addr_d[6:0]
   138/216: $19\req_d[3:0]
   139/216: $18\req_d[3:0]
   140/216: $17\req_d[3:0]
   141/216: $16\req_d[3:0]
   142/216: $15\req_d[3:0]
   143/216: $14\req_d[3:0]
   144/216: $13\req_d[3:0]
   145/216: $12\req_d[3:0]
   146/216: $11\req_d[3:0]
   147/216: $10\req_d[3:0]
   148/216: $9\req_d[3:0]
   149/216: $8\req_d[3:0]
   150/216: $7\req_d[3:0]
   151/216: $6\req_d[3:0]
   152/216: $5\req_d[3:0]
   153/216: $5\rec_d[1:0]
   154/216: $5\in_dir_d[0:0]
   155/216: $5\in_endp_d[0:0]
   156/216: $5\dev_state_d[1:0]
   157/216: $5\max_length_d[6:0]
   158/216: $5\addr_d[6:0]
   159/216: $4\in_endp_d[0:0]
   160/216: $4\dev_state_d[1:0]
   161/216: $4\req_d[3:0]
   162/216: $4\rec_d[1:0]
   163/216: $4\in_dir_d[0:0]
   164/216: $4\max_length_d[6:0]
   165/216: $4\addr_d[6:0]
   166/216: $4\byte_cnt_d[6:0]
   167/216: $5\state_d[2:0]
   168/216: $3\out_toggle_reset[0:0]
   169/216: $3\in_toggle_reset[0:0]
   170/216: $3\in_valid[0:0]
   171/216: $3\in_zlp[0:0]
   172/216: $3\in_data[7:0]
   173/216: $3\in_endp_d[0:0]
   174/216: $3\addr_dd[6:0]
   175/216: $3\dev_state_dd[1:0]
   176/216: $3\dev_state_d[1:0]
   177/216: $3\req_d[3:0]
   178/216: $3\rec_d[1:0]
   179/216: $3\in_dir_d[0:0]
   180/216: $3\max_length_d[6:0]
   181/216: $3\byte_cnt_d[6:0]
   182/216: $4\state_d[2:0]
   183/216: $3\addr_d[6:0]
   184/216: $3\state_d[2:0]
   185/216: $2\out_toggle_reset[0:0]
   186/216: $2\in_toggle_reset[0:0]
   187/216: $2\in_valid[0:0]
   188/216: $2\in_zlp[0:0]
   189/216: $2\in_data[7:0]
   190/216: $2\in_endp_d[0:0]
   191/216: $2\addr_dd[6:0]
   192/216: $2\dev_state_dd[1:0]
   193/216: $2\dev_state_d[1:0]
   194/216: $2\req_d[3:0]
   195/216: $2\rec_d[1:0]
   196/216: $2\in_dir_d[0:0]
   197/216: $2\max_length_d[6:0]
   198/216: $2\byte_cnt_d[6:0]
   199/216: $2\addr_d[6:0]
   200/216: $2\state_d[2:0]
   201/216: $1\state_d[2:0]
   202/216: $1\out_toggle_reset[0:0]
   203/216: $1\in_toggle_reset[0:0]
   204/216: $1\in_valid[0:0]
   205/216: $1\in_zlp[0:0]
   206/216: $1\in_data[7:0]
   207/216: $1\in_endp_d[0:0]
   208/216: $1\addr_dd[6:0]
   209/216: $1\dev_state_dd[1:0]
   210/216: $1\dev_state_d[1:0]
   211/216: $1\req_d[3:0]
   212/216: $1\rec_d[1:0]
   213/216: $1\in_dir_d[0:0]
   214/216: $1\max_length_d[6:0]
   215/216: $1\byte_cnt_d[6:0]
   216/216: $1\addr_d[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_qq[1:0]
     4/11: $0\dev_state_q[1:0]
     5/11: $0\req_q[3:0]
     6/11: $0\rec_q[1:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2407'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
     1/18: $5$lookahead\in_fifo_q$2367[71:0]$2392
     2/18: $5$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2280[71:0]$2391
     3/18: $5$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2279[71:0]$2390
     4/18: $4$lookahead\in_fifo_q$2367[71:0]$2388
     5/18: $4$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2280[71:0]$2387
     6/18: $4$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2279[71:0]$2386
     7/18: $3$lookahead\in_fifo_q$2367[71:0]$2384
     8/18: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2280[71:0]$2383
     9/18: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2279[71:0]$2382
    10/18: $2$lookahead\in_fifo_q$2367[71:0]$2379
    11/18: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2280[71:0]$2378
    12/18: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2279[71:0]$2377
    13/18: $1$lookahead\in_fifo_q$2367[71:0]$2375
    14/18: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2280[71:0]$2374
    15/18: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2279[71:0]$2373
    16/18: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    17/18: $0\delay_in_cnt_q[1:0]
    18/18: $0\in_last_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2364'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2348'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2343'.
     1/1: $0\genblk1.u_gtex4_async_data.data_rstn_sq[1:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2329'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2313'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2278[71:0]$2297
     5/23: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2277[71:0]$2296
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2278[71:0]$2291
    14/23: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2277[71:0]$2290
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2278[71:0]$2288
    21/23: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2277[71:0]$2287
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2281'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1416'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
     1/7: $0\rx_valid_fq[0:0]
     2/7: $0\rx_valid_rq[0:0]
     3/7: $0\reset_cnt_q[5:0]
     4/7: $0\rx_state_q[2:0]
     5/7: $0\nrzi_q[3:0]
     6/7: $0\stuffing_cnt_q[2:0]
     7/7: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1383'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1373'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1371'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1356'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1344'.
     1/1: $0\clk_cnt_q[1:0]

9.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:362$1790' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:362$1791' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:395$1792.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:395$1792.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:395$1792.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:395$1793.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:395$1793.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:395$1793.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$1794.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$1794.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$1794.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:423$1794.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$1795.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$1795.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$1795.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:429$1795.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:432$1796' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:432$1797' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:441$1798' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:441$1799' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$1800.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$1800.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$1800.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:452$1800.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$1801.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$1801.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$1801.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:502$1801.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:508$1802.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:508$1802.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:508$1802.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:513$1803.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:513$1803.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:513$1803.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_data' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_zlp' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_valid' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\out_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_state_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_fifo_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_dd' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_nak_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:140$2277' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:140$2278' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1416'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1416'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1416'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1416'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1416'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1373'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1356'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1356'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1356'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1356'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1356'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1356'.

9.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1192'.
  created $adff cell `$procdff$12306' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1185'.
  created $dff cell `$procdff$12307' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1181'.
  created $adff cell `$procdff$12308' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1174'.
  created $dff cell `$procdff$12309' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1171'.
  created $adff cell `$procdff$12310' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1168'.
  created $dff cell `$procdff$12311' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1165'.
  created $adff cell `$procdff$12312' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1162'.
  created $dff cell `$procdff$12313' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1160'.
  created $dff cell `$procdff$12314' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1158'.
  created $dff cell `$procdff$12315' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1154'.
  created $adff cell `$procdff$12316' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1147'.
  created $dff cell `$procdff$12317' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1143'.
  created $adff cell `$procdff$12318' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1136'.
  created $dff cell `$procdff$12319' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1133'.
  created $adff cell `$procdff$12320' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1130'.
  created $dff cell `$procdff$12321' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1127'.
  created $adff cell `$procdff$12322' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1124'.
  created $dff cell `$procdff$12323' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1122'.
  created $dff cell `$procdff$12324' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1120'.
  created $dff cell `$procdff$12325' with positive edge clock.
Creating register for signal `\loopback.\up_cnt' using process `\loopback.$proc$../hdl/loopback/loopback.v:69$944'.
  created $adff cell `$procdff$12326' with positive edge clock and negative level reset.
Creating register for signal `\loopback.\usb_dp_pu_q' using process `\loopback.$proc$../hdl/loopback/loopback.v:69$944'.
  created $adff cell `$procdff$12327' with positive edge clock and negative level reset.
Creating register for signal `\loopback.\rstn_sync' using process `\loopback.$proc$../hdl/loopback/loopback.v:55$943'.
  created $dff cell `$procdff$12328' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
  created $adff cell `$procdff$12329' with positive edge clock and negative level reset.
Creating register for signal `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.\rstn_sq' using process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2265'.
  created $adff cell `$procdff$12330' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12331' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12332' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12333' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12334' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12335' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12336' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12337' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12338' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12339' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
  created $adff cell `$procdff$12340' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1815'.
  created $adff cell `$procdff$12341' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1815'.
  created $adff cell `$procdff$12342' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1815'.
  created $adff cell `$procdff$12343' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12344' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12345' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12346' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12347' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12348' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12349' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12350' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12351' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12352' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12353' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
  created $adff cell `$procdff$12354' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2407'.
  created $adff cell `$procdff$12355' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2407'.
  created $adff cell `$procdff$12356' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_fifo_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
  created $adff cell `$procdff$12357' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_last_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
  created $adff cell `$procdff$12358' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\delay_in_cnt_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
  created $adff cell `$procdff$12359' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
  created $adff cell `$procdff$12360' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:363$2279' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
  created $adff cell `$procdff$12361' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:363$2280' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
  created $adff cell `$procdff$12362' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$lookahead\in_fifo_q$2367' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
  created $adff cell `$procdff$12363' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2364'.
  created $adff cell `$procdff$12364' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_first_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2348'.
  created $adff cell `$procdff$12365' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_full_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2348'.
  created $adff cell `$procdff$12366' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\delay_out_cnt_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2348'.
  created $adff cell `$procdff$12367' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2348'.
  created $adff cell `$procdff$12368' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2348'.
  created $adff cell `$procdff$12369' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.data_rstn_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2343'.
  created $adff cell `$procdff$12370' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_first_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2329'.
  created $adff cell `$procdff$12371' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_first_qq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2329'.
  created $adff cell `$procdff$12372' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_state_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2313'.
  created $adff cell `$procdff$12373' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_req_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2313'.
  created $adff cell `$procdff$12374' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_valid_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2313'.
  created $adff cell `$procdff$12375' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_state_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2281'.
  created $adff cell `$procdff$12376' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_fifo_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2281'.
  created $adff cell `$procdff$12377' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2281'.
  created $adff cell `$procdff$12378' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_qq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2281'.
  created $adff cell `$procdff$12379' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_nak_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2281'.
  created $adff cell `$procdff$12380' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
  created $adff cell `$procdff$12381' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
  created $adff cell `$procdff$12382' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
  created $adff cell `$procdff$12383' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
  created $adff cell `$procdff$12384' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\reset_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
  created $adff cell `$procdff$12385' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
  created $adff cell `$procdff$12386' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
  created $adff cell `$procdff$12387' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1383'.
  created $adff cell `$procdff$12388' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1371'.
  created $adff cell `$procdff$12389' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1371'.
  created $adff cell `$procdff$12390' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
  created $adff cell `$procdff$12391' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
  created $adff cell `$procdff$12392' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
  created $adff cell `$procdff$12393' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
  created $adff cell `$procdff$12394' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
  created $adff cell `$procdff$12395' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
  created $adff cell `$procdff$12396' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1344'.
  created $adff cell `$procdff$12397' with positive edge clock and negative level reset.

9.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1195'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1192'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1192'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1191'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1185'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1185'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1181'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1181'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1180'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1174'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1174'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1173'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1171'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1170'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1168'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1168'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1167'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1165'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1164'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1162'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1162'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1161'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1160'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1160'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1159'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1158'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1157'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1154'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1154'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1153'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1147'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1147'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1146'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1143'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1143'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1142'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1136'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1136'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1135'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1133'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1132'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1130'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1130'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1129'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1127'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1126'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1124'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1124'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1123'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1122'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1122'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1121'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1120'.
Removing empty process `loopback.$proc$../hdl/loopback/loopback.v:49$951'.
Found and cleaned up 2 empty switches in `\loopback.$proc$../hdl/loopback/loopback.v:69$944'.
Removing empty process `loopback.$proc$../hdl/loopback/loopback.v:69$944'.
Removing empty process `loopback.$proc$../hdl/loopback/loopback.v:55$943'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$940'.
Removing empty process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2265'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:290$1830'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:258$1828'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1815'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:235$1815'.
Found and cleaned up 104 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:274$2418'.
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:244$2416'.
Found and cleaned up 1 empty switch in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2407'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:380$2407'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:349$2368'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:335$2364'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2348'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:302$2348'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:287$2343'.
Found and cleaned up 5 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2329'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:196$2329'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2313'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:164$2313'.
Found and cleaned up 5 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:116$2283'.
Found and cleaned up 1 empty switch in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2281'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:98$2281'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1416'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:167$1416'.
Found and cleaned up 5 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:134$1406'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1383'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:86$1383'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1373'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:73$1373'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:57$1371'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1356'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1356'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1354'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1344'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1344'.
Cleaned up 272 empty switches.

9.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
Optimizing module prescaler.
Optimizing module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~156 debug messages>
Optimizing module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
<suppressed ~60 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~22 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

9.4. Executing FLATTEN pass (flatten design).
Deleting now unused module prescaler.
Deleting now unused module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Deleting now unused module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~7 debug messages>

9.5. Executing TRIBUF pass.

9.6. Executing DEMINOUT pass (demote inout ports to input or output).

9.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~24 debug messages>

9.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 464 unused cells and 3268 unused wires.
<suppressed ~479 debug messages>

9.9. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

9.10. Executing OPT pass (performing simple optimizations).

9.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~2640 debug messages>
Removed a total of 880 cells.

9.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11092: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11095: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7398.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7945.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7948.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8555.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9185.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10736.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5043.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5184.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5201.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5201.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11594.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6909.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6909.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6909.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6909.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11755.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6935.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6935.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6935.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6935.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6949.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6958.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6958.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6958.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6958.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11916.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6981.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6981.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6981.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6981.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11964.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7003.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7003.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7003.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7003.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12111.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7026.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7026.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7026.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7026.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12172.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11172.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12268.
Removed 1490 multiplexer ports.
<suppressed ~149 debug messages>

9.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5126: $auto$opt_reduce.cc:134:opt_mux$12401
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7937: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6913_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP }
    New ctrl vector for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7194: { }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6160: $auto$opt_reduce.cc:134:opt_mux$12403
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6176: $auto$opt_reduce.cc:134:opt_mux$12405
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6268: { $flatten\u_usb_cdc.\u_sie.$procmux$3062_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1820_Y $auto$opt_reduce.cc:134:opt_mux$12407 $flatten\u_usb_cdc.\u_sie.$procmux$2786_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3060: $auto$opt_reduce.cc:134:opt_mux$12409
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11847: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11289_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1398_Y $auto$opt_reduce.cc:134:opt_mux$12411 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12210: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12038_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11953_CMP $auto$opt_reduce.cc:134:opt_mux$12413 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12250: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12038_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11953_CMP $auto$opt_reduce.cc:134:opt_mux$12415 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7937: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6913_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP }
  Optimizing cells in module \loopback.
Performed a total of 11 changes.

9.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

9.10.6. Executing OPT_DFF pass (perform DFF optimizations).

9.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 2402 unused wires.
<suppressed ~3 debug messages>

9.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.10.9. Rerunning OPT passes. (Maybe there is more to do..)

9.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~161 debug messages>

9.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10145: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10114_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10073_CMP $auto$opt_reduce.cc:134:opt_mux$12419 $auto$opt_reduce.cc:134:opt_mux$12417 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10146_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7917: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7957: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7977: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8365: $auto$opt_reduce.cc:134:opt_mux$12421
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y $auto$opt_reduce.cc:134:opt_mux$12425 $auto$opt_reduce.cc:134:opt_mux$12423 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8851: $auto$opt_reduce.cc:134:opt_mux$12427
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9083: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2621_Y $auto$opt_reduce.cc:134:opt_mux$12429 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9356: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9207_CMP $auto$opt_reduce.cc:134:opt_mux$12431 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9729: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2621_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2619_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:737$2623_Y $auto$opt_reduce.cc:134:opt_mux$12433 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5531: { $flatten\u_usb_cdc.\u_sie.$procmux$5204_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5203_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12234: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1333_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11953_CMP $auto$opt_reduce.cc:134:opt_mux$12435 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12250: { $auto$opt_reduce.cc:134:opt_mux$12437 $auto$opt_reduce.cc:134:opt_mux$12413 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12426: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6913_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:737$2623_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2621_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2619_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12428: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6913_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:737$2623_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2619_Y }
  Optimizing cells in module \loopback.
Performed a total of 15 changes.

9.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

9.10.13. Executing OPT_DFF pass (perform DFF optimizations).

9.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.10.16. Rerunning OPT passes. (Maybe there is more to do..)

9.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~161 debug messages>

9.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.10.20. Executing OPT_DFF pass (perform DFF optimizations).

9.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.10.23. Finished OPT passes. (There is nothing left to do.)

9.11. Executing FSM pass (extract and optimize FSM).

9.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register loopback.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking loopback.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register loopback.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

9.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12376
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:135$2295_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:135$2294_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:135$2295_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:135$2294_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12345
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10582_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10004_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10708_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:634$2588_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2602_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:674$2606_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2604_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2585_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2579_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:602$2580_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:607$2582_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2420_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2420_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10004_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10563_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10582_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10708_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:235$2413_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10708_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:674$2606_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2604_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2602_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:634$2588_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2585_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:607$2582_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:602$2580_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2579_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10708_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10582_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10563_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10004_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2420_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:235$2413_Y }
  transition:      3'000 18'--------------0--- ->      3'000 9'100010000
  transition:      3'000 18'00------------1--- ->      3'000 9'100010000
  transition:      3'000 18'10------------1--- ->      3'010 9'100010100
  transition:      3'000 18'-1------------1--- ->      3'000 9'100010000
  transition:      3'100 18'--------------0--- ->      3'100 9'001011000
  transition:      3'100 18'00------------1--- ->      3'000 9'001010000
  transition:      3'100 18'10------------1--- ->      3'010 9'001010100
  transition:      3'100 18'-1------------1--- ->      3'000 9'001010000
  transition:      3'010 18'--------------0--- ->      3'010 9'000110100
  transition:      3'010 18'00----------0-1--0 ->      3'001 9'000110010
  transition:      3'010 18'00--------001-10-0 ->      3'011 9'000110110
  transition:      3'010 18'00--------101-10-0 ->      3'100 9'000111000
  transition:      3'010 18'00---------01-11-0 ->      3'011 9'000110110
  transition:      3'010 18'00---------11-1--0 ->      3'001 9'000110010
  transition:      3'010 18'00------------1--1 ->      3'010 9'000110100
  transition:      3'010 18'10------------1--- ->      3'010 9'000110100
  transition:      3'010 18'-1------------1--- ->      3'000 9'000110000
  transition:      3'001 18'--------------0--- ->      3'001 9'000000011
  transition:      3'001 18'00------------1--- ->      3'001 9'000000011
  transition:      3'001 18'10------------1--- ->      3'010 9'000000101
  transition:      3'001 18'-1------------1--- ->      3'001 9'000000011
  transition:      3'011 18'--------------0--- ->      3'011 9'010010110
  transition:      3'011 18'00------------1000 ->      3'100 9'010011000
  transition:      3'011 18'00------------1001 ->      3'011 9'010010110
  transition:      3'011 18'00------------101- ->      3'001 9'010010010
  transition:      3'011 18'00-00---0----011-0 ->      3'011 9'010010110
  transition:      3'011 18'00-00---0----011-1 ->      3'001 9'010010010
  transition:      3'011 18'00-00---1----0110- ->      3'100 9'010011000
  transition:      3'011 18'00-00---1----0111- ->      3'001 9'010010010
  transition:      3'011 18'00-------0---111-0 ->      3'011 9'010010110
  transition:      3'011 18'00-------0---111-1 ->      3'001 9'010010010
  transition:      3'011 18'00-------1---1110- ->      3'100 9'010011000
  transition:      3'011 18'00-------1---1111- ->      3'001 9'010010010
  transition:      3'011 18'00-1-000------11-- ->      3'001 9'010010010
  transition:      3'011 18'00-1-100------11-0 ->      3'011 9'010010110
  transition:      3'011 18'00-1-100------11-1 ->      3'001 9'010010010
  transition:      3'011 18'00-1--10------11-0 ->      3'011 9'010010110
  transition:      3'011 18'00-1--10------11-1 ->      3'001 9'010010010
  transition:      3'011 18'00-1---1------110- ->      3'100 9'010011000
  transition:      3'011 18'00-1---1------111- ->      3'001 9'010010010
  transition:      3'011 18'00--10-0------11-- ->      3'001 9'010010010
  transition:      3'011 18'00--11-0------11-0 ->      3'011 9'010010110
  transition:      3'011 18'00--11-0------11-1 ->      3'001 9'010010010
  transition:      3'011 18'00--1--1------110- ->      3'100 9'010011000
  transition:      3'011 18'00--1--1------111- ->      3'001 9'010010010
  transition:      3'011 18'10------------1--- ->      3'010 9'010010100
  transition:      3'011 18'-1------------1--- ->      3'000 9'010010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$12332
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5776_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$2786_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$2906_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1820_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3062_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1818_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3063_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1817_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5749_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5769_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:494$2201_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:464$2187_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:479$2192_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:429$2106_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:395$2027_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2028_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:401$2029_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:402$2030_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:336$1939_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5203_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5204_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:348$1954_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1817_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1818_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1820_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$2786_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$2906_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3062_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3063_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5749_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5769_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5776_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6177_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6181_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5204_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5203_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:494$2201_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:479$2192_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:464$2187_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:429$2106_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:402$2030_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:401$2029_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2028_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:395$2027_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:348$1954_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:336$1939_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$6181_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6177_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5776_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5769_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5749_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3063_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3062_CMP $flatten\u_usb_cdc.\u_sie.$procmux$2906_CMP $flatten\u_usb_cdc.\u_sie.$procmux$2786_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1820_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1818_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1817_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12384
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1396_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1398_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11289_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11714_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11838_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1399_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:182$1420_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:159$1414_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:213$1435_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:216$1436_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:185$1423_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:205$1431_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:123$1394_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:182$1422_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:186$1426_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:177$1419_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11838_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11714_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11289_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1398_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1396_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:123$1394_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1399_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:159$1414_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:177$1419_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:182$1420_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:182$1422_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:185$1423_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:186$1426_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:205$1431_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:213$1435_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:216$1436_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1396_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1398_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11289_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11714_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11838_CMP }
  transition:      3'000 12'0----------- ->      3'000 8'00000001
  transition:      3'000 12'1---0------- ->      3'000 8'00000001
  transition:      3'000 12'1---1------- ->      3'001 8'00001001
  transition:      3'100 12'0----------- ->      3'100 8'10100000
  transition:      3'100 12'1----------- ->      3'000 8'10000000
  transition:      3'010 12'0----------- ->      3'010 8'00010100
  transition:      3'010 12'1--0-0----00 ->      3'010 8'00010100
  transition:      3'010 12'1--0-0-0--01 ->      3'010 8'00010100
  transition:      3'010 12'1--0-0-1--01 ->      3'100 8'00100100
  transition:      3'010 12'1--0-0----1- ->      3'100 8'00100100
  transition:      3'010 12'10-1-0---0-- ->      3'100 8'00100100
  transition:      3'010 12'11-1-0---0-- ->      3'010 8'00010100
  transition:      3'010 12'1--1-0---1-- ->      3'011 8'00011100
  transition:      3'010 12'1----1------ ->      3'100 8'00100100
  transition:      3'001 12'0----------- ->      3'001 8'00001010
  transition:      3'001 12'1-----00---- ->      3'001 8'00001010
  transition:      3'001 12'1-----010--- ->      3'000 8'00000010
  transition:      3'001 12'1-----011--- ->      3'010 8'00010010
  transition:      3'001 12'1-----1----- ->      3'000 8'00000010
  transition:      3'011 12'0----------- ->      3'011 8'01011000
  transition:      3'011 12'1-0--------- ->      3'100 8'01100000
  transition:      3'011 12'1-1--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12391
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1357_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1335_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11953_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12038_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1333_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1365_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1333_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12038_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11953_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1335_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1357_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1365_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1333_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1335_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11953_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12038_CMP }
  transition:       2'00 4'-0-- ->       2'00 6'100000
  transition:       2'00 4'010- ->       2'00 6'100000
  transition:       2'00 4'110- ->       2'01 6'100100
  transition:       2'00 4'-11- ->       2'00 6'100000
  transition:       2'10 4'-0-- ->       2'10 6'001010
  transition:       2'10 4'-100 ->       2'10 6'001010
  transition:       2'10 4'0101 ->       2'11 6'001110
  transition:       2'10 4'1101 ->       2'10 6'001010
  transition:       2'10 4'-11- ->       2'10 6'001010
  transition:       2'01 4'-0-- ->       2'01 6'000101
  transition:       2'01 4'-100 ->       2'01 6'000101
  transition:       2'01 4'0101 ->       2'00 6'000001
  transition:       2'01 4'1101 ->       2'10 6'001001
  transition:       2'01 4'-11- ->       2'01 6'000101
  transition:       2'11 4'-0-- ->       2'11 6'011100
  transition:       2'11 4'-100 ->       2'11 6'011100
  transition:       2'11 4'-101 ->       2'00 6'010000
  transition:       2'11 4'-11- ->       2'11 6'011100

9.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12470' from module `\loopback'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12463' from module `\loopback'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12449' from module `\loopback'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12441' from module `\loopback'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10708_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12438' from module `\loopback'.

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 107 unused cells and 107 unused wires.
<suppressed ~113 debug messages>

9.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12438' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12441' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:296$2420_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10708_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12449' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5749_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5769_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12463' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12470' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

9.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12438' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12441' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12449' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12463' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12470' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

9.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12438' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12438 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:135$2295_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:135$2294_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12441' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$12441 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   17
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2579_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:602$2580_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:607$2582_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2585_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:634$2588_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2602_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2604_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:674$2606_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP
   15: \u_usb_cdc.u_sie.out_err_q
   16: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:235$2413_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10004_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10563_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10582_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 17'-------------0---   ->     0 4'0000
      1:     0 17'00-----------1---   ->     0 4'0000
      2:     0 17'-1-----------1---   ->     0 4'0000
      3:     0 17'10-----------1---   ->     2 4'0000
      4:     1 17'00-----------1---   ->     0 4'0100
      5:     1 17'-1-----------1---   ->     0 4'0100
      6:     1 17'-------------0---   ->     1 4'0100
      7:     1 17'10-----------1---   ->     2 4'0100
      8:     2 17'-1-----------1---   ->     0 4'0010
      9:     2 17'00-------101-10-0   ->     1 4'0010
     10:     2 17'00-----------1--1   ->     2 4'0010
     11:     2 17'-------------0---   ->     2 4'0010
     12:     2 17'10-----------1---   ->     2 4'0010
     13:     2 17'00---------0-1--0   ->     3 4'0010
     14:     2 17'00--------11-1--0   ->     3 4'0010
     15:     2 17'00-------001-10-0   ->     4 4'0010
     16:     2 17'00--------01-11-0   ->     4 4'0010
     17:     3 17'10-----------1---   ->     2 4'0001
     18:     3 17'-------------0---   ->     3 4'0001
     19:     3 17'00-----------1---   ->     3 4'0001
     20:     3 17'-1-----------1---   ->     3 4'0001
     21:     4 17'-1-----------1---   ->     0 4'1000
     22:     4 17'00-----------1000   ->     1 4'1000
     23:     4 17'0000---1----0110-   ->     1 4'1000
     24:     4 17'00------1---1110-   ->     1 4'1000
     25:     4 17'00-1--1------110-   ->     1 4'1000
     26:     4 17'001---1------110-   ->     1 4'1000
     27:     4 17'10-----------1---   ->     2 4'1000
     28:     4 17'0000---0----011-1   ->     3 4'1000
     29:     4 17'00------0---111-1   ->     3 4'1000
     30:     4 17'001-100------11-1   ->     3 4'1000
     31:     4 17'001--10------11-1   ->     3 4'1000
     32:     4 17'00-11-0------11-1   ->     3 4'1000
     33:     4 17'00-----------101-   ->     3 4'1000
     34:     4 17'0000---1----0111-   ->     3 4'1000
     35:     4 17'00------1---1111-   ->     3 4'1000
     36:     4 17'00-1--1------111-   ->     3 4'1000
     37:     4 17'001---1------111-   ->     3 4'1000
     38:     4 17'001-000------11--   ->     3 4'1000
     39:     4 17'00-10-0------11--   ->     3 4'1000
     40:     4 17'0000---0----011-0   ->     4 4'1000
     41:     4 17'00------0---111-0   ->     4 4'1000
     42:     4 17'001-100------11-0   ->     4 4'1000
     43:     4 17'001--10------11-0   ->     4 4'1000
     44:     4 17'00-11-0------11-0   ->     4 4'1000
     45:     4 17'00-----------1001   ->     4 4'1000
     46:     4 17'-------------0---   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12449' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$12449 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:336$1939_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:348$1954_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:395$2027_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2028_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:401$2029_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:402$2030_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:429$2106_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:464$2187_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:479$2192_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:494$2201_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5203_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5204_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1817_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:241$1818_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:242$1820_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$2786_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$2906_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3062_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3063_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$5776_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6177_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$6181_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12463' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12463 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   12
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:216$1436_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:213$1435_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:205$1431_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:186$1426_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:185$1423_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:182$1422_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:182$1420_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:177$1419_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:159$1414_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1399_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:123$1394_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11838_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11714_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11289_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1398_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:124$1396_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'1---0-------   ->     0 5'00001
      1:     0 12'0-----------   ->     0 5'00001
      2:     0 12'1---1-------   ->     3 5'00001
      3:     1 12'1-----------   ->     0 5'10000
      4:     1 12'0-----------   ->     1 5'10000
      5:     2 12'1--0-0-1--01   ->     1 5'00100
      6:     2 12'1--0-0----1-   ->     1 5'00100
      7:     2 12'10-1-0---0--   ->     1 5'00100
      8:     2 12'1----1------   ->     1 5'00100
      9:     2 12'1--0-0----00   ->     2 5'00100
     10:     2 12'1--0-0-0--01   ->     2 5'00100
     11:     2 12'11-1-0---0--   ->     2 5'00100
     12:     2 12'0-----------   ->     2 5'00100
     13:     2 12'1--1-0---1--   ->     4 5'00100
     14:     3 12'1-----010---   ->     0 5'00010
     15:     3 12'1-----1-----   ->     0 5'00010
     16:     3 12'1-----011---   ->     2 5'00010
     17:     3 12'1-----00----   ->     3 5'00010
     18:     3 12'0-----------   ->     3 5'00010
     19:     4 12'1-1---------   ->     0 5'01000
     20:     4 12'1-0---------   ->     1 5'01000
     21:     4 12'0-----------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12470' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12470 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1365_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1357_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12038_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11953_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1335_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:64$1333_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'1000
      1:     0 4'-11-   ->     0 4'1000
      2:     0 4'-0--   ->     0 4'1000
      3:     0 4'110-   ->     2 4'1000
      4:     1 4'-100   ->     1 4'0010
      5:     1 4'1101   ->     1 4'0010
      6:     1 4'-11-   ->     1 4'0010
      7:     1 4'-0--   ->     1 4'0010
      8:     1 4'0101   ->     3 4'0010
      9:     2 4'0101   ->     0 4'0001
     10:     2 4'1101   ->     1 4'0001
     11:     2 4'-100   ->     2 4'0001
     12:     2 4'-11-   ->     2 4'0001
     13:     2 4'-0--   ->     2 4'0001
     14:     3 4'-101   ->     0 4'0100
     15:     3 4'-100   ->     3 4'0100
     16:     3 4'-11-   ->     3 4'0100
     17:     3 4'-0--   ->     3 4'0100

-------------------------------------

9.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$12438' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12441' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12449' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12463' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12470' from module `\loopback'.

9.12. Executing OPT pass (performing simple optimizations).

9.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~31 debug messages>

9.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

9.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

9.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$12327 ($adff) from module loopback (D = 1'1, Q = \usb_dp_pu_q).
Adding EN signal on $procdff$12326 ($adff) from module loopback (D = $add$../hdl/loopback/loopback.v:77$948_Y [21:0], Q = \up_cnt).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12396 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12395 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12394 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12393 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12392 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12387 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11872_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12386 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:188$1427_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12385 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11885_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.reset_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12383 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12382 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12381 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12343 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12342 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12341 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12340 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12339 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12339 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13098 ($adffe) from module loopback.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12338 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12338 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13123 ($adffe) from module loopback.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12337 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12335 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12334 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12333 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12331 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12354 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12353 ($adff) from module loopback (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12352 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\dev_state_dd[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12351 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12350 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\req_d[3:0], Q = \u_usb_cdc.u_ctrl_endp.req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12349 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12348 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12347 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12346 ($adff) from module loopback (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12344 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12380 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12379 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12378 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12377 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2307_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12375 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12372 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11071_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12371 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12369 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10993_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12367 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12366 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2356_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12365 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11055_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12360 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10993_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12359 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12358 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$11020_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12357 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2402_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$12355 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_data_q).

9.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 133 unused cells and 210 unused wires.
<suppressed ~153 debug messages>

9.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~14 debug messages>

9.12.9. Rerunning OPT passes. (Maybe there is more to do..)

9.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

9.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

9.12.13. Executing OPT_DFF pass (perform DFF optimizations).

9.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

9.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.12.16. Rerunning OPT passes. (Maybe there is more to do..)

9.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

9.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.12.20. Executing OPT_DFF pass (perform DFF optimizations).

9.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.12.23. Finished OPT passes. (There is nothing left to do.)

9.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell loopback.$add$../hdl/loopback/loopback.v:77$948 ($add).
Removed top 10 bits (of 32) from port Y of cell loopback.$add$../hdl/loopback/loopback.v:77$948 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942 ($add).
Removed top 6 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12573 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12577 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12497 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12490 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12525 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12786 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12738 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12695 ($eq).
Removed top 5 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13052 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12699 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12747 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12756 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13054 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12703 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12769 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12711 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12773 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12778 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12721 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12529 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12481 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12782 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12691 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12581 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12707 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13023 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13090 ($ne).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13103 ($ne).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13107 ($ne).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13109 ($ne).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13111 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13132 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13134 ($ne).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13231 ($ne).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13237 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13257 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13259 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13261 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13263 ($ne).
Removed top 6 bits (of 9) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13301 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13320 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13339 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13361 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13381 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13385 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13058 ($ne).
Removed top 4 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12814 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12818 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12834 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12847 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12852 ($eq).
Removed top 4 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13075 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12970 ($eq).
Removed top 4 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12533 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12537 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12541 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12545 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12554 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12565 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12569 ($eq).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2300 ($shl).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2301 ($and).
Removed top 64 bits (of 72) from port A of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2304 ($shl).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2304 ($shl).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2309 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2309 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2312 ($shiftx).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12687 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2334 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2334 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339 ($sub).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2347 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2351 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2351 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2361 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2361 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2380 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2380 ($add).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2395 ($shl).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2396 ($and).
Removed top 64 bits (of 72) from port A of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2399 ($shl).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2399 ($shl).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2404 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2404 ($add).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11007 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11009 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11011 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11046 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11084 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11148 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$11214 ($mux).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12683 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2423 ($add).
Removed top 25 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2423 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:350$2449 ($ne).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2452 ($ne).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2453 ($ne).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2455 ($ne).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2457 ($ne).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:393$2472 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$2482 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$2493 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:527$2549 ($ne).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:544$2555 ($ne).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12679 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:574$2567 ($gt).
Removed top 3 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:601$2579 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2585 ($eq).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2592 ($shiftx).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2599 ($shiftx).
Removed top 6 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2602 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2604 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:726$2619 ($eq).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:732$2621 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6600 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6699 ($mux).
Removed top 1 bits (of 2) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6718 ($mux).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12675 ($eq).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7285 ($mux).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7383 ($mux).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7492 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7666 ($mux).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12662 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8229 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8256 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8365 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8416 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8581 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8851 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8881 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9026 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9058 ($mux).
Removed top 2 bits (of 4) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9201 ($mux).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9207_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9234 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9417 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9449 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9510 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9635 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9668 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9817 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9848 ($mux).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10033_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10073_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10149_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10287_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10288_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10289_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10290_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10291_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12658 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12654 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1826 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1826 ($add).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6481 ($mux).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:349$1950 ($eq).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:362$1966 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$1970 ($and).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12650 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$1989 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$1993 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$1997 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2001 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2005 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2009 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2013 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2017 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2021 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:120$2025 ($xor).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:396$2028 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6478 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6550 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6545 ($mux).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:432$2122 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2126 ($and).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6536 ($mux).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2137 ($shl).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:467$2184 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2195 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2234 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2234 ($add).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2762 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2785 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2788 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2796 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2799 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2807 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2810 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2818 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2821 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2829 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2832 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2840 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2843 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2851 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2854 ($mux).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12646 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12642 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3076 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3079 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3090 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3093 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3104 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3107 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3118 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3121 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3132 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3135 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3146 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3149 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3160 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3163 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3367 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3370 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3372 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3375 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3495 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3600 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3602 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3605 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3617 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3619 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3622 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3634 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3636 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3639 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3651 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3653 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3656 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3668 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3670 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3673 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3685 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3687 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3690 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3702 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3704 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3707 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3719 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3721 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3724 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3887 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3901 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3938 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3941 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3953 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3956 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3968 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3971 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3983 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3986 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3998 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4001 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4013 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4016 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4028 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4031 ($mux).
Removed top 6 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12638 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4078 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4109 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4196 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4224 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4276 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4301 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4395 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4417 ($mux).
Removed top 4 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12634 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4523 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4542 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4639 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4641 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4644 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4658 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4660 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4663 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4677 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4679 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4682 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4696 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4698 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4701 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4715 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4717 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4720 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4734 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4736 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4739 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4753 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4755 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4758 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4772 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4774 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4777 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4791 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4793 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4796 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4810 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4812 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4815 ($mux).
Removed top 2 bits (of 5) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4827 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4829 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4831 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4834 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4861 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4877 ($mux).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5204_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12625 ($eq).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5832 ($mux).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12617 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12613 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12609 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11601 ($mux).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12605 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11553 ($mux).
Removed top 1 bits (of 9) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11536 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11443 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11408 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11389 ($mux).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12601 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11266 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1428 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1428 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1417 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1413 ($add).
Removed top 26 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1413 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:125$1399 ($eq).
Removed top 4 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12597 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:122$1390 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1389 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1389 ($add).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12593 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12589 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12585 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1362 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1362 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1359 ($sub).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1359 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1350 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1350 ($add).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:74$2245 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3478 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5691 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3325 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5617 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3196 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5405 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2140 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2140 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2140 ($or).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5253 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$1971 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$1971 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$1971 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2137 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2139 ($and).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2139 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2139 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$1968 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$1970 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$1970 ($and).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3365 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2127 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2127 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2127 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2124 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2126 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2126 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$1969 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$1969 ($not).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$1963 ($shl).
Removed top 10 bits (of 32) from wire loopback.$add$../hdl/loopback/loopback.v:77$948_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2309_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2334_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2404_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2301_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2396_Y.
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$10\in_data[7:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$11\in_data[7:0].
Removed top 2 bits (of 4) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$33\req_d[3:0].
Removed top 2 bits (of 4) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$34\req_d[3:0].
Removed top 1 bits (of 2) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$6\dev_state_dd[1:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire loopback.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1984.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2234_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$1970_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2126_Y.
Removed top 15 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:362$1965_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$1969_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2140_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3365_Y.
Removed top 2 bits (of 5) from wire loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4827_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$1963_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$1968_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2124_Y.
Removed top 1 bits (of 9) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 26 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1413_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1428_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1362_Y.
Removed top 2 bits (of 3) from wire loopback.led.

9.14. Executing PEEPOPT pass (run peephole optimizers).

9.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 193 unused wires.
<suppressed ~1 debug messages>

9.16. Executing SHARE pass (SAT-based resource sharing).

9.17. Executing TECHMAP pass (map to technology primitives).

9.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

9.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

9.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~5 debug messages>

9.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

9.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module loopback:
  creating $macc model for $add$../hdl/loopback/loopback.v:77$948 ($add).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2309 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2334 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2351 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2361 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2380 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2404 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2423 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1826 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2234 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1413 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1428 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1389 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1362 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1350 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1359 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1359.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1350.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1362.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1389.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1428.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1413.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2234.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1826.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2423.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2404.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2380.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2361.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2351.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2334.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2309.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942.
  creating $alu model for $macc $add$../hdl/loopback/loopback.v:77$948.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:574$2567 ($gt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:578$2571 ($gt): new $alu
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:578$2571: $auto$alumacc.cc:485:replace_alu$13448
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:574$2567: $auto$alumacc.cc:485:replace_alu$13459
  creating $alu cell for $add$../hdl/loopback/loopback.v:77$948: $auto$alumacc.cc:485:replace_alu$13464
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$942: $auto$alumacc.cc:485:replace_alu$13467
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:144$2309: $auto$alumacc.cc:485:replace_alu$13470
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:209$2334: $auto$alumacc.cc:485:replace_alu$13473
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:312$2351: $auto$alumacc.cc:485:replace_alu$13476
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:324$2361: $auto$alumacc.cc:485:replace_alu$13479
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:357$2380: $auto$alumacc.cc:485:replace_alu$13482
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:369$2404: $auto$alumacc.cc:485:replace_alu$13485
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339: $auto$alumacc.cc:485:replace_alu$13488
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353: $auto$alumacc.cc:485:replace_alu$13491
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:307$2423: $auto$alumacc.cc:485:replace_alu$13494
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:248$1826: $auto$alumacc.cc:485:replace_alu$13497
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:504$2234: $auto$alumacc.cc:485:replace_alu$13500
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:156$1413: $auto$alumacc.cc:485:replace_alu$13503
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:189$1428: $auto$alumacc.cc:485:replace_alu$13506
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:94$1389: $auto$alumacc.cc:485:replace_alu$13509
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1362: $auto$alumacc.cc:485:replace_alu$13512
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1350: $auto$alumacc.cc:485:replace_alu$13515
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1359: $auto$alumacc.cc:485:replace_alu$13518
  created 21 $alu and 0 $macc cells.

9.21. Executing OPT pass (performing simple optimizations).

9.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

9.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~124 debug messages>

9.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10286: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10243_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2602_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:622$2585_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10291_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10290_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10288_CMP $auto$opt_reduce.cc:134:opt_mux$13522 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604: { $auto$opt_reduce.cc:134:opt_mux$12425 $auto$opt_reduce.cc:134:opt_mux$13524 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9083: { $auto$opt_reduce.cc:134:opt_mux$12429 $auto$opt_reduce.cc:134:opt_mux$13526 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9729: { $auto$opt_reduce.cc:134:opt_mux$13528 $auto$opt_reduce.cc:134:opt_mux$12433 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11847: $auto$opt_reduce.cc:134:opt_mux$12411
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$13523: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6910_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:321$2431_Y }
  Optimizing cells in module \loopback.
Performed a total of 6 changes.

9.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~177 debug messages>
Removed a total of 59 cells.

9.21.6. Executing OPT_DFF pass (perform DFF optimizations).

9.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 67 unused wires.
<suppressed ~1 debug messages>

9.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.21.9. Rerunning OPT passes. (Maybe there is more to do..)

9.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

9.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6268: { $auto$opt_reduce.cc:134:opt_mux$12407 $auto$opt_reduce.cc:134:opt_mux$13530 }
  Optimizing cells in module \loopback.
Performed a total of 1 changes.

9.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.21.13. Executing OPT_DFF pass (perform DFF optimizations).

9.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.21.16. Rerunning OPT passes. (Maybe there is more to do..)

9.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

9.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.21.20. Executing OPT_DFF pass (perform DFF optimizations).

9.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.21.23. Finished OPT passes. (There is nothing left to do.)

9.22. Executing MEMORY pass.

9.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

9.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

9.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

9.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

9.25. Executing TECHMAP pass (map to technology primitives).

9.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

9.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

9.26. Executing ICE40_BRAMINIT pass.

9.27. Executing OPT pass (performing simple optimizations).

9.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~175 debug messages>

9.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.27.3. Executing OPT_DFF pass (perform DFF optimizations).

9.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 95 unused wires.
<suppressed ~1 debug messages>

9.27.5. Finished fast OPT passes.

9.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

9.29. Executing OPT pass (performing simple optimizations).

9.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

9.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:226$2339_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:226$2340_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:314$2353_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:314$2354_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10237:
      Old ports: A=4'0000, B=4'1110, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1]
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [3:2] $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [0] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8393:
      Old ports: A=7'0010010, B=7'1000011, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [4] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [6:5] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [3:1] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] 4'0001 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9201:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:454:run$13412 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$13412 [1]
      New connections: $auto$wreduce.cc:454:run$13412 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2783:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055 [14] $auto$opt_expr.cc:205:group_cell_inputs$13626 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055 [1] $auto$opt_expr.cc:205:group_cell_inputs$13626 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13626 [14] $auto$opt_expr.cc:205:group_cell_inputs$13626 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13626 [13] $auto$opt_expr.cc:205:group_cell_inputs$13626 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13633 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100 [1] $auto$opt_expr.cc:205:group_cell_inputs$13633 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13626 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100 [15] $auto$opt_expr.cc:205:group_cell_inputs$13633 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100 [14] $auto$opt_expr.cc:205:group_cell_inputs$13633 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13626 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2794:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051 [14] $auto$opt_expr.cc:205:group_cell_inputs$13619 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051 [1] $auto$opt_expr.cc:205:group_cell_inputs$13619 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13619 [14] $auto$opt_expr.cc:205:group_cell_inputs$13619 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13619 [13] $auto$opt_expr.cc:205:group_cell_inputs$13619 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13626 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055 [1] $auto$opt_expr.cc:205:group_cell_inputs$13626 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13619 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055 [15] $auto$opt_expr.cc:205:group_cell_inputs$13626 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055 [14] $auto$opt_expr.cc:205:group_cell_inputs$13626 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2055 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13619 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2805:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047 [14] $auto$opt_expr.cc:205:group_cell_inputs$13612 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047 [1] $auto$opt_expr.cc:205:group_cell_inputs$13612 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13612 [14] $auto$opt_expr.cc:205:group_cell_inputs$13612 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13612 [13] $auto$opt_expr.cc:205:group_cell_inputs$13612 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13619 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051 [1] $auto$opt_expr.cc:205:group_cell_inputs$13619 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13612 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051 [15] $auto$opt_expr.cc:205:group_cell_inputs$13619 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051 [14] $auto$opt_expr.cc:205:group_cell_inputs$13619 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2051 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13612 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2816:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043 [14] $auto$opt_expr.cc:205:group_cell_inputs$13605 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043 [1] $auto$opt_expr.cc:205:group_cell_inputs$13605 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13605 [14] $auto$opt_expr.cc:205:group_cell_inputs$13605 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13605 [13] $auto$opt_expr.cc:205:group_cell_inputs$13605 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13612 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047 [1] $auto$opt_expr.cc:205:group_cell_inputs$13612 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13605 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047 [15] $auto$opt_expr.cc:205:group_cell_inputs$13612 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047 [14] $auto$opt_expr.cc:205:group_cell_inputs$13612 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2047 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13605 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2827:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039 [14] $auto$opt_expr.cc:205:group_cell_inputs$13598 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039 [1] $auto$opt_expr.cc:205:group_cell_inputs$13598 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13598 [14] $auto$opt_expr.cc:205:group_cell_inputs$13598 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13598 [13] $auto$opt_expr.cc:205:group_cell_inputs$13598 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13605 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043 [1] $auto$opt_expr.cc:205:group_cell_inputs$13605 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13598 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043 [15] $auto$opt_expr.cc:205:group_cell_inputs$13605 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043 [14] $auto$opt_expr.cc:205:group_cell_inputs$13605 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2043 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13598 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2838:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035 [14] $auto$opt_expr.cc:205:group_cell_inputs$13591 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035 [1] $auto$opt_expr.cc:205:group_cell_inputs$13591 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13591 [14] $auto$opt_expr.cc:205:group_cell_inputs$13591 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13591 [13] $auto$opt_expr.cc:205:group_cell_inputs$13591 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13598 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039 [1] $auto$opt_expr.cc:205:group_cell_inputs$13598 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13591 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039 [15] $auto$opt_expr.cc:205:group_cell_inputs$13598 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039 [14] $auto$opt_expr.cc:205:group_cell_inputs$13598 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2039 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13591 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2915:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2933:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3173:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3597:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100 [14] $auto$opt_expr.cc:205:group_cell_inputs$13633 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100 [1] $auto$opt_expr.cc:205:group_cell_inputs$13633 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13633 [14] $auto$opt_expr.cc:205:group_cell_inputs$13633 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13633 [13] $auto$opt_expr.cc:205:group_cell_inputs$13633 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2063
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:429$1795.$result[15:0]$2100 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13633 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2063 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2063 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2063 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2063 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2063 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13633 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4026:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13584 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$13584 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13591 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035 [1] $auto$opt_expr.cc:205:group_cell_inputs$13591 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13584 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035 [15] $auto$opt_expr.cc:205:group_cell_inputs$13591 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035 [14] $auto$opt_expr.cc:205:group_cell_inputs$13591 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:423$1794.$result[15:0]$2035 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4637:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13579 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2020 [1] $auto$opt_expr.cc:205:group_cell_inputs$13579 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13579 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13579 [3] $auto$opt_expr.cc:205:group_cell_inputs$13579 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2024
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2020 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13579 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2024 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2024 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2024 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2024 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13579 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4656:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13574 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2016 [1] $auto$opt_expr.cc:205:group_cell_inputs$13574 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13574 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13574 [3] $auto$opt_expr.cc:205:group_cell_inputs$13574 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2020 [4] $auto$opt_expr.cc:205:group_cell_inputs$13579 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2020 [1] $auto$opt_expr.cc:205:group_cell_inputs$13579 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2016 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13574 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13579 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2020 [4] $auto$opt_expr.cc:205:group_cell_inputs$13579 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2020 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13574 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4675:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13569 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2012 [1] $auto$opt_expr.cc:205:group_cell_inputs$13569 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13569 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13569 [3] $auto$opt_expr.cc:205:group_cell_inputs$13569 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2016 [4] $auto$opt_expr.cc:205:group_cell_inputs$13574 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2016 [1] $auto$opt_expr.cc:205:group_cell_inputs$13574 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2012 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13569 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13574 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2016 [4] $auto$opt_expr.cc:205:group_cell_inputs$13574 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2016 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13569 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4694:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13564 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2008 [1] $auto$opt_expr.cc:205:group_cell_inputs$13564 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13564 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13564 [3] $auto$opt_expr.cc:205:group_cell_inputs$13564 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2012 [4] $auto$opt_expr.cc:205:group_cell_inputs$13569 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2012 [1] $auto$opt_expr.cc:205:group_cell_inputs$13569 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2008 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13564 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13569 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2012 [4] $auto$opt_expr.cc:205:group_cell_inputs$13569 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2012 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13564 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4713:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13559 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2004 [1] $auto$opt_expr.cc:205:group_cell_inputs$13559 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13559 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13559 [3] $auto$opt_expr.cc:205:group_cell_inputs$13559 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2008 [4] $auto$opt_expr.cc:205:group_cell_inputs$13564 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2008 [1] $auto$opt_expr.cc:205:group_cell_inputs$13564 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2004 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13559 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13564 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2008 [4] $auto$opt_expr.cc:205:group_cell_inputs$13564 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2008 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13559 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4732:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13554 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2000 [1] $auto$opt_expr.cc:205:group_cell_inputs$13554 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13554 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13554 [3] $auto$opt_expr.cc:205:group_cell_inputs$13554 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2004 [4] $auto$opt_expr.cc:205:group_cell_inputs$13559 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2004 [1] $auto$opt_expr.cc:205:group_cell_inputs$13559 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2000 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13554 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13559 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2004 [4] $auto$opt_expr.cc:205:group_cell_inputs$13559 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2004 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13554 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4751:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13549 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1996 [1] $auto$opt_expr.cc:205:group_cell_inputs$13549 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13549 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13549 [3] $auto$opt_expr.cc:205:group_cell_inputs$13549 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2000 [4] $auto$opt_expr.cc:205:group_cell_inputs$13554 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2000 [1] $auto$opt_expr.cc:205:group_cell_inputs$13554 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1996 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13549 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13554 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2000 [4] $auto$opt_expr.cc:205:group_cell_inputs$13554 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$2000 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13549 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4770:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13544 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1992 [1] $auto$opt_expr.cc:205:group_cell_inputs$13544 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13544 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13544 [3] $auto$opt_expr.cc:205:group_cell_inputs$13544 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1996 [4] $auto$opt_expr.cc:205:group_cell_inputs$13549 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1996 [1] $auto$opt_expr.cc:205:group_cell_inputs$13549 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1992 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13544 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13549 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1996 [4] $auto$opt_expr.cc:205:group_cell_inputs$13549 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1996 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13544 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4789:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13539 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1988 [1] $auto$opt_expr.cc:205:group_cell_inputs$13539 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13539 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13539 [3] $auto$opt_expr.cc:205:group_cell_inputs$13539 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1992 [4] $auto$opt_expr.cc:205:group_cell_inputs$13544 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1992 [1] $auto$opt_expr.cc:205:group_cell_inputs$13544 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1988 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13539 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13544 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1992 [4] $auto$opt_expr.cc:205:group_cell_inputs$13544 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1992 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13539 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4808:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13534 [1] $auto$opt_expr.cc:205:group_cell_inputs$13534 [2] $auto$opt_expr.cc:205:group_cell_inputs$13534 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13534 [1] $auto$wreduce.cc:454:run$13422 [1] $auto$opt_expr.cc:205:group_cell_inputs$13534 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1988 [4] $auto$opt_expr.cc:205:group_cell_inputs$13539 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1988 [1] $auto$opt_expr.cc:205:group_cell_inputs$13539 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13534 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$13422 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13539 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1988 [4] $auto$opt_expr.cc:205:group_cell_inputs$13539 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:395$1792.$result[4:0]$1988 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13534 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4827:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$13534 [1] $auto$wreduce.cc:454:run$13422 [1] $auto$opt_expr.cc:205:group_cell_inputs$13534 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$13534 [1:0]
      New connections: $auto$wreduce.cc:454:run$13422 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11536:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$13438 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$13438 [7]
      New connections: $auto$wreduce.cc:454:run$13438 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11615:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$13438 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$13438 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11904:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11972:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10267:
      Old ports: A=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0], B=4'1111, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1:0]
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [3:2] = { $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1] $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2966:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2981:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3265:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11615:
      Old ports: A=$auto$wreduce.cc:454:run$13438 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$13438 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3023:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3035:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \loopback.
Performed a total of 38 changes.

9.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.29.6. Executing OPT_DFF pass (perform DFF optimizations).

9.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

9.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~5 debug messages>

9.29.9. Rerunning OPT passes. (Maybe there is more to do..)

9.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

9.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.29.13. Executing OPT_DFF pass (perform DFF optimizations).

9.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

9.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.29.16. Rerunning OPT passes. (Maybe there is more to do..)

9.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

9.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

9.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.29.20. Executing OPT_DFF pass (perform DFF optimizations).

9.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.29.23. Finished OPT passes. (There is nothing left to do.)

9.30. Executing ICE40_WRAPCARRY pass (wrap carries).

9.31. Executing TECHMAP pass (map to technology primitives).

9.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

9.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

9.31.13. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1436 debug messages>

9.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ice40_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:66238140670a84ed07c7d89f723c4d7c895acfde$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:a5cbfa32d505daf77252974250d9f2d1133a080f$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$231afaec00e6fad0c71d9f677e0405124d548ad2\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

9.31.72. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2207 debug messages>

9.31.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~821 debug messages>

9.32. Executing OPT pass (performing simple optimizations).

9.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~12799 debug messages>

9.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~10683 debug messages>
Removed a total of 3561 cells.

9.32.3. Executing OPT_DFF pass (perform DFF optimizations).

9.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 3450 unused cells and 1994 unused wires.
<suppressed ~3451 debug messages>

9.32.5. Finished fast OPT passes.

9.33. Executing ICE40_OPT pass (performing simple optimizations).

9.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13448.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.max_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13459.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13459.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13464.slice[0].carry: CO=\up_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13467.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13470.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13473.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13479.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13485.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13488.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13488.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13488.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13491.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13491.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13491.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13494.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13497.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13500.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13503.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.reset_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13506.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13512.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$13518.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

9.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~101 debug messages>

9.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

9.33.4. Executing OPT_DFF pass (perform DFF optimizations).

9.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

9.33.6. Rerunning OPT passes. (Removed registers in this run.)

9.33.7. Running ICE40 specific optimizations.

9.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.33.10. Executing OPT_DFF pass (perform DFF optimizations).

9.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.33.12. Finished OPT passes. (There is nothing left to do.)

9.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.35. Executing TECHMAP pass (map to technology primitives).

9.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

9.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~424 debug messages>

9.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13464.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13467.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13470.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13473.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13479.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13485.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13488.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13488.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13491.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13491.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13494.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13497.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13500.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13503.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13506.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13512.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$13518.slice[0].carry ($lut).

9.38. Executing ICE40_OPT pass (performing simple optimizations).

9.38.1. Running ICE40 specific optimizations.

9.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~736 debug messages>

9.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~1284 debug messages>
Removed a total of 428 cells.

9.38.4. Executing OPT_DFF pass (perform DFF optimizations).

9.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 2843 unused wires.
<suppressed ~1 debug messages>

9.38.6. Rerunning OPT passes. (Removed registers in this run.)

9.38.7. Running ICE40 specific optimizations.

9.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

9.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

9.38.10. Executing OPT_DFF pass (perform DFF optimizations).

9.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

9.38.12. Finished OPT passes. (There is nothing left to do.)

9.39. Executing TECHMAP pass (map to technology primitives).

9.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

9.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.40. Executing ABC pass (technology mapping using ABC).

9.40.1. Extracting gate netlist of module `\loopback' to `<abc-temp-dir>/input.blif'..
Extracted 3498 gates and 3920 wires to a netlist network with 420 inputs and 383 outputs.

9.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     588.
ABC: Participating nodes from both networks       =    1316.
ABC: Participating nodes from the first network   =     590. (  62.70 % of nodes)
ABC: Participating nodes from the second network  =     726. (  77.15 % of nodes)
ABC: Node pairs (any polarity)                    =     590. (  62.70 % of names can be moved)
ABC: Node pairs (same polarity)                   =     499. (  53.03 % of names can be moved)
ABC: Total runtime =     0.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

9.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      940
ABC RESULTS:        internal signals:     3117
ABC RESULTS:           input signals:      420
ABC RESULTS:          output signals:      383
Removing temp directory.

9.41. Executing ICE40_WRAPCARRY pass (wrap carries).

9.42. Executing TECHMAP pass (map to technology primitives).

9.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

9.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 25 unused cells and 2006 unused wires.

9.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1003
  1-LUT               18
  2-LUT              183
  3-LUT              270
  4-LUT              532
  with \SB_CARRY    (#0)   53
  with \SB_CARRY    (#1)   51

Eliminating LUTs.
Number of LUTs:     1003
  1-LUT               18
  2-LUT              183
  3-LUT              270
  4-LUT              532
  with \SB_CARRY    (#0)   53
  with \SB_CARRY    (#1)   51

Combining LUTs.
Number of LUTs:      984
  1-LUT               18
  2-LUT              159
  3-LUT              262
  4-LUT              545
  with \SB_CARRY    (#0)   53
  with \SB_CARRY    (#1)   51

Eliminated 0 LUTs.
Combined 19 LUTs.
<suppressed ~5141 debug messages>

9.44. Executing TECHMAP pass (map to technology primitives).

9.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$7e0f13b24331d86defd78f0927b4b3b8c2a44cba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$d88ffaf23d603a65d43b275b580ed7a03db1186f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$741454835b92cc3858d1b3335bcd81966bfe09bf\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$6d857af5c9323c834b1067d81403e8c6878c00d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$ece74eff1ad7c1671bf0ce8a8e0b515085cdfb46\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$086ff4b21b0d05cb8560d9fe7ecea75a1d995b17\$lut for cells of type $lut.
Using template $paramod$d2c1e6e00459c21f51c5415c673dc097555624cc\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$ca1d48527df516f209cb40a6149324209c84bc69\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$3638804b5db16bf27d64582669326ad57bca4d0b\$lut for cells of type $lut.
Using template $paramod$1b21b6ebf9cd1fc51cd0526156fd63c3c8c1491a\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$99eb1ea876c2fcd2463282e1d08fa89d31eb901c\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$627a8109614c11f6e5d263ec03869552c905c175\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$2cb309ebe1b1da294a7f13ac0b8c3ecac17fa8dc\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$adac5163f2ca606e303e4fcb6e4ac1a8cfe9825d\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$0470304ddbee23a352096f35554c74d020225531\$lut for cells of type $lut.
Using template $paramod$d96bc836a2b69aefc36f997cbf30cf5f94e1df6c\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$5fbb30a52321ba09132dfa4e49b5b3fefc615b86\$lut for cells of type $lut.
Using template $paramod$57f71a429a5de468266cb6ec0f5d054c9415f3b9\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$20dcd9314eed520b3e0cea5805287f04a998fa12\$lut for cells of type $lut.
Using template $paramod$fda9e365fefd818ad1a6ed29016ab1ae1e446dbd\$lut for cells of type $lut.
Using template $paramod$7175be614d14889125b95ab0c63846496536dfa8\$lut for cells of type $lut.
Using template $paramod$fb439917b61efabe369b7d600c29163d9be251c0\$lut for cells of type $lut.
Using template $paramod$9f135fba3de3ba24cef5852dbc0be35267668f2e\$lut for cells of type $lut.
Using template $paramod$90211918a84e1cef3407e0f8e61fa8260d248e82\$lut for cells of type $lut.
Using template $paramod$385558977b52e93079e68f56ff02a6d071b20563\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$59ec461f6f07e2257bba3c91787278d6be59c407\$lut for cells of type $lut.
Using template $paramod$cc7f44fc33da239871f9f4dc567e954c3c872113\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$0685b1526b35522c6f4e806efbcc79b90845c034\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$2b9a3c94c7c8039de86b0db266c956ec6484a95e\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$47cc0e8b2645814a515808371fb5dfded3ecad75\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$099ac8b11a70529a8e249a5b1b20b37a0be6d367\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$96a3fe6598593729f244fa011a332401bbcb48fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$e91fd7c0b83fa86f9e17b44e81b053b9681b527b\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$4f69d4d033e11c2ad5507aac664c04ab2a1cdc76\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$1b24100b2fd4c673c0fb73caa29fa7c0e2a28808\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$9119230fb968102e295516c9a2b2b6b11cf52499\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$4a57e4c20d9ca7c2936741144ffe1ba42bbc11f3\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod$60344dd94109fd72b65a64c84bb724dd2bc02581\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3470 debug messages>
Removed 0 unused cells and 2179 unused wires.

9.45. Executing AUTONAME pass.
Renamed 25992 objects in module loopback (66 iterations).
<suppressed ~2124 debug messages>

9.46. Executing HIERARCHY pass (managing design hierarchy).

9.46.1. Analyzing design hierarchy..
Top module:  \loopback

9.46.2. Analyzing design hierarchy..
Top module:  \loopback
Removed 0 unused modules.

9.47. Printing statistics.

=== loopback ===

   Number of wires:                878
   Number of wire bits:           2616
   Number of public wires:         878
   Number of public wire bits:    2616
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1455
     SB_CARRY                       65
     SB_DFF                          2
     SB_DFFER                      344
     SB_DFFES                        6
     SB_DFFR                        47
     SB_DFFS                         3
     SB_GB                           1
     SB_IO                           2
     SB_LUT4                       984
     SB_RGBA_DRV                     1

9.48. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

10. Executing JSON backend.

End of script. Logfile hash: 0f060ea17b, CPU: user 6.44s system 0.08s, MEM: 117.88 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 44x opt_expr (1 sec), 11% 26x opt_clean (0 sec), ...
