// Seed: 3301871244
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_1;
  assign id_6 = 1;
  final begin
    disable id_8;
  end
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1
    , id_4,
    output tri0  id_2
);
  assign id_4 = id_4[1'b0];
  wire id_5;
  or (id_0, id_4, id_1, id_5);
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
