Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cbe1e8ed875842b788c7d7cf2b92089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_4b_Fsubtractor_behav xil_defaultlib.tb_4b_Fsubtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'bro' [D:/Vivado_project/project_4/project_4.srcs/sources_1/new/tb_4b_Fsubtractor.v:30]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'bro' [D:/Vivado_project/project_4/project_4.srcs/sources_1/new/Fsubtract4b.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fsubtractor
Compiling module xil_defaultlib.Fsubtract4b
Compiling module xil_defaultlib.tb_4b_Fsubtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4b_Fsubtractor_behav
