Protel Design System Design Rule Check
PCB File : C:\Users\brent\OneDrive\classes\desinv22\final\leggedbot_electrical\LeggedBot.PcbDoc
Date     : 11/13/2016
Time     : 5:29:47 AM

Processing Rule : Room BUCK (Bounding Region = (3075.63mil, 1924.646mil, 3840.039mil, 2378.622mil) (InComponentClass('BUCK'))
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DRIVER_MID" (4890mil,2390mil) on Top Overlay And Arc (5087.874mil,2409.488mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DRIVER_FRONT" (4890mil,1990mil) on Top Overlay And Arc (5080.669mil,2013.74mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DRIVER_BACK" (4900mil,2780mil) on Top Overlay And Arc (5091.653mil,2806.496mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.259mil < 10mil) Between Text "D11" (3510mil,3090mil) on Top Overlay And Arc (3511.465mil,3134mil) on Top Overlay Silk Text to Silk Clearance [8.259mil]
   Violation between Silk To Silk Clearance Constraint: (4.397mil < 10mil) Between Text "D4" (4420mil,3020mil) on Top Overlay And Arc (4424.125mil,3060.138mil) on Top Overlay Silk Text to Silk Clearance [4.397mil]
   Violation between Silk To Silk Clearance Constraint: (4.397mil < 10mil) Between Text "D3" (4350.001mil,3020mil) on Top Overlay And Arc (4354.251mil,3060.138mil) on Top Overlay Silk Text to Silk Clearance [4.397mil]
   Violation between Silk To Silk Clearance Constraint: (4.397mil < 10mil) Between Text "D2" (4280.001mil,3020mil) on Top Overlay And Arc (4284.375mil,3060.138mil) on Top Overlay Silk Text to Silk Clearance [4.397mil]
   Violation between Silk To Silk Clearance Constraint: (4.395mil < 10mil) Between Text "D1" (4210mil,3020mil) on Top Overlay And Arc (4214.5mil,3060.135mil) on Top Overlay Silk Text to Silk Clearance [4.395mil]
   Violation between Silk To Silk Clearance Constraint: (3.386mil < 10mil) Between Text "C2" (4185mil,1936.85mil) on Top Overlay And Arc (4070mil,2128.425mil) on Top Overlay Silk Text to Silk Clearance [3.386mil]
   Violation between Silk To Silk Clearance Constraint: (4.915mil < 10mil) Between Text "C1" (4595mil,1935mil) on Top Overlay And Arc (4480mil,2128.425mil) on Top Overlay Silk Text to Silk Clearance [4.915mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (4448.976mil,2320mil) on Top Overlay And Arc (4480mil,2128.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.989mil < 10mil) Between Text "U4" (3070mil,2640mil) on Bottom Overlay And Arc (3049.921mil,2647.716mil) on Bottom Overlay Silk Text to Silk Clearance [6.989mil]
   Violation between Silk To Silk Clearance Constraint: (1.759mil < 10mil) Between Text "C8" (3150mil,2350mil) on Top Overlay And Track (2570mil,2380mil)(4080mil,2380mil) on Top Overlay Silk Text to Silk Clearance [1.759mil]
   Violation between Silk To Silk Clearance Constraint: (1.759mil < 10mil) Between Text "R11" (3210mil,2350mil) on Top Overlay And Track (2570mil,2380mil)(4080mil,2380mil) on Top Overlay Silk Text to Silk Clearance [1.759mil]
   Violation between Silk To Silk Clearance Constraint: (1.759mil < 10mil) Between Text "R8" (3100mil,2350mil) on Top Overlay And Track (2570mil,2380mil)(4080mil,2380mil) on Top Overlay Silk Text to Silk Clearance [1.759mil]
   Violation between Silk To Silk Clearance Constraint: (1.759mil < 10mil) Between Text "R10" (3270mil,2350mil) on Top Overlay And Track (2570mil,2380mil)(4080mil,2380mil) on Top Overlay Silk Text to Silk Clearance [1.759mil]
   Violation between Silk To Silk Clearance Constraint: (1.753mil < 10mil) Between Text "R1" (3310mil,3090mil) on Top Overlay And Track (2570mil,3080mil)(4080mil,3080mil) on Top Overlay Silk Text to Silk Clearance [1.753mil]
   Violation between Silk To Silk Clearance Constraint: (1.753mil < 10mil) Between Text "R2" (3380mil,3090mil) on Top Overlay And Track (2570mil,3080mil)(4080mil,3080mil) on Top Overlay Silk Text to Silk Clearance [1.753mil]
   Violation between Silk To Silk Clearance Constraint: (1.753mil < 10mil) Between Text "D11" (3510mil,3090mil) on Top Overlay And Track (2570mil,3080mil)(4080mil,3080mil) on Top Overlay Silk Text to Silk Clearance [1.753mil]
   Violation between Silk To Silk Clearance Constraint: (9.036mil < 10mil) Between Text "R13" (4448.976mil,2320mil) on Top Overlay And Track (4408.032mil,2336.22mil)(4411.968mil,2336.22mil) on Top Overlay Silk Text to Silk Clearance [9.036mil]
   Violation between Silk To Silk Clearance Constraint: (8.941mil < 10mil) Between Text "D5" (3670mil,1950mil) on Top Overlay And Track (3620.552mil,1940.944mil)(3620.552mil,1950.788mil) on Top Overlay Silk Text to Silk Clearance [8.941mil]
   Violation between Silk To Silk Clearance Constraint: (8.941mil < 10mil) Between Text "D5" (3670mil,1950mil) on Top Overlay And Track (3439.448mil,1940.944mil)(3620.552mil,1940.944mil) on Top Overlay Silk Text to Silk Clearance [8.941mil]
   Violation between Silk To Silk Clearance Constraint: (5.354mil < 10mil) Between Text "U2" (3310mil,2060mil) on Top Overlay And Track (3354.33mil,2082.204mil)(3354.33mil,2134.37mil) on Top Overlay Silk Text to Silk Clearance [5.354mil]
   Violation between Silk To Silk Clearance Constraint: (5.354mil < 10mil) Between Text "U2" (3310mil,2060mil) on Top Overlay And Track (3354.33mil,2082.204mil)(3645.67mil,2082.204mil) on Top Overlay Silk Text to Silk Clearance [5.354mil]
   Violation between Silk To Silk Clearance Constraint: (8.437mil < 10mil) Between Text "JP8" (2400mil,3150mil) on Top Overlay And Track (2470mil,3110mil)(2470mil,3210mil) on Top Overlay Silk Text to Silk Clearance [8.437mil]
   Violation between Silk To Silk Clearance Constraint: (6.09mil < 10mil) Between Text "DRIVER_MID" (4890mil,2390mil) on Top Overlay And Track (4843.78mil,2423.268mil)(5040.63mil,2423.268mil) on Top Overlay Silk Text to Silk Clearance [6.09mil]
   Violation between Silk To Silk Clearance Constraint: (6.113mil < 10mil) Between Text "DRIVER_MID" (4890mil,2390mil) on Top Overlay And Track (5040.63mil,2423.268mil)(5040.63mil,2738.228mil) on Top Overlay Silk Text to Silk Clearance [6.113mil]
   Violation between Silk To Silk Clearance Constraint: (8.259mil < 10mil) Between Text "D11" (3510mil,3090mil) on Top Overlay And Track (3511.466mil,3125.5mil)(3620.584mil,3125.5mil) on Top Overlay Silk Text to Silk Clearance [8.259mil]
   Violation between Silk To Silk Clearance Constraint: (6.919mil < 10mil) Between Text "D10" (4260mil,2290mil) on Top Overlay And Track (4226.976mil,2324.16mil)(4336.094mil,2324.16mil) on Top Overlay Silk Text to Silk Clearance [6.919mil]
   Violation between Silk To Silk Clearance Constraint: (4.397mil < 10mil) Between Text "D4" (4420mil,3020mil) on Top Overlay And Track (4424.126mil,3051.638mil)(4466.126mil,3051.638mil) on Top Overlay Silk Text to Silk Clearance [4.397mil]
   Violation between Silk To Silk Clearance Constraint: (4.397mil < 10mil) Between Text "D3" (4350.001mil,3020mil) on Top Overlay And Track (4354.25mil,3051.638mil)(4396.25mil,3051.638mil) on Top Overlay Silk Text to Silk Clearance [4.397mil]
   Violation between Silk To Silk Clearance Constraint: (4.397mil < 10mil) Between Text "D2" (4280.001mil,3020mil) on Top Overlay And Track (4284.376mil,3051.638mil)(4326.376mil,3051.638mil) on Top Overlay Silk Text to Silk Clearance [4.397mil]
   Violation between Silk To Silk Clearance Constraint: (4.395mil < 10mil) Between Text "D1" (4210mil,3020mil) on Top Overlay And Track (4214.5mil,3051.636mil)(4256.5mil,3051.636mil) on Top Overlay Silk Text to Silk Clearance [4.395mil]
   Violation between Silk To Silk Clearance Constraint: (1.278mil < 10mil) Between Text "C4_MID" (4610mil,2550mil) on Top Overlay And Track (4728.426mil,2563.78mil)(4728.426mil,2567.716mil) on Top Overlay Silk Text to Silk Clearance [1.278mil]
   Violation between Silk To Silk Clearance Constraint: (9.451mil < 10mil) Between Text "A_MID" (5130mil,2517.539mil) on Top Overlay And Track (5166.692mil,2420.444mil)(5166.692mil,2598.286mil) on Top Overlay Silk Text to Silk Clearance [9.451mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (5360mil,2769.37mil) on Top Overlay And Track (5400.944mil,2620.444mil)(5400.944mil,2798.286mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.134mil < 10mil) Between Text "JP5" (5360mil,2769.37mil) on Top Overlay And Track (5166.692mil,2798.286mil)(5400.944mil,2798.286mil) on Top Overlay Silk Text to Silk Clearance [1.134mil]
   Violation between Silk To Silk Clearance Constraint: (9.451mil < 10mil) Between Text "B_MID" (5130mil,2707.539mil) on Top Overlay And Track (5166.692mil,2620.444mil)(5166.692mil,2798.286mil) on Top Overlay Silk Text to Silk Clearance [9.451mil]
   Violation between Silk To Silk Clearance Constraint: (9.463mil < 10mil) Between Text "B_MID" (5130mil,2707.539mil) on Top Overlay And Track (5166.692mil,2620.444mil)(5243.464mil,2620.444mil) on Top Overlay Silk Text to Silk Clearance [9.463mil]
   Violation between Silk To Silk Clearance Constraint: (8.501mil < 10mil) Between Text "JP1" (2470mil,2338.74mil) on Top Overlay And Track (2462.158mil,2322.992mil)(2640mil,2322.992mil) on Top Overlay Silk Text to Silk Clearance [8.501mil]
   Violation between Silk To Silk Clearance Constraint: (9.761mil < 10mil) Between Text "JP2" (2680.834mil,2340mil) on Top Overlay And Track (2672.158mil,2322.992mil)(2850.002mil,2322.992mil) on Top Overlay Silk Text to Silk Clearance [9.761mil]
   Violation between Silk To Silk Clearance Constraint: (9.761mil < 10mil) Between Text "JP3" (2891.666mil,2340mil) on Top Overlay And Track (2882.158mil,2322.992mil)(3060mil,2322.992mil) on Top Overlay Silk Text to Silk Clearance [9.761mil]
   Violation between Silk To Silk Clearance Constraint: (9.508mil < 10mil) Between Text "U2" (3310mil,2060mil) on Top Overlay And Track (3293.308mil,2027.008mil)(3293.308mil,2152.992mil) on Top Overlay Silk Text to Silk Clearance [9.508mil]
   Violation between Silk To Silk Clearance Constraint: (8.896mil < 10mil) Between Text "JP5" (5360mil,2769.37mil) on Top Overlay And Track (5430mil,2763.858mil)(5430mil,2998.11mil) on Top Overlay Silk Text to Silk Clearance [8.896mil]
   Violation between Silk To Silk Clearance Constraint: (5.279mil < 10mil) Between Text "JP4" (5550mil,2451.26mil) on Top Overlay And Track (5430mil,2418.74mil)(5607.842mil,2418.74mil) on Top Overlay Silk Text to Silk Clearance [5.279mil]
   Violation between Silk To Silk Clearance Constraint: (9.036mil < 10mil) Between Text "R17" (5490mil,2277.559mil) on Bottom Overlay And Track (5473.78mil,2298.031mil)(5473.78mil,2301.969mil) on Bottom Overlay Silk Text to Silk Clearance [9.036mil]
   Violation between Silk To Silk Clearance Constraint: (9.597mil < 10mil) Between Text "C12" (2980mil,2480mil) on Bottom Overlay And Track (2985.59mil,2546.22mil)(2989.528mil,2546.22mil) on Bottom Overlay Silk Text to Silk Clearance [9.597mil]
   Violation between Silk To Silk Clearance Constraint: (9.982mil < 10mil) Between Text "Q3" (3080mil,2890mil) on Bottom Overlay And Track (3081.574mil,2872.834mil)(3107.166mil,2872.834mil) on Bottom Overlay Silk Text to Silk Clearance [9.982mil]
   Violation between Silk To Silk Clearance Constraint: (5.728mil < 10mil) Between Text "C11" (2850mil,2490mil) on Bottom Overlay And Track (2850.472mil,2546.22mil)(2854.41mil,2546.22mil) on Bottom Overlay Silk Text to Silk Clearance [5.728mil]
   Violation between Silk To Silk Clearance Constraint: (9.982mil < 10mil) Between Text "Q2" (3230mil,2890mil) on Bottom Overlay And Track (3231.574mil,2872.834mil)(3257.166mil,2872.834mil) on Bottom Overlay Silk Text to Silk Clearance [9.982mil]
   Violation between Silk To Silk Clearance Constraint: (6.128mil < 10mil) Between Text "C5" (4550mil,2640mil) on Bottom Overlay And Track (4516.694mil,2603.11mil)(4516.694mil,2988.938mil) on Bottom Overlay Silk Text to Silk Clearance [6.128mil]
   Violation between Silk To Silk Clearance Constraint: (6.742mil < 10mil) Between Text "C5" (4550mil,2640mil) on Bottom Overlay And Track (4371.024mil,2603.11mil)(4516.694mil,2603.11mil) on Bottom Overlay Silk Text to Silk Clearance [6.742mil]
   Violation between Silk To Silk Clearance Constraint: (8.403mil < 10mil) Between Text "+" (4460mil,2306.85mil) on Top Overlay And Text "R13" (4448.976mil,2320mil) on Top Overlay Silk Text to Silk Clearance [8.403mil]
   Violation between Silk To Silk Clearance Constraint: (4.038mil < 10mil) Between Text "C3_BACK" (4580mil,3050mil) on Top Overlay And Text "C4_BACK" (4630mil,3016.142mil) on Top Overlay Silk Text to Silk Clearance [4.038mil]
Rule Violations :54

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (3620.583mil,3176mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (3620.583mil,3134mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (3511.465mil,3176mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (3511.465mil,3134mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4336.094mil,2374.66mil) on Top Overlay And Pad D10-2(4315mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4336.094mil,2332.66mil) on Top Overlay And Pad D10-2(4315mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4226.976mil,2374.66mil) on Top Overlay And Pad D10-1(4248.07mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4226.976mil,2332.66mil) on Top Overlay And Pad D10-1(4248.07mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.917mil < 10mil) Between Arc (4424.125mil,3169.256mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4466.125mil,3169.256mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.917mil < 10mil) Between Arc (4424.125mil,3060.138mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.915mil < 10mil) Between Arc (4466.125mil,3060.138mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4354.251mil,3169.256mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.917mil < 10mil) Between Arc (4396.251mil,3169.256mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4354.251mil,3060.138mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.917mil < 10mil) Between Arc (4396.251mil,3060.138mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.917mil < 10mil) Between Arc (4284.375mil,3169.256mil) on Top Overlay And Pad D2-2(4305.376mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4326.375mil,3169.256mil) on Top Overlay And Pad D2-2(4305.376mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.917mil < 10mil) Between Arc (4284.375mil,3060.138mil) on Top Overlay And Pad D2-1(4305.376mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.915mil < 10mil) Between Arc (4326.375mil,3060.138mil) on Top Overlay And Pad D2-1(4305.376mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4214.5mil,3169.253mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4256.5mil,3169.253mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4214.5mil,3060.135mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Arc (4256.5mil,3060.135mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.013mil < 10mil) Between Arc (4480mil,2128.425mil) on Top Overlay And Pad R13-2(4437.56mil,2350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.973mil < 10mil) Between Arc (4480mil,2128.425mil) on Top Overlay And Pad C3_FRONT-1(4620.944mil,2350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.33mil < 10mil) Between Arc (3221.339mil,2800mil) on Bottom Overlay And Pad Q2-2(3255.196mil,2800mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.33mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "L1" (3328.5mil,2398.5mil) on Top Overlay And Pad MCU-22(3320mil,2430mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.122mil < 10mil) Between Track (4070mil,2139.236mil)(4070mil,2174.236mil) on Top Overlay And Pad C2-0(4070mil,2226.85mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.122mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.744mil < 10mil) Between Track (4070mil,2084.236mil)(4070mil,2119.236mil) on Top Overlay And Pad C2-1(4070mil,2030mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.744mil < 10mil) Between Track (4480mil,2084.236mil)(4480mil,2119.236mil) on Top Overlay And Pad C1-1(4480mil,2030mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.429mil < 10mil) Between Text "R18" (4462.44mil,1980mil) on Bottom Overlay And Pad C1-1(4480mil,2030mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.429mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.122mil < 10mil) Between Track (4480mil,2139.236mil)(4480mil,2174.236mil) on Top Overlay And Pad C1-0(4480mil,2226.85mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.122mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.329mil < 10mil) Between Text "B+" (4480mil,2280mil) on Bottom Overlay And Pad C1-0(4480mil,2226.85mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2380mil,2590mil)(2380mil,2840mil) on Top Overlay And Pad Free-2(2350mil,2580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2380mil,2590mil)(2430mil,2590mil) on Top Overlay And Pad Free-2(2350mil,2580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.611mil < 10mil) Between Text "USB" (2405mil,2795mil) on Top Overlay And Pad Free-2(2350mil,2580mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "JP8" (2400mil,3150mil) on Top Overlay And Pad Free-2(2350mil,3120mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (5490mil,2277.559mil) on Bottom Overlay And Pad JP4-1(5540mil,2261.26mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (5490mil,2277.559mil) on Bottom Overlay And Pad JP4-2(5540mil,2340mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3685.59mil,3141.22mil)(3689.528mil,3141.22mil) on Top Overlay And Pad R14-1(3715.118mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3685.59mil,3168.78mil)(3689.528mil,3168.78mil) on Top Overlay And Pad R14-1(3715.118mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.53mil < 10mil) Between Area Fill (3625.69mil,3121.504mil) (3643.69mil,3188.504mil) on Top Overlay And Pad R14-2(3660mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3685.59mil,3141.22mil)(3689.528mil,3141.22mil) on Top Overlay And Pad R14-2(3660mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3685.59mil,3168.78mil)(3689.528mil,3168.78mil) on Top Overlay And Pad R14-2(3660mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.463mil < 10mil) Between Area Fill (4341.2mil,2320.164mil) (4359.2mil,2387.164mil) on Top Overlay And Pad R13-1(4382.442mil,2350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4408.032mil,2363.78mil)(4411.968mil,2363.78mil) on Top Overlay And Pad R13-1(4382.442mil,2350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4408.032mil,2336.22mil)(4411.968mil,2336.22mil) on Top Overlay And Pad R13-1(4382.442mil,2350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4408.032mil,2363.78mil)(4411.968mil,2363.78mil) on Top Overlay And Pad R13-2(4437.56mil,2350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4408.032mil,2336.22mil)(4411.968mil,2336.22mil) on Top Overlay And Pad R13-2(4437.56mil,2350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.036mil < 10mil) Between Text "R13" (4448.976mil,2320mil) on Top Overlay And Pad R13-2(4437.56mil,2350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.036mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4693.78mil,2958.032mil)(4693.78mil,2961.968mil) on Top Overlay And Pad R7-1(4680mil,2987.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4666.22mil,2958.032mil)(4666.22mil,2961.968mil) on Top Overlay And Pad R7-1(4680mil,2987.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.223mil < 10mil) Between Text "C4_BACK" (4630mil,3016.142mil) on Top Overlay And Pad R7-1(4680mil,2987.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.223mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4693.78mil,2958.032mil)(4693.78mil,2961.968mil) on Top Overlay And Pad R7-2(4680mil,2932.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4666.22mil,2958.032mil)(4666.22mil,2961.968mil) on Top Overlay And Pad R7-2(4680mil,2932.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3101.102mil,2288.032mil)(3101.102mil,2291.968mil) on Top Overlay And Pad R8-1(3114.882mil,2262.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3128.662mil,2288.032mil)(3128.662mil,2291.968mil) on Top Overlay And Pad R8-1(3114.882mil,2262.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3101.102mil,2288.032mil)(3101.102mil,2291.968mil) on Top Overlay And Pad R8-2(3114.882mil,2317.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3128.662mil,2288.032mil)(3128.662mil,2291.968mil) on Top Overlay And Pad R8-2(3114.882mil,2317.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3271.102mil,2288.032mil)(3271.102mil,2291.968mil) on Top Overlay And Pad R10-1(3284.882mil,2262.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3298.662mil,2288.032mil)(3298.662mil,2291.968mil) on Top Overlay And Pad R10-1(3284.882mil,2262.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3271.102mil,2288.032mil)(3271.102mil,2291.968mil) on Top Overlay And Pad R10-2(3284.882mil,2317.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3298.662mil,2288.032mil)(3298.662mil,2291.968mil) on Top Overlay And Pad R10-2(3284.882mil,2317.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3353.78mil,2005.59mil)(3353.78mil,2009.528mil) on Top Overlay And Pad C6-1(3340mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3326.22mil,2005.59mil)(3326.22mil,2009.528mil) on Top Overlay And Pad C6-1(3340mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3353.78mil,2005.59mil)(3353.78mil,2009.528mil) on Top Overlay And Pad C6-2(3340mil,2035.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3326.22mil,2005.59mil)(3326.22mil,2009.528mil) on Top Overlay And Pad C6-2(3340mil,2035.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.855mil < 10mil) Between Text "U2" (3310mil,2060mil) on Top Overlay And Pad C6-2(3340mil,2035.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3157.768mil,2288.032mil)(3157.768mil,2291.968mil) on Top Overlay And Pad C8-1(3171.548mil,2317.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3185.328mil,2288.032mil)(3185.328mil,2291.968mil) on Top Overlay And Pad C8-1(3171.548mil,2317.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3157.768mil,2288.032mil)(3157.768mil,2291.968mil) on Top Overlay And Pad C8-2(3171.548mil,2262.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3185.328mil,2288.032mil)(3185.328mil,2291.968mil) on Top Overlay And Pad C8-2(3171.548mil,2262.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3214.436mil,2288.032mil)(3214.436mil,2291.968mil) on Top Overlay And Pad R11-1(3228.216mil,2262.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3241.994mil,2288.032mil)(3241.994mil,2291.968mil) on Top Overlay And Pad R11-1(3228.216mil,2262.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3214.436mil,2288.032mil)(3214.436mil,2291.968mil) on Top Overlay And Pad R11-2(3228.216mil,2317.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3241.994mil,2288.032mil)(3241.994mil,2291.968mil) on Top Overlay And Pad R11-2(3228.216mil,2317.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.98mil < 10mil) Between Text "R2" (3380mil,3090mil) on Top Overlay And Pad R2-1(3425mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3411.22mil,3155.59mil)(3411.22mil,3159.528mil) on Top Overlay And Pad R2-1(3425mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3438.78mil,3155.59mil)(3438.78mil,3159.528mil) on Top Overlay And Pad R2-1(3425mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3411.22mil,3155.59mil)(3411.22mil,3159.528mil) on Top Overlay And Pad R2-2(3425mil,3185.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3438.78mil,3155.59mil)(3438.78mil,3159.528mil) on Top Overlay And Pad R2-2(3425mil,3185.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.862mil < 10mil) Between Text "R1" (3310mil,3090mil) on Top Overlay And Pad R1-1(3350mil,3129.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3336.22mil,3155.472mil)(3336.22mil,3159.41mil) on Top Overlay And Pad R1-1(3350mil,3129.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3363.78mil,3155.472mil)(3363.78mil,3159.41mil) on Top Overlay And Pad R1-1(3350mil,3129.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3336.22mil,3155.472mil)(3336.22mil,3159.41mil) on Top Overlay And Pad R1-2(3350mil,3185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3363.78mil,3155.472mil)(3363.78mil,3159.41mil) on Top Overlay And Pad R1-2(3350mil,3185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.046mil < 10mil) Between Track (4755.984mil,2563.78mil)(4755.984mil,2567.716mil) on Top Overlay And Pad DRIVER_MID-19(4796.536mil,2567.952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.268mil < 10mil) Between Text "B_MID" (5130mil,2707.539mil) on Top Overlay And Pad DRIVER_MID-11(5087.874mil,2695.906mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.564mil < 10mil) Between Text "B_MID" (5130mil,2707.539mil) on Top Overlay And Pad DRIVER_MID-10(5087.874mil,2670.316mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.306mil < 10mil) Between Text "B_MID" (5130mil,2707.539mil) on Top Overlay And Pad DRIVER_MID-9(5087.874mil,2644.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.474mil < 10mil) Between Text "B_MID" (5130mil,2707.539mil) on Top Overlay And Pad DRIVER_MID-8(5087.874mil,2619.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.474mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.346mil < 10mil) Between Text "A_MID" (5130mil,2517.539mil) on Top Overlay And Pad DRIVER_MID-4(5087.874mil,2516.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.974mil < 10mil) Between Text "A_MID" (5130mil,2517.539mil) on Top Overlay And Pad DRIVER_MID-3(5087.874mil,2491.182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.974mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.422mil < 10mil) Between Text "A_MID" (5130mil,2517.539mil) on Top Overlay And Pad DRIVER_MID-2(5087.874mil,2465.59mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.306mil < 10mil) Between Text "A_MID" (5130mil,2517.539mil) on Top Overlay And Pad DRIVER_MID-1(5087.874mil,2440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.044mil < 10mil) Between Track (4748.78mil,2168.032mil)(4748.78mil,2171.968mil) on Top Overlay And Pad DRIVER_FRONT-19(4789.33mil,2172.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.575mil < 10mil) Between Text "C4_BACK" (4630mil,3016.142mil) on Top Overlay And Pad DRIVER_BACK-16(4800.314mil,3041.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.204mil < 10mil) Between Text "C4_BACK" (4630mil,3016.142mil) on Top Overlay And Pad DRIVER_BACK-17(4800.314mil,3016.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.318mil < 10mil) Between Text "B_BACK" (5130mil,3137.539mil) on Top Overlay And Pad DRIVER_BACK-12(5091.654mil,3118.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.318mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.526mil < 10mil) Between Text "B_BACK" (5130mil,3137.539mil) on Top Overlay And Pad DRIVER_BACK-11(5091.654mil,3092.914mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.526mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Text "B_BACK" (5130mil,3137.539mil) on Top Overlay And Pad DRIVER_BACK-10(5091.654mil,3067.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.247mil < 10mil) Between Text "B_BACK" (5130mil,3137.539mil) on Top Overlay And Pad DRIVER_BACK-9(5091.654mil,3041.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.754mil < 10mil) Between Text "B_BACK" (5130mil,3137.539mil) on Top Overlay And Pad DRIVER_BACK-8(5091.654mil,3016.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.457mil < 10mil) Between Text "A_BACK" (5131.653mil,2936.909mil) on Top Overlay And Pad DRIVER_BACK-5(5091.654mil,2939.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.847mil < 10mil) Between Text "A_BACK" (5131.653mil,2936.909mil) on Top Overlay And Pad DRIVER_BACK-4(5091.654mil,2913.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.847mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.18mil < 10mil) Between Text "A_BACK" (5131.653mil,2936.909mil) on Top Overlay And Pad DRIVER_BACK-3(5091.654mil,2888.188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.266mil < 10mil) Between Text "A_BACK" (5131.653mil,2936.909mil) on Top Overlay And Pad DRIVER_BACK-2(5091.654mil,2862.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.18mil < 10mil) Between Text "A_BACK" (5131.653mil,2936.909mil) on Top Overlay And Pad DRIVER_BACK-1(5091.654mil,2837.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (3502.966mil,3134mil)(3502.966mil,3176mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3511.466mil,3125.5mil)(3620.584mil,3125.5mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3511.466mil,3184.5mil)(3620.584mil,3184.5mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (3629.084mil,3134mil)(3629.084mil,3176mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (3610.59mil,3121.504mil) (3636.19mil,3128.804mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (3625.69mil,3121.504mil) (3643.69mil,3188.504mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (3613.19mil,3182.004mil) (3636.19mil,3188.504mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3511.466mil,3125.5mil)(3620.584mil,3125.5mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3511.466mil,3184.5mil)(3620.584mil,3184.5mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4218.476mil,2332.66mil)(4218.476mil,2374.66mil) on Top Overlay And Pad D10-1(4248.07mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4226.976mil,2324.16mil)(4336.094mil,2324.16mil) on Top Overlay And Pad D10-1(4248.07mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4226.976mil,2383.16mil)(4336.094mil,2383.16mil) on Top Overlay And Pad D10-1(4248.07mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4344.594mil,2332.66mil)(4344.594mil,2374.66mil) on Top Overlay And Pad D10-2(4315mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (4326.1mil,2320.164mil) (4351.7mil,2327.464mil) on Top Overlay And Pad D10-2(4315mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (4341.2mil,2320.164mil) (4359.2mil,2387.164mil) on Top Overlay And Pad D10-2(4315mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (4328.7mil,2380.664mil) (4351.7mil,2387.164mil) on Top Overlay And Pad D10-2(4315mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4226.976mil,2324.16mil)(4336.094mil,2324.16mil) on Top Overlay And Pad D10-2(4315mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4226.976mil,2383.16mil)(4336.094mil,2383.16mil) on Top Overlay And Pad D10-2(4315mil,2353.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4424.126mil,3051.638mil)(4466.126mil,3051.638mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4474.626mil,3060.138mil)(4474.626mil,3169.256mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4415.626mil,3060.138mil)(4415.626mil,3169.256mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4424.126mil,3177.756mil)(4466.126mil,3177.756mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.503mil < 10mil) Between Area Fill (4462.164mil,3168.412mil) (4487.764mil,3175.712mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (4436.114mil,3149.862mil) (4454.114mil,3216.862mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.327mil < 10mil) Between Area Fill (4403.364mil,3170.112mil) (4426.364mil,3176.612mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4474.626mil,3060.138mil)(4474.626mil,3169.256mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4415.626mil,3060.138mil)(4415.626mil,3169.256mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4345.75mil,3060.138mil)(4345.75mil,3169.256mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4404.75mil,3060.138mil)(4404.75mil,3169.256mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4354.25mil,3051.638mil)(4396.25mil,3051.638mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (4333.496mil,3170.112mil) (4356.496mil,3176.612mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (4392.296mil,3168.412mil) (4417.896mil,3175.712mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4345.75mil,3060.138mil)(4345.75mil,3169.256mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4404.75mil,3060.138mil)(4404.75mil,3169.256mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4354.25mil,3177.756mil)(4396.25mil,3177.756mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (4366.246mil,3149.862mil) (4384.246mil,3216.862mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4275.876mil,3060.138mil)(4275.876mil,3169.256mil) on Top Overlay And Pad D2-1(4305.376mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4334.876mil,3060.138mil)(4334.876mil,3169.256mil) on Top Overlay And Pad D2-1(4305.376mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4284.376mil,3051.638mil)(4326.376mil,3051.638mil) on Top Overlay And Pad D2-1(4305.376mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.329mil < 10mil) Between Area Fill (4263.612mil,3170.112mil) (4286.612mil,3176.612mil) on Top Overlay And Pad D2-2(4305.376mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.501mil < 10mil) Between Area Fill (4322.412mil,3168.412mil) (4348.012mil,3175.712mil) on Top Overlay And Pad D2-2(4305.376mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.501mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4275.876mil,3060.138mil)(4275.876mil,3169.256mil) on Top Overlay And Pad D2-2(4305.376mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4334.876mil,3060.138mil)(4334.876mil,3169.256mil) on Top Overlay And Pad D2-2(4305.376mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4284.376mil,3177.756mil)(4326.376mil,3177.756mil) on Top Overlay And Pad D2-2(4305.376mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (4296.362mil,3149.862mil) (4314.362mil,3216.862mil) on Top Overlay And Pad D2-2(4305.376mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4206mil,3060.136mil)(4206mil,3169.254mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4265mil,3060.136mil)(4265mil,3169.254mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4214.5mil,3051.636mil)(4256.5mil,3051.636mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (4193.746mil,3170.134mil) (4216.746mil,3176.634mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (4252.546mil,3168.434mil) (4278.146mil,3175.734mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4206mil,3060.136mil)(4206mil,3169.254mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4265mil,3060.136mil)(4265mil,3169.254mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4214.5mil,3177.754mil)(4256.5mil,3177.754mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.539mil < 10mil) Between Area Fill (4226.496mil,3149.884mil) (4244.496mil,3216.884mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4728.426mil,2563.78mil)(4728.426mil,2567.716mil) on Top Overlay And Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4755.984mil,2563.78mil)(4755.984mil,2567.716mil) on Top Overlay And Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.127mil < 10mil) Between Text "C4_MID" (4610mil,2550mil) on Top Overlay And Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.127mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4728.426mil,2563.78mil)(4728.426mil,2567.716mil) on Top Overlay And Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4755.984mil,2563.78mil)(4755.984mil,2567.716mil) on Top Overlay And Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.701mil < 10mil) Between Text "C4_MID" (4610mil,2550mil) on Top Overlay And Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4748.78mil,2168.032mil)(4748.78mil,2171.968mil) on Top Overlay And Pad C4_FRONT-1(4735mil,2197.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4721.22mil,2168.032mil)(4721.22mil,2171.968mil) on Top Overlay And Pad C4_FRONT-1(4735mil,2197.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4748.78mil,2168.032mil)(4748.78mil,2171.968mil) on Top Overlay And Pad C4_FRONT-2(4735mil,2142.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4721.22mil,2168.032mil)(4721.22mil,2171.968mil) on Top Overlay And Pad C4_FRONT-2(4735mil,2142.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4726.22mil,2958.032mil)(4726.22mil,2961.968mil) on Top Overlay And Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4753.78mil,2958.032mil)(4753.78mil,2961.968mil) on Top Overlay And Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4726.22mil,2958.032mil)(4726.22mil,2961.968mil) on Top Overlay And Pad C4_BACK-2(4740mil,2932.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4753.78mil,2958.032mil)(4753.78mil,2961.968mil) on Top Overlay And Pad C4_BACK-2(4740mil,2932.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5446.22mil,2298.031mil)(5446.22mil,2301.969mil) on Bottom Overlay And Pad R17-2(5460mil,2327.559mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5473.78mil,2298.031mil)(5473.78mil,2301.969mil) on Bottom Overlay And Pad R17-2(5460mil,2327.559mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.036mil < 10mil) Between Text "R17" (5490mil,2277.559mil) on Bottom Overlay And Pad R17-2(5460mil,2327.559mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.036mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5446.22mil,2298.031mil)(5446.22mil,2301.969mil) on Bottom Overlay And Pad R17-1(5460mil,2272.441mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5473.78mil,2298.031mil)(5473.78mil,2301.969mil) on Bottom Overlay And Pad R17-1(5460mil,2272.441mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.036mil < 10mil) Between Text "R17" (5490mil,2277.559mil) on Bottom Overlay And Pad R17-1(5460mil,2272.441mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.036mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2985.59mil,2546.22mil)(2989.528mil,2546.22mil) on Bottom Overlay And Pad C12-1(3015.118mil,2560mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2985.59mil,2573.78mil)(2989.528mil,2573.78mil) on Bottom Overlay And Pad C12-1(3015.118mil,2560mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2985.59mil,2546.22mil)(2989.528mil,2546.22mil) on Bottom Overlay And Pad C12-2(2960mil,2560mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2985.59mil,2573.78mil)(2989.528mil,2573.78mil) on Bottom Overlay And Pad C12-2(2960mil,2560mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2850.472mil,2546.22mil)(2854.41mil,2546.22mil) on Bottom Overlay And Pad C11-1(2880mil,2560mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.049mil < 10mil) Between Text "C11" (2850mil,2490mil) on Bottom Overlay And Pad C11-1(2880mil,2560mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.049mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2850.472mil,2573.78mil)(2854.41mil,2573.78mil) on Bottom Overlay And Pad C11-1(2880mil,2560mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2850.472mil,2546.22mil)(2854.41mil,2546.22mil) on Bottom Overlay And Pad C11-2(2824.882mil,2560mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2850.472mil,2573.78mil)(2854.41mil,2573.78mil) on Bottom Overlay And Pad C11-2(2824.882mil,2560mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3138.032mil,2706.22mil)(3141.968mil,2706.22mil) on Bottom Overlay And Pad R20-1(3112.442mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3138.032mil,2733.78mil)(3141.968mil,2733.78mil) on Bottom Overlay And Pad R20-1(3112.442mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3138.032mil,2706.22mil)(3141.968mil,2706.22mil) on Bottom Overlay And Pad R20-2(3167.56mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3138.032mil,2733.78mil)(3141.968mil,2733.78mil) on Bottom Overlay And Pad R20-2(3167.56mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.72mil < 10mil) Between Text "R20" (3160mil,2640mil) on Bottom Overlay And Pad R20-2(3167.56mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.72mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3473.78mil,2828.032mil)(3473.78mil,2831.968mil) on Bottom Overlay And Pad C14-1(3460mil,2857.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3446.22mil,2828.032mil)(3446.22mil,2831.968mil) on Bottom Overlay And Pad C14-1(3460mil,2857.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3473.78mil,2828.032mil)(3473.78mil,2831.968mil) on Bottom Overlay And Pad C14-2(3460mil,2802.44mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3446.22mil,2828.032mil)(3446.22mil,2831.968mil) on Bottom Overlay And Pad C14-2(3460mil,2802.44mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3285.59mil,2706.22mil)(3289.528mil,2706.22mil) on Bottom Overlay And Pad R19-1(3260mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3285.59mil,2733.78mil)(3289.528mil,2733.78mil) on Bottom Overlay And Pad R19-1(3260mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.053mil < 10mil) Between Text "R19" (3240mil,2640mil) on Bottom Overlay And Pad R19-1(3260mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.053mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3285.59mil,2706.22mil)(3289.528mil,2706.22mil) on Bottom Overlay And Pad R19-2(3315.118mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3285.59mil,2733.78mil)(3289.528mil,2733.78mil) on Bottom Overlay And Pad R19-2(3315.118mil,2720mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3766.22mil,2798.032mil)(3766.22mil,2801.968mil) on Bottom Overlay And Pad C13-1(3780mil,2772.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3793.78mil,2798.032mil)(3793.78mil,2801.968mil) on Bottom Overlay And Pad C13-1(3780mil,2772.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3766.22mil,2798.032mil)(3766.22mil,2801.968mil) on Bottom Overlay And Pad C13-2(3780mil,2827.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3793.78mil,2798.032mil)(3793.78mil,2801.968mil) on Bottom Overlay And Pad C13-2(3780mil,2827.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (2788.11mil,2696.93mil)(3051.89mil,2696.93mil) on Bottom Overlay And Pad U4-1(3010.552mil,2647.716mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (2788.11mil,2696.93mil)(3051.89mil,2696.93mil) on Bottom Overlay And Pad U4-2(2920mil,2647.716mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (2788.11mil,2696.93mil)(3051.89mil,2696.93mil) on Bottom Overlay And Pad U4-3(2829.448mil,2647.716mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2788.11mil,2830.788mil)(3051.89mil,2830.788mil) on Bottom Overlay And Pad U4-4(2920mil,2880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4222.22mil,3118.032mil)(4222.22mil,3121.968mil) on Bottom Overlay And Pad R3-1(4236mil,3092.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4249.78mil,3118.032mil)(4249.78mil,3121.968mil) on Bottom Overlay And Pad R3-1(4236mil,3092.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4222.22mil,3118.032mil)(4222.22mil,3121.968mil) on Bottom Overlay And Pad R3-2(4236mil,3147.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4249.78mil,3118.032mil)(4249.78mil,3121.968mil) on Bottom Overlay And Pad R3-2(4236mil,3147.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3138.032mil,1956.22mil)(3141.968mil,1956.22mil) on Bottom Overlay And Pad R9-1(3112.442mil,1970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3138.032mil,1983.78mil)(3141.968mil,1983.78mil) on Bottom Overlay And Pad R9-1(3112.442mil,1970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3138.032mil,1956.22mil)(3141.968mil,1956.22mil) on Bottom Overlay And Pad R9-2(3167.56mil,1970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3138.032mil,1983.78mil)(3141.968mil,1983.78mil) on Bottom Overlay And Pad R9-2(3167.56mil,1970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4553.78mil,2548.032mil)(4553.78mil,2551.97mil) on Bottom Overlay And Pad C5-1(4540mil,2522.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4526.22mil,2548.032mil)(4526.22mil,2551.97mil) on Bottom Overlay And Pad C5-1(4540mil,2522.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4553.78mil,2548.032mil)(4553.78mil,2551.97mil) on Bottom Overlay And Pad C5-2(4540mil,2577.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4526.22mil,2548.032mil)(4526.22mil,2551.97mil) on Bottom Overlay And Pad C5-2(4540mil,2577.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.093mil < 10mil) Between Track (4516.694mil,2603.11mil)(4516.694mil,2988.938mil) on Bottom Overlay And Pad C5-2(4540mil,2577.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.093mil < 10mil) Between Track (4371.024mil,2603.11mil)(4516.694mil,2603.11mil) on Bottom Overlay And Pad C5-2(4540mil,2577.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4291.22mil,3118.032mil)(4291.22mil,3121.968mil) on Bottom Overlay And Pad R4-2(4305mil,3147.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4318.78mil,3118.032mil)(4318.78mil,3121.968mil) on Bottom Overlay And Pad R4-2(4305mil,3147.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4291.22mil,3118.032mil)(4291.22mil,3121.968mil) on Bottom Overlay And Pad R4-1(4305mil,3092.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4318.78mil,3118.032mil)(4318.78mil,3121.968mil) on Bottom Overlay And Pad R4-1(4305mil,3092.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4361.22mil,3118.032mil)(4361.22mil,3121.968mil) on Bottom Overlay And Pad R5-2(4375mil,3147.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4388.78mil,3118.032mil)(4388.78mil,3121.968mil) on Bottom Overlay And Pad R5-2(4375mil,3147.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4361.22mil,3118.032mil)(4361.22mil,3121.968mil) on Bottom Overlay And Pad R5-1(4375mil,3092.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4388.78mil,3118.032mil)(4388.78mil,3121.968mil) on Bottom Overlay And Pad R5-1(4375mil,3092.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4431.22mil,3118.032mil)(4431.22mil,3121.968mil) on Bottom Overlay And Pad R6-2(4445mil,3147.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4458.78mil,3118.032mil)(4458.78mil,3121.968mil) on Bottom Overlay And Pad R6-2(4445mil,3147.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4431.22mil,3118.032mil)(4431.22mil,3121.968mil) on Bottom Overlay And Pad R6-1(4445mil,3092.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4458.78mil,3118.032mil)(4458.78mil,3121.968mil) on Bottom Overlay And Pad R6-1(4445mil,3092.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3486.22mil,2538.032mil)(3486.22mil,2541.968mil) on Bottom Overlay And Pad R16-2(3500mil,2567.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3513.78mil,2538.032mil)(3513.78mil,2541.968mil) on Bottom Overlay And Pad R16-2(3500mil,2567.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3486.22mil,2538.032mil)(3486.22mil,2541.968mil) on Bottom Overlay And Pad R16-1(3500mil,2512.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3513.78mil,2538.032mil)(3513.78mil,2541.968mil) on Bottom Overlay And Pad R16-1(3500mil,2512.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3426.22mil,2538.032mil)(3426.22mil,2541.968mil) on Bottom Overlay And Pad R12-2(3440mil,2512.44mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3453.78mil,2538.032mil)(3453.78mil,2541.968mil) on Bottom Overlay And Pad R12-2(3440mil,2512.44mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3426.22mil,2538.032mil)(3426.22mil,2541.968mil) on Bottom Overlay And Pad R12-1(3440mil,2567.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3453.78mil,2538.032mil)(3453.78mil,2541.968mil) on Bottom Overlay And Pad R12-1(3440mil,2567.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3366.22mil,2538.032mil)(3366.22mil,2541.968mil) on Bottom Overlay And Pad R15-2(3380mil,2567.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3393.78mil,2538.032mil)(3393.78mil,2541.968mil) on Bottom Overlay And Pad R15-2(3380mil,2567.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3366.22mil,2538.032mil)(3366.22mil,2541.968mil) on Bottom Overlay And Pad R15-1(3380mil,2512.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3393.78mil,2538.032mil)(3393.78mil,2541.968mil) on Bottom Overlay And Pad R15-1(3380mil,2512.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3306.22mil,2538.032mil)(3306.22mil,2541.968mil) on Bottom Overlay And Pad C10-2(3320mil,2512.44mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3333.78mil,2538.032mil)(3333.78mil,2541.968mil) on Bottom Overlay And Pad C10-2(3320mil,2512.44mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3306.22mil,2538.032mil)(3306.22mil,2541.968mil) on Bottom Overlay And Pad C10-1(3320mil,2567.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3333.78mil,2538.032mil)(3333.78mil,2541.968mil) on Bottom Overlay And Pad C10-1(3320mil,2567.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Track (4282.992mil,1941.574mil)(4282.992mil,2138.426mil) on Bottom Overlay And Pad Q1-1(4319.508mil,2115mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Track (4282.992mil,1941.574mil)(4282.992mil,2138.426mil) on Bottom Overlay And Pad Q1-1(4319.508mil,2065mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Track (4282.992mil,1941.574mil)(4282.992mil,2138.426mil) on Bottom Overlay And Pad Q1-1(4319.508mil,2015mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Track (4282.992mil,1941.574mil)(4282.992mil,2138.426mil) on Bottom Overlay And Pad Q1-2(4319.508mil,1965mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Track (4157.008mil,1941.574mil)(4157.008mil,2138.426mil) on Bottom Overlay And Pad Q1-3(4120.492mil,2115mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Track (4157.008mil,1941.574mil)(4157.008mil,2138.426mil) on Bottom Overlay And Pad Q1-3(4120.492mil,2065mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Track (4157.008mil,1941.574mil)(4157.008mil,2138.426mil) on Bottom Overlay And Pad Q1-3(4120.492mil,2015mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Track (4157.008mil,1941.574mil)(4157.008mil,2138.426mil) on Bottom Overlay And Pad Q1-3(4120.492mil,1965mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4400.472mil,1956.22mil)(4404.408mil,1956.22mil) on Bottom Overlay And Pad R18-2(4374.88mil,1970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4400.472mil,1983.78mil)(4404.408mil,1983.78mil) on Bottom Overlay And Pad R18-2(4374.88mil,1970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4400.472mil,1956.22mil)(4404.408mil,1956.22mil) on Bottom Overlay And Pad R18-1(4430mil,1970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4400.472mil,1983.78mil)(4404.408mil,1983.78mil) on Bottom Overlay And Pad R18-1(4430mil,1970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C5" (4550mil,2640mil) on Bottom Overlay And Pad U1-28(4560mil,2629.686mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.087mil < 10mil) Between Text "C5" (4550mil,2640mil) on Bottom Overlay And Pad U1-27(4560mil,2655.276mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.087mil]
Rule Violations :270

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.198mil < 10mil) Between Via (4110mil,1990mil) from Top Layer to Bottom Layer And Pad C2-1(4070mil,2030mil) on Multi-Layer [Top Solder] Mask Sliver [8.198mil] / [Bottom Solder] Mask Sliver [8.198mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.198mil < 10mil) Between Via (4110mil,2070mil) from Top Layer to Bottom Layer And Pad C2-1(4070mil,2030mil) on Multi-Layer [Top Solder] Mask Sliver [8.198mil] / [Bottom Solder] Mask Sliver [8.198mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad R18-1(4430mil,1970mil) on Bottom Layer And Pad C1-1(4480mil,2030mil) on Multi-Layer [Bottom Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Area Fill (4350mil,1990mil) (4430mil,2130mil) on Bottom Solder And Pad C1-1(4480mil,2030mil) on Multi-Layer [Bottom Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Area Fill (4350mil,2190mil) (4430mil,2330mil) on Bottom Solder And Pad C1-0(4480mil,2226.85mil) on Multi-Layer [Bottom Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad A_BACK-2(5325.984mil,2885.294mil) on Multi-Layer And Pad A_BACK-1(5247.244mil,2885.294mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad A_FRONT-1(5246.26mil,2095mil) on Multi-Layer And Pad A_FRONT-2(5325mil,2095mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad A_MID-2(5322.204mil,2488.286mil) on Multi-Layer And Pad A_MID-1(5243.464mil,2488.286mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad B_BACK-1(5247.244mil,3085.294mil) on Multi-Layer And Pad B_BACK-2(5325.984mil,3085.294mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad B_FRONT-2(5325mil,2295mil) on Multi-Layer And Pad B_FRONT-1(5246.26mil,2295mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad B_MID-1(5243.464mil,2688.286mil) on Multi-Layer And Pad B_MID-2(5322.204mil,2688.286mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP1-3(2530mil,2088.74mil) on Multi-Layer And Pad JP1-2(2530mil,2167.48mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP1-1(2530mil,2246.22mil) on Multi-Layer And Pad JP1-2(2530mil,2167.48mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP1-4(2530mil,2010mil) on Multi-Layer And Pad JP1-3(2530mil,2088.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP2-3(2740.002mil,2088.74mil) on Multi-Layer And Pad JP2-4(2740.002mil,2010mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP2-2(2740.002mil,2167.48mil) on Multi-Layer And Pad JP2-3(2740.002mil,2088.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP2-2(2740.002mil,2167.48mil) on Multi-Layer And Pad JP2-1(2740.002mil,2246.22mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP3-3(2950mil,2088.74mil) on Multi-Layer And Pad JP3-2(2950mil,2167.48mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP3-1(2950mil,2246.22mil) on Multi-Layer And Pad JP3-2(2950mil,2167.48mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP3-4(2950mil,2010mil) on Multi-Layer And Pad JP3-3(2950mil,2088.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP5-2(5540mil,2919.37mil) on Multi-Layer And Pad JP5-1(5540mil,2840.63mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP4-2(5540mil,2340mil) on Multi-Layer And Pad JP4-1(5540mil,2261.26mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.85mil < 10mil) Between Via (3740mil,2040mil) from Top Layer to Bottom Layer And Pad D6-2(3770mil,1987.796mil) on Top Layer [Top Solder] Mask Sliver [2.85mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.85mil < 10mil) Between Via (3780mil,2040mil) from Top Layer to Bottom Layer And Pad D6-2(3770mil,1987.796mil) on Top Layer [Top Solder] Mask Sliver [2.85mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-14(4796.536mil,2695.906mil) on Top Layer And Pad DRIVER_MID-13(4796.536mil,2721.496mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-15(4796.536mil,2670.316mil) on Top Layer And Pad DRIVER_MID-14(4796.536mil,2695.906mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.676mil < 10mil) Between Pad C3_MID-2(4750mil,2740mil) on Top Layer And Pad DRIVER_MID-15(4796.536mil,2670.316mil) on Top Layer [Top Solder] Mask Sliver [1.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_MID-16(4796.536mil,2644.724mil) on Top Layer And Pad DRIVER_MID-15(4796.536mil,2670.316mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-17(4796.536mil,2619.134mil) on Top Layer And Pad DRIVER_MID-16(4796.536mil,2644.724mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.367mil < 10mil) Between Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer And Pad DRIVER_MID-17(4796.536mil,2619.134mil) on Top Layer [Top Solder] Mask Sliver [2.367mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-18(4796.536mil,2593.544mil) on Top Layer And Pad DRIVER_MID-17(4796.536mil,2619.134mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_MID-19(4796.536mil,2567.952mil) on Top Layer And Pad DRIVER_MID-18(4796.536mil,2593.544mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.145mil < 10mil) Between Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer And Pad DRIVER_MID-19(4796.536mil,2567.952mil) on Top Layer [Top Solder] Mask Sliver [5.145mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.073mil < 10mil) Between Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer And Pad DRIVER_MID-19(4796.536mil,2567.952mil) on Top Layer [Top Solder] Mask Sliver [2.073mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-20(4796.536mil,2542.362mil) on Top Layer And Pad DRIVER_MID-19(4796.536mil,2567.952mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-21(4796.536mil,2516.772mil) on Top Layer And Pad DRIVER_MID-20(4796.536mil,2542.362mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mil < 10mil) Between Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer And Pad DRIVER_MID-21(4796.536mil,2516.772mil) on Top Layer [Top Solder] Mask Sliver [0.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-22(4796.536mil,2491.182mil) on Top Layer And Pad DRIVER_MID-21(4796.536mil,2516.772mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_MID-23(4796.536mil,2465.59mil) on Top Layer And Pad DRIVER_MID-22(4796.536mil,2491.182mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-24(4796.536mil,2440mil) on Top Layer And Pad DRIVER_MID-23(4796.536mil,2465.59mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.04mil < 10mil) Between Via (4750mil,2440mil) from Top Layer to Bottom Layer And Pad DRIVER_MID-24(4796.536mil,2440mil) on Top Layer [Top Solder] Mask Sliver [6.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-11(5087.874mil,2695.906mil) on Top Layer And Pad DRIVER_MID-12(5087.874mil,2721.496mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-10(5087.874mil,2670.316mil) on Top Layer And Pad DRIVER_MID-11(5087.874mil,2695.906mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_MID-9(5087.874mil,2644.724mil) on Top Layer And Pad DRIVER_MID-10(5087.874mil,2670.316mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-8(5087.874mil,2619.134mil) on Top Layer And Pad DRIVER_MID-9(5087.874mil,2644.724mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-7(5087.874mil,2593.544mil) on Top Layer And Pad DRIVER_MID-8(5087.874mil,2619.134mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_MID-6(5087.874mil,2567.952mil) on Top Layer And Pad DRIVER_MID-7(5087.874mil,2593.544mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-5(5087.874mil,2542.362mil) on Top Layer And Pad DRIVER_MID-6(5087.874mil,2567.952mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-4(5087.874mil,2516.772mil) on Top Layer And Pad DRIVER_MID-5(5087.874mil,2542.362mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-3(5087.874mil,2491.182mil) on Top Layer And Pad DRIVER_MID-4(5087.874mil,2516.772mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_MID-2(5087.874mil,2465.59mil) on Top Layer And Pad DRIVER_MID-3(5087.874mil,2491.182mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-1(5087.874mil,2440mil) on Top Layer And Pad DRIVER_MID-2(5087.874mil,2465.59mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-14(4789.33mil,2300.158mil) on Top Layer And Pad DRIVER_FRONT-13(4789.33mil,2325.748mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.394mil < 10mil) Between Via (4800mil,2350mil) from Top Layer to Bottom Layer And Pad DRIVER_FRONT-13(4789.33mil,2325.748mil) on Top Layer [Top Solder] Mask Sliver [6.394mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-15(4789.33mil,2274.568mil) on Top Layer And Pad DRIVER_FRONT-14(4789.33mil,2300.158mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_FRONT-16(4789.33mil,2248.976mil) on Top Layer And Pad DRIVER_FRONT-15(4789.33mil,2274.568mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.527mil < 10mil) Between Pad C3_FRONT-2(4739.056mil,2350mil) on Top Layer And Pad DRIVER_FRONT-15(4789.33mil,2274.568mil) on Top Layer [Top Solder] Mask Sliver [7.527mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-17(4789.33mil,2223.386mil) on Top Layer And Pad DRIVER_FRONT-16(4789.33mil,2248.976mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.365mil < 10mil) Between Pad C4_FRONT-1(4735mil,2197.56mil) on Top Layer And Pad DRIVER_FRONT-17(4789.33mil,2223.386mil) on Top Layer [Top Solder] Mask Sliver [2.365mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-18(4789.33mil,2197.796mil) on Top Layer And Pad DRIVER_FRONT-17(4789.33mil,2223.386mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_FRONT-19(4789.33mil,2172.204mil) on Top Layer And Pad DRIVER_FRONT-18(4789.33mil,2197.796mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.144mil < 10mil) Between Pad C4_FRONT-2(4735mil,2142.44mil) on Top Layer And Pad DRIVER_FRONT-19(4789.33mil,2172.204mil) on Top Layer [Top Solder] Mask Sliver [5.144mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-20(4789.33mil,2146.614mil) on Top Layer And Pad DRIVER_FRONT-19(4789.33mil,2172.204mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.071mil < 10mil) Between Pad C4_FRONT-1(4735mil,2197.56mil) on Top Layer And Pad DRIVER_FRONT-19(4789.33mil,2172.204mil) on Top Layer [Top Solder] Mask Sliver [2.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-21(4789.33mil,2121.024mil) on Top Layer And Pad DRIVER_FRONT-20(4789.33mil,2146.614mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mil < 10mil) Between Pad C4_FRONT-2(4735mil,2142.44mil) on Top Layer And Pad DRIVER_FRONT-21(4789.33mil,2121.024mil) on Top Layer [Top Solder] Mask Sliver [0.057mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-22(4789.33mil,2095.434mil) on Top Layer And Pad DRIVER_FRONT-21(4789.33mil,2121.024mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_FRONT-23(4789.33mil,2069.842mil) on Top Layer And Pad DRIVER_FRONT-22(4789.33mil,2095.434mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-24(4789.33mil,2044.252mil) on Top Layer And Pad DRIVER_FRONT-23(4789.33mil,2069.842mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-11(5080.67mil,2300.158mil) on Top Layer And Pad DRIVER_FRONT-12(5080.67mil,2325.748mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-10(5080.67mil,2274.568mil) on Top Layer And Pad DRIVER_FRONT-11(5080.67mil,2300.158mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_FRONT-9(5080.67mil,2248.976mil) on Top Layer And Pad DRIVER_FRONT-10(5080.67mil,2274.568mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-8(5080.67mil,2223.386mil) on Top Layer And Pad DRIVER_FRONT-9(5080.67mil,2248.976mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-7(5080.67mil,2197.796mil) on Top Layer And Pad DRIVER_FRONT-8(5080.67mil,2223.386mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_FRONT-6(5080.67mil,2172.204mil) on Top Layer And Pad DRIVER_FRONT-7(5080.67mil,2197.796mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-5(5080.67mil,2146.614mil) on Top Layer And Pad DRIVER_FRONT-6(5080.67mil,2172.204mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-4(5080.67mil,2121.024mil) on Top Layer And Pad DRIVER_FRONT-5(5080.67mil,2146.614mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-3(5080.67mil,2095.434mil) on Top Layer And Pad DRIVER_FRONT-4(5080.67mil,2121.024mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_FRONT-2(5080.67mil,2069.842mil) on Top Layer And Pad DRIVER_FRONT-3(5080.67mil,2095.434mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-1(5080.67mil,2044.252mil) on Top Layer And Pad DRIVER_FRONT-2(5080.67mil,2069.842mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-14(4800.314mil,3092.914mil) on Top Layer And Pad DRIVER_BACK-13(4800.314mil,3118.504mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_BACK-15(4800.314mil,3067.322mil) on Top Layer And Pad DRIVER_BACK-14(4800.314mil,3092.914mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.937mil < 10mil) Between Pad C3_BACK-2(4749.056mil,3140mil) on Top Layer And Pad DRIVER_BACK-15(4800.314mil,3067.322mil) on Top Layer [Top Solder] Mask Sliver [4.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-16(4800.314mil,3041.732mil) on Top Layer And Pad DRIVER_BACK-15(4800.314mil,3067.322mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-17(4800.314mil,3016.142mil) on Top Layer And Pad DRIVER_BACK-16(4800.314mil,3041.732mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.804mil < 10mil) Between Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer And Pad DRIVER_BACK-17(4800.314mil,3016.142mil) on Top Layer [Top Solder] Mask Sliver [8.804mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_BACK-18(4800.314mil,2990.55mil) on Top Layer And Pad DRIVER_BACK-17(4800.314mil,3016.142mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.101mil < 10mil) Between Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer And Pad DRIVER_BACK-18(4800.314mil,2990.55mil) on Top Layer [Top Solder] Mask Sliver [5.101mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-19(4800.314mil,2964.96mil) on Top Layer And Pad DRIVER_BACK-18(4800.314mil,2990.55mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-20(4800.314mil,2939.37mil) on Top Layer And Pad DRIVER_BACK-19(4800.314mil,2964.96mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.072mil < 10mil) Between Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer And Pad DRIVER_BACK-19(4800.314mil,2964.96mil) on Top Layer [Top Solder] Mask Sliver [6.072mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.101mil < 10mil) Between Pad C4_BACK-2(4740mil,2932.44mil) on Top Layer And Pad DRIVER_BACK-20(4800.314mil,2939.37mil) on Top Layer [Top Solder] Mask Sliver [5.101mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-21(4800.314mil,2913.78mil) on Top Layer And Pad DRIVER_BACK-20(4800.314mil,2939.37mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.205mil < 10mil) Between Pad C4_BACK-2(4740mil,2932.44mil) on Top Layer And Pad DRIVER_BACK-21(4800.314mil,2913.78mil) on Top Layer [Top Solder] Mask Sliver [5.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_BACK-22(4800.314mil,2888.188mil) on Top Layer And Pad DRIVER_BACK-21(4800.314mil,2913.78mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-23(4800.314mil,2862.598mil) on Top Layer And Pad DRIVER_BACK-22(4800.314mil,2888.188mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-24(4800.314mil,2837.008mil) on Top Layer And Pad DRIVER_BACK-23(4800.314mil,2862.598mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-11(5091.654mil,3092.914mil) on Top Layer And Pad DRIVER_BACK-12(5091.654mil,3118.504mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_BACK-10(5091.654mil,3067.322mil) on Top Layer And Pad DRIVER_BACK-11(5091.654mil,3092.914mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-9(5091.654mil,3041.732mil) on Top Layer And Pad DRIVER_BACK-10(5091.654mil,3067.322mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-8(5091.654mil,3016.142mil) on Top Layer And Pad DRIVER_BACK-9(5091.654mil,3041.732mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_BACK-7(5091.654mil,2990.55mil) on Top Layer And Pad DRIVER_BACK-8(5091.654mil,3016.142mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-6(5091.654mil,2964.96mil) on Top Layer And Pad DRIVER_BACK-7(5091.654mil,2990.55mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-5(5091.654mil,2939.37mil) on Top Layer And Pad DRIVER_BACK-6(5091.654mil,2964.96mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-4(5091.654mil,2913.78mil) on Top Layer And Pad DRIVER_BACK-5(5091.654mil,2939.37mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.876mil < 10mil) Between Pad DRIVER_BACK-3(5091.654mil,2888.188mil) on Top Layer And Pad DRIVER_BACK-4(5091.654mil,2913.78mil) on Top Layer [Top Solder] Mask Sliver [1.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-2(5091.654mil,2862.598mil) on Top Layer And Pad DRIVER_BACK-3(5091.654mil,2888.188mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-1(5091.654mil,2837.008mil) on Top Layer And Pad DRIVER_BACK-2(5091.654mil,2862.598mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.472mil < 10mil) Between Via (4670mil,2750mil) from Top Layer to Bottom Layer And Pad C3_MID-1(4631.89mil,2740mil) on Top Layer [Top Solder] Mask Sliver [6.472mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.472mil < 10mil) Between Via (4670mil,2710mil) from Top Layer to Bottom Layer And Pad C3_MID-1(4631.89mil,2740mil) on Top Layer [Top Solder] Mask Sliver [6.472mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.472mil < 10mil) Between Via (4670mil,2790mil) from Top Layer to Bottom Layer And Pad C3_MID-1(4631.89mil,2740mil) on Top Layer [Top Solder] Mask Sliver [6.472mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.284mil < 10mil) Between Via (3430mil,2850mil) from Top Layer to Bottom Layer And Pad C14-1(3460mil,2857.56mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-5(3667.244mil,2843.208mil) on Bottom Layer And Pad U3-6(3698.74mil,2843.208mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U3-7(3702.578mil,2800mil) on Bottom Layer And Pad U3-6(3698.74mil,2843.208mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-4(3635.748mil,2843.208mil) on Bottom Layer And Pad U3-5(3667.244mil,2843.208mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-3(3604.252mil,2843.208mil) on Bottom Layer And Pad U3-4(3635.748mil,2843.208mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-2(3572.756mil,2843.208mil) on Bottom Layer And Pad U3-3(3604.252mil,2843.208mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-1(3541.26mil,2843.208mil) on Bottom Layer And Pad U3-2(3572.756mil,2843.208mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U3-14(3537.422mil,2800mil) on Bottom Layer And Pad U3-1(3541.26mil,2843.208mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U3-13(3541.26mil,2756.792mil) on Bottom Layer And Pad U3-14(3537.422mil,2800mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-12(3572.756mil,2756.792mil) on Bottom Layer And Pad U3-13(3541.26mil,2756.792mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-11(3604.252mil,2756.792mil) on Bottom Layer And Pad U3-12(3572.756mil,2756.792mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-10(3635.748mil,2756.792mil) on Bottom Layer And Pad U3-11(3604.252mil,2756.792mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-9(3667.244mil,2756.792mil) on Bottom Layer And Pad U3-10(3635.748mil,2756.792mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U3-8(3698.74mil,2756.792mil) on Bottom Layer And Pad U3-9(3667.244mil,2756.792mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U3-7(3702.578mil,2800mil) on Bottom Layer And Pad U3-8(3698.74mil,2756.792mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.958mil < 10mil) Between Via (3194.882mil,2111.654mil) from Top Layer to Bottom Layer And Pad C7-1(3260mil,2085.118mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.958mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.937mil < 10mil) Between Via (3194.882mil,2068.346mil) from Top Layer to Bottom Layer And Pad C7-1(3260mil,2085.118mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.988mil < 10mil) Between Area Fill (4350mil,1990mil) (4430mil,2130mil) on Bottom Solder And Pad Q1-1(4319.508mil,2115mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.988mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.988mil < 10mil) Between Area Fill (4350mil,1990mil) (4430mil,2130mil) on Bottom Solder And Pad Q1-1(4319.508mil,2065mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.988mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.988mil < 10mil) Between Area Fill (4350mil,1990mil) (4430mil,2130mil) on Bottom Solder And Pad Q1-1(4319.508mil,2015mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.988mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.976mil < 10mil) Between Via (4110mil,1990mil) from Top Layer to Bottom Layer And Pad Q1-3(4120.492mil,2015mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.38mil < 10mil) Between Via (4150mil,1990mil) from Top Layer to Bottom Layer And Pad Q1-3(4120.492mil,2015mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.38mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.976mil < 10mil) Between Via (4110mil,1990mil) from Top Layer to Bottom Layer And Pad Q1-3(4120.492mil,1965mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.38mil < 10mil) Between Via (4150mil,1990mil) from Top Layer to Bottom Layer And Pad Q1-3(4120.492mil,1965mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.38mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-2(4327.716mil,2655.276mil) on Bottom Layer And Pad U1-1(4327.716mil,2629.686mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-3(4327.716mil,2680.866mil) on Bottom Layer And Pad U1-2(4327.716mil,2655.276mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-4(4327.716mil,2706.456mil) on Bottom Layer And Pad U1-3(4327.716mil,2680.866mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-5(4327.716mil,2732.048mil) on Bottom Layer And Pad U1-4(4327.716mil,2706.456mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-6(4327.716mil,2757.638mil) on Bottom Layer And Pad U1-5(4327.716mil,2732.048mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-7(4327.716mil,2783.228mil) on Bottom Layer And Pad U1-6(4327.716mil,2757.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-8(4327.716mil,2808.818mil) on Bottom Layer And Pad U1-7(4327.716mil,2783.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-9(4327.716mil,2834.41mil) on Bottom Layer And Pad U1-8(4327.716mil,2808.818mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-10(4327.716mil,2860mil) on Bottom Layer And Pad U1-9(4327.716mil,2834.41mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-11(4327.716mil,2885.59mil) on Bottom Layer And Pad U1-10(4327.716mil,2860mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-12(4327.716mil,2911.182mil) on Bottom Layer And Pad U1-11(4327.716mil,2885.59mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-13(4327.716mil,2936.772mil) on Bottom Layer And Pad U1-12(4327.716mil,2911.182mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-14(4327.716mil,2962.362mil) on Bottom Layer And Pad U1-13(4327.716mil,2936.772mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.451mil < 10mil) Between Via (4603mil,2629mil) from Top Layer to Bottom Layer And Pad U1-28(4560mil,2629.686mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.451mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-27(4560mil,2655.276mil) on Bottom Layer And Pad U1-28(4560mil,2629.686mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-26(4560mil,2680.866mil) on Bottom Layer And Pad U1-27(4560mil,2655.276mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-25(4560mil,2706.456mil) on Bottom Layer And Pad U1-26(4560mil,2680.866mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-24(4560mil,2732.048mil) on Bottom Layer And Pad U1-25(4560mil,2706.456mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-23(4560mil,2757.638mil) on Bottom Layer And Pad U1-24(4560mil,2732.048mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-22(4560mil,2783.228mil) on Bottom Layer And Pad U1-23(4560mil,2757.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-21(4560mil,2808.818mil) on Bottom Layer And Pad U1-22(4560mil,2783.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-20(4560mil,2834.41mil) on Bottom Layer And Pad U1-21(4560mil,2808.818mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-19(4560mil,2860mil) on Bottom Layer And Pad U1-20(4560mil,2834.41mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-18(4560mil,2885.59mil) on Bottom Layer And Pad U1-19(4560mil,2860mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-17(4560mil,2911.182mil) on Bottom Layer And Pad U1-18(4560mil,2885.59mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-16(4560mil,2936.772mil) on Bottom Layer And Pad U1-17(4560mil,2911.182mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-15(4560mil,2962.362mil) on Bottom Layer And Pad U1-16(4560mil,2936.772mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
Rule Violations :162

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=500mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 486
Time Elapsed        : 00:00:06