INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.2/lab2.2.gen/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.2/lab2.2.gen/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.2/lab2.2.srcs/sources_1/new/instantiation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instantiation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.2/lab2.2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
