// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qrf_givens_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        extra_pass,
        a_M_real,
        a_M_imag,
        b_M_real,
        b_M_imag,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8
);

parameter    ap_ST_fsm_state1 = 57'd1;
parameter    ap_ST_fsm_state2 = 57'd2;
parameter    ap_ST_fsm_state3 = 57'd4;
parameter    ap_ST_fsm_state4 = 57'd8;
parameter    ap_ST_fsm_state5 = 57'd16;
parameter    ap_ST_fsm_state6 = 57'd32;
parameter    ap_ST_fsm_state7 = 57'd64;
parameter    ap_ST_fsm_state8 = 57'd128;
parameter    ap_ST_fsm_state9 = 57'd256;
parameter    ap_ST_fsm_state10 = 57'd512;
parameter    ap_ST_fsm_state11 = 57'd1024;
parameter    ap_ST_fsm_state12 = 57'd2048;
parameter    ap_ST_fsm_state13 = 57'd4096;
parameter    ap_ST_fsm_state14 = 57'd8192;
parameter    ap_ST_fsm_state15 = 57'd16384;
parameter    ap_ST_fsm_state16 = 57'd32768;
parameter    ap_ST_fsm_state17 = 57'd65536;
parameter    ap_ST_fsm_state18 = 57'd131072;
parameter    ap_ST_fsm_state19 = 57'd262144;
parameter    ap_ST_fsm_state20 = 57'd524288;
parameter    ap_ST_fsm_state21 = 57'd1048576;
parameter    ap_ST_fsm_state22 = 57'd2097152;
parameter    ap_ST_fsm_state23 = 57'd4194304;
parameter    ap_ST_fsm_state24 = 57'd8388608;
parameter    ap_ST_fsm_state25 = 57'd16777216;
parameter    ap_ST_fsm_state26 = 57'd33554432;
parameter    ap_ST_fsm_state27 = 57'd67108864;
parameter    ap_ST_fsm_state28 = 57'd134217728;
parameter    ap_ST_fsm_state29 = 57'd268435456;
parameter    ap_ST_fsm_state30 = 57'd536870912;
parameter    ap_ST_fsm_state31 = 57'd1073741824;
parameter    ap_ST_fsm_state32 = 57'd2147483648;
parameter    ap_ST_fsm_state33 = 57'd4294967296;
parameter    ap_ST_fsm_state34 = 57'd8589934592;
parameter    ap_ST_fsm_state35 = 57'd17179869184;
parameter    ap_ST_fsm_state36 = 57'd34359738368;
parameter    ap_ST_fsm_state37 = 57'd68719476736;
parameter    ap_ST_fsm_state38 = 57'd137438953472;
parameter    ap_ST_fsm_state39 = 57'd274877906944;
parameter    ap_ST_fsm_state40 = 57'd549755813888;
parameter    ap_ST_fsm_state41 = 57'd1099511627776;
parameter    ap_ST_fsm_state42 = 57'd2199023255552;
parameter    ap_ST_fsm_state43 = 57'd4398046511104;
parameter    ap_ST_fsm_state44 = 57'd8796093022208;
parameter    ap_ST_fsm_state45 = 57'd17592186044416;
parameter    ap_ST_fsm_state46 = 57'd35184372088832;
parameter    ap_ST_fsm_state47 = 57'd70368744177664;
parameter    ap_ST_fsm_state48 = 57'd140737488355328;
parameter    ap_ST_fsm_state49 = 57'd281474976710656;
parameter    ap_ST_fsm_state50 = 57'd562949953421312;
parameter    ap_ST_fsm_state51 = 57'd1125899906842624;
parameter    ap_ST_fsm_state52 = 57'd2251799813685248;
parameter    ap_ST_fsm_state53 = 57'd4503599627370496;
parameter    ap_ST_fsm_state54 = 57'd9007199254740992;
parameter    ap_ST_fsm_state55 = 57'd18014398509481984;
parameter    ap_ST_fsm_state56 = 57'd36028797018963968;
parameter    ap_ST_fsm_state57 = 57'd72057594037927936;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] extra_pass;
input  [31:0] a_M_real;
input  [31:0] a_M_imag;
input  [31:0] b_M_real;
input  [31:0] b_M_imag;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;
reg[31:0] ap_return_4;
reg[31:0] ap_return_5;
reg[31:0] ap_return_6;
reg[31:0] ap_return_7;
reg[31:0] ap_return_8;

(* fsm_encoding = "none" *) reg   [56:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_fu_261_p2;
reg   [31:0] reg_322;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state35;
wire   [31:0] grp_fu_265_p2;
reg   [31:0] reg_327;
wire   [31:0] grp_fu_270_p2;
reg   [31:0] reg_332;
wire   [31:0] grp_fu_274_p2;
reg   [31:0] reg_337;
wire   [31:0] grp_fu_278_p2;
reg   [31:0] reg_342;
wire   [31:0] grp_fu_240_p2;
reg   [31:0] reg_347;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state40;
wire   [31:0] grp_fu_244_p2;
reg   [31:0] reg_352;
wire   [31:0] grp_fu_249_p2;
reg   [31:0] reg_360;
wire   [31:0] grp_fu_301_p2;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state56;
wire   [31:0] grp_fu_305_p2;
wire   [0:0] extra_pass_read_read_fu_68_p2;
wire   [31:0] p_Val2_41_fu_377_p1;
reg   [31:0] p_Val2_41_reg_887;
wire   [31:0] bitcast_ln348_fu_397_p1;
wire   [0:0] icmp_ln284_fu_412_p2;
reg   [0:0] icmp_ln284_reg_897;
wire   [0:0] icmp_ln284_1_fu_418_p2;
reg   [0:0] icmp_ln284_1_reg_902;
wire   [31:0] bitcast_ln348_1_fu_444_p1;
wire   [0:0] icmp_ln306_fu_459_p2;
reg   [0:0] icmp_ln306_reg_912;
wire   [0:0] icmp_ln306_1_fu_465_p2;
reg   [0:0] icmp_ln306_1_reg_917;
wire   [31:0] grp_qrf_magnitude_float_s_fu_226_ap_return;
reg   [31:0] sqrt_mag_a_mag_b_reg_922;
wire    ap_CS_fsm_state2;
wire    grp_qrf_magnitude_float_s_fu_226_ap_ready;
wire    grp_qrf_magnitude_float_s_fu_226_ap_done;
wire   [0:0] and_ln284_fu_475_p2;
reg   [0:0] and_ln284_reg_933;
wire   [31:0] bitcast_ln348_2_fu_500_p1;
wire   [0:0] icmp_ln284_2_fu_515_p2;
reg   [0:0] icmp_ln284_2_reg_942;
wire   [0:0] icmp_ln284_3_fu_521_p2;
reg   [0:0] icmp_ln284_3_reg_947;
wire   [0:0] and_ln284_1_fu_531_p2;
reg   [0:0] and_ln284_1_reg_952;
wire    ap_CS_fsm_state3;
wire   [31:0] bitcast_ln348_4_fu_556_p1;
wire   [0:0] icmp_ln284_4_fu_571_p2;
reg   [0:0] icmp_ln284_4_reg_961;
wire   [0:0] icmp_ln284_5_fu_577_p2;
reg   [0:0] icmp_ln284_5_reg_966;
wire   [0:0] and_ln284_2_fu_587_p2;
reg   [0:0] and_ln284_2_reg_971;
wire    ap_CS_fsm_state4;
wire   [31:0] bitcast_ln348_5_fu_612_p1;
wire   [0:0] icmp_ln284_6_fu_627_p2;
reg   [0:0] icmp_ln284_6_reg_980;
wire   [0:0] icmp_ln284_7_fu_633_p2;
reg   [0:0] icmp_ln284_7_reg_985;
wire   [31:0] c_tmp_M_real_1_fu_664_p1;
wire    ap_CS_fsm_state5;
wire   [0:0] and_ln284_3_fu_643_p2;
wire   [31:0] grp_fu_283_p2;
reg   [31:0] tmp_i_i6_reg_998;
wire   [31:0] grp_fu_287_p2;
reg   [31:0] tmp_i_i5_reg_1003;
wire   [31:0] grp_fu_292_p2;
reg   [31:0] tmp_5_i_i2_reg_1008;
wire   [31:0] grp_fu_296_p2;
reg   [31:0] tmp_6_i_i2_reg_1013;
wire   [31:0] grp_fu_253_p2;
reg   [31:0] tmp_2_i_i5_reg_1018;
wire   [31:0] grp_fu_257_p2;
reg   [31:0] tmp_7_i_i2_reg_1023;
wire   [31:0] grp_fu_309_p2;
wire   [31:0] grp_fu_313_p2;
reg   [31:0] sqrt_mag_a_mag_b_1_reg_1038;
wire    ap_CS_fsm_state31;
wire   [0:0] and_ln306_fu_771_p2;
reg   [0:0] and_ln306_reg_1047;
wire   [31:0] bitcast_ln348_3_fu_796_p1;
wire   [0:0] icmp_ln306_2_fu_811_p2;
reg   [0:0] icmp_ln306_2_reg_1056;
wire   [0:0] icmp_ln306_3_fu_817_p2;
reg   [0:0] icmp_ln306_3_reg_1061;
wire   [31:0] tmp_M_imag_1_fu_843_p1;
wire    ap_CS_fsm_state57;
wire    grp_qrf_magnitude_float_s_fu_226_ap_start;
wire    grp_qrf_magnitude_float_s_fu_226_ap_idle;
reg   [31:0] grp_qrf_magnitude_float_s_fu_226_a_M_real;
reg   [31:0] grp_qrf_magnitude_float_s_fu_226_a_M_imag;
reg   [31:0] tmp_M_real_2_reg_74;
reg   [31:0] tmp_M_imag_2_reg_85;
reg   [31:0] tmp_M_real_1_reg_96;
reg   [31:0] s_tmp_M_imag_reg_105;
reg   [31:0] ap_phi_mux_c_M_real_write_assi_phi_fu_120_p4;
reg   [31:0] c_M_real_write_assi_reg_116;
wire    ap_CS_fsm_state30;
wire   [31:0] tmp_M_imag_3_fu_678_p1;
reg   [31:0] ap_phi_mux_c_M_imag_write_assi_phi_fu_132_p4;
reg   [31:0] c_M_imag_write_assi_reg_128;
reg   [31:0] ap_phi_mux_s_M_real_write_assi_phi_fu_143_p4;
reg   [31:0] s_M_real_write_assi_reg_139;
wire   [31:0] tmp_M_imag_5_fu_693_p1;
reg   [31:0] ap_phi_mux_s_M_imag_write_assi_phi_fu_155_p4;
reg   [31:0] s_M_imag_write_assi_reg_151;
wire   [31:0] bitcast_ln444_1_fu_708_p1;
reg   [31:0] ap_phi_mux_ss_M_real_write_ass_phi_fu_166_p4;
reg   [31:0] ss_M_real_write_ass_reg_162;
reg   [31:0] ap_phi_mux_cc_M_real_write_ass_phi_fu_176_p4;
reg   [31:0] cc_M_real_write_ass_reg_173;
reg   [31:0] ap_phi_mux_cc_M_imag_write_ass_phi_fu_186_p4;
reg   [31:0] cc_M_imag_write_ass_reg_183;
reg   [31:0] ap_phi_mux_r_M_real_0_phi_fu_196_p4;
reg   [31:0] r_M_real_0_reg_193;
reg   [31:0] tmp_M_real_reg_202;
wire    ap_CS_fsm_state32;
wire   [0:0] and_ln306_1_fu_827_p2;
reg   [31:0] s_tmp_M_imag_2_reg_215;
reg    grp_qrf_magnitude_float_s_fu_226_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state36;
reg   [31:0] grp_fu_261_p0;
reg   [31:0] grp_fu_261_p1;
reg   [31:0] grp_fu_265_p0;
reg   [31:0] grp_fu_270_p0;
reg   [31:0] grp_fu_270_p1;
reg   [31:0] grp_fu_274_p0;
reg   [31:0] grp_fu_274_p1;
reg   [31:0] grp_fu_278_p0;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state41;
reg   [31:0] grp_fu_317_p0;
wire   [30:0] trunc_ln368_4_fu_381_p1;
wire   [31:0] p_Result_s_fu_389_p3;
wire   [7:0] tmp_17_fu_402_p4;
wire   [22:0] trunc_ln284_fu_385_p1;
wire   [31:0] p_Val2_s_fu_424_p1;
wire   [30:0] trunc_ln368_fu_428_p1;
wire   [31:0] p_Result_36_fu_436_p3;
wire   [7:0] tmp_s_fu_449_p4;
wire   [22:0] trunc_ln306_fu_432_p1;
wire   [0:0] or_ln284_fu_471_p2;
wire   [0:0] grp_fu_317_p2;
wire   [31:0] p_Val2_38_fu_481_p1;
wire   [30:0] trunc_ln368_6_fu_484_p1;
wire   [31:0] p_Result_31_fu_492_p3;
wire   [7:0] tmp_21_fu_505_p4;
wire   [22:0] trunc_ln284_1_fu_488_p1;
wire   [0:0] or_ln284_1_fu_527_p2;
wire   [31:0] p_Val2_39_fu_537_p1;
wire   [30:0] trunc_ln368_7_fu_540_p1;
wire   [31:0] p_Result_32_fu_548_p3;
wire   [7:0] tmp_23_fu_561_p4;
wire   [22:0] trunc_ln284_2_fu_544_p1;
wire   [0:0] or_ln284_2_fu_583_p2;
wire   [31:0] p_Val2_40_fu_593_p1;
wire   [30:0] trunc_ln368_8_fu_596_p1;
wire   [31:0] p_Result_33_fu_604_p3;
wire   [7:0] tmp_25_fu_617_p4;
wire   [22:0] trunc_ln284_3_fu_600_p1;
wire   [0:0] or_ln284_3_fu_639_p2;
wire   [0:0] p_Result_34_fu_649_p3;
wire   [31:0] p_Result_35_fu_656_p3;
wire   [31:0] bitcast_ln155_2_fu_668_p1;
wire   [31:0] xor_ln155_1_fu_672_p2;
wire   [31:0] bitcast_ln155_4_fu_683_p1;
wire   [31:0] xor_ln155_2_fu_687_p2;
wire   [31:0] bitcast_ln444_fu_698_p1;
wire   [31:0] xor_ln444_fu_702_p2;
wire   [0:0] or_ln306_fu_767_p2;
wire   [31:0] p_Val2_37_fu_777_p1;
wire   [30:0] trunc_ln368_5_fu_780_p1;
wire   [31:0] p_Result_37_fu_788_p3;
wire   [7:0] tmp_19_fu_801_p4;
wire   [22:0] trunc_ln306_1_fu_784_p1;
wire   [0:0] or_ln306_1_fu_823_p2;
wire   [31:0] bitcast_ln155_fu_833_p1;
wire   [31:0] xor_ln155_fu_837_p2;
reg    grp_fu_317_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [31:0] ap_return_4_preg;
reg   [31:0] ap_return_5_preg;
reg   [31:0] ap_return_6_preg;
reg   [31:0] ap_return_7_preg;
reg   [31:0] ap_return_8_preg;
reg   [56:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 57'd1;
#0 grp_qrf_magnitude_float_s_fu_226_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
#0 ap_return_4_preg = 32'd0;
#0 ap_return_5_preg = 32'd0;
#0 ap_return_6_preg = 32'd0;
#0 ap_return_7_preg = 32'd0;
#0 ap_return_8_preg = 32'd0;
end

qrf_magnitude_float_s grp_qrf_magnitude_float_s_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qrf_magnitude_float_s_fu_226_ap_start),
    .ap_done(grp_qrf_magnitude_float_s_fu_226_ap_done),
    .ap_idle(grp_qrf_magnitude_float_s_fu_226_ap_idle),
    .ap_ready(grp_qrf_magnitude_float_s_fu_226_ap_ready),
    .a_M_real(grp_qrf_magnitude_float_s_fu_226_a_M_real),
    .a_M_imag(grp_qrf_magnitude_float_s_fu_226_a_M_imag),
    .b_M_real(b_M_real),
    .b_M_imag(b_M_imag),
    .ap_return(grp_qrf_magnitude_float_s_fu_226_ap_return)
);

music_fadd_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fadd_32ns_3ocq_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_322),
    .din1(reg_327),
    .ce(1'b1),
    .dout(grp_fu_240_p2)
);

music_fadd_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fadd_32ns_3ocq_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_332),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_244_p2)
);

music_fsub_32ns_3rcU #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fsub_32ns_3rcU_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_337),
    .din1(reg_342),
    .ce(1'b1),
    .dout(grp_fu_249_p2)
);

music_fadd_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fadd_32ns_3ocq_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i6_reg_998),
    .din1(tmp_i_i5_reg_1003),
    .ce(1'b1),
    .dout(grp_fu_253_p2)
);

music_fsub_32ns_3rcU #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fsub_32ns_3rcU_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_5_i_i2_reg_1008),
    .din1(tmp_6_i_i2_reg_1013),
    .ce(1'b1),
    .dout(grp_fu_257_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_261_p0),
    .din1(grp_fu_261_p1),
    .ce(1'b1),
    .dout(grp_fu_261_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_265_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_265_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_270_p0),
    .din1(grp_fu_270_p1),
    .ce(1'b1),
    .dout(grp_fu_270_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_274_p0),
    .din1(grp_fu_274_p1),
    .ce(1'b1),
    .dout(grp_fu_274_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_278_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_278_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sqrt_mag_a_mag_b_reg_922),
    .din1(b_M_real),
    .ce(1'b1),
    .dout(grp_fu_283_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_M_imag),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_287_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sqrt_mag_a_mag_b_reg_922),
    .din1(b_M_imag),
    .ce(1'b1),
    .dout(grp_fu_292_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_M_real),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_296_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_347),
    .din1(reg_352),
    .ce(1'b1),
    .dout(grp_fu_301_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_360),
    .din1(reg_352),
    .ce(1'b1),
    .dout(grp_fu_305_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_2_i_i5_reg_1018),
    .din1(reg_352),
    .ce(1'b1),
    .dout(grp_fu_309_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_i_i2_reg_1023),
    .din1(reg_352),
    .ce(1'b1),
    .dout(grp_fu_313_p2)
);

music_fcmp_32ns_3pcA #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3pcA_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_317_p0),
    .din1(32'd0),
    .ce(grp_fu_317_ce),
    .opcode(5'd1),
    .dout(grp_fu_317_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_0_preg <= ap_phi_mux_c_M_real_write_assi_phi_fu_120_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_1_preg <= ap_phi_mux_c_M_imag_write_assi_phi_fu_132_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_2_preg <= ap_phi_mux_s_M_real_write_assi_phi_fu_143_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_3_preg <= ap_phi_mux_s_M_imag_write_assi_phi_fu_155_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_4_preg <= ap_phi_mux_ss_M_real_write_ass_phi_fu_166_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_5_preg <= ap_phi_mux_s_M_imag_write_assi_phi_fu_155_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_6_preg <= ap_phi_mux_cc_M_real_write_ass_phi_fu_176_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_7_preg <= ap_phi_mux_cc_M_imag_write_ass_phi_fu_186_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_8_preg <= ap_phi_mux_r_M_real_0_phi_fu_196_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qrf_magnitude_float_s_fu_226_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (extra_pass_read_read_fu_68_p2 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (extra_pass_read_read_fu_68_p2 == 1'd0)))) begin
            grp_qrf_magnitude_float_s_fu_226_ap_start_reg <= 1'b1;
        end else if ((grp_qrf_magnitude_float_s_fu_226_ap_ready == 1'b1)) begin
            grp_qrf_magnitude_float_s_fu_226_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        c_M_imag_write_assi_reg_128 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        c_M_imag_write_assi_reg_128 <= tmp_M_imag_3_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        c_M_real_write_assi_reg_116 <= 32'd1065353216;
    end else if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        c_M_real_write_assi_reg_116 <= tmp_M_real_1_reg_96;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        cc_M_imag_write_ass_reg_183 <= tmp_M_imag_1_fu_843_p1;
    end else if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        cc_M_imag_write_ass_reg_183 <= tmp_M_imag_2_reg_85;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        cc_M_real_write_ass_reg_173 <= tmp_M_real_reg_202;
    end else if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        cc_M_real_write_ass_reg_173 <= tmp_M_real_1_reg_96;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        r_M_real_0_reg_193 <= sqrt_mag_a_mag_b_1_reg_1038;
    end else if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        r_M_real_0_reg_193 <= sqrt_mag_a_mag_b_reg_922;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        s_M_imag_write_assi_reg_151 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        s_M_imag_write_assi_reg_151 <= tmp_M_imag_5_fu_693_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        s_M_real_write_assi_reg_139 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        s_M_real_write_assi_reg_139 <= tmp_M_real_2_reg_74;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (1'd1 == and_ln306_1_fu_827_p2) & (1'd1 == and_ln306_reg_1047))) begin
        s_tmp_M_imag_2_reg_215 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        s_tmp_M_imag_2_reg_215 <= grp_fu_305_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        s_tmp_M_imag_reg_105 <= grp_fu_313_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln284_3_fu_643_p2) & (1'd1 == and_ln284_2_reg_971) & (1'd1 == and_ln284_1_reg_952) & (1'd1 == and_ln284_reg_933))) begin
        s_tmp_M_imag_reg_105 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        ss_M_real_write_ass_reg_162 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        ss_M_real_write_ass_reg_162 <= bitcast_ln444_1_fu_708_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_M_imag_2_reg_85 <= grp_fu_305_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln284_3_fu_643_p2) & (1'd1 == and_ln284_2_reg_971) & (1'd1 == and_ln284_1_reg_952) & (1'd1 == and_ln284_reg_933))) begin
        tmp_M_imag_2_reg_85 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_M_real_1_reg_96 <= grp_fu_301_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln284_3_fu_643_p2) & (1'd1 == and_ln284_2_reg_971) & (1'd1 == and_ln284_1_reg_952) & (1'd1 == and_ln284_reg_933))) begin
        tmp_M_real_1_reg_96 <= c_tmp_M_real_1_fu_664_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_M_real_2_reg_74 <= grp_fu_309_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln284_3_fu_643_p2) & (1'd1 == and_ln284_2_reg_971) & (1'd1 == and_ln284_1_reg_952) & (1'd1 == and_ln284_reg_933))) begin
        tmp_M_real_2_reg_74 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (1'd1 == and_ln306_1_fu_827_p2) & (1'd1 == and_ln306_reg_1047))) begin
        tmp_M_real_reg_202 <= 32'd1065353216;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        tmp_M_real_reg_202 <= grp_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        and_ln284_1_reg_952 <= and_ln284_1_fu_531_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        and_ln284_2_reg_971 <= and_ln284_2_fu_587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_qrf_magnitude_float_s_fu_226_ap_done == 1'b1))) begin
        and_ln284_reg_933 <= and_ln284_fu_475_p2;
        sqrt_mag_a_mag_b_reg_922 <= grp_qrf_magnitude_float_s_fu_226_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (grp_qrf_magnitude_float_s_fu_226_ap_done == 1'b1))) begin
        and_ln306_reg_1047 <= and_ln306_fu_771_p2;
        sqrt_mag_a_mag_b_1_reg_1038 <= grp_qrf_magnitude_float_s_fu_226_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        icmp_ln284_1_reg_902 <= icmp_ln284_1_fu_418_p2;
        icmp_ln284_reg_897 <= icmp_ln284_fu_412_p2;
        p_Val2_41_reg_887 <= p_Val2_41_fu_377_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_qrf_magnitude_float_s_fu_226_ap_done == 1'b1) & (1'd1 == and_ln284_fu_475_p2))) begin
        icmp_ln284_2_reg_942 <= icmp_ln284_2_fu_515_p2;
        icmp_ln284_3_reg_947 <= icmp_ln284_3_fu_521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_1_fu_531_p2))) begin
        icmp_ln284_4_reg_961 <= icmp_ln284_4_fu_571_p2;
        icmp_ln284_5_reg_966 <= icmp_ln284_5_fu_577_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_2_fu_587_p2))) begin
        icmp_ln284_6_reg_980 <= icmp_ln284_6_fu_627_p2;
        icmp_ln284_7_reg_985 <= icmp_ln284_7_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (extra_pass_read_read_fu_68_p2 == 1'd1))) begin
        icmp_ln306_1_reg_917 <= icmp_ln306_1_fu_465_p2;
        icmp_ln306_reg_912 <= icmp_ln306_fu_459_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (grp_qrf_magnitude_float_s_fu_226_ap_done == 1'b1) & (1'd1 == and_ln306_fu_771_p2))) begin
        icmp_ln306_2_reg_1056 <= icmp_ln306_2_fu_811_p2;
        icmp_ln306_3_reg_1061 <= icmp_ln306_3_fu_817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state35))) begin
        reg_322 <= grp_fu_261_p2;
        reg_327 <= grp_fu_265_p2;
        reg_332 <= grp_fu_270_p2;
        reg_337 <= grp_fu_274_p2;
        reg_342 <= grp_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_347 <= grp_fu_240_p2;
        reg_352 <= grp_fu_244_p2;
        reg_360 <= grp_fu_249_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_2_i_i5_reg_1018 <= grp_fu_253_p2;
        tmp_7_i_i2_reg_1023 <= grp_fu_257_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_5_i_i2_reg_1008 <= grp_fu_292_p2;
        tmp_6_i_i2_reg_1013 <= grp_fu_296_p2;
        tmp_i_i5_reg_1003 <= grp_fu_287_p2;
        tmp_i_i6_reg_998 <= grp_fu_283_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        ap_phi_mux_c_M_imag_write_assi_phi_fu_132_p4 = tmp_M_imag_3_fu_678_p1;
    end else begin
        ap_phi_mux_c_M_imag_write_assi_phi_fu_132_p4 = c_M_imag_write_assi_reg_128;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        ap_phi_mux_c_M_real_write_assi_phi_fu_120_p4 = tmp_M_real_1_reg_96;
    end else begin
        ap_phi_mux_c_M_real_write_assi_phi_fu_120_p4 = c_M_real_write_assi_reg_116;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        ap_phi_mux_cc_M_imag_write_ass_phi_fu_186_p4 = tmp_M_imag_2_reg_85;
    end else begin
        ap_phi_mux_cc_M_imag_write_ass_phi_fu_186_p4 = cc_M_imag_write_ass_reg_183;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        ap_phi_mux_cc_M_real_write_ass_phi_fu_176_p4 = tmp_M_real_1_reg_96;
    end else begin
        ap_phi_mux_cc_M_real_write_ass_phi_fu_176_p4 = cc_M_real_write_ass_reg_173;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        ap_phi_mux_r_M_real_0_phi_fu_196_p4 = sqrt_mag_a_mag_b_reg_922;
    end else begin
        ap_phi_mux_r_M_real_0_phi_fu_196_p4 = r_M_real_0_reg_193;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        ap_phi_mux_s_M_imag_write_assi_phi_fu_155_p4 = tmp_M_imag_5_fu_693_p1;
    end else begin
        ap_phi_mux_s_M_imag_write_assi_phi_fu_155_p4 = s_M_imag_write_assi_reg_151;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        ap_phi_mux_s_M_real_write_assi_phi_fu_143_p4 = tmp_M_real_2_reg_74;
    end else begin
        ap_phi_mux_s_M_real_write_assi_phi_fu_143_p4 = s_M_real_write_assi_reg_139;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        ap_phi_mux_ss_M_real_write_ass_phi_fu_166_p4 = bitcast_ln444_1_fu_708_p1;
    end else begin
        ap_phi_mux_ss_M_real_write_ass_phi_fu_166_p4 = ss_M_real_write_ass_reg_162;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_0 = ap_phi_mux_c_M_real_write_assi_phi_fu_120_p4;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_1 = ap_phi_mux_c_M_imag_write_assi_phi_fu_132_p4;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_2 = ap_phi_mux_s_M_real_write_assi_phi_fu_143_p4;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_3 = ap_phi_mux_s_M_imag_write_assi_phi_fu_155_p4;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_4 = ap_phi_mux_ss_M_real_write_ass_phi_fu_166_p4;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_5 = ap_phi_mux_s_M_imag_write_assi_phi_fu_155_p4;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_6 = ap_phi_mux_cc_M_real_write_ass_phi_fu_176_p4;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_7 = ap_phi_mux_cc_M_imag_write_ass_phi_fu_186_p4;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_8 = ap_phi_mux_r_M_real_0_phi_fu_196_p4;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_261_p0 = sqrt_mag_a_mag_b_1_reg_1038;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_261_p0 = sqrt_mag_a_mag_b_reg_922;
    end else begin
        grp_fu_261_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_261_p1 = b_M_real;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_261_p1 = a_M_real;
    end else begin
        grp_fu_261_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_265_p0 = b_M_imag;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_265_p0 = a_M_imag;
    end else begin
        grp_fu_265_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_270_p0 = sqrt_mag_a_mag_b_1_reg_1038;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_270_p0 = sqrt_mag_a_mag_b_reg_922;
    end else begin
        grp_fu_270_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_270_p1 = sqrt_mag_a_mag_b_1_reg_1038;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_270_p1 = sqrt_mag_a_mag_b_reg_922;
    end else begin
        grp_fu_270_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_274_p0 = sqrt_mag_a_mag_b_1_reg_1038;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_274_p0 = sqrt_mag_a_mag_b_reg_922;
    end else begin
        grp_fu_274_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_274_p1 = b_M_imag;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_274_p1 = a_M_imag;
    end else begin
        grp_fu_274_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_278_p0 = b_M_real;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_278_p0 = a_M_real;
    end else begin
        grp_fu_278_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state31) & (grp_qrf_magnitude_float_s_fu_226_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_qrf_magnitude_float_s_fu_226_ap_done == 1'b1)))) begin
        grp_fu_317_ce = 1'b1;
    end else begin
        grp_fu_317_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_317_p0 = bitcast_ln348_3_fu_796_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_317_p0 = bitcast_ln348_5_fu_612_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_317_p0 = bitcast_ln348_4_fu_556_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_317_p0 = bitcast_ln348_2_fu_500_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (extra_pass_read_read_fu_68_p2 == 1'd1))) begin
        grp_fu_317_p0 = bitcast_ln348_1_fu_444_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
        grp_fu_317_p0 = bitcast_ln348_fu_397_p1;
    end else begin
        grp_fu_317_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_qrf_magnitude_float_s_fu_226_a_M_imag = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_qrf_magnitude_float_s_fu_226_a_M_imag = a_M_imag;
    end else begin
        grp_qrf_magnitude_float_s_fu_226_a_M_imag = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_qrf_magnitude_float_s_fu_226_a_M_real = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_qrf_magnitude_float_s_fu_226_a_M_real = a_M_real;
    end else begin
        grp_qrf_magnitude_float_s_fu_226_a_M_real = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (extra_pass_read_read_fu_68_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (extra_pass_read_read_fu_68_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_qrf_magnitude_float_s_fu_226_ap_done == 1'b1) & (1'd0 == and_ln284_fu_475_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state2) & (grp_qrf_magnitude_float_s_fu_226_ap_done == 1'b1) & (1'd1 == and_ln284_fu_475_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'd0 == and_ln284_1_fu_531_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln284_3_fu_643_p2) & (1'd1 == and_ln284_2_reg_971) & (1'd1 == and_ln284_1_reg_952) & (1'd1 == and_ln284_reg_933))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (grp_qrf_magnitude_float_s_fu_226_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (1'd1 == and_ln306_1_fu_827_p2) & (1'd1 == and_ln306_reg_1047))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln284_1_fu_531_p2 = (or_ln284_1_fu_527_p2 & grp_fu_317_p2);

assign and_ln284_2_fu_587_p2 = (or_ln284_2_fu_583_p2 & grp_fu_317_p2);

assign and_ln284_3_fu_643_p2 = (or_ln284_3_fu_639_p2 & grp_fu_317_p2);

assign and_ln284_fu_475_p2 = (or_ln284_fu_471_p2 & grp_fu_317_p2);

assign and_ln306_1_fu_827_p2 = (or_ln306_1_fu_823_p2 & grp_fu_317_p2);

assign and_ln306_fu_771_p2 = (or_ln306_fu_767_p2 & grp_fu_317_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln155_2_fu_668_p1 = tmp_M_imag_2_reg_85;

assign bitcast_ln155_4_fu_683_p1 = s_tmp_M_imag_reg_105;

assign bitcast_ln155_fu_833_p1 = s_tmp_M_imag_2_reg_215;

assign bitcast_ln348_1_fu_444_p1 = p_Result_36_fu_436_p3;

assign bitcast_ln348_2_fu_500_p1 = p_Result_31_fu_492_p3;

assign bitcast_ln348_3_fu_796_p1 = p_Result_37_fu_788_p3;

assign bitcast_ln348_4_fu_556_p1 = p_Result_32_fu_548_p3;

assign bitcast_ln348_5_fu_612_p1 = p_Result_33_fu_604_p3;

assign bitcast_ln348_fu_397_p1 = p_Result_s_fu_389_p3;

assign bitcast_ln444_1_fu_708_p1 = xor_ln444_fu_702_p2;

assign bitcast_ln444_fu_698_p1 = tmp_M_real_2_reg_74;

assign c_tmp_M_real_1_fu_664_p1 = p_Result_35_fu_656_p3;

assign extra_pass_read_read_fu_68_p2 = extra_pass;

assign grp_qrf_magnitude_float_s_fu_226_ap_start = grp_qrf_magnitude_float_s_fu_226_ap_start_reg;

assign icmp_ln284_1_fu_418_p2 = ((trunc_ln284_fu_385_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln284_2_fu_515_p2 = ((tmp_21_fu_505_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln284_3_fu_521_p2 = ((trunc_ln284_1_fu_488_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln284_4_fu_571_p2 = ((tmp_23_fu_561_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln284_5_fu_577_p2 = ((trunc_ln284_2_fu_544_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln284_6_fu_627_p2 = ((tmp_25_fu_617_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln284_7_fu_633_p2 = ((trunc_ln284_3_fu_600_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_412_p2 = ((tmp_17_fu_402_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln306_1_fu_465_p2 = ((trunc_ln306_fu_432_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_2_fu_811_p2 = ((tmp_19_fu_801_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln306_3_fu_817_p2 = ((trunc_ln306_1_fu_784_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln306_fu_459_p2 = ((tmp_s_fu_449_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln284_1_fu_527_p2 = (icmp_ln284_3_reg_947 | icmp_ln284_2_reg_942);

assign or_ln284_2_fu_583_p2 = (icmp_ln284_5_reg_966 | icmp_ln284_4_reg_961);

assign or_ln284_3_fu_639_p2 = (icmp_ln284_7_reg_985 | icmp_ln284_6_reg_980);

assign or_ln284_fu_471_p2 = (icmp_ln284_reg_897 | icmp_ln284_1_reg_902);

assign or_ln306_1_fu_823_p2 = (icmp_ln306_3_reg_1061 | icmp_ln306_2_reg_1056);

assign or_ln306_fu_767_p2 = (icmp_ln306_reg_912 | icmp_ln306_1_reg_917);

assign p_Result_31_fu_492_p3 = {{1'd0}, {trunc_ln368_6_fu_484_p1}};

assign p_Result_32_fu_548_p3 = {{1'd0}, {trunc_ln368_7_fu_540_p1}};

assign p_Result_33_fu_604_p3 = {{1'd0}, {trunc_ln368_8_fu_596_p1}};

assign p_Result_34_fu_649_p3 = p_Val2_41_reg_887[32'd31];

assign p_Result_35_fu_656_p3 = {{p_Result_34_fu_649_p3}, {31'd1065353216}};

assign p_Result_36_fu_436_p3 = {{1'd0}, {trunc_ln368_fu_428_p1}};

assign p_Result_37_fu_788_p3 = {{1'd0}, {trunc_ln368_5_fu_780_p1}};

assign p_Result_s_fu_389_p3 = {{1'd0}, {trunc_ln368_4_fu_381_p1}};

assign p_Val2_37_fu_777_p1 = b_M_imag;

assign p_Val2_38_fu_481_p1 = a_M_imag;

assign p_Val2_39_fu_537_p1 = b_M_real;

assign p_Val2_40_fu_593_p1 = b_M_imag;

assign p_Val2_41_fu_377_p1 = a_M_real;

assign p_Val2_s_fu_424_p1 = b_M_real;

assign tmp_17_fu_402_p4 = {{p_Val2_41_fu_377_p1[30:23]}};

assign tmp_19_fu_801_p4 = {{p_Val2_37_fu_777_p1[30:23]}};

assign tmp_21_fu_505_p4 = {{p_Val2_38_fu_481_p1[30:23]}};

assign tmp_23_fu_561_p4 = {{p_Val2_39_fu_537_p1[30:23]}};

assign tmp_25_fu_617_p4 = {{p_Val2_40_fu_593_p1[30:23]}};

assign tmp_M_imag_1_fu_843_p1 = xor_ln155_fu_837_p2;

assign tmp_M_imag_3_fu_678_p1 = xor_ln155_1_fu_672_p2;

assign tmp_M_imag_5_fu_693_p1 = xor_ln155_2_fu_687_p2;

assign tmp_s_fu_449_p4 = {{p_Val2_s_fu_424_p1[30:23]}};

assign trunc_ln284_1_fu_488_p1 = p_Val2_38_fu_481_p1[22:0];

assign trunc_ln284_2_fu_544_p1 = p_Val2_39_fu_537_p1[22:0];

assign trunc_ln284_3_fu_600_p1 = p_Val2_40_fu_593_p1[22:0];

assign trunc_ln284_fu_385_p1 = p_Val2_41_fu_377_p1[22:0];

assign trunc_ln306_1_fu_784_p1 = p_Val2_37_fu_777_p1[22:0];

assign trunc_ln306_fu_432_p1 = p_Val2_s_fu_424_p1[22:0];

assign trunc_ln368_4_fu_381_p1 = p_Val2_41_fu_377_p1[30:0];

assign trunc_ln368_5_fu_780_p1 = p_Val2_37_fu_777_p1[30:0];

assign trunc_ln368_6_fu_484_p1 = p_Val2_38_fu_481_p1[30:0];

assign trunc_ln368_7_fu_540_p1 = p_Val2_39_fu_537_p1[30:0];

assign trunc_ln368_8_fu_596_p1 = p_Val2_40_fu_593_p1[30:0];

assign trunc_ln368_fu_428_p1 = p_Val2_s_fu_424_p1[30:0];

assign xor_ln155_1_fu_672_p2 = (bitcast_ln155_2_fu_668_p1 ^ 32'd2147483648);

assign xor_ln155_2_fu_687_p2 = (bitcast_ln155_4_fu_683_p1 ^ 32'd2147483648);

assign xor_ln155_fu_837_p2 = (bitcast_ln155_fu_833_p1 ^ 32'd2147483648);

assign xor_ln444_fu_702_p2 = (bitcast_ln444_fu_698_p1 ^ 32'd2147483648);

endmodule //qrf_givens_float_s
