<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
	<title>RAM Expansion Developer Note: RAM Expansion Product-Specific Details</title>
	<meta id="Generator" name="Generator" content="Gutenberg"/>
	<meta id="GeneratorVersion" name="GeneratorVersion" content="v132"/>
	<meta http-equiv="content-type" content="text/html;charset=utf-8"/>
	<meta id="Copyright" name="Copyright" content="Copyright 2009 Apple Inc. All Rights Reserved."/>
	<meta id="IndexTitle" name="IndexTitle" content="RAM Expansion Product-Specific Details"/>
	<meta id="xcode-display" name="xcode-display" content="render"/>
	<meta id="toc-file" name="toc-file" content="../toc.html"/>
	<meta id="RESOURCES" content="../../../../Resources" />
	
	<link rel="stylesheet" type="text/css" href="../../../../Resources/CSS/frameset_styles.css"/>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/lib/prototype.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/lib/scriptaculous.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/page.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/pedia.js"></script>
	<!--[if lte IE 6]>
		<style type="text/css">
			/*<![CDATA[*/ 
			html {overflow-x:auto; overflow-y:hidden;  }
			/*]]>*/
		</style>
	<![endif]-->
</head>
<body bgcolor="#ffffff" onload="initialize_page();"><a name="//apple_ref/doc/uid/TP40003899" title="RAM Expansion Product-Specific Details"></a>
    <noscript>
    <div id="tocMenu">
        <iframe id="toc_content" name="toc_content" SRC="../toc.html" width="210" height="100%" align="left" frameborder="0">This document set is best viewed in a browser that supports iFrames.</iframe>
    </div>
    </noscript>
    <div id="bodyText">
        <a name="top"></a>
        <div class="hideOnPrint hideInXcode">
        <!-- start of header -->
        <!--#include virtual="/includes/framesetheader" -->
        <!-- end of header -->
        </div>
        
        <!-- start of path -->
<div class="breadcrumb hideOnPrint hideInXcode"><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../referencelibrary/index.html#//apple_ref/doc/uid/TP30000943" target="_top">Reference Library</a> &gt; <a href="../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Guides</a> &gt; <a href="../../../index.html#//apple_ref/doc/uid/TP30000440-TP40003576" target="_top">Hardware &amp; Drivers</a> &gt; <a href="../../../AppleHardware-date.html#//apple_ref/doc/uid/TP30000440-TP40003576-TP30000519" target="_top">Apple Hardware</a> &gt; <a href="../index.html" target="_top">RAM Expansion Developer Note</a> &gt; </div><br class="hideInXcode"/><!-- end of path -->
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="RAM_concepts.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../RevisionHistory.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCUpperSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" hideText="Hide TOC" showText="Show TOC" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>
        
        
        <a name="//apple_ref/doc/uid/TP40003899-SW1_1200331177" title="RAM Expansion Product-Specific Details"></a>
<hr /><H1><a name="//apple_ref/doc/uid/TP40003899-TPXREF101" title="RAM Expansion Product-Specific Details"></a>RAM Expansion Product-Specific Details</H1>


<p>This article highlights details of RAM expansion specific to particular Mac computers. Unless otherwise specified in this chapter, RAM support on a Mac computer adheres to the information in <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW1_1200331177">“RAM Expansion Concepts.”</a></span></p>

<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW38_1200331177" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
This document pertains only to Mac computers introduced after September 2005. </p>
</div>

<!-- This template is being used for both PDF and HTML. -->

    
    <!-- TopicBook.pm uses this template for its miniTOCs, but needs a different title. -->
    <h4>Contents:</h4>
    
    
    <p class="blockquote">
    
        
			
			
				<a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-SW3_1200331177">Mac Pro Computers</a>
				
			<br/>
			
        
			
			
				<a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-SW5_1200331177">Xserve</a>
				
			<br/>
			
        
			
			
				<a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-SW7_1200331177">iMac Computers</a>
				
			<br/>
			
        
			
			
				<a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-SW18_1200331177">MacBook Computers</a>
				
			<br/>
			
        
			
			
				<a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-SW24_1200331177">MacBook Pro Computers</a>
				
			<br/>
			
        
			
			
				<a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-SW1">MacBook Air Computers</a>
				
			<br/>
			
        
			
			
				<a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-SW30_1200331177">Mac mini Computers</a>
				
			<br/>
			
        
			
			
				<a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-SW33_1200331177">Power Mac Computers</a>
				
			<br/>
			
        

    </p><br/>

<a name="//apple_ref/doc/uid/TP40003899-SW3_1200331177" title="Mac Pro Computers"></a>
<h2>Mac Pro Computers</h2>
<p>This section provides RAM-specific information for Mac Pro computers introduced beginning August 2006. Refer to the specific Mac Pro developer note for additional information.</p><a name="//apple_ref/doc/uid/TP40003899-SW36_1200331177" title="Mac Pro Computers (January 2008)"></a><h3>Mac Pro Computers (January 2008)</h3>

<p>The Mac Pro computers with Quad-Core Intel Xeon 5400 Series microprocessors were introduced in January 2008. The Mac Pro provides eight RAM slots that accommodate 240-pin DDR2 SDRAM Fully Buffered DIMMs (FB-DIMMs) up to 30.35 mm tall and up to 25.4 mm thick. The FB-DIMMs must be PC2-6400 compliant and must be unregistered, 8-byte, nonparity, and ECC. For best performance, use FB-DIMMs with a CAS latency (CL) of 5, however CAS latencies of 6 are also supported.</p>
<p>The Mac Pro ships standard with 2 GB (2 x 1GB), 800 MHz, SDRAM FB-DIMM installed. The largest capacity FB-DIMM supported is 4 GB, with a maximum memory capacity of 32 GB. </p>
<p>The memory controller supports 512 MB, 1 GB, 2 GB, and 4 GB FB-DIMMs, installed in identical pairs. When only two DIMMs are installed, for best performance install the DIMMs in Slot 1 of Riser A and Riser B. </p>
<p>For instructions on installing additional RAM, refer to the “Installing Memory” section in the <em>Mac Pro User’s Guide</em> that shipped with the computer.</p>
<p>The width of each 800 MHz memory bus is 72 bits (including ECC).  </p>
<p>The maximum number of devices per FB-DIMM is 36. </p>
<p>As shown in the figure below, the Mac Pro’s memory architecture consists of two memory riser cards organized by branches, channels, and DIMMs. The memory controller hub (MCH) on the North Bridge has two branches with Branch 1 going to Riser A and Branch 0 to Riser B. </p>
<br/><div>
<img src = "../Art/071168001313_03.jpg" alt = "Depicts the interface paths between the FB-DIMM memory  devices and the North Bridge. A description is provided in text." >
</div><br/>
<p>The North Bridge IC connects to an Advanced Memory Buffer (AMB) device on the FB-DIMM modules using a high speed serial link running at 4.8 GHz DDR, with 14 northbound  (read) lanes and 10 southbound (write) lanes.  The North Bridge IC has two high speed serial links, each capable of addressing four FB-DIMMs.  The DIMMs are arranged in pairs operating in lock-stepped, dual channel mode to provide a 128-bit wide datapath, plus 16 bits of ECC.</p>
<p>Each memory riser card has four DIMM slots labeled 1 to 4. On Riser B, Channel 0 serves DIMMs 1 and 3 and Channel 1 serves DIMMs 2 and 4. On Riser A, Channel 2 serves DIMMs 1 and 3 and Channel 3 serves DIMMs 2 and 4.</p>
<p>The AMBs on DIMMs 1 and 2 connect to the MCH via a high speed serial bus. If installed, the AMBs on DIMMs 3 and 4 connect to the AMBs on DIMMs 1 and 2, respectively. The high speed serial bus consists of 14 unidirectional northbound lanes (towards the MCH) and 10 unidirectional southbound lanes (towards the DIMMs) to carry command, address, and data traffic.</p>
<p>The MCH operates each branch independently. At DDR2-800 speeds, each branch provides a peak theoretical thruput of 12.7 GBps of northbound (from memory to North Bridge) traffic and 6.3 GBps of southbound (from North Bridge to memory) traffic. </p>
<p>The Mac Pro uses Apple FB-DIMMs with larger heat sinks to ensure that the fans run at the proper speed to maintain the optimal temperature and ensure acoustic performance. While a system will operate with FB-DIMMs with conventional heat spreaders, Apple recommends Apple-approved heat sinks for optimum performance and acoustics. Apple memory kits are available for support of upgrades. </p>
<p>For information on the thermal considerations on the FB-DIMMs used in the Mac Pro, refer to Apple's <span class="content_text"><a href="../../../../../technotes/tn2006/tn2156.html" target="_top">Technical Note TN2156</a></span>.</p>
<p>The table below shows information about the different sizes of SDRAM devices used in the FB-DIMM memory modules. The DIMM size is the memory size of the largest FB-DIMM with the corresponding device size (from the second column) that the computer can accommodate.</p>
<p>The device configuration includes three specifications: address range, word size, and number of banks. For example, a 1 M x 16 x 4 device addresses 1 M, stores 16 bits at a time, and has 4 banks. </p>
<p>Devices per rank specifies the number of devices needed to make up the 8-byte (plus ECC) width of the data bus. The fifth column in the table shows the size of each rank of devices, which is based on the number of internal banks in each device and the number of devices per rank. A rank is a side of an FB-DIMM; 2 ranks indicate a 2-sided FB-DIMM. </p>
<a name="//apple_ref/doc/uid/TP40003899-1199819021SW8_1200331177" title="Table 1Mac Pro FB-DIMMS and devices"></a><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5">
<caption class="tablecaption"><strong>Table 1&nbsp;&nbsp;</strong>Mac Pro FB-DIMMS and devices</caption>

<tr>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>DIMM size</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>Device size</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>Configuration</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>Devices per rank</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>Rank size</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p># of ranks</p>
</th>
</tr>


<tr>
<td  scope="row">
<p>512 MB<sup>*</sup>
</p>
</td>
<td >
<p>256 Mb</p>
</td>
<td >
<p>8 M x 8 x 4</p>
</td>
<td >
<p>9</p>
</td>
<td >
<p>256 MB</p>
</td>
<td >
<p>1</p>
</td>
</tr>
<tr>
<td  scope="row">
<p>512 MB<sup>*</sup></p>
</td>
<td >
<p>512 Mb</p>
</td>
<td >
<p>16 M x 8 x 4</p>
</td>
<td >
<p>9</p>
</td>
<td >
<p>512 MB</p>
</td>
<td >
<p>1</p>
</td>
</tr>
<tr>
<td  scope="row">
<p>1 GB </p>
</td>
<td >
<p>512 Mb</p>
</td>
<td >
<p>16 M x 8 x 4</p>
</td>
<td >
<p>9</p>
</td>
<td >
<p>512 MB</p>
</td>
<td >
<p>2</p>
</td>
</tr><tr><td  scope="row"><p>1 GB<sup>*</sup> </p></td><td ><p>1 Gb</p></td><td ><p>32 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>1 GB</p></td><td ><p>1</p></td></tr><tr><td  scope="row"><p>2 GB </p></td><td ><p>1 Gb</p></td><td ><p>32 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>1 GB</p></td><td ><p>2</p></td></tr>
<tr>
<td  scope="row">
<p>2 GB </p>
</td>
<td >
<p>512 Mb</p>
</td>
<td >
<p>32 M x 4 x 4</p>
</td>
<td >
<p>18</p>
</td>
<td >
<p>1 GB</p>
</td>
<td >
<p>2</p>
</td>
</tr>
<tr>
<td  scope="row">
<p>4 GB </p>
</td>
<td >
<p>1 Gb</p>
</td>
<td >
<p>32 M x 4 x 8</p>
</td>
<td >
<p>18</p>
</td>
<td >
<p>2 GB</p>
</td>
<td >
<p>2</p>
</td>
</tr>

<tr>
<tr>
<td colspan="6" scope="row">
<p>
<sup>*</sup> Theoretical values. Requires extensive testing.</p>
</td>
</tr>
</tr>
</table></div>
<p>The table below shows the address multiplexing modes used with the devices.</p>
<a name="//apple_ref/doc/uid/TP40003899-1199819021SW11_1200331177" title="Table 2Address multiplexing modes for Mac Pro SDRAM FB-DIMM devices "></a><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5">
<caption class="tablecaption"><strong>Table 2&nbsp;&nbsp;</strong>Address multiplexing modes for Mac Pro SDRAM FB-DIMM devices </caption>

<tr>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>Device size</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>Device configuration</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>Size of  row address</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>Size of  column address</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p>Bank address</p>
</th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC">
<p># of Banks</p>
</th>
</tr>


<tr>
<td  scope="row">
<p>512 Mb<sup>*</sup>
</p>
</td>
<td >
<p>8 M x 8 x 4</p>
</td>
<td >
<p>13</p>
</td>
<td >
<p>10</p>
</td>
<td >
<p>ba[0-1]</p>
</td>
<td >
<p>4</p>
</td>
</tr>
<tr>
<td  scope="row">
<p>512 Mb</p>
</td>
<td >
<p>16 M x 8 x 4</p>
</td>
<td >
<p>14</p>
</td>
<td >
<p>10</p>
</td>
<td >
<p>ba[0-1]</p>
</td>
<td >
<p>4</p>
</td>
</tr>
<tr>
<td  scope="row">
<p>512 Mb</p>
</td>
<td >
<p>32 M x 4 x 4</p>
</td>
<td >
<p>14</p>
</td>
<td >
<p>11</p>
</td>
<td >
<p>ba[0-1]</p>
</td>
<td >
<p>4</p>
</td>
</tr>
<tr>
<td  scope="row">
<p>1 Gb
</p>
</td>
<td >
<p>16 M x 8x 8</p>
</td>
<td >
<p>14</p>
</td>
<td >
<p>10</p>
</td>
<td >
<p>ba[0-2]</p>
</td>
<td >
<p>8</p>
</td>
</tr><tr><td  scope="row"><p>1 Gb</p></td><td ><p>32 M x 4 x 8</p></td><td ><p>14</p></td><td ><p>11</p></td><td ><p>ba[0-2]</p></td><td ><p>8</p></td></tr>

<tr>
<tr>
<td colspan="6" scope="row">
<p>
<sup>*</sup> Theoretical values. Requires extensive testing.</p>
</td>
</tr>
</tr>
</table></div>
<a name="//apple_ref/doc/uid/TP40003899-SW2_1200331177" title="Mac Pro Computers (August 2006 and April 2007)"></a><h3>Mac Pro Computers (August 2006 and April 2007)</h3><p>The quad-core Mac Pro was introduced in August 2006 and the 8-core Mac Pro was introduced in April 2007 as a configure-to-order-option.The Mac Pro provides eight RAM slots that accommodate 240-pin SDRAM Fully Buffered DIMMs (FB-DIMMs) up to 30.35 mm tall and up to 25.4 mm thick. The FB-DIMMs must be PC2-5300 compliant and must be unregistered, 8-byte, nonparity, and ECC. </p><p>The Mac Pro ships standard with two 512 MB, 667 MHz, SDRAM FB-DIMM installed, for a total of 1 GB. The largest capacity FB-DIMM supported is 2 GB, with a maximum memory capacity of 16 GB. </p><p>The memory controller supports 512 MB, 1 GB, and 2 GB FB-DIMMs, installed in identical pairs. </p><p>For instructions on installing additional RAM, refer to the “Installing Memory” section in the <em>Mac Pro User’s Guide</em> that shipped with the computer.</p><p>The width of each 667 MHz memory bus is 72 bits (including ECC). The Mac Pro supports  a CAS latency of 5.  </p><p>The maximum number of devices per FB-DIMM is 36. </p><p>As shown in the figure below, the Mac Pro’s memory architecture consists of two memory riser cards organized by branches, channels, and DIMMs. The memory controller hub (MCH) on the North Bridge has two branches with Branch 0 going to Riser A and Branch 1 to Riser B. </p><br/><div><img src = "../Art/060634001312_05.jpg" alt = "Depicts the interface paths between the FB-DIMM memory  devices and the North Bridge. A description is provided in text." ></div><br/><p>The North Bridge IC connects to an Advanced Memory Buffer (AMB) device on the FB-DIMM modules using a high speed serial link running at 4 GHz DDR, with 14 northbound  (read) lanes and 10 southbound (write) lanes.  The North Bridge IC has two high speed serial links, each capable of addressing four FB-DIMMs.  The DIMMs are arranged in pairs operating in lock-stepped, dual channel mode to provide a 128-bit wide datapath, plus 16 bits of ECC.</p><p>Each memory riser card has four DIMM slots labeled 1 to 4. On Riser A, Channel 0 serves DIMMs 1 and 3 and Channel 1 serves DIMMs 2 and 4. On Riser B, Channel 2 serves DIMMs 1 and 3 and Channel 3 serves DIMMs 2 and 4.</p><p>The AMBs on DIMMs 1 and 2 connect to the MCH via a high speed serial bus. If installed, the AMBs on DIMMs 3 and 4 connect to the AMBs on DIMMs 1 and 2, respectively. The high speed serial bus consists of 14 unidirectional northbound lanes (towards the MCH) and 10 unidirectional southbound lanes (towards the DIMMs) to carry command, address, and data traffic.</p><p>The MCH operates each branch independently. At DDR2-667 speeds, each branch provides a peak theoretical thruput of 10.6 GBps of northbound (from memory to North Bridge) traffic and 5.3 GBps of southbound (from North Bridge to memory) traffic. </p><p>The Mac Pro uses Apple FB-DIMMs with larger heat sinks to ensure that the fans run at the proper speed to maintain the optimal temperature and ensure acoustic performance. While a system will operate with FB-DIMMs with conventional heat spreaders, Apple recommends Apple-approved heat sinks for optimum performance and acoustics. Apple memory kits are available for support of upgrades. </p><p>For information on the thermal considerations on the FB-DIMMs used in the Mac Pro, refer to Apple's <span class="content_text"><a href="../../../../../technotes/tn2006/tn2156.html" target="_top">Technical Note TN2156</a></span>.</p><p>The table below shows information about the different sizes of SDRAM devices used in the FB-DIMM memory modules. The DIMM size is the memory size of the largest FB-DIMM with the corresponding device size (from the second column) that the computer can accommodate.</p><p>The device configuration includes three specifications: address range, word size, and number of banks. For example, a 1 M x 16 x 4 device addresses 1 M, stores 16 bits at a time, and has 4 banks. </p><p>Devices per rank specifies the number of devices needed to make up the 8-byte (plus ECC) width of the data bus. The fifth column in the table shows the size of each rank of devices, which is based on the number of internal banks in each device and the number of devices per rank. A rank is a side of an FB-DIMM; 2 ranks indicate a 2-sided FB-DIMM. </p><a name="//apple_ref/doc/uid/TP40003899-SW4_1200331177" title="Table 3Mac Pro FB-DIMMS and devices"></a><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><caption class="tablecaption"><strong>Table 3&nbsp;&nbsp;</strong>Mac Pro FB-DIMMS and devices</caption><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>DIMM size</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Device size</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Configuration</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Devices per rank</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Rank size</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p># of ranks</p></th></tr><tr><td  scope="row"><p>512 MB<sup>*</sup></p></td><td ><p>256 Mb</p></td><td ><p>8 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>256 MB</p></td><td ><p>1</p></td></tr><tr><td  scope="row"><p>512 MB</p></td><td ><p>512 Mb</p></td><td ><p>16 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>512 MB</p></td><td ><p>1</p></td></tr><tr><td  scope="row"><p>1 GB </p></td><td ><p>512 Mb</p></td><td ><p>16 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>512 MB</p></td><td ><p>2</p></td></tr><tr><td  scope="row"><p>2 GB </p></td><td ><p>512 Mb</p></td><td ><p>32 M x 4 x 4</p></td><td ><p>18</p></td><td ><p>1 GB</p></td><td ><p>2</p></td></tr><tr><td  scope="row"><p>4 GB </p></td><td ><p>1 Gb</p></td><td ><p>32 M x 4 x 8</p></td><td ><p>36</p></td><td ><p>2 GB</p></td><td ><p>2</p></td></tr><tr><tr><td colspan="6" scope="row"><p><sup>*</sup> Theoretical values. Requires extensive testing.</p></td></tr></tr></table></div><p>The table below shows the address multiplexing modes used with the devices. </p><a name="//apple_ref/doc/uid/TP40003899-SW6_1200331177" title="Table 4Address multiplexing modes for Mac Pro SDRAM FB-DIMM devices "></a><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><caption class="tablecaption"><strong>Table 4&nbsp;&nbsp;</strong>Address multiplexing modes for Mac Pro SDRAM FB-DIMM devices </caption><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Device size</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Device configuration</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Size of  row address</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Size of  column address</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Bank address</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p># of Banks</p></th></tr><tr><td  scope="row"><p>256 Mb<sup>*</sup></p></td><td ><p>4 M x 16x 4</p></td><td ><p>13</p></td><td ><p>9 </p></td><td ><p>ba[0-1]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>256 Mb<sup>*</sup></p></td><td ><p>8 M x 8 x 4</p></td><td ><p>13</p></td><td ><p>10 </p></td><td ><p>ba[0-1]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>512 Mb<sup>*</sup></p></td><td ><p>8 M x 16 x 4</p></td><td ><p>13</p></td><td ><p>10</p></td><td ><p>ba[0-1]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>512 Mb</p></td><td ><p>16 M x 8 x 4</p></td><td ><p>14</p></td><td ><p>10</p></td><td ><p>ba[0-1]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>512 Mb</p></td><td ><p>32 M x 4 x 4</p></td><td ><p>14</p></td><td ><p>11</p></td><td ><p>ba[0-1]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>1 Gb<sup>*</sup></p></td><td ><p>16 M x 16x 4</p></td><td ><p>13</p></td><td ><p>10</p></td><td ><p>ba[0-2]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>1 Gb<sup>*</sup></p></td><td ><p>32 M x 8x 4</p></td><td ><p>14</p></td><td ><p>10</p></td><td ><p>ba[0-2]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>1 Gb<sup>*</sup></p></td><td ><p>16 M x 8x 8</p></td><td ><p>14</p></td><td ><p>10</p></td><td ><p>ba[0-2]</p></td><td ><p>8</p></td></tr><tr><tr><td colspan="6" scope="row"><p><sup>*</sup> Theoretical values. Requires extensive testing.</p></td></tr></tr></table></div>

<a name="//apple_ref/doc/uid/TP40003899-SW5_1200331177" title="Xserve"></a>
<h2>Xserve</h2>
<p>This section provides RAM-specific information for Xserve servers introduced after September 2005. Refer to the specific Xserve developer note for additional information.</p><a name="//apple_ref/doc/uid/TP40003899-SW34_1200331177" title="Xserve (January 2008)"></a><h3>Xserve (January 2008)</h3><p>The Xserve with Quad-Core Intel Xeon 5400 Series microprocessors, introduced in January 2008, provides eight RAM slots that accommodate 240-pin DDR2 ECC SDRAM Fully Buffered DIMMs (FB-DIMMs) up to 30.35 mm tall and up to 7.4 mm thick. The FB-DIMMs must be PC2-6400 compliant and must be unregistered, 8-byte, nonparity, and ECC. </p><p>Xserve ships standard with two 1 GB, 800 MHz, DDR2 ECC SDRAM FB-DIMMs, for a total of 2 GB. The largest capacity FB-DIMM supported is 4 GB, with a maximum memory capacity of 32 GB. </p><p>The memory controller supports 1 GB, 2 GB, and 4 GB FB-DIMMs, installed in identical pairs. </p><p>For instructions on installing additional RAM, refer to the “Adding Memory” section in the <em>Xserve Setup Guide</em> that shipped with the computer.</p><p>The width of each 800 MHz memory bus is 72 bits (including ECC).   </p><p>For best performance, use FB-DIMMs with a CAS latency (CL) of 5, however CAS latencies of 6 are also supported.</p><p>The maximum number of devices per FB-DIMM is 36. </p><p>As shown in the figure below, the Xserve memory architecture consists of branches, channels, and DIMMs.  </p><br/><div><img src = "../Art/071176001313_03.jpg" alt = "Depicts the interface paths between the FB-DIMM memory  devices and the North Bridge. A description is provided in text." ></div><br/><p>The North Bridge connects to an Advance Memory Buffer (AMB) device on the FB-DIMM modules using a high speed serial link which supports 32 bytes of payload per frame in the Northbound (Read) direction and 16 bytes of payload per frame in the Southbound (Write) direction.  The North Bridge supports four FB-DIMM channels in a two channel per branch configuration. Each branch is an independent memory controller and each channel within a branch operates in lock-step.  Addresses can be interleaved across each branch effectively supporting four simultaneous channels of memory throughput.</p><p>The table below shows information about the different sizes of SDRAM devices used in the FB-DIMM memory modules. The DIMM size is the memory size of the largest FB-DIMM with the corresponding device size (from the second column) that the computer can accommodate.</p><p>The device configuration includes three specifications: address range, word size, and number of banks. For example, a 1 M x 16 x 4 device addresses 1 M, stores 16 bits at a time, and has 4 banks. </p><p>Devices per rank specifies the number of devices needed to make up the 8-byte (plus ECC) width of the data bus. The fifth column in the table shows the size of each rank of devices, which is based on the number of internal banks in each device and the number of devices per rank. A rank is a side of an FB-DIMM; 2 ranks indicate a 2-sided FB-DIMM. </p><a name="//apple_ref/doc/uid/TP40003899-SW35_1200331177" title="Table 5Xserve FB-DIMMS and devices"></a><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><caption class="tablecaption"><strong>Table 5&nbsp;&nbsp;</strong>Xserve FB-DIMMS and devices</caption><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>DIMM size</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Device size</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Configuration</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Devices per rank</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Rank size</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p># of ranks</p></th></tr><tr><td  scope="row"><p>512 MB<sup>*</sup></p></td><td ><p>256 Mb</p></td><td ><p>8 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>256 MB</p></td><td ><p>1</p></td></tr><tr><td  scope="row"><p>512 MB<sup>*</sup></p></td><td ><p>512 Mb</p></td><td ><p>16 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>512 MB</p></td><td ><p>1</p></td></tr><tr><td  scope="row"><p>1 GB </p></td><td ><p>512 Mb</p></td><td ><p>16 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>512 MB</p></td><td ><p>2</p></td></tr><tr><td  scope="row"><p>1 GB<sup>*</sup></p></td><td ><p>1 Gb</p></td><td ><p>32 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>1 GB</p></td><td ><p>1</p></td></tr><tr><td  scope="row"><p>2 GB </p></td><td ><p>1 Gb</p></td><td ><p>32 M x 8 x 4</p></td><td ><p>9</p></td><td ><p>1 GB</p></td><td ><p>2</p></td></tr><tr><td  scope="row"><p>2 GB </p></td><td ><p>512 Mb</p></td><td ><p>32 M x 4 x 4</p></td><td ><p>18</p></td><td ><p>1 GB</p></td><td ><p>2</p></td></tr><tr><td  scope="row"><p>4 GB </p></td><td ><p>1 Gb</p></td><td ><p>32 M x 4 x 8</p></td><td ><p>18</p></td><td ><p>2 GB</p></td><td ><p>2</p></td></tr><tr><tr><td colspan="6" scope="row"><p><sup>*</sup> Theoretical values. Requires extensive testing.</p></td></tr></tr></table></div><p>The table below shows the address multiplexing modes used with the devices.</p><a name="//apple_ref/doc/uid/TP40003899-SW37_1200331177" title="Table 6Address multiplexing modes for Xserve SDRAM FB-DIMM devices "></a><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><caption class="tablecaption"><strong>Table 6&nbsp;&nbsp;</strong>Address multiplexing modes for Xserve SDRAM FB-DIMM devices </caption><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Device size</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Device configuration</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Size of  row address</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Size of  column address</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Bank address</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p># of Banks</p></th></tr><tr><td  scope="row"><p>512 Mb<sup>*</sup></p></td><td ><p>8 M x 8 x 4</p></td><td ><p>13</p></td><td ><p>10</p></td><td ><p>ba[0-1]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>512 Mb</p></td><td ><p>16 M x 8 x 4</p></td><td ><p>14</p></td><td ><p>10</p></td><td ><p>ba[0-1]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>512 Mb</p></td><td ><p>32 M x 4 x 4</p></td><td ><p>14</p></td><td ><p>11</p></td><td ><p>ba[0-1]</p></td><td ><p>4</p></td></tr><tr><td  scope="row"><p>1 Gb
</p></td><td ><p>16 M x 8x 8</p></td><td ><p>14</p></td><td ><p>10</p></td><td ><p>ba[0-2]</p></td><td ><p>8</p></td></tr><tr><td  scope="row"><p>1 Gb</p></td><td ><p>32 M x 4 x 8</p></td><td ><p>14</p></td><td ><p>11</p></td><td ><p>ba[0-2]</p></td><td ><p>8</p></td></tr><tr><tr><td colspan="6" scope="row"><p><sup>*</sup> Theoretical values. Requires extensive testing.</p></td></tr></tr></table></div><p>For information on FB-DIMM technology, refer to <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW9_1200331177">“Fully-Buffered DIMMs (FB-DIMM).”</a></span></p><a name="//apple_ref/doc/uid/TP40003899-SW8_1200331177" title="Xserve (August 2006)"></a><h3>Xserve (August 2006)</h3><p>The Xserve introduced in August 2006, based on the Dual-Dore Intel Xeon processor, provides eight RAM slots that accommodate 240-pin SDRAM Fully Buffered DIMMs (FB-DIMMs) up to 30.35 mm tall and up to 7.4 mm thick. The FB-DIMMs must be PC2-5300 compliant and must be unregistered, 8-byte, nonparity, and ECC. </p><p>Xserve ships standard with two 512 MB, 667 MHz, SDRAM FB-DIMMs, for a total of 1 GB. The largest capacity FB-DIMM supported is 4 GB, with a maximum memory capacity of 32 GB. </p><p>The memory controller supports 256 MB, 512 MB, 1 GB, 2 GB, and 4 GB FB-DIMMs, installed in identical pairs. </p><p>For instructions on installing additional RAM, refer to the “Adding Memory” section in the <em>Xserve Setup Guide</em> that shipped with the computer.</p><p>The width of each 667 MHz memory bus is 72 bits (including ECC). The Xserve supports  a CAS latency of 5.  </p><p>The maximum number of devices per FB-DIMM is 36. </p><p>As shown in the figure below, the Xserve memory architecture consists of branches, channels, and DIMMs.  </p><br/><div><img src = "../Art/060944001305_02.jpg" alt = "Depicts the interface paths between the FB-DIMM memory  devices and the North Bridge. A description is provided in text." ></div><br/><p>The North Bridge connects to an Advance Memory Buffer (AMB) device on the FB-DIMM modules using a high speed serial link which supports 32 bytes of payload per frame in the Northbound (Read) direction and 16 bytes of payload per frame in the Southbound (Write) direction.  The North Bridge supports four FB-DIMM channels in a two channel per branch configuration. Each branch is an independent memory controller and each channel within a branch operates in lock-step.  Addresses can be interleaved across each branch effectively supporting four simultaneous channels of memory throughput.</p><p><span class="content_text"><a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-SW2_1200331177">“Mac Pro Computers (August 2006 and April 2007)”</a></span> shows information about the different sizes of SDRAM devices used in the FB-DIMM memory modules. The DIMM (column one) is the memory size of the largest FB-DIMM with the corresponding SDRAM density (column two) that the Xserve can accommodate.</p><p>SDRAM configuration (column three) provides the number of megabytes and bit width per SDRAM chip.</p><p>Columns four, five, and six provide the number of SDRAMs, ranks, and banks , respectively, related to the FB-DIMM.</p><p>Column seven specifies the type of raw card on which the FB-DIMM is based. The raw card is the physical configuration of the FB-DIMM as defined by the JEDEC spec PC2-4200/PC2-5300/PC2-6400 DDR2 Fully Buffered DIMM Design Specification, current revision, JEDEC Buffered DIMM and Socket Task Group. </p><a name="//apple_ref/doc/uid/TP40003899-SW11_1200331177" title="Table 7Xserve FB-DIMMS"></a><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><caption class="tablecaption"><strong>Table 7&nbsp;&nbsp;</strong>Xserve FB-DIMMS</caption><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>DIMM</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>SDRAM</p><p>density</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>SDRAM</p><p>configuration</p><p>MB x bits</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p># of</p><p>SDRAM</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p># of</p><p>ranks</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p># of banks</p><p>in SDRAM</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Raw</p><p>card</p></th></tr><tr><td  scope="row"><p>*256 MB</p></td><td ><p>256 Mb</p></td><td ><p>32 MB x 8</p></td><td ><p>9</p></td><td ><p>1</p></td><td ><p>4</p></td><td ><p>A</p></td></tr><tr><td  scope="row"><p>512 MB</p></td><td ><p>512 Mb</p></td><td ><p>64 MB x 8</p></td><td ><p>9</p></td><td ><p>1</p></td><td ><p>4</p></td><td ><p>A</p></td></tr><tr><td  scope="row"><p>*512 MB</p></td><td ><p>256 Mb</p></td><td ><p>32 MB x 8</p></td><td ><p>18</p></td><td ><p>2</p></td><td ><p>4</p></td><td ><p>B</p></td></tr><tr><td  scope="row"><p>*512 MB</p></td><td ><p>256 Mb</p></td><td ><p>64 MB x 4</p></td><td ><p>18</p></td><td ><p>1</p></td><td ><p>4</p></td><td ><p>C</p></td></tr><tr><td  scope="row"><p>*1 GB </p></td><td ><p>1 Gb</p></td><td ><p>128 MB x 8</p></td><td ><p>9</p></td><td ><p>2</p></td><td ><p>8</p></td><td ><p>A</p></td></tr><tr><td  scope="row"><p>1 GB</p></td><td ><p>512 Mb</p></td><td ><p>64 MB x 8</p></td><td ><p>18</p></td><td ><p>2</p></td><td ><p>4</p></td><td ><p>B</p></td></tr><tr><td  scope="row"><p>*1 GB </p></td><td ><p>256 Mb</p></td><td ><p>64 MB x 4</p></td><td ><p>36</p></td><td ><p>2</p></td><td ><p>4</p></td><td ><p>D, J, E, H</p></td></tr><tr><td  scope="row"><p>*1 GB </p></td><td ><p>512 Mb</p></td><td ><p>128 MB x 4</p></td><td ><p>18</p></td><td ><p>1</p></td><td ><p>4</p></td><td ><p>C</p></td></tr><tr><td  scope="row"><p>*2 GB </p></td><td ><p>2 Gb</p></td><td ><p>256 MB x 8</p></td><td ><p>9</p></td><td ><p>1</p></td><td ><p>8</p></td><td ><p>A</p></td></tr><tr><td  scope="row"><p>*2 GB </p></td><td ><p>1 Gb</p></td><td ><p>128 MB x 8</p></td><td ><p>18</p></td><td ><p>2</p></td><td ><p>8</p></td><td ><p>B</p></td></tr><tr><td  scope="row"><p>*2 GB </p></td><td ><p>1 Gb</p></td><td ><p>256 MB x 4</p></td><td ><p>18</p></td><td ><p>1</p></td><td ><p>8</p></td><td ><p>C</p></td></tr><tr><td  scope="row"><p>2 GB</p></td><td ><p>512 Mb</p></td><td ><p>128 MB x 4</p></td><td ><p>36</p></td><td ><p>2</p></td><td ><p>4</p></td><td ><p>D, J, E, H</p></td></tr><tr><td  scope="row"><p>*4 GB </p></td><td ><p>2 Gb</p></td><td ><p>256 MB x 8</p></td><td ><p>18</p></td><td ><p>2</p></td><td ><p>8</p></td><td ><p>B</p></td></tr><tr><td  scope="row"><p>*4 GB </p></td><td ><p>2 Gb</p></td><td ><p>512 MB x 4</p></td><td ><p>18</p></td><td ><p>1</p></td><td ><p>8</p></td><td ><p>C</p></td></tr><tr><td  scope="row"><p>4 GB</p></td><td ><p>1 Gb</p></td><td ><p>256 MB x 4</p></td><td ><p>36</p></td><td ><p>2</p></td><td ><p>8</p></td><td ><p>D, J, E, H</p></td></tr><tr><tr><td colspan="7" scope="row"><p>* Theoretical values. Requires extensive testing.</p></td></tr></tr></table></div><p>For information on FB-DIMM technology, refer to <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW9_1200331177">“Fully-Buffered DIMMs (FB-DIMM).”</a></span></p>

<a name="//apple_ref/doc/uid/TP40003899-SW7_1200331177" title="iMac Computers"></a>
<h2>iMac Computers</h2>
<p>This section provides RAM-specific information for iMac computers introduced after September 2005. Refer to the specific iMac developer note for additional information.</p><a name="//apple_ref/doc/uid/TP40003899-SW6" title="iMac Computers (April 2008)"></a><h3>iMac Computers (April 2008)</h3><p>The iMac computers introduced in April 2008, based on the Intel Core 2 Duo microprocessor, provide two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-800 (PC2-6400) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p><p>The 2.4 GHz 20-inch iMac ships with one 1 GB, 800 MHz, SDRAM SO-DIMMs installed. The 2.66 GHz 20-inch iMac and 24-inch iMac ship with 2 x 1 GB, 800 MHz, SDRAM SO-DIMMs installed, for a total of 2 GB. The largest capacity SO-DIMM supported is 2 GB, for a total maximum of 4 GB. </p><p>Memory configure-to-order options are: two 1 GB DIMMs for a total of 2 GB or two 2 GB DIMMs for a total of 4 GB. </p><p>The memory controller supports 1 GB and 2 GB SO-DIMMs; other configurations are untested. Because the memory in the two slots is configured as a contiguous array of memory, when both SO-DIMMs are the same size and type, the interleaving function is able to improve performance.   </p><p>The iMac supports  a CAS latency of 5 or 6. </p><p>The width of each 800 MHz memory channel is 64 bits.  </p><p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>
<a name="//apple_ref/doc/uid/TP40003899-SW9_1200331177" title="iMac Computers (August 2007)"></a>
<h3>iMac Computers (August 2007)</h3>
<p>The iMac Computers introduced in August 2007, based on the Intel Core 2 Duo microprocessor, provide two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The iMac ships with one 1 GB, 667 MHz, SDRAM SO-DIMMs installed, for a total of 1 GB. The largest capacity SO-DIMM supported is 2 GB, for a total maximum of 4 GB. </p>
<p>Memory configure-to-order options are: two 1 GB DIMMs for a total of 2 GB or two 2 GB DIMM for a total of 4 GB. </p>
<p>The memory controller supports 1 GB and 2 GB SO-DIMMs; other configurations are untested. Because the memory in the two slots is configured as a contiguous array of memory, when both SO-DIMMs are the same size and type, the interleaving function is able to improve performance.   </p>
<p>The iMac supports  a CAS latency of 5.</p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>

<a name="//apple_ref/doc/uid/TP40003899-SW10_1200331177" title="iMac with SuperDrive Computers (September 2006)"></a>
<h3>iMac with SuperDrive Computers (September 2006)</h3>
<p>The iMac with SuperDrive computers introduced in September 2006, based on the Intel Core 2 Duo microprocessor, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The iMac ships with two 512 MB, 667 MHz, SDRAM SO-DIMMs installed, for a total of 1 GB. The largest capacity SO-DIMM supported is 2 GB, with a maximum memory capacity of 3 GB. If you install a 2 GB SO-DIMM in both the bottom and top memory slots of the computer, both the About This Mac window and the Apple System Profiler will show that you have 4 GB of SDRAM installed. However, Activity Monitor and other similar applications will reveal that only 3 GB of SDRAM has been addressed for use by the computer.</p>
<p>Memory configure-to-order options are: two 1 GB DIMMs for a total of 2 GB or one 1 GB DIMM and one 2 GB DIMM for a total of 3 GB. </p>
<p>The memory controller supports 512 MB, 1 GB, and 2 GB SO-DIMMs. Because the memory in the two slots is configured as a contiguous array of memory, when both SO-DIMMs are the same size and type, the interleaving function is able to improve performance.   </p>
<p>The iMac supports  a CAS latency of 5.</p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>

<a name="//apple_ref/doc/uid/TP40003899-SW12_1200331177" title="iMac with Combo Drive Computer (September 2006)"></a>
<h3>iMac with Combo Drive Computer (September 2006)</h3>
<p>The iMac with Combo drive computer introduced in September 2006, based on the Intel Core 2 Duo microprocessor, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with two 256 MB, 667 MHz, SDRAM SO-DIMMs installed in two RAM slots for a total of 512 MB. The largest capacity SO-DIMM supported is 1 GB, with a maximum memory capacity of 2 GB. </p>
<p>The memory controller supports 256 MB, 512 MB, and 1 GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. The iMac supports  a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>

<a name="//apple_ref/doc/uid/TP40003899-SW13_1200331177" title="17-inch iMac for Education Computer (July 2006)"></a>
<h3>17-inch iMac for Education Computer (July 2006)</h3>
<p>The 17-inch iMac for education computer introduced in July 2006, based on the Intel Core Duo microprocessor, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with two 256 MB, 667 MHz, SDRAM SO-DIMM installed, for a total of 512 MB. The largest capacity SO-DIMM supported is 1 GB, with a maximum memory capacity of 2 GB. </p>
<p>The memory controller supports 256 MB, 512 MB, and 1 GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. The 17-inch iMac for education supports  a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>

<a name="//apple_ref/doc/uid/TP40003899-SW14_1200331177" title="iMac Computers (January 2006)"></a>
<h3>iMac Computers (January 2006)</h3>
<p>The iMac computer introduced in January 2006, based on the Intel Core Duo microprocessor, provide two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with one 512 MB, 667 MHz, SDRAM SO-DIMM installed. The largest capacity SO-DIMM supported is 1 GB, so the maximum memory capacity is 2 GB. </p>
<p>The memory controller supports both 512 MB and 1 GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. The iMac supports  a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>

<a name="//apple_ref/doc/uid/TP40003899-SW15_1200331177" title="iMac G5 Computer (October 2005)"></a>
<h3>iMac G5 Computer (October 2005)</h3>
<p>The iMac G5 has DDR2-533 (PC2-4200) SDRAM memory: 512 MB on board and a DIMM expansion slot for expansion. Maximum memory capacity is 2.5 GB. </p>
<p>Each memory slot can contain 256 MB, 512 MB, 1 GB, or 2 GB of double data rate synchronous dynamic RAM (DDR2 SDRAM). The iMac G5 supports CAS latencies of 3 or 4. </p>
<p>The combined memory of on board and expansion RAM is configured as a contiguous array of memory. The width of the 533 MHz memory bus is 64 bits. </p>
<a name="//apple_ref/doc/uid/TP40003899-SW16_1200331177" title="DIMM Specifications "></a>
<h4>DIMM Specifications </h4>
<p>The RAM expansion slot accepts a 240-pin DDR2 SDRAM DIMM that is unbuffered, 8-byte, nonparity, and DDR2-4200-compliant.</p>
<div class="importantbox"><a name="//apple_ref/doc/uid/TP40003899-DontLinkElementID_7" title="Important:"></a><p><strong>Important:</strong>&nbsp;
DIMMs with any of the following features are not supported in the computer: registered, buffered, or ECC RAM.</p><p>
</p></div>
<p>The iMac G5 only supports DIMMs up to 1.25” in height. </p>
<p>See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW2_1200331177">Table 1</a></span> for more details.</p>
<div class="importantbox"><a name="//apple_ref/doc/uid/TP40003899-DontLinkElementID_8" title="Important:"></a><p><strong>Important:</strong>&nbsp;
Power is delivered to the iMac G5 during sleep mode, so do not remove a DIMM while in sleep mode. </p><p>
</p></div>

<a name="//apple_ref/doc/uid/TP40003899-SW17_1200331177" title="DIMM Configurations"></a>
<h4>DIMM Configurations</h4>
<p>See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW2_1200331177">Table 1</a></span> for device and DIMM configurations.  The largest DIMM supported by the iMac G5 is 2 GB. The maximum number of devices per DIMM is 16. The memory controller supports 256 Mbit, 512 Mbit, 1 Gbit, and 2 Gbit DDR2 SDRAM devices.</p>



<a name="//apple_ref/doc/uid/TP40003899-SW18_1200331177" title="MacBook Computers"></a>
<h2>MacBook Computers</h2>
<p>This section provides RAM-specific information for MacBook computers. Refer to the specific MacBook developer note for additional information.</p><a name="//apple_ref/doc/uid/TP40003899-SW5" title="MacBook Computers (February 2008)"></a><h3>MacBook Computers (February 2008)</h3><p>The MacBook computer introduced in February 2008, incorporating the Intel Core 2 Duo processor on 45 nm process technology, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p><p>The 2.1 GHz configuration ships with 2 x 512 MB DDR2 SDRAM SO-DIMMs for a total of 1 GB. The 2.4 GHz configurations ship with 2 x 1 GB DDR2 SDRAM SO-DIMMs for a total of 2 GB. The maximum memory capacity of 4 GB. </p><p>The memory controller supports 512 MB, 1GB, and 2 GB SO-DIMMs. However, because the memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. </p><p>The MacBook supports a CAS latency of 5. </p><p>The width of each 667 MHz memory bus is 64 bits.  </p><p>The EEPROM (SPD) pin is powered by 3.3 V.</p><p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p><div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW39_1200331177" title="Note"></a><p><strong>Note:</strong>&nbsp;The MacBook implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p></div><a name="//apple_ref/doc/uid/TP40003899-SW20_1200331177" title="MacBook Computers (November 2007)"></a>
<h3>MacBook Computers (November 2007)</h3>
<p>The MacBook computer introduced in November 2007, based on the Intel Core 2 Duo, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with two 512 MB DDR2 SDRAM SO-DIMMs for a total of 1 GB. The maximum memory capacity of 4 GB. </p>
<p>The memory controller supports 512 MB, 1GB, and 2 GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. </p>
<p>The MacBook supports a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The EEPROM (SPD) pin is powered by 3.3 V.</p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>
<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW40_1200331177" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
The MacBook implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p>
</div>

<a name="//apple_ref/doc/uid/TP40003899-SW21_1200331177" title="MacBook Computers (May 2007)"></a>
<h3>MacBook Computers (May 2007)</h3>
<p>The MacBook computer introduced in May 2007, based on the Intel Core 2 Duo, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with two 512 MB DDR2 SDRAM SO-DIMMs for a total of 1 GB. The largest capacity SO-DIMM supported is 1 GB, so the maximum memory capacity is 2 GB. Available as a configure-to-order option are two 1 GB DDR2 SDRAM SO-DIMMs for a total of 2 GB.</p>
<p>The memory controller supports both 512 MB and 1GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. </p>
<p>The MacBook supports a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The EEPROM (SPD) pin is powered by 3.3 V.</p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>
<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW41_1200331177" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
The MacBook implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p>
</div>

<a name="//apple_ref/doc/uid/TP40003899-SW22_1200331177" title="MacBook Computer (November 2006)"></a>
<h3>MacBook Computer (November 2006)</h3>
<p>The MacBook computer introduced in November 2006, based on the Intel Core 2 Duo, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The 1.83 GHz computer ships with two 256 MB DDR2 SDRAM SO-DIMMs for a total of 512 MB. The 2.0 GHz computer ships with two 512 MB DDR2 SDRAM SO-DIMMs for a total of 1 GB. The largest capacity SO-DIMM supported is 1 GB, so the maximum memory capacity is 2 GB. </p>
<p>The memory controller supports 256 MB,  512 MB, and 1GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. The MacBook supports a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The EEPROM pin is powered by 3.3 V.</p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>
<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW42_1200331177" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
The MacBook implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p>
</div>

<a name="//apple_ref/doc/uid/TP40003899-SW23_1200331177" title="MacBook Computer (May 2006)"></a>
<h3>MacBook Computer (May 2006)</h3>
<p>The MacBook computer introduced in May 2006, based on the Intel Core Duo, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with two 256 MB, 667 MHz, SDRAM SO-DIMMs installed for a total of 512 MB. The largest capacity SO-DIMM supported is 1 GB, so the maximum memory capacity is 2 GB. </p>
<p>The memory controller supports both 512 MB and 1GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. The MacBook supports a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The EEPROM pin is powered by 3.3 V.</p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>
<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW43_1200331177" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
The MacBook implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p>
</div>


<a name="//apple_ref/doc/uid/TP40003899-SW24_1200331177" title="MacBook Pro Computers"></a>
<h2>MacBook Pro Computers</h2>
<p>This section provides RAM-specific information for MacBook Pro computers. Refer to the specific MacBook Pro developer note for additional information.</p><a name="//apple_ref/doc/uid/TP40003899-SW3" title="17-inch MacBook Pro Computers (February 2008)"></a><h3>17-inch MacBook Pro Computers (February 2008)</h3><p>The 17-inch MacBook Pro computers introduced in February 2008, incorporating the Intel Core 2 Duo processor on 45 nm process technology, provide two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant, unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p><p>The computer ships with 2 x 1 GB 667 MHz, SDRAM SO-DIMM installed for a total of 2 GB. Maximum memory capacity is 4 GB.</p><p>The memory controller supports 1 GB and 2 GB SO-DIMMs. The 17-inch MacBook Pro supports a CAS latency of 5. </p><p>The width of each 667 MHz memory bus is 64 bits.  </p><p>The EEPROM (SPD) pin is powered by 3.3 V. </p><p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p><div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW37" title="Note"></a><p><strong>Note:</strong>&nbsp;The 17-inch MacBook Pro implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p></div><a name="//apple_ref/doc/uid/TP40003899-SW4" title="15-inch MacBook Pro Computers (February 2008)"></a><h3>15-inch MacBook Pro Computers (February 2008)</h3><p>The 15-inch MacBook Pro computers introduced in February 2008, incorporating the Intel Core 2 Duo processor on 45 nm process technology, provide two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant, unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p><p>The 15-inch MacBook Pro computer ships with 2 x 1 GB SO-DIMMs installed, for a total of 2 GB. Maximum memory capacity is 4 GB. </p><p>The memory controller supports 1 GB and 2 GB SO-DIMMs. The 15-inch MacBook Pro supports a CAS latency of 5. </p><p>The width of each 667 MHz memory bus is 64 bits. </p><p>The EEPROM (SPD) pin is powered by 3.3 V. </p><p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p><div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW36" title="Note"></a><p><strong>Note:</strong>&nbsp;The 15-inch MacBook Pro implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p></div><a name="//apple_ref/doc/uid/TP40003899-SW25_1200331177" title="17-inch MacBook Pro Computers (June 2007 and November 2007)"></a><h3>17-inch MacBook Pro Computers (June 2007 and November 2007)</h3>
<p>The 17-inch MacBook Pro computers introduced in June 2007 and November 2007, based on the Intel Core 2 Duo, provide two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant, unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p><p>The computer ships with two 1 GB 667 MHz, SDRAM SO-DIMM installed for a total of 2 GB. Maximum memory capacity is 4 GB.</p><p>The memory controller supports 1 GB and 2 GB SO-DIMMs. The 17-inch MacBook Pro supports a CAS latency of 5. </p><p>The width of each 667 MHz memory bus is 64 bits.  </p><p>The EEPROM (SPD) pin is powered by 3.3 V. </p><p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p><div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW44_1200331177" title="Note"></a><p><strong>Note:</strong>&nbsp;The 17-inch MacBook Pro implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p></div><a name="//apple_ref/doc/uid/TP40003899-SW32_1200331177" title="15-inch MacBook Pro Computers (June 2007 and November 2007)"></a><h3>15-inch MacBook Pro Computers (June 2007 and November 2007)</h3>
<p>The 15-inch MacBook Pro computers introduced in June 2007 and November 2007, based on the Intel Core 2 Duo, provide two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant, unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p><p>The 15-inch MacBook Pro computer ships with two 1 GB SO-DIMMs installed, for a total of 2 GB. Maximum memory capacity is 4 GB. </p><p>The memory controller supports 1 GB and 2 GB SO-DIMMs. The 15-inch MacBook Pro supports a CAS latency of 5. </p><p>The width of each 667 MHz memory bus is 64 bits. </p><p>The EEPROM (SPD) pin is powered by 3.3 V. </p><p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p><div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW45_1200331177" title="Note"></a><p><strong>Note:</strong>&nbsp;The 15-inch MacBook Pro implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p></div>
<a name="//apple_ref/doc/uid/TP40003899-SW26_1200331177" title="17-inch MacBook Pro Computer (October 2006)"></a>
<h3>17-inch MacBook Pro Computer (October 2006)</h3>
<p>The 17-inch MacBook Pro computer introduced in October 2006, based on the Intel Core 2 Duo, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant, unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with two 1 GB 667 MHz, SDRAM SO-DIMM installed for a total of 2 GB. Maximum memory capacity is 3 GB. If you install a 2 GB SO-DIMM in both the bottom and top memory slots of the computer, both the About This Mac window and the Apple System Profiler will show that you have 4 GB of SDRAM installed. However, Activity Monitor and other similar applications will reveal that only 3 GB of SDRAM has been addressed for use by the computer. </p>
<p>The memory controller supports 1 GB and 2 GB SO-DIMMs. The 17-inch MacBook Pro supports a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The EEPROM pin is powered by 3.3 V. </p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>
<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW46_1200331177" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
The 17-inch MacBook Pro implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p>
</div>

<a name="//apple_ref/doc/uid/TP40003899-SW27_1200331177" title="15-inch MacBook Pro Computer (October 2006)"></a>
<h3>15-inch MacBook Pro Computer (October 2006)</h3>
<p>The 15-inch MacBook Pro computer introduced in October 2006, based on the Intel Core 2 Duo, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant, unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The 2.16 GHz model ships with one 1 GB SO-DIMM installed. The 2.33 GHz model ships with two 1 GB SO-DIMM installed, for a total of 2 GB. Maximum memory capacity is 3 GB. If you install a 2 GB SO-DIMM in both the bottom and top memory slots of the 15-inch MacBook Pro, the About This Mac window and Apple System Profiler will both show that you have 4 GB of SDRAM installed. However, Activity Monitor and other similar applications will reveal that only 3 GB of SDRAM has been addressed for use by the computer. </p>
<p>The memory controller supports 1 GB and 2 GB SO-DIMMs. The 15-inch MacBook Pro supports a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The EEPROM pin is powered by 3.3 V. </p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>
<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW47_1200331177" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
The 15-inch MacBook Pro implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p>
</div>

<a name="//apple_ref/doc/uid/TP40003899-SW28_1200331177" title="17-inch MacBook Pro Computers (April 2006)"></a>
<h3>17-inch MacBook Pro Computers (April 2006)</h3>
<p>The 17-inch MacBook Pro computer introduced in April 2006, based on the Intel Core Duo microprocessor, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with one 1 GB, 667 MHz, SDRAM SO-DIMM installed. The largest capacity SO-DIMM supported is 1 GB, so the maximum memory capacity is 2 GB. </p>
<p>The memory controller supports both 512 MB and 1 GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. The 17-inch MacBook Pro supports a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The EEPROM pin is powered by 3.3 V. </p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>
<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW48_1200331177" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
The 17-inch MacBook Pro implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p>
</div>

<a name="//apple_ref/doc/uid/TP40003899-SW29_1200331177" title="15-inch MacBook Pro Computer (January 2006)"></a>
<h3>15-inch MacBook Pro Computer (January 2006)</h3>
<p>The 15-inch MacBook Pro computer introduced in January 2006, based on the Intel Core Duo microprocessor, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with one 512 MB, 667 MHz, SDRAM SO-DIMM installed. The largest capacity SO-DIMM supported is 1 GB, so the maximum memory capacity is 2 GB. </p>
<p>The memory controller supports both 512 MB and 1 GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. The MacBook Pro supports a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The EEPROM pin is powered by 3.3 V.</p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations. </p>
<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW49_1200331177" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
The MacBook Pro implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p>
</div>

<a name="//apple_ref/doc/uid/TP40003899-SW1" title="MacBook Air Computers"></a><h2>MacBook Air Computers</h2><p>This section provides RAM-specific information for MacBook Air computers. Refer to the specific MacBook Air developer note for additional information.</p><a name="//apple_ref/doc/uid/TP40003899-SW2" title="MacBook Air Computers (January 2008)"></a><h3>MacBook Air Computers (January 2008)</h3>

<p>The MacBook Air computer introduced in January 2008, based on the Intel Core 2 Duo, provides 2 GB (2 x 1 GB) DDR2 PC2-5300-compliant, unbuffered, unregistered, 8-byte, nonparity, and non-ECC SO-DIMMs built onto the logic board. The memory is not expandable.</p>
<div class="notebox"><a name="//apple_ref/doc/uid/TP40003899-SW7" title="Note"></a>
<p><strong>Note:</strong>&nbsp;
The MacBook Air implements aggressive power management features and enables runtime, dynamic self-refresh mode when there are no active access cycles.</p>
</div>

<a name="//apple_ref/doc/uid/TP40003899-SW30_1200331177" title="Mac mini Computers"></a>
<h2>Mac mini Computers</h2>
<p>This section provides RAM-specific information for Mac mini computers. Refer to the specific Mac mini developer note for additional information.</p>
<a name="//apple_ref/doc/uid/TP40003899-SW31_1200331177" title="Mac mini Computers (February 2006)"></a>
<h3>Mac mini Computers (February 2006)</h3>
<p>The Mac mini computer introduced in February 2006, based on the Intel Core Duo microprocessor or Intel Core Solo microprocessor, provides two RAM slots that accommodate 200-pin DDR2 SDRAM SO-DIMMs up to 1.25” in height. The SO-DIMMs must be DDR2-667 (PC2-5300) compliant and must be unbuffered, unregistered, 8-byte, nonparity, and non-ECC. </p>
<p>The computer ships with two 256 MB, 667 MHz, SDRAM SO-DIMMs installed. The largest capacity SO-DIMM supported is 1 GB, so the maximum memory capacity is 2 GB. </p>
<p>The memory controller supports 256 MB, 512 MB, and 1 GB SO-DIMMs. However, because the  memory in the two slots is configured as a contiguous array of memory, both SO-DIMMs must be the same size and type for the interleaving function to be used to improve performance. The Mac mini supports a CAS latency of 5. </p>
<p>The width of each 667 MHz memory bus is 64 bits.  </p>
<p>The maximum number of devices per SO-DIMM is 16. See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW3_1200331177">Table 3</a></span> for device and DIMM configurations.</p>


<a name="//apple_ref/doc/uid/TP40003899-SW33_1200331177" title="Power Mac Computers "></a>
<h2>Power Mac Computers </h2>
<p>This section provides RAM-specific information for Power Mac computers introduced after September 2005. Refer to the specific Power Mac developer note for additional information.</p>
<a name="//apple_ref/doc/uid/TP40003899-TPXREF102" title="Power Mac G5 Computers (October 2005)"></a>
<h3>Power Mac G5 Computers (October 2005)</h3>
<p>The main logic board of the Power Mac G5 computer has 8 slots of DDR2 SDRAM expansion for unbuffered, DDR2-533 (PC2-4200) dual inline memory modules (DIMMs) for a maximum memory of 16 GB. The Power Mac G5 accepts both ECC and non-ECC DIMMs.</p>
<p>Each DIMM can contain 256 MB (non-ECC only), 512 MB, 1 GB, or 2 GB of double data rate synchronous dynamic RAM (DDR2 SDRAM). At least one pair of the RAM expansion slots contains factory installed DIMMs. The Power Mac G5 supports CAS read latencies of 4 and 5. </p>
<p>Additional DIMMs must be installed in the bank slots in <em>pairs</em> of the same size and type; ECC and non-ECC cannot be paired in a single bank. The slot pairs are numbered as indicated in <span class="content_text"><a href="RAM_implementation.html#//apple_ref/doc/uid/TP40003899-BCIJJJBD_1200331177">Figure 1</a></span>. </p>
<br/><div><a name="//apple_ref/doc/uid/TP40003899-BCIJJJBD_1200331177" title="Figure 1DIMM installation "></a>
<p><strong>Figure 1&nbsp;&nbsp;</strong>DIMM installation </p>
<img src = "../Art/050836001705_13.jpg" alt = "Shows the Power Mac G5 opened to reveal the 8 RAM expansion slots, with an enlarged view of one slot to show the correct orientation of the DIMM for installation." >
</div><br/>
<a name="//apple_ref/doc/uid/TP40003899-TPXREF103" title="DIMM Specifications "></a>
<h4>DIMM Specifications </h4>
<p>The RAM expansion slots accept 240-pin DDR2 SDRAM DIMMs that are 1.8 volt, unbuffered, 8-byte, ECC and non-ECC, and DDR2 533 MHz (PC2-4200) compliant. </p>
<div class="importantbox"><a name="//apple_ref/doc/uid/TP40003899-DontLinkElementID_9" title="Important:"></a><p><strong>Important:</strong>&nbsp;
DDR SDRAM DIMMs used in previous models (400 MHz DDR) do not work in this Power Mac G5 computer. </p><p>
</p></div>
<div class="importantbox"><a name="//apple_ref/doc/uid/TP40003899-DontLinkElementID_10" title="Important:"></a><p><strong>Important:</strong>&nbsp;
DIMMs with any of the following features are not supported in the Power Mac G5 computer: registers or buffers, PLLs, parity, or EDO RAM. </p><p>
</p></div>
<p>The maximum height of DIMMs for use in the Power Mac G5 computer is 1.25 inches.  </p>
<p>See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW2_1200331177">Table 1</a></span> for more information.</p>

<a name="//apple_ref/doc/uid/TP40003899-TPXREF106" title="DIMM Configurations"></a>
<h4>DIMM Configurations</h4>
<p>See <span class="content_text"><a href="RAM_concepts.html#//apple_ref/doc/uid/TP40003898-SW4_1200331177">Table 2</a></span> for device and DIMM configurations.  The largest DIMM supported by the Power Mac G5 is a two-bank DIMM of 2 GB using 1 Gbit DDR2 SDRAM devices. The maximum number of devices per DIMM is 18.  The memory controller supports 512 Mbit and 1 Gbit DDR2 SDRAM devices.</p>
<div class="importantbox"><a name="//apple_ref/doc/uid/TP40003899-DontLinkElementID_11" title="Important:"></a><p><strong>Important:</strong>&nbsp;
Power is delivered to the Power Mac G5 during sleep mode, so do not remove DIMMs while in sleep mode. A red light adjacent to the DIMM is illuminated when the duct door is removed and power is present.</p><p>
</p></div>






        <br/><br/> 

        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="RAM_concepts.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../RevisionHistory.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCLowerSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <br/><hr /><div align="center"><p class="content_text" lang="en" dir="ltr"> <!--#if expr="0=1" -->&#x00a9; 2008 Apple Inc. All Rights Reserved. &#40;<!--#endif -->Last updated: 2008-04-28<!--#if expr="0=1" -->&#041;<!--#endif --></p></div>

        
        <div class="hideOnPrint hideInXcode">
        <!-- start of footer -->
        	<table width="100%" border="0" cellpadding="0" cellspacing="0">
		<tr>
			<td><div style="width: 100%; height: 1px; background-color: #919699; margin-top: 5px; margin-bottom: 15px"></div></td>
		</tr>
		<tr>
			<td align="center"><br/>
				<table border="0" cellpadding="0" cellspacing="0" class="graybox">
					<tr>
						<th>Did this document help you?</th>
					</tr>
					<tr>
						<td>
						    <div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=1&url=/documentation/HardwareDrivers/Conceptual/HWTech_RAM/Articles/RAM_implementation.html%3Fid%3DTP40003031-18.8&media=dvd" target=_new>Yes</a>:  Tell us what works for you.</div>
							<div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=2&url=/documentation/HardwareDrivers/Conceptual/HWTech_RAM/Articles/RAM_implementation.html%3Fid%3DTP40003031-18.8&media=dvd" target=_new>It&#8217;s good, but:</a> Report typos, inaccuracies, and so forth.</div>
							<div><a href="http://developer.apple.com/feedback/?v=3&url=/documentation/HardwareDrivers/Conceptual/HWTech_RAM/Articles/RAM_implementation.html%3Fid%3DTP40003031-18.8&media=dvd" target=_new>It wasn&#8217;t helpful</a>: Tell us what would have helped.</div>
						</td>
					</tr>
				</table>
			</td>
		</tr>
	</table>

        <!--#include virtual="/includes/framesetfooter" -->
        <!-- end of footer -->
        </div>
    </div>
</body>
</html>
