#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 22 16:07:04 2024
# Process ID: 23388
# Current directory: C:/Users/sdusane/Downloads/final_project.xpr/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12944 C:\Users\sdusane\Downloads\final_project.xpr\final_project\final_project.xpr
# Log file: C:/Users/sdusane/Downloads/final_project.xpr/final_project/vivado.log
# Journal file: C:/Users/sdusane/Downloads/final_project.xpr/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/sheranja/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8444-in-engr-sl14322/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'DMA_block.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
DMA_block_gaussian_0_0
DMA_block_gaussian_0_1

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 896.594 ; gain = 240.426
update_compile_order -fileset sources_1
open_bd_design {C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc_3
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc_4
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc1
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding cell -- iu.edu:user:sobel_y:1.0 - sobel_y_0
Adding cell -- iu.edu:user:mynewfilter:1.0 - sobel_x_0
Adding cell -- iu.edu:user:gaussian:1.0 - gaussian_0
Adding cell -- iu.edu:user:gaussian:1.0 - gaussian_1
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_x
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_x/M_AXIS_MM2S. Setting parameter on /axi_dma_x/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_y
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_y/M_AXIS_MM2S. Setting parameter on /axi_dma_y/M_AXIS_MM2S failed
Successfully read diagram <DMA_block> from BD file <C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1322.922 ; gain = 15.598
ipx::edit_ip_in_project -upgrade true -name sobel_y_v1_0_project -directory C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.tmp/sobel_y_v1_0_project c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/sdusane/downloads/final_project.xpr/final_project/final_project.tmp/sobel_y_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1694.977 ; gain = 71.824
update_compile_order -fileset sources_1
current_project final_project
current_project sobel_y_v1_0_project
close_project
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /gaussian_1]
WARNING: [BD 41-2028] Locking gaussian to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /gaussian_0]
WARNING: [BD 41-2028] Locking gaussian to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets sobel_y_0_M00_AXIS] [get_bd_intf_nets gaussian_0_M00_AXIS] [get_bd_cells gaussian_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets sobel_y_0_M00_AXIS] [get_bd_intf_nets gaussian_0_M00_AXIS] [get_bd_cells gaussian_0]'
delete_bd_objs [get_bd_intf_nets sobel_y_0_M00_AXIS] [get_bd_intf_nets gaussian_0_M00_AXIS] [get_bd_cells gaussian_0]
connect_bd_intf_net [get_bd_intf_pins sobel_y_0/M00_AXIS] [get_bd_intf_pins axi_dma_y/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_nets mynewfilter_0_M00_AXIS] [get_bd_intf_nets gaussian_1_M00_AXIS] [get_bd_cells gaussian_1]
connect_bd_intf_net [get_bd_intf_pins sobel_x_0/M00_AXIS] [get_bd_intf_pins axi_dma_x/S_AXIS_S2MM]
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2005.648 ; gain = 0.000
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:\Users\sdusane\Downloads\final_project.xpr\final_project\final_project.srcs\sources_1\bd\DMA_block\DMA_block.bd> 
Wrote  : <C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ui/bd_b270fd46.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'DMA_block.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/synth/DMA_block.vhd
VHDL Output written to : C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/sim/DMA_block.vhd
VHDL Output written to : C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/hdl/DMA_block_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'bd_168b_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_168b_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_0/bd_0/hw_handoff/DMA_block_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_0/bd_0/hw_handoff/DMA_block_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_0/bd_0/synth/DMA_block_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-5160] IP 'bd_1a8f_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_1a8f_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_0/bd_0/hw_handoff/DMA_block_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_0/bd_0/hw_handoff/DMA_block_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_0/bd_0/synth/DMA_block_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to net 'S_SC_AR_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to net 'S_SC_AW_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(54) to net 's00_nodes_M_SC_R_PAYLD'(56) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(8) to net 's00_nodes_M_SC_B_PAYLD'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to net 'm00_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to net 'm00_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to net 'm01_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to net 'm01_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to net 'S_SC_AR_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to net 'S_SC_AW_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(54) to net 's00_nodes_M_SC_R_PAYLD'(56) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(8) to net 's00_nodes_M_SC_B_PAYLD'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to net 'm00_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to net 'm00_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to net 'm01_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to net 'm01_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [IP_Flow 19-5160] IP 'bd_dabe_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_dabe_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_2_1/bd_0/hw_handoff/DMA_block_axi_smc_2_1.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_2_1/bd_0/hw_handoff/DMA_block_axi_smc_2_1_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_2_1/bd_0/synth/DMA_block_axi_smc_2_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_3 .
WARNING: [IP_Flow 19-5160] IP 'bd_da4e_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_da4e_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_1/bd_0/hw_handoff/DMA_block_axi_smc_1_1.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_1/bd_0/hw_handoff/DMA_block_axi_smc_1_1_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_1/bd_0/synth/DMA_block_axi_smc_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_4 .
WARNING: [IP_Flow 19-5160] IP 'bd_d64a_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_d64a_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1/bd_0/hw_handoff/DMA_block_axi_smc_1.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1/bd_0/hw_handoff/DMA_block_axi_smc_1_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1/bd_0/synth/DMA_block_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_x_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_y .
Exporting to file C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/hw_handoff/DMA_block.hwh
Generated Block Design Tcl file C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/hw_handoff/DMA_block_bd.tcl
Generated Hardware Definition File C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/synth/DMA_block.hwdef
[Mon Apr 22 16:19:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.runs/synth_1/runme.log
[Mon Apr 22 16:19:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2326.906 ; gain = 321.258
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name sobel_y_v1_0_project -directory C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.tmp/sobel_y_v1_0_project c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/sdusane/downloads/final_project.xpr/final_project/final_project.tmp/sobel_y_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2448.160 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name mynewfilter_v1_0_project -directory C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.tmp/mynewfilter_v1_0_project c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/sdusane/downloads/final_project.xpr/final_project/final_project.tmp/mynewfilter_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0'
report_ip_status -name ip_status 
upgrade_ip -vlnv iu.edu:user:mynewfilter:1.0 [get_ips  DMA_block_mynewfilter_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd'
INFO: [IP_Flow 19-3422] Upgraded DMA_block_mynewfilter_0_0 (mynewfilter_v1.0 1.0) from revision 6 to revision 7
Wrote  : <C:\Users\sdusane\Downloads\final_project.xpr\final_project\final_project.srcs\sources_1\bd\DMA_block\DMA_block.bd> 
Wrote  : <C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ui/bd_b270fd46.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/sdusane/Downloads/final_project.xpr/final_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips DMA_block_mynewfilter_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name sobel_y_v1_0_project -directory C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.tmp/sobel_y_v1_0_project c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/sdusane/downloads/final_project.xpr/final_project/final_project.tmp/sobel_y_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0'
report_ip_status -name ip_status 
upgrade_ip -vlnv iu.edu:user:sobel_y:1.0 [get_ips  DMA_block_sobel_y_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd'
INFO: [IP_Flow 19-3422] Upgraded DMA_block_sobel_y_0_0 (sobel_y 1.0) from revision 3 to revision 4
Wrote  : <C:\Users\sdusane\Downloads\final_project.xpr\final_project\final_project.srcs\sources_1\bd\DMA_block\DMA_block.bd> 
Wrote  : <C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ui/bd_b270fd46.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/sdusane/Downloads/final_project.xpr/final_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips DMA_block_sobel_y_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd]
Wrote  : <C:\Users\sdusane\Downloads\final_project.xpr\final_project\final_project.srcs\sources_1\bd\DMA_block\DMA_block.bd> 
VHDL Output written to : C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/synth/DMA_block.vhd
VHDL Output written to : C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/sim/DMA_block.vhd
VHDL Output written to : C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/hdl/DMA_block_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'bd_168b_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_168b_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_0/bd_0/hw_handoff/DMA_block_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_0/bd_0/hw_handoff/DMA_block_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_0/bd_0/synth/DMA_block_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-5160] IP 'bd_1a8f_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_1a8f_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_0/bd_0/hw_handoff/DMA_block_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_0/bd_0/hw_handoff/DMA_block_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_0/bd_0/synth/DMA_block_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to net 'S_SC_AR_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to net 'S_SC_AW_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(54) to net 's00_nodes_M_SC_R_PAYLD'(56) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(8) to net 's00_nodes_M_SC_B_PAYLD'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to net 'm00_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to net 'm00_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to net 'm01_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to net 'm01_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to net 'S_SC_AR_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to net 'S_SC_AW_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(54) to net 's00_nodes_M_SC_R_PAYLD'(56) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(8) to net 's00_nodes_M_SC_B_PAYLD'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to net 'm00_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to net 'm00_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to net 'm01_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to net 'm01_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [IP_Flow 19-5160] IP 'bd_dabe_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_dabe_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_2_1/bd_0/hw_handoff/DMA_block_axi_smc_2_1.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_2_1/bd_0/hw_handoff/DMA_block_axi_smc_2_1_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_2_1/bd_0/synth/DMA_block_axi_smc_2_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_3 .
WARNING: [IP_Flow 19-5160] IP 'bd_da4e_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_da4e_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_1/bd_0/hw_handoff/DMA_block_axi_smc_1_1.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_1/bd_0/hw_handoff/DMA_block_axi_smc_1_1_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_1/bd_0/synth/DMA_block_axi_smc_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_4 .
WARNING: [IP_Flow 19-5160] IP 'bd_d64a_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_d64a_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1/bd_0/hw_handoff/DMA_block_axi_smc_1.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1/bd_0/hw_handoff/DMA_block_axi_smc_1_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1/bd_0/synth/DMA_block_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_x_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_y .
Exporting to file C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/hw_handoff/DMA_block.hwh
Generated Block Design Tcl file C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/hw_handoff/DMA_block_bd.tcl
Generated Hardware Definition File C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/synth/DMA_block.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2906.543 ; gain = 303.953
catch { config_ip_cache -export [get_ips -all DMA_block_sobel_y_0_0] }
catch { config_ip_cache -export [get_ips -all DMA_block_mynewfilter_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd]
launch_runs -jobs 8 {DMA_block_sobel_y_0_0_synth_1 DMA_block_mynewfilter_0_0_synth_1}
[Mon Apr 22 17:18:33 2024] Launched DMA_block_sobel_y_0_0_synth_1, DMA_block_mynewfilter_0_0_synth_1...
Run output will be captured here:
DMA_block_sobel_y_0_0_synth_1: C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.runs/DMA_block_sobel_y_0_0_synth_1/runme.log
DMA_block_mynewfilter_0_0_synth_1: C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.runs/DMA_block_mynewfilter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd] -directory C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name sobel_y_v1_0_project -directory C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.tmp/sobel_y_v1_0_project c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/sdusane/downloads/final_project.xpr/final_project/final_project.tmp/sobel_y_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0'
report_ip_status -name ip_status 
upgrade_ip -vlnv iu.edu:user:sobel_y:1.0 [get_ips  DMA_block_sobel_y_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd'
INFO: [IP_Flow 19-3422] Upgraded DMA_block_sobel_y_0_0 (sobel_y 1.0) from revision 4 to revision 5
Wrote  : <C:\Users\sdusane\Downloads\final_project.xpr\final_project\final_project.srcs\sources_1\bd\DMA_block\DMA_block.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/sdusane/Downloads/final_project.xpr/final_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips DMA_block_sobel_y_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd]
Wrote  : <C:\Users\sdusane\Downloads\final_project.xpr\final_project\final_project.srcs\sources_1\bd\DMA_block\DMA_block.bd> 
VHDL Output written to : C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/synth/DMA_block.vhd
VHDL Output written to : C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/sim/DMA_block.vhd
VHDL Output written to : C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/hdl/DMA_block_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'bd_168b_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_168b_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_0/bd_0/hw_handoff/DMA_block_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_0/bd_0/hw_handoff/DMA_block_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_0/bd_0/synth/DMA_block_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-5160] IP 'bd_1a8f_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_1a8f_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_0/bd_0/hw_handoff/DMA_block_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_0/bd_0/hw_handoff/DMA_block_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_0/bd_0/synth/DMA_block_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to net 'S_SC_AR_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to net 'S_SC_AW_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(54) to net 's00_nodes_M_SC_R_PAYLD'(56) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(8) to net 's00_nodes_M_SC_B_PAYLD'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to net 'm00_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to net 'm00_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to net 'm01_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to net 'm01_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to net 'S_SC_AR_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to net 'S_SC_AW_1_PAYLD'(143) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(56) to net 'S_SC_R_1_PAYLD'(54) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(10) to net 'S_SC_B_1_PAYLD'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(54) to net 's00_nodes_M_SC_R_PAYLD'(56) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(8) to net 's00_nodes_M_SC_B_PAYLD'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to net 'm00_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to net 'm00_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to net 'm01_nodes_M_SC_AR_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to net 'm01_nodes_M_SC_AW_PAYLD'(147) - Only lower order bits will be connected.
WARNING: [IP_Flow 19-5160] IP 'bd_dabe_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_dabe_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_2_1/bd_0/hw_handoff/DMA_block_axi_smc_2_1.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_2_1/bd_0/hw_handoff/DMA_block_axi_smc_2_1_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_2_1/bd_0/synth/DMA_block_axi_smc_2_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_3 .
WARNING: [IP_Flow 19-5160] IP 'bd_da4e_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_da4e_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_1/bd_0/hw_handoff/DMA_block_axi_smc_1_1.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_1/bd_0/hw_handoff/DMA_block_axi_smc_1_1_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1_1/bd_0/synth/DMA_block_axi_smc_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_4 .
WARNING: [IP_Flow 19-5160] IP 'bd_d64a_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_d64a_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1/bd_0/hw_handoff/DMA_block_axi_smc_1.hwh
Generated Block Design Tcl file c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1/bd_0/hw_handoff/DMA_block_axi_smc_1_bd.tcl
Generated Hardware Definition File c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ip/DMA_block_axi_smc_1/bd_0/synth/DMA_block_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_x_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_y .
Exporting to file C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/hw_handoff/DMA_block.hwh
Generated Block Design Tcl file C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/hw_handoff/DMA_block_bd.tcl
Generated Hardware Definition File C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/synth/DMA_block.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3380.676 ; gain = 312.297
catch { config_ip_cache -export [get_ips -all DMA_block_sobel_y_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd]
launch_runs -jobs 8 DMA_block_sobel_y_0_0_synth_1
[Mon Apr 22 17:26:30 2024] Launched DMA_block_sobel_y_0_0_synth_1...
Run output will be captured here: C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.runs/DMA_block_sobel_y_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd] -directory C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 22 17:26:57 2024] Launched DMA_block_sobel_y_0_0_synth_1, synth_1...
Run output will be captured here:
DMA_block_sobel_y_0_0_synth_1: C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.runs/DMA_block_sobel_y_0_0_synth_1/runme.log
synth_1: C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.runs/synth_1/runme.log
[Mon Apr 22 17:26:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.runs/impl_1/runme.log
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {2 491 824} [get_bd_cells sobel_y_0]
set_property location {2 571 339} [get_bd_cells axi_dma_y]
set_property location {1 540 336} [get_bd_cells axi_dma_y]
set_property location {2 1093 335} [get_bd_cells processing_system7_0]
set_property location {4 1924 455} [get_bd_cells axi_smc_1]
startgroup
set_property location {2011 225} [get_bd_intf_ports DDR]
set_property location {2011 245} [get_bd_intf_ports FIXED_IO]
endgroup
set_property location {2 1011 281} [get_bd_cells processing_system7_0]
set_property location {2 1040 -34} [get_bd_cells axi_dma_y]
set_property location {2 927 912} [get_bd_cells axi_smc_4]
set_property location {3 1519 871} [get_bd_cells sobel_y_0]
set_property location {0.5 518 721} [get_bd_cells sobel_y_0]
set_property location {3 1428 869} [get_bd_cells sobel_y_0]
set_property location {3 1916 943} [get_bd_cells sobel_y_0]
set_property location {1.5 1307 856} [get_bd_cells sobel_y_0]
set_property location {3 1771 898} [get_bd_cells sobel_y_0]
open_bd_design {C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/DMA_block.bd}
save_bd_design
Wrote  : <C:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.srcs/sources_1/bd/DMA_block/ui/bd_b270fd46.ui> 
archive_project C:/Users/sdusane/Downloads/final_project.xpr/final_project.xpr.zip -temp_dir C:/Users/sdusane/Downloads/final_project.xpr/final_project/.Xil/Vivado-23388-IN-ENGR-SL14304 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/sdusane/Downloads/final_project.xpr/final_project/.Xil/Vivado-23388-IN-ENGR-SL14304' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/sobel_y_2nd_trail_1.0_0_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sdusane/Downloads/final_project.xpr/final_project/final_project.ipdefs/mynewfilter_1.0_0_0_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/sdusane/Downloads/final_project.xpr/final_project/.Xil/Vivado-23388-IN-ENGR-SL14304/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DMA_block_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DMA_block_axi_smc_2_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DMA_block_axi_dma_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DMA_block_axi_dma_0_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DMA_block_mynewfilter_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DMA_block_sobel_y_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'DMA_block_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DMA_block_axi_smc_2_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DMA_block_axi_dma_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DMA_block_axi_dma_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DMA_block_mynewfilter_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DMA_block_sobel_y_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DMA_block_axi_dma_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DMA_block_axi_dma_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DMA_block_axi_dma_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DMA_block_axi_dma_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DMA_block_axi_smc_2_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DMA_block_axi_smc_2_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DMA_block_mynewfilter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DMA_block_mynewfilter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DMA_block_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DMA_block_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DMA_block_sobel_y_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DMA_block_sobel_y_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
