# started on Mon Sep 29 03:44:06 2025

#           time             counts unit events
     0.010058712         40,962,295      L1-dcache-loads                                                         (49.08%)
     0.010058712             93,060      L1-dcache-load-misses            #    0.23% of all L1-dcache accesses   (49.08%)
     0.010058712             18,940      l2_rqsts.demand_data_rd_hit                                             (49.15%)
     0.010058712              8,803      l2_rqsts.demand_data_rd_miss                                            (49.15%)
     0.010058712             16,595      LLC-loads                                                               (40.71%)
     0.010058712             15,540      LLC-load-misses                  #   93.64% of all LL-cache accesses    (40.72%)
     0.010058712         44,405,827      dTLB-loads                                                              (40.72%)
     0.010058712                 51      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (40.65%)
     0.010058712                314      iTLB-load-misses                                                        (40.65%)
     0.010058712         41,298,248      branch-instructions                                                     (50.84%)
     0.010058712              8,161      branch-load-misses                                                      (52.94%)
     0.010058712         43,928,753      cpu-cycles                                                              (52.95%)
     0.010058712        181,794,335      instructions                     #    4.14  insn per cycle              (52.96%)
     0.020227332         45,981,728      L1-dcache-loads                                                         (50.82%)
     0.020227332             67,171      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.82%)
     0.020227332             11,281      l2_rqsts.demand_data_rd_hit                                             (57.03%)
     0.020227332              3,384      l2_rqsts.demand_data_rd_miss                                            (66.86%)
     0.020227332             18,497      LLC-loads                                                               (39.35%)
     0.020227332             17,355      LLC-load-misses                  #   93.83% of all LL-cache accesses    (39.35%)
     0.020227332         46,129,662      dTLB-loads                                                              (39.35%)
     0.020227332                 87      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.16%)
     0.020227332                518      iTLB-load-misses                                                        (23.34%)
     0.020227332         43,983,041      branch-instructions                                                     (23.35%)
     0.020227332              7,811      branch-load-misses                                                      (31.16%)
     0.020227332         45,038,460      cpu-cycles                                                              (40.99%)
     0.020227332        194,060,167      instructions                     #    4.31  insn per cycle              (50.82%)
     0.030348506         46,107,568      L1-dcache-loads                                                         (65.55%)
     0.030348506             66,668      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (75.42%)
     0.030348506             10,924      l2_rqsts.demand_data_rd_hit                                             (79.06%)
     0.030348506              3,061      l2_rqsts.demand_data_rd_miss                                            (79.06%)
     0.030348506             18,491      LLC-loads                                                               (34.47%)
     0.030348506             17,435      LLC-load-misses                  #   94.29% of all LL-cache accesses    (24.61%)
     0.030348506         46,014,234      dTLB-loads                                                              (14.73%)
     0.030348506                144      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.08%)
     0.030348506                472      iTLB-load-misses                                                        (16.08%)
     0.030348506         43,343,688      branch-instructions                                                     (25.96%)
     0.030348506              7,808      branch-load-misses                                                      (35.83%)
     0.030348506         45,225,544      cpu-cycles                                                              (45.71%)
     0.030348506        195,970,702      instructions                     #    4.33  insn per cycle              (55.58%)
     0.040458110         44,899,475      L1-dcache-loads                                                         (79.07%)
     0.040458110             67,493      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (75.17%)
     0.040458110             11,907      l2_rqsts.demand_data_rd_hit                                             (65.30%)
     0.040458110              3,505      l2_rqsts.demand_data_rd_miss                                            (55.42%)
     0.040458110             17,600      LLC-loads                                                               (11.07%)
     0.040458110             16,442      LLC-load-misses                  #   93.42% of all LL-cache accesses    (14.92%)
     0.040458110         45,562,778      dTLB-loads                                                              (24.79%)
     0.040458110                 51      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.66%)
     0.040458110                526      iTLB-load-misses                                                        (39.53%)
     0.040458110         43,752,190      branch-instructions                                                     (49.41%)
     0.040458110              7,935      branch-load-misses                                                      (59.29%)
     0.040458110         45,642,384      cpu-cycles                                                              (69.17%)
     0.040458110        192,955,135      instructions                     #    4.23  insn per cycle              (79.06%)
     0.050592912         47,144,683      L1-dcache-loads                                                         (56.61%)
     0.050592912             68,812      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.62%)
     0.050592912             10,979      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     0.050592912              3,034      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     0.050592912             18,748      LLC-loads                                                               (33.47%)
     0.050592912             17,472      LLC-load-misses                  #   93.19% of all LL-cache accesses    (39.50%)
     0.050592912         47,017,142      dTLB-loads                                                              (39.50%)
     0.050592912                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     0.050592912                506      iTLB-load-misses                                                        (39.51%)
     0.050592912         44,866,492      branch-instructions                                                     (49.38%)
     0.050592912              7,850      branch-load-misses                                                      (59.26%)
     0.050592912         46,308,478      cpu-cycles                                                              (66.55%)
     0.050592912        200,392,656      instructions                     #    4.33  insn per cycle              (66.56%)
     0.060718169         46,896,066      L1-dcache-loads                                                         (50.62%)
     0.060718169             69,487      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.62%)
     0.060718169             10,926      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     0.060718169              2,984      l2_rqsts.demand_data_rd_miss                                            (52.00%)
     0.060718169             18,396      LLC-loads                                                               (39.51%)
     0.060718169             17,178      LLC-load-misses                  #   93.38% of all LL-cache accesses    (39.51%)
     0.060718169         46,899,208      dTLB-loads                                                              (39.51%)
     0.060718169                 40      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     0.060718169                529      iTLB-load-misses                                                        (38.14%)
     0.060718169         44,924,683      branch-instructions                                                     (38.15%)
     0.060718169              7,717      branch-load-misses                                                      (38.16%)
     0.060718169         46,318,084      cpu-cycles                                                              (40.75%)
     0.060718169        199,437,217      instructions                     #    4.31  insn per cycle              (50.62%)
     0.070849043         46,924,096      L1-dcache-loads                                                         (50.77%)
     0.070849043             67,959      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (60.70%)
     0.070849043             10,910      l2_rqsts.demand_data_rd_hit                                             (70.50%)
     0.070849043              2,936      l2_rqsts.demand_data_rd_miss                                            (78.98%)
     0.070849043             18,294      LLC-loads                                                               (39.49%)
     0.070849043             17,373      LLC-load-misses                  #   94.97% of all LL-cache accesses    (39.32%)
     0.070849043         46,469,073      dTLB-loads                                                              (29.53%)
     0.070849043                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.66%)
     0.070849043                492      iTLB-load-misses                                                        (11.17%)
     0.070849043         44,334,898      branch-instructions                                                     (21.04%)
     0.070849043              7,949      branch-load-misses                                                      (30.91%)
     0.070849043         46,038,408      cpu-cycles                                                              (40.78%)
     0.070849043        199,145,646      instructions                     #    4.33  insn per cycle              (50.65%)
     0.080990874         46,843,294      L1-dcache-loads                                                         (78.88%)
     0.080990874             66,576      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (78.88%)
     0.080990874             11,916      l2_rqsts.demand_data_rd_hit                                             (78.88%)
     0.080990874              2,324      l2_rqsts.demand_data_rd_miss                                            (70.31%)
     0.080990874             17,862      LLC-loads                                                               (21.02%)
     0.080990874             16,305      LLC-load-misses                  #   91.28% of all LL-cache accesses    (11.27%)
     0.080990874         46,255,810      dTLB-loads                                                              (11.27%)
     0.080990874                 15      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.80%)
     0.080990874                431      iTLB-load-misses                                                        (29.65%)
     0.080990874         44,514,293      branch-instructions                                                     (39.50%)
     0.080990874              7,640      branch-load-misses                                                      (49.35%)
     0.080990874         46,063,479      cpu-cycles                                                              (59.21%)
     0.080990874        198,815,707      instructions                     #    4.32  insn per cycle              (69.07%)
     0.091123302         47,197,484      L1-dcache-loads                                                         (71.67%)
     0.091123302             70,741      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (61.81%)
     0.091123302             12,703      l2_rqsts.demand_data_rd_hit                                             (51.95%)
     0.091123302              2,198      l2_rqsts.demand_data_rd_miss                                            (50.66%)
     0.091123302             17,448      LLC-loads                                                               (18.43%)
     0.091123302             16,115      LLC-load-misses                  #   92.36% of all LL-cache accesses    (28.29%)
     0.091123302         47,427,536      dTLB-loads                                                              (38.15%)
     0.091123302                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     0.091123302                486      iTLB-load-misses                                                        (39.48%)
     0.091123302         45,016,856      branch-instructions                                                     (49.35%)
     0.091123302              7,690      branch-load-misses                                                      (59.22%)
     0.091123302         46,349,560      cpu-cycles                                                              (69.08%)
     0.091123302        200,973,623      instructions                     #    4.34  insn per cycle              (78.95%)
     0.101248765         46,975,240      L1-dcache-loads                                                         (50.62%)
     0.101248765             67,259      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.62%)
     0.101248765             12,511      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     0.101248765              2,301      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     0.101248765             17,081      LLC-loads                                                               (39.50%)
     0.101248765             16,241      LLC-load-misses                  #   95.08% of all LL-cache accesses    (39.50%)
     0.101248765         47,018,315      dTLB-loads                                                              (39.51%)
     0.101248765                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     0.101248765                536      iTLB-load-misses                                                        (39.50%)
     0.101248765         44,824,258      branch-instructions                                                     (49.38%)
     0.101248765              7,782      branch-load-misses                                                      (53.27%)
     0.101248765         46,190,996      cpu-cycles                                                              (53.28%)
     0.101248765        199,620,058      instructions                     #    4.32  insn per cycle              (53.28%)
     0.111377485         47,207,831      L1-dcache-loads                                                         (50.64%)
     0.111377485             67,555      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.63%)
     0.111377485             12,692      l2_rqsts.demand_data_rd_hit                                             (55.39%)
     0.111377485              2,212      l2_rqsts.demand_data_rd_miss                                            (65.26%)
     0.111377485             17,019      LLC-loads                                                               (39.50%)
     0.111377485             16,239      LLC-load-misses                  #   95.42% of all LL-cache accesses    (39.50%)
     0.111377485         46,948,177      dTLB-loads                                                              (39.50%)
     0.111377485                 37      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.76%)
     0.111377485                453      iTLB-load-misses                                                        (24.89%)
     0.111377485         44,939,500      branch-instructions                                                     (24.90%)
     0.111377485              7,725      branch-load-misses                                                      (30.90%)
     0.111377485         46,339,077      cpu-cycles                                                              (40.77%)
     0.111377485        200,733,675      instructions                     #    4.33  insn per cycle              (50.64%)
     0.121499964         46,900,371      L1-dcache-loads                                                         (64.06%)
     0.121499964             67,064      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (73.93%)
     0.121499964             12,570      l2_rqsts.demand_data_rd_hit                                             (79.04%)
     0.121499964              2,191      l2_rqsts.demand_data_rd_miss                                            (79.04%)
     0.121499964             18,144      LLC-loads                                                               (35.97%)
     0.121499964             16,856      LLC-load-misses                  #   92.90% of all LL-cache accesses    (26.09%)
     0.121499964         45,447,005      dTLB-loads                                                              (16.23%)
     0.121499964                 27      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.10%)
     0.121499964                445      iTLB-load-misses                                                        (14.61%)
     0.121499964         44,481,900      branch-instructions                                                     (24.48%)
     0.121499964              7,787      branch-load-misses                                                      (34.35%)
     0.121499964         46,049,626      cpu-cycles                                                              (44.22%)
     0.121499964        199,539,239      instructions                     #    4.33  insn per cycle              (54.10%)
     0.131627713         46,535,604      L1-dcache-loads                                                         (78.99%)
     0.131627713             67,031      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (76.69%)
     0.131627713             12,813      l2_rqsts.demand_data_rd_hit                                             (66.82%)
     0.131627713              2,159      l2_rqsts.demand_data_rd_miss                                            (56.96%)
     0.131627713             17,859      LLC-loads                                                               (11.15%)
     0.131627713             16,540      LLC-load-misses                  #   92.61% of all LL-cache accesses    (13.41%)
     0.131627713         45,597,328      dTLB-loads                                                              (23.27%)
     0.131627713                 84      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.14%)
     0.131627713                440      iTLB-load-misses                                                        (39.50%)
     0.131627713         44,943,722      branch-instructions                                                     (49.37%)
     0.131627713              7,472      branch-load-misses                                                      (59.24%)
     0.131627713         46,066,977      cpu-cycles                                                              (69.12%)
     0.131627713        199,344,670      instructions                     #    4.33  insn per cycle              (78.99%)
     0.141756262         46,357,194      L1-dcache-loads                                                         (58.20%)
     0.141756262             71,845      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.64%)
     0.141756262             16,708      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     0.141756262              2,294      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     0.141756262             17,484      LLC-loads                                                               (31.88%)
     0.141756262             16,520      LLC-load-misses                  #   94.49% of all LL-cache accesses    (39.49%)
     0.141756262         46,454,305      dTLB-loads                                                              (39.49%)
     0.141756262                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     0.141756262                458      iTLB-load-misses                                                        (39.49%)
     0.141756262         44,891,378      branch-instructions                                                     (49.37%)
     0.141756262              7,513      branch-load-misses                                                      (59.24%)
     0.141756262         46,244,441      cpu-cycles                                                              (68.14%)
     0.141756262        199,602,808      instructions                     #    4.32  insn per cycle              (68.14%)
     0.151883612         46,424,404      L1-dcache-loads                                                         (50.63%)
     0.151883612             67,987      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.63%)
     0.151883612             12,987      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     0.151883612              2,218      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     0.151883612             18,135      LLC-loads                                                               (39.46%)
     0.151883612             16,759      LLC-load-misses                  #   92.41% of all LL-cache accesses    (39.46%)
     0.151883612         46,570,898      dTLB-loads                                                              (39.47%)
     0.151883612                152      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     0.151883612                481      iTLB-load-misses                                                        (39.46%)
     0.151883612         44,912,784      branch-instructions                                                     (39.83%)
     0.151883612              7,315      branch-load-misses                                                      (39.83%)
     0.151883612         46,104,716      cpu-cycles                                                              (40.81%)
     0.151883612        199,493,932      instructions                     #    4.33  insn per cycle              (50.68%)
     0.161986920         45,582,125      L1-dcache-loads                                                         (50.51%)
     0.161986920             66,645      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (59.15%)
     0.161986920             12,803      l2_rqsts.demand_data_rd_hit                                             (69.05%)
     0.161986920              2,146      l2_rqsts.demand_data_rd_miss                                            (78.92%)
     0.161986920             17,647      LLC-loads                                                               (39.63%)
     0.161986920             17,034      LLC-load-misses                  #   96.53% of all LL-cache accesses    (39.63%)
     0.161986920         46,207,567      dTLB-loads                                                              (31.00%)
     0.161986920                 23      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.10%)
     0.161986920                490      iTLB-load-misses                                                        (11.20%)
     0.161986920         44,711,722      branch-instructions                                                     (20.76%)
     0.161986920              7,067      branch-load-misses                                                      (30.66%)
     0.161986920         45,669,861      cpu-cycles                                                              (40.56%)
     0.161986920        196,923,381      instructions                     #    4.31  insn per cycle              (50.47%)
     0.172088965         45,751,501      L1-dcache-loads                                                         (77.95%)
     0.172088965             65,994      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (79.19%)
     0.172088965             12,755      l2_rqsts.demand_data_rd_hit                                             (79.20%)
     0.172088965              2,094      l2_rqsts.demand_data_rd_miss                                            (71.56%)
     0.172088965             17,557      LLC-loads                                                               (22.08%)
     0.172088965             16,917      LLC-load-misses                  #   96.35% of all LL-cache accesses    (12.19%)
     0.172088965         46,389,956      dTLB-loads                                                              (10.93%)
     0.172088965                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.51%)
     0.172088965                531      iTLB-load-misses                                                        (28.40%)
     0.172088965         44,303,607      branch-instructions                                                     (38.29%)
     0.172088965              7,622      branch-load-misses                                                      (48.18%)
     0.172088965         45,498,093      cpu-cycles                                                              (58.08%)
     0.172088965        196,609,510      instructions                     #    4.32  insn per cycle              (67.97%)
     0.182191096         45,254,088      L1-dcache-loads                                                         (72.57%)
     0.182191096             66,370      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (62.70%)
     0.182191096             12,836      l2_rqsts.demand_data_rd_hit                                             (52.83%)
     0.182191096              2,354      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     0.182191096             19,096      LLC-loads                                                               (17.50%)
     0.182191096             17,010      LLC-load-misses                  #   89.08% of all LL-cache accesses    (27.37%)
     0.182191096         45,760,557      dTLB-loads                                                              (37.26%)
     0.182191096                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     0.182191096                493      iTLB-load-misses                                                        (39.54%)
     0.182191096         44,428,846      branch-instructions                                                     (49.42%)
     0.182191096              7,581      branch-load-misses                                                      (59.31%)
     0.182191096         45,751,415      cpu-cycles                                                              (69.19%)
     0.182191096        195,227,047      instructions                     #    4.27  insn per cycle              (79.08%)
     0.192307640         44,436,505      L1-dcache-loads                                                         (50.58%)
     0.192307640             65,796      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.57%)
     0.192307640             12,922      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     0.192307640              2,368      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     0.192307640             17,708      LLC-loads                                                               (39.54%)
     0.192307640             16,467      LLC-load-misses                  #   92.99% of all LL-cache accesses    (39.54%)
     0.192307640         45,266,128      dTLB-loads                                                              (39.54%)
     0.192307640                 58      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     0.192307640                508      iTLB-load-misses                                                        (39.54%)
     0.192307640         43,272,712      branch-instructions                                                     (49.42%)
     0.192307640              7,224      branch-load-misses                                                      (54.03%)
     0.192307640         44,337,338      cpu-cycles                                                              (54.03%)
     0.192307640        191,080,412      instructions                     #    4.31  insn per cycle              (54.04%)
     0.202442788         44,932,109      L1-dcache-loads                                                         (50.64%)
     0.202442788             70,806      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (50.60%)
     0.202442788             15,988      l2_rqsts.demand_data_rd_hit                                             (54.71%)
     0.202442788              3,042      l2_rqsts.demand_data_rd_miss                                            (64.58%)
     0.202442788             17,844      LLC-loads                                                               (39.52%)
     0.202442788             16,490      LLC-load-misses                  #   92.41% of all LL-cache accesses    (39.52%)
     0.202442788         45,141,988      dTLB-loads                                                              (39.52%)
     0.202442788                297      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.65%)
     0.202442788                490      iTLB-load-misses                                                        (25.87%)
     0.202442788         43,862,195      branch-instructions                                                     (25.88%)
     0.202442788              7,465      branch-load-misses                                                      (31.14%)
     0.202442788         45,474,505      cpu-cycles                                                              (40.98%)
     0.202442788        193,521,219      instructions                     #    4.26  insn per cycle              (50.82%)
     0.212619503         45,423,427      L1-dcache-loads                                                         (63.07%)
     0.212619503             67,691      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (72.89%)
     0.212619503             13,346      l2_rqsts.demand_data_rd_hit                                             (78.62%)
     0.212619503              3,330      l2_rqsts.demand_data_rd_miss                                            (78.63%)
     0.212619503             18,828      LLC-loads                                                               (36.95%)
     0.212619503             18,135      LLC-load-misses                  #   96.32% of all LL-cache accesses    (27.14%)
     0.212619503         45,547,949      dTLB-loads                                                              (17.32%)
     0.212619503                150      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.28%)
     0.212619503                436      iTLB-load-misses                                                        (13.52%)
     0.212619503         43,091,501      branch-instructions                                                     (23.38%)
     0.212619503              7,106      branch-load-misses                                                      (33.24%)
     0.212619503         45,281,663      cpu-cycles                                                              (43.10%)
     0.212619503        194,582,576      instructions                     #    4.30  insn per cycle              (52.96%)
     0.222738554         46,314,712      L1-dcache-loads                                                         (79.06%)
     0.222738554             67,054      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (77.85%)
     0.222738554             13,043      l2_rqsts.demand_data_rd_hit                                             (67.98%)
     0.222738554              2,414      l2_rqsts.demand_data_rd_miss                                            (58.10%)
     0.222738554             18,115      LLC-loads                                                               (11.08%)
     0.222738554             16,170      LLC-load-misses                  #   89.26% of all LL-cache accesses    (12.24%)
     0.222738554         46,337,212      dTLB-loads                                                              (22.11%)
     0.222738554                128      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.98%)
     0.222738554                452      iTLB-load-misses                                                        (39.53%)
     0.222738554         45,084,806      branch-instructions                                                     (49.41%)
     0.222738554              7,451      branch-load-misses                                                      (59.29%)
     0.222738554         46,091,247      cpu-cycles                                                              (69.18%)
     0.222738554        198,987,783      instructions                     #    4.32  insn per cycle              (79.06%)
     0.232867223         46,161,641      L1-dcache-loads                                                         (59.29%)
     0.232867223             74,982      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (50.64%)
     0.232867223             15,867      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     0.232867223              3,914      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     0.232867223             20,656      LLC-loads                                                               (30.79%)
     0.232867223             18,792      LLC-load-misses                  #   90.98% of all LL-cache accesses    (39.49%)
     0.232867223         45,382,506      dTLB-loads                                                              (39.46%)
     0.232867223                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     0.232867223                440      iTLB-load-misses                                                        (39.46%)
     0.232867223         44,979,565      branch-instructions                                                     (49.33%)
     0.232867223              7,790      branch-load-misses                                                      (59.19%)
     0.232867223         46,374,073      cpu-cycles                                                              (69.05%)
     0.232867223        198,801,956      instructions                     #    4.29  insn per cycle              (69.27%)
     0.242968000         45,552,146      L1-dcache-loads                                                         (50.47%)
     0.242968000             66,939      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.47%)
     0.242968000             12,845      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     0.242968000              2,434      l2_rqsts.demand_data_rd_miss                                            (50.53%)
     0.242968000             17,650      LLC-loads                                                               (39.63%)
     0.242968000             15,811      LLC-load-misses                  #   89.58% of all LL-cache accesses    (39.63%)
     0.242968000         43,916,127      dTLB-loads                                                              (39.66%)
     0.242968000                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.66%)
     0.242968000                452      iTLB-load-misses                                                        (39.60%)
     0.242968000         42,984,339      branch-instructions                                                     (40.71%)
     0.242968000              7,403      branch-load-misses                                                      (40.72%)
     0.242968000         44,370,740      cpu-cycles                                                              (40.73%)
     0.242968000        192,379,408      instructions                     #    4.34  insn per cycle              (50.44%)
     0.253101917         46,385,057      L1-dcache-loads                                                         (50.66%)
     0.253101917             67,764      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (58.14%)
     0.253101917             13,216      l2_rqsts.demand_data_rd_hit                                             (68.00%)
     0.253101917              2,520      l2_rqsts.demand_data_rd_miss                                            (77.87%)
     0.253101917             18,232      LLC-loads                                                               (39.48%)
     0.253101917             20,020      LLC-load-misses                  #  109.81% of all LL-cache accesses    (39.48%)
     0.253101917         44,972,074      dTLB-loads                                                              (32.02%)
     0.253101917                162      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.15%)
     0.253101917                390      iTLB-load-misses                                                        (12.30%)
     0.253101917         42,651,473      branch-instructions                                                     (21.06%)
     0.253101917              7,278      branch-load-misses                                                      (30.93%)
     0.253101917         46,205,665      cpu-cycles                                                              (40.80%)
     0.253101917        194,889,014      instructions                     #    4.22  insn per cycle              (50.66%)
     0.263220963         45,052,015      L1-dcache-loads                                                         (76.69%)
     0.263220963             66,176      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (79.06%)
     0.263220963             12,947      l2_rqsts.demand_data_rd_hit                                             (79.07%)
     0.263220963              2,339      l2_rqsts.demand_data_rd_miss                                            (72.75%)
     0.263220963             17,962      LLC-loads                                                               (23.34%)
     0.263220963             16,902      LLC-load-misses                  #   94.10% of all LL-cache accesses    (13.47%)
     0.263220963         45,769,131      dTLB-loads                                                              (11.07%)
     0.263220963                161      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.34%)
     0.263220963                459      iTLB-load-misses                                                        (27.22%)
     0.263220963         43,635,293      branch-instructions                                                     (37.09%)
     0.263220963              7,092      branch-load-misses                                                      (46.97%)
     0.263220963         45,499,964      cpu-cycles                                                              (56.84%)
     0.263220963        196,456,122      instructions                     #    4.32  insn per cycle              (66.72%)
#           time             counts unit events
     0.273351013         46,307,347      L1-dcache-loads                                                         (73.93%)
     0.273351013             68,427      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (64.07%)
     0.273351013             13,664      l2_rqsts.demand_data_rd_hit                                             (54.21%)
     0.273351013              2,420      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     0.273351013             18,424      LLC-loads                                                               (16.16%)
     0.273351013             16,845      LLC-load-misses                  #   91.43% of all LL-cache accesses    (26.02%)
     0.273351013         46,118,131      dTLB-loads                                                              (35.89%)
     0.273351013                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     0.273351013                438      iTLB-load-misses                                                        (39.49%)
     0.273351013         44,601,383      branch-instructions                                                     (49.36%)
     0.273351013              7,501      branch-load-misses                                                      (59.23%)
     0.273351013         45,978,930      cpu-cycles                                                              (69.10%)
     0.273351013        198,629,935      instructions                     #    4.32  insn per cycle              (78.97%)
     0.283478322         46,550,111      L1-dcache-loads                                                         (50.63%)
     0.283478322             67,821      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.63%)
     0.283478322             13,634      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     0.283478322              2,208      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     0.283478322             17,975      LLC-loads                                                               (39.50%)
     0.283478322             16,715      LLC-load-misses                  #   92.99% of all LL-cache accesses    (39.50%)
     0.283478322         46,408,681      dTLB-loads                                                              (39.50%)
     0.283478322                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     0.283478322                508      iTLB-load-misses                                                        (39.50%)
     0.283478322         45,105,271      branch-instructions                                                     (49.37%)
     0.283478322              7,511      branch-load-misses                                                      (55.53%)
     0.283478322         46,324,583      cpu-cycles                                                              (55.53%)
     0.283478322        199,968,680      instructions                     #    4.32  insn per cycle              (55.54%)
     0.293606568         46,365,360      L1-dcache-loads                                                         (50.63%)
     0.293606568             67,830      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.63%)
     0.293606568             14,388      l2_rqsts.demand_data_rd_hit                                             (53.12%)
     0.293606568              2,035      l2_rqsts.demand_data_rd_miss                                            (62.99%)
     0.293606568             17,271      LLC-loads                                                               (39.50%)
     0.293606568             15,926      LLC-load-misses                  #   92.21% of all LL-cache accesses    (39.50%)
     0.293606568         46,422,532      dTLB-loads                                                              (39.50%)
     0.293606568                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.02%)
     0.293606568                445      iTLB-load-misses                                                        (27.16%)
     0.293606568         44,921,696      branch-instructions                                                     (27.17%)
     0.293606568              7,448      branch-load-misses                                                      (30.89%)
     0.293606568         46,188,087      cpu-cycles                                                              (40.76%)
     0.293606568        199,734,121      instructions                     #    4.32  insn per cycle              (50.64%)
     0.303739628         45,857,303      L1-dcache-loads                                                         (61.73%)
     0.303739628             70,202      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (71.59%)
     0.303739628             14,808      l2_rqsts.demand_data_rd_hit                                             (78.96%)
     0.303739628              3,568      l2_rqsts.demand_data_rd_miss                                            (78.96%)
     0.303739628             17,404      LLC-loads                                                               (38.30%)
     0.303739628             15,962      LLC-load-misses                  #   91.71% of all LL-cache accesses    (28.44%)
     0.303739628         46,825,260      dTLB-loads                                                              (18.58%)
     0.303739628                 89      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.19%)
     0.303739628                519      iTLB-load-misses                                                        (12.33%)
     0.303739628         43,555,563      branch-instructions                                                     (22.19%)
     0.303739628              7,341      branch-load-misses                                                      (32.05%)
     0.303739628         46,205,135      cpu-cycles                                                              (41.91%)
     0.303739628        197,119,656      instructions                     #    4.27  insn per cycle              (51.78%)
     0.313867837         46,040,332      L1-dcache-loads                                                         (78.99%)
     0.313867837             67,232      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.99%)
     0.313867837             14,044      l2_rqsts.demand_data_rd_hit                                             (69.19%)
     0.313867837              2,188      l2_rqsts.demand_data_rd_miss                                            (59.32%)
     0.313867837             18,891      LLC-loads                                                               (11.15%)
     0.313867837             15,345      LLC-load-misses                  #   81.23% of all LL-cache accesses    (11.15%)
     0.313867837         46,515,061      dTLB-loads                                                              (20.91%)
     0.313867837                 77      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.77%)
     0.313867837                481      iTLB-load-misses                                                        (39.46%)
     0.313867837         44,968,105      branch-instructions                                                     (49.32%)
     0.313867837              7,535      branch-load-misses                                                      (59.19%)
     0.313867837         46,278,162      cpu-cycles                                                              (69.05%)
     0.313867837        198,565,543      instructions                     #    4.29  insn per cycle              (78.92%)
     0.324006142         46,323,151      L1-dcache-loads                                                         (60.61%)
     0.324006142             68,240      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.76%)
     0.324006142             14,347      l2_rqsts.demand_data_rd_hit                                             (50.69%)
     0.324006142              1,941      l2_rqsts.demand_data_rd_miss                                            (50.69%)
     0.324006142             16,760      LLC-loads                                                               (29.49%)
     0.324006142             15,432      LLC-load-misses                  #   92.08% of all LL-cache accesses    (39.35%)
     0.324006142         46,264,817      dTLB-loads                                                              (39.45%)
     0.324006142                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     0.324006142                488      iTLB-load-misses                                                        (39.49%)
     0.324006142         44,761,754      branch-instructions                                                     (49.36%)
     0.324006142              7,583      branch-load-misses                                                      (59.23%)
     0.324006142         46,063,179      cpu-cycles                                                              (69.11%)
     0.324006142        199,173,118      instructions                     #    4.32  insn per cycle              (70.60%)
     0.334137647         46,443,617      L1-dcache-loads                                                         (50.65%)
     0.334137647             66,750      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.65%)
     0.334137647             14,193      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     0.334137647              2,023      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     0.334137647             17,082      LLC-loads                                                               (39.48%)
     0.334137647             16,193      LLC-load-misses                  #   94.80% of all LL-cache accesses    (39.48%)
     0.334137647         46,554,406      dTLB-loads                                                              (39.48%)
     0.334137647                169      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     0.334137647                430      iTLB-load-misses                                                        (39.48%)
     0.334137647         45,030,449      branch-instructions                                                     (42.27%)
     0.334137647              7,413      branch-load-misses                                                      (42.28%)
     0.334137647         46,326,005      cpu-cycles                                                              (42.28%)
     0.334137647        199,436,958      instructions                     #    4.31  insn per cycle              (50.66%)
     0.344258013         43,881,941      L1-dcache-loads                                                         (50.60%)
     0.344258013             69,476      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (56.54%)
     0.344258013             14,467      l2_rqsts.demand_data_rd_hit                                             (66.42%)
     0.344258013              3,419      l2_rqsts.demand_data_rd_miss                                            (76.32%)
     0.344258013             16,683      LLC-loads                                                               (39.53%)
     0.344258013             15,460      LLC-load-misses                  #   92.67% of all LL-cache accesses    (39.53%)
     0.344258013         45,214,691      dTLB-loads                                                              (33.60%)
     0.344258013                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.70%)
     0.344258013                433      iTLB-load-misses                                                        (13.85%)
     0.344258013         43,975,087      branch-instructions                                                     (20.95%)
     0.344258013              7,546      branch-load-misses                                                      (30.83%)
     0.344258013         44,897,445      cpu-cycles                                                              (40.72%)
     0.344258013        191,047,214      instructions                     #    4.26  insn per cycle              (50.60%)
     0.354382463         46,213,055      L1-dcache-loads                                                         (75.10%)
     0.354382463             66,700      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (79.02%)
     0.354382463             13,957      l2_rqsts.demand_data_rd_hit                                             (79.02%)
     0.354382463              1,872      l2_rqsts.demand_data_rd_miss                                            (74.30%)
     0.354382463             16,821      LLC-loads                                                               (24.93%)
     0.354382463             14,960      LLC-load-misses                  #   88.94% of all LL-cache accesses    (15.06%)
     0.354382463         44,728,947      dTLB-loads                                                              (11.12%)
     0.354382463                272      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.79%)
     0.354382463                467      iTLB-load-misses                                                        (25.66%)
     0.354382463         44,804,171      branch-instructions                                                     (35.53%)
     0.354382463              7,696      branch-load-misses                                                      (45.40%)
     0.354382463         46,325,875      cpu-cycles                                                              (55.27%)
     0.354382463        198,807,268      instructions                     #    4.29  insn per cycle              (65.14%)
     0.364513637         45,319,411      L1-dcache-loads                                                         (75.53%)
     0.364513637             66,059      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (65.67%)
     0.364513637             14,245      l2_rqsts.demand_data_rd_hit                                             (55.81%)
     0.364513637              2,019      l2_rqsts.demand_data_rd_miss                                            (50.66%)
     0.364513637             16,659      LLC-loads                                                               (14.57%)
     0.364513637             15,146      LLC-load-misses                  #   90.92% of all LL-cache accesses    (24.43%)
     0.364513637         45,211,145      dTLB-loads                                                              (34.29%)
     0.364513637                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     0.364513637                486      iTLB-load-misses                                                        (39.48%)
     0.364513637         44,039,029      branch-instructions                                                     (49.35%)
     0.364513637              7,255      branch-load-misses                                                      (59.29%)
     0.364513637         45,948,072      cpu-cycles                                                              (69.09%)
     0.364513637        194,947,985      instructions                     #    4.24  insn per cycle              (78.96%)
     0.374637288         44,914,747      L1-dcache-loads                                                         (50.61%)
     0.374637288             67,873      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.61%)
     0.374637288             14,774      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     0.374637288              3,155      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     0.374637288             16,485      LLC-loads                                                               (39.51%)
     0.374637288             14,814      LLC-load-misses                  #   89.86% of all LL-cache accesses    (39.51%)
     0.374637288         43,878,347      dTLB-loads                                                              (39.51%)
     0.374637288                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     0.374637288                536      iTLB-load-misses                                                        (39.51%)
     0.374637288         43,358,877      branch-instructions                                                     (49.39%)
     0.374637288              7,311      branch-load-misses                                                      (57.12%)
     0.374637288         45,215,440      cpu-cycles                                                              (57.12%)
     0.374637288        192,807,902      instructions                     #    4.26  insn per cycle              (57.13%)
     0.384767316         45,811,003      L1-dcache-loads                                                         (50.64%)
     0.384767316             67,267      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.64%)
     0.384767316             14,414      l2_rqsts.demand_data_rd_hit                                             (51.54%)
     0.384767316              2,017      l2_rqsts.demand_data_rd_miss                                            (61.41%)
     0.384767316             16,631      LLC-loads                                                               (39.49%)
     0.384767316             18,801      LLC-load-misses                  #  113.05% of all LL-cache accesses    (39.49%)
     0.384767316         45,550,240      dTLB-loads                                                              (39.49%)
     0.384767316                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.61%)
     0.384767316                490      iTLB-load-misses                                                        (28.74%)
     0.384767316         43,840,191      branch-instructions                                                     (28.75%)
     0.384767316              7,244      branch-load-misses                                                      (30.91%)
     0.384767316         46,348,701      cpu-cycles                                                              (40.78%)
     0.384767316        195,761,659      instructions                     #    4.22  insn per cycle              (50.65%)
     0.394894175         46,113,207      L1-dcache-loads                                                         (60.18%)
     0.394894175             66,635      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (70.04%)
     0.394894175             14,051      l2_rqsts.demand_data_rd_hit                                             (79.01%)
     0.394894175              1,885      l2_rqsts.demand_data_rd_miss                                            (79.01%)
     0.394894175             16,734      LLC-loads                                                               (39.50%)
     0.394894175             15,809      LLC-load-misses                  #   94.47% of all LL-cache accesses    (29.98%)
     0.394894175         46,234,012      dTLB-loads                                                              (20.11%)
     0.394894175                143      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.13%)
     0.394894175                530      iTLB-load-misses                                                        (11.13%)
     0.394894175         44,637,296      branch-instructions                                                     (21.00%)
     0.394894175              7,487      branch-load-misses                                                      (30.88%)
     0.394894175         46,294,928      cpu-cycles                                                              (40.75%)
     0.394894175        198,467,904      instructions                     #    4.29  insn per cycle              (50.63%)
     0.405031648         45,999,165      L1-dcache-loads                                                         (78.92%)
     0.405031648             67,079      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.91%)
     0.405031648             14,252      l2_rqsts.demand_data_rd_hit                                             (70.74%)
     0.405031648              2,237      l2_rqsts.demand_data_rd_miss                                            (60.88%)
     0.405031648             17,501      LLC-loads                                                               (11.58%)
     0.405031648             16,050      LLC-load-misses                  #   91.71% of all LL-cache accesses    (11.24%)
     0.405031648         46,239,917      dTLB-loads                                                              (19.37%)
     0.405031648                133      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.22%)
     0.405031648                506      iTLB-load-misses                                                        (39.08%)
     0.405031648         44,710,601      branch-instructions                                                     (48.94%)
     0.405031648              7,429      branch-load-misses                                                      (58.79%)
     0.405031648         46,286,726      cpu-cycles                                                              (68.66%)
     0.405031648        198,372,699      instructions                     #    4.29  insn per cycle              (78.52%)
     0.415157891         45,997,772      L1-dcache-loads                                                         (62.18%)
     0.415157891             66,783      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (52.31%)
     0.415157891             13,543      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     0.415157891              2,178      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     0.415157891             16,944      LLC-loads                                                               (27.91%)
     0.415157891             15,635      LLC-load-misses                  #   92.27% of all LL-cache accesses    (37.77%)
     0.415157891         45,616,509      dTLB-loads                                                              (39.50%)
     0.415157891                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     0.415157891                473      iTLB-load-misses                                                        (39.50%)
     0.415157891         44,798,516      branch-instructions                                                     (49.38%)
     0.415157891              7,606      branch-load-misses                                                      (59.25%)
     0.415157891         46,326,979      cpu-cycles                                                              (69.13%)
     0.415157891        198,107,160      instructions                     #    4.28  insn per cycle              (72.12%)
     0.425286474         45,138,349      L1-dcache-loads                                                         (50.63%)
     0.425286474             66,588      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.63%)
     0.425286474             14,109      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     0.425286474              1,951      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     0.425286474             16,568      LLC-loads                                                               (39.49%)
     0.425286474             15,681      LLC-load-misses                  #   94.65% of all LL-cache accesses    (39.49%)
     0.425286474         45,659,803      dTLB-loads                                                              (39.49%)
     0.425286474                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     0.425286474                521      iTLB-load-misses                                                        (39.49%)
     0.425286474         43,573,423      branch-instructions                                                     (43.75%)
     0.425286474              7,274      branch-load-misses                                                      (43.76%)
     0.425286474         45,566,259      cpu-cycles                                                              (43.76%)
     0.425286474        193,845,963      instructions                     #    4.25  insn per cycle              (50.65%)
     0.435416784         45,395,998      L1-dcache-loads                                                         (50.64%)
     0.435416784             70,110      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (55.02%)
     0.435416784             14,037      l2_rqsts.demand_data_rd_hit                                             (64.88%)
     0.435416784              2,699      l2_rqsts.demand_data_rd_miss                                            (74.75%)
     0.435416784             17,027      LLC-loads                                                               (39.49%)
     0.435416784             15,941      LLC-load-misses                  #   93.62% of all LL-cache accesses    (39.49%)
     0.435416784         45,983,694      dTLB-loads                                                              (35.14%)
     0.435416784                 79      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.27%)
     0.435416784                564      iTLB-load-misses                                                        (15.41%)
     0.435416784         43,410,744      branch-instructions                                                     (21.03%)
     0.435416784              7,430      branch-load-misses                                                      (30.90%)
     0.435416784         46,214,091      cpu-cycles                                                              (40.77%)
     0.435416784        195,053,689      instructions                     #    4.22  insn per cycle              (50.64%)
     0.445510104         45,043,527      L1-dcache-loads                                                         (73.76%)
     0.445510104             65,720      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (79.27%)
     0.445510104             14,322      l2_rqsts.demand_data_rd_hit                                             (79.27%)
     0.445510104              1,821      l2_rqsts.demand_data_rd_miss                                            (75.80%)
     0.445510104             16,548      LLC-loads                                                               (26.27%)
     0.445510104             16,164      LLC-load-misses                  #   97.68% of all LL-cache accesses    (16.37%)
     0.445510104         46,041,488      dTLB-loads                                                              (10.84%)
     0.445510104                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.27%)
     0.445510104                463      iTLB-load-misses                                                        (24.17%)
     0.445510104         43,531,846      branch-instructions                                                     (34.07%)
     0.445510104              7,257      branch-load-misses                                                      (43.97%)
     0.445510104         45,234,243      cpu-cycles                                                              (53.87%)
     0.445510104        193,460,291      instructions                     #    4.28  insn per cycle              (63.77%)
     0.455643591         46,287,042      L1-dcache-loads                                                         (76.80%)
     0.455643591             66,613      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (66.94%)
     0.455643591             14,056      l2_rqsts.demand_data_rd_hit                                             (57.08%)
     0.455643591              1,949      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     0.455643591             17,362      LLC-loads                                                               (13.30%)
     0.455643591             16,159      LLC-load-misses                  #   93.07% of all LL-cache accesses    (23.16%)
     0.455643591         46,757,264      dTLB-loads                                                              (33.02%)
     0.455643591                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     0.455643591                511      iTLB-load-misses                                                        (39.47%)
     0.455643591         45,237,827      branch-instructions                                                     (49.34%)
     0.455643591              7,400      branch-load-misses                                                      (59.21%)
     0.455643591         46,249,223      cpu-cycles                                                              (69.08%)
     0.455643591        199,451,583      instructions                     #    4.31  insn per cycle              (78.95%)
     0.465769302         46,481,049      L1-dcache-loads                                                         (50.62%)
     0.465769302             67,333      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.62%)
     0.465769302             14,260      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     0.465769302              2,109      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     0.465769302             16,535      LLC-loads                                                               (39.50%)
     0.465769302             15,712      LLC-load-misses                  #   95.02% of all LL-cache accesses    (39.50%)
     0.465769302         46,493,701      dTLB-loads                                                              (39.50%)
     0.465769302                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     0.465769302                486      iTLB-load-misses                                                        (39.50%)
     0.465769302         45,160,352      branch-instructions                                                     (49.38%)
     0.465769302              7,265      branch-load-misses                                                      (58.41%)
     0.465769302         46,326,235      cpu-cycles                                                              (58.42%)
     0.465769302        200,269,819      instructions                     #    4.32  insn per cycle              (58.42%)
     0.475894782         45,648,169      L1-dcache-loads                                                         (50.62%)
     0.475894782             72,264      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (50.62%)
     0.475894782             15,359      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     0.475894782              3,081      l2_rqsts.demand_data_rd_miss                                            (60.13%)
     0.475894782             19,208      LLC-loads                                                               (39.50%)
     0.475894782             15,755      LLC-load-misses                  #   82.02% of all LL-cache accesses    (39.50%)
     0.475894782         46,097,396      dTLB-loads                                                              (39.51%)
     0.475894782                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     0.475894782                502      iTLB-load-misses                                                        (30.07%)
     0.475894782         43,894,034      branch-instructions                                                     (30.08%)
     0.475894782              7,245      branch-load-misses                                                      (30.93%)
     0.475894782         45,947,540      cpu-cycles                                                              (40.80%)
     0.475894782        196,983,958      instructions                     #    4.29  insn per cycle              (50.67%)
     0.486035741         45,120,297      L1-dcache-loads                                                         (58.84%)
     0.486035741             65,102      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (68.69%)
     0.486035741             13,501      l2_rqsts.demand_data_rd_hit                                             (78.55%)
     0.486035741              2,029      l2_rqsts.demand_data_rd_miss                                            (78.91%)
     0.486035741             16,559      LLC-loads                                                               (39.45%)
     0.486035741             15,351      LLC-load-misses                  #   92.70% of all LL-cache accesses    (31.33%)
     0.486035741         44,545,440      dTLB-loads                                                              (21.48%)
     0.486035741                 94      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.63%)
     0.486035741                447      iTLB-load-misses                                                        (11.18%)
     0.486035741         44,152,286      branch-instructions                                                     (21.05%)
     0.486035741              7,481      branch-load-misses                                                      (30.92%)
     0.486035741         45,633,282      cpu-cycles                                                              (40.79%)
     0.486035741        194,495,423      instructions                     #    4.26  insn per cycle              (50.65%)
     0.496129674         45,249,464      L1-dcache-loads                                                         (79.25%)
     0.496129674             65,356      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (79.25%)
     0.496129674             13,710      l2_rqsts.demand_data_rd_hit                                             (72.02%)
     0.496129674              1,894      l2_rqsts.demand_data_rd_miss                                            (62.11%)
     0.496129674             16,766      LLC-loads                                                               (12.60%)
     0.496129674             15,509      LLC-load-misses                  #   92.50% of all LL-cache accesses    (10.86%)
     0.496129674         45,908,439      dTLB-loads                                                              (18.05%)
     0.496129674                110      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.95%)
     0.496129674                507      iTLB-load-misses                                                        (37.85%)
     0.496129674         44,103,686      branch-instructions                                                     (47.75%)
     0.496129674              7,290      branch-load-misses                                                      (57.65%)
     0.496129674         45,733,742      cpu-cycles                                                              (67.55%)
     0.496129674        195,358,731      instructions                     #    4.27  insn per cycle              (77.46%)
     0.506258696         45,916,643      L1-dcache-loads                                                         (63.16%)
     0.506258696             67,904      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (53.30%)
     0.506258696             13,893      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     0.506258696              1,956      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     0.506258696             17,028      LLC-loads                                                               (26.93%)
     0.506258696             15,604      LLC-load-misses                  #   91.64% of all LL-cache accesses    (36.80%)
     0.506258696         46,166,803      dTLB-loads                                                              (39.49%)
     0.506258696                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     0.506258696                445      iTLB-load-misses                                                        (39.49%)
     0.506258696         44,688,849      branch-instructions                                                     (49.36%)
     0.506258696              7,341      branch-load-misses                                                      (59.24%)
     0.506258696         46,016,002      cpu-cycles                                                              (69.11%)
     0.506258696        197,754,174      instructions                     #    4.30  insn per cycle              (73.10%)
     0.516374452         46,028,267      L1-dcache-loads                                                         (50.57%)
     0.516374452             68,306      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.57%)
     0.516374452             14,402      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     0.516374452              2,106      l2_rqsts.demand_data_rd_miss                                            (50.57%)
     0.516374452             16,938      LLC-loads                                                               (39.54%)
     0.516374452             15,644      LLC-load-misses                  #   92.36% of all LL-cache accesses    (39.54%)
     0.516374452         45,986,012      dTLB-loads                                                              (39.54%)
     0.516374452                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     0.516374452                495      iTLB-load-misses                                                        (39.54%)
     0.516374452         44,537,041      branch-instructions                                                     (44.68%)
     0.516374452              7,405      branch-load-misses                                                      (44.68%)
     0.516374452         46,030,943      cpu-cycles                                                              (44.69%)
     0.516374452        198,174,865      instructions                     #    4.31  insn per cycle              (50.58%)
     0.526503399         46,159,690      L1-dcache-loads                                                         (50.64%)
     0.526503399             68,476      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (54.16%)
     0.526503399             15,156      l2_rqsts.demand_data_rd_hit                                             (64.02%)
     0.526503399              1,940      l2_rqsts.demand_data_rd_miss                                            (73.89%)
     0.526503399             18,008      LLC-loads                                                               (39.50%)
     0.526503399             16,828      LLC-load-misses                  #   93.45% of all LL-cache accesses    (39.50%)
     0.526503399         46,458,250      dTLB-loads                                                              (35.99%)
     0.526503399                145      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.13%)
     0.526503399                534      iTLB-load-misses                                                        (16.26%)
     0.526503399         44,572,886      branch-instructions                                                     (21.02%)
     0.526503399              7,351      branch-load-misses                                                      (30.89%)
     0.526503399         46,030,052      cpu-cycles                                                              (40.76%)
     0.526503399        198,523,915      instructions                     #    4.31  insn per cycle              (50.64%)
#           time             counts unit events
     0.536638368         46,477,956      L1-dcache-loads                                                         (72.60%)
     0.536638368             67,609      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.94%)
     0.536638368             11,224      l2_rqsts.demand_data_rd_hit                                             (78.94%)
     0.536638368              3,044      l2_rqsts.demand_data_rd_miss                                            (76.75%)
     0.536638368             20,425      LLC-loads                                                               (27.43%)
     0.536638368             19,488      LLC-load-misses                  #   95.41% of all LL-cache accesses    (17.57%)
     0.536638368         45,992,310      dTLB-loads                                                              (11.21%)
     0.536638368                 89      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.35%)
     0.536638368                473      iTLB-load-misses                                                        (23.21%)
     0.536638368         44,958,711      branch-instructions                                                     (33.07%)
     0.536638368              7,311      branch-load-misses                                                      (42.93%)
     0.536638368         46,257,796      cpu-cycles                                                              (52.79%)
     0.536638368        199,830,475      instructions                     #    4.32  insn per cycle              (62.66%)
     0.546763403         46,249,072      L1-dcache-loads                                                         (78.04%)
     0.546763403             66,907      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (68.18%)
     0.546763403             12,953      l2_rqsts.demand_data_rd_hit                                             (58.31%)
     0.546763403              2,192      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     0.546763403             19,395      LLC-loads                                                               (12.05%)
     0.546763403             18,060      LLC-load-misses                  #   93.12% of all LL-cache accesses    (21.91%)
     0.546763403         46,534,110      dTLB-loads                                                              (31.78%)
     0.546763403                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     0.546763403                559      iTLB-load-misses                                                        (39.51%)
     0.546763403         45,056,146      branch-instructions                                                     (49.38%)
     0.546763403              7,467      branch-load-misses                                                      (59.26%)
     0.546763403         46,319,408      cpu-cycles                                                              (69.14%)
     0.546763403        198,743,376      instructions                     #    4.29  insn per cycle              (79.01%)
     0.556895402         45,790,391      L1-dcache-loads                                                         (50.65%)
     0.556895402             71,613      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (50.65%)
     0.556895402             15,227      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     0.556895402              2,750      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     0.556895402             16,688      LLC-loads                                                               (39.48%)
     0.556895402             15,429      LLC-load-misses                  #   92.46% of all LL-cache accesses    (39.48%)
     0.556895402         46,732,181      dTLB-loads                                                              (39.48%)
     0.556895402                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     0.556895402                435      iTLB-load-misses                                                        (39.48%)
     0.556895402         44,797,970      branch-instructions                                                     (49.35%)
     0.556895402              7,262      branch-load-misses                                                      (59.22%)
     0.556895402         46,024,075      cpu-cycles                                                              (59.62%)
     0.556895402        197,694,445      instructions                     #    4.30  insn per cycle              (59.63%)
     0.567030288         46,455,029      L1-dcache-loads                                                         (50.67%)
     0.567030288             67,715      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.67%)
     0.567030288             14,643      l2_rqsts.demand_data_rd_hit                                             (50.66%)
     0.567030288              1,764      l2_rqsts.demand_data_rd_miss                                            (58.83%)
     0.567030288             16,830      LLC-loads                                                               (39.47%)
     0.567030288             15,910      LLC-load-misses                  #   94.53% of all LL-cache accesses    (39.47%)
     0.567030288         46,562,223      dTLB-loads                                                              (39.47%)
     0.567030288                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     0.567030288                437      iTLB-load-misses                                                        (31.32%)
     0.567030288         45,062,307      branch-instructions                                                     (31.33%)
     0.567030288              7,403      branch-load-misses                                                      (31.34%)
     0.567030288         46,303,116      cpu-cycles                                                              (40.81%)
     0.567030288        200,504,694      instructions                     #    4.33  insn per cycle              (50.67%)
     0.577124401         46,042,641      L1-dcache-loads                                                         (57.77%)
     0.577124401             67,324      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (67.67%)
     0.577124401             14,634      l2_rqsts.demand_data_rd_hit                                             (77.57%)
     0.577124401              1,715      l2_rqsts.demand_data_rd_miss                                            (79.27%)
     0.577124401             16,673      LLC-loads                                                               (39.64%)
     0.577124401             15,068      LLC-load-misses                  #   90.37% of all LL-cache accesses    (32.35%)
     0.577124401         45,295,260      dTLB-loads                                                              (22.45%)
     0.577124401                159      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.56%)
     0.577124401                442      iTLB-load-misses                                                        (10.84%)
     0.577124401         44,704,611      branch-instructions                                                     (20.74%)
     0.577124401              7,500      branch-load-misses                                                      (30.65%)
     0.577124401         45,890,351      cpu-cycles                                                              (40.56%)
     0.577124401        197,418,388      instructions                     #    4.30  insn per cycle              (50.46%)
     0.587246704         44,471,763      L1-dcache-loads                                                         (79.04%)
     0.587246704             67,749      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (79.03%)
     0.587246704             15,247      l2_rqsts.demand_data_rd_hit                                             (72.96%)
     0.587246704              2,490      l2_rqsts.demand_data_rd_miss                                            (63.07%)
     0.587246704             17,518      LLC-loads                                                               (13.71%)
     0.587246704             15,612      LLC-load-misses                  #   89.12% of all LL-cache accesses    (11.11%)
     0.587246704         46,242,377      dTLB-loads                                                              (17.13%)
     0.587246704                 99      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.01%)
     0.587246704                482      iTLB-load-misses                                                        (36.89%)
     0.587246704         44,471,324      branch-instructions                                                     (46.76%)
     0.587246704              7,812      branch-load-misses                                                      (56.59%)
     0.587246704         45,266,514      cpu-cycles                                                              (66.47%)
     0.587246704        194,582,535      instructions                     #    4.30  insn per cycle              (76.35%)
     0.597362100         45,450,981      L1-dcache-loads                                                         (64.26%)
     0.597362100             66,057      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (54.39%)
     0.597362100             13,905      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     0.597362100              2,046      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     0.597362100             17,050      LLC-loads                                                               (25.81%)
     0.597362100             15,259      LLC-load-misses                  #   89.50% of all LL-cache accesses    (35.69%)
     0.597362100         45,726,359      dTLB-loads                                                              (39.55%)
     0.597362100                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     0.597362100                452      iTLB-load-misses                                                        (39.55%)
     0.597362100         44,233,988      branch-instructions                                                     (49.43%)
     0.597362100              7,284      branch-load-misses                                                      (59.32%)
     0.597362100         45,286,027      cpu-cycles                                                              (69.20%)
     0.597362100        195,162,703      instructions                     #    4.31  insn per cycle              (74.22%)
     0.607481506         46,026,870      L1-dcache-loads                                                         (50.60%)
     0.607481506             72,305      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (50.60%)
     0.607481506             16,020      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     0.607481506              3,624      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     0.607481506             19,221      LLC-loads                                                               (39.52%)
     0.607481506             15,776      LLC-load-misses                  #   82.08% of all LL-cache accesses    (39.52%)
     0.607481506         45,795,078      dTLB-loads                                                              (39.52%)
     0.607481506                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     0.607481506                432      iTLB-load-misses                                                        (39.52%)
     0.607481506         44,616,421      branch-instructions                                                     (45.72%)
     0.607481506              7,357      branch-load-misses                                                      (45.72%)
     0.607481506         45,772,053      cpu-cycles                                                              (45.73%)
     0.607481506        198,242,219      instructions                     #    4.33  insn per cycle              (50.60%)
     0.617606755         45,880,386      L1-dcache-loads                                                         (50.62%)
     0.617606755             67,013      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (53.12%)
     0.617606755             14,475      l2_rqsts.demand_data_rd_hit                                             (62.99%)
     0.617606755              1,828      l2_rqsts.demand_data_rd_miss                                            (72.86%)
     0.617606755             16,753      LLC-loads                                                               (39.52%)
     0.617606755             15,396      LLC-load-misses                  #   91.90% of all LL-cache accesses    (39.52%)
     0.617606755         46,110,547      dTLB-loads                                                              (37.03%)
     0.617606755                114      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.16%)
     0.617606755                560      iTLB-load-misses                                                        (17.29%)
     0.617606755         43,706,514      branch-instructions                                                     (20.99%)
     0.617606755              7,176      branch-load-misses                                                      (30.86%)
     0.617606755         45,479,902      cpu-cycles                                                              (40.74%)
     0.617606755        196,594,861      instructions                     #    4.32  insn per cycle              (50.62%)
     0.627735165         46,045,935      L1-dcache-loads                                                         (71.63%)
     0.627735165             66,462      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (78.99%)
     0.627735165             14,482      l2_rqsts.demand_data_rd_hit                                             (78.99%)
     0.627735165              1,674      l2_rqsts.demand_data_rd_miss                                            (77.76%)
     0.627735165             16,429      LLC-loads                                                               (28.40%)
     0.627735165             15,116      LLC-load-misses                  #   92.01% of all LL-cache accesses    (18.54%)
     0.627735165         45,552,058      dTLB-loads                                                              (11.15%)
     0.627735165                 56      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.34%)
     0.627735165                535      iTLB-load-misses                                                        (22.20%)
     0.627735165         44,712,044      branch-instructions                                                     (32.07%)
     0.627735165              7,146      branch-load-misses                                                      (41.94%)
     0.627735165         45,888,603      cpu-cycles                                                              (51.81%)
     0.627735165        197,855,346      instructions                     #    4.31  insn per cycle              (61.67%)
     0.637857801         46,171,144      L1-dcache-loads                                                         (78.99%)
     0.637857801             66,635      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (69.12%)
     0.637857801             14,573      l2_rqsts.demand_data_rd_hit                                             (59.26%)
     0.637857801              1,907      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     0.637857801             17,939      LLC-loads                                                               (11.15%)
     0.637857801             15,559      LLC-load-misses                  #   86.73% of all LL-cache accesses    (20.95%)
     0.637857801         46,465,299      dTLB-loads                                                              (30.82%)
     0.637857801                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     0.637857801                473      iTLB-load-misses                                                        (39.49%)
     0.637857801         44,928,602      branch-instructions                                                     (49.37%)
     0.637857801              7,658      branch-load-misses                                                      (59.24%)
     0.637857801         46,159,995      cpu-cycles                                                              (69.11%)
     0.637857801        199,303,222      instructions                     #    4.32  insn per cycle              (78.99%)
     0.647954770         45,035,775      L1-dcache-loads                                                         (50.48%)
     0.647954770             66,428      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.48%)
     0.647954770             14,060      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     0.647954770              1,728      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     0.647954770             16,494      LLC-loads                                                               (39.58%)
     0.647954770             15,144      LLC-load-misses                  #   91.82% of all LL-cache accesses    (39.64%)
     0.647954770         45,123,118      dTLB-loads                                                              (39.64%)
     0.647954770                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     0.647954770                454      iTLB-load-misses                                                        (39.64%)
     0.647954770         44,245,415      branch-instructions                                                     (49.55%)
     0.647954770              7,275      branch-load-misses                                                      (59.46%)
     0.647954770         45,127,880      cpu-cycles                                                              (60.45%)
     0.647954770        194,173,041      instructions                     #    4.30  insn per cycle              (60.46%)
     0.658048206         45,382,609      L1-dcache-loads                                                         (50.46%)
     0.658048206             66,063      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.46%)
     0.658048206             14,424      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     0.658048206              1,718      l2_rqsts.demand_data_rd_miss                                            (58.49%)
     0.658048206             16,374      LLC-loads                                                               (39.63%)
     0.658048206             15,439      LLC-load-misses                  #   94.29% of all LL-cache accesses    (39.63%)
     0.658048206         45,200,015      dTLB-loads                                                              (39.63%)
     0.658048206                123      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     0.658048206                411      iTLB-load-misses                                                        (31.62%)
     0.658048206         43,735,861      branch-instructions                                                     (31.63%)
     0.658048206              7,329      branch-load-misses                                                      (31.64%)
     0.658048206         45,224,598      cpu-cycles                                                              (40.56%)
     0.658048206        195,695,885      instructions                     #    4.33  insn per cycle              (50.47%)
     0.668147485         46,325,105      L1-dcache-loads                                                         (57.56%)
     0.668147485             66,784      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (67.45%)
     0.668147485             14,750      l2_rqsts.demand_data_rd_hit                                             (77.35%)
     0.668147485              1,613      l2_rqsts.demand_data_rd_miss                                            (79.23%)
     0.668147485             16,106      LLC-loads                                                               (39.62%)
     0.668147485             14,934      LLC-load-misses                  #   92.72% of all LL-cache accesses    (32.57%)
     0.668147485         45,465,919      dTLB-loads                                                              (22.67%)
     0.668147485                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.78%)
     0.668147485                532      iTLB-load-misses                                                        (10.89%)
     0.668147485         44,570,032      branch-instructions                                                     (20.79%)
     0.668147485              7,670      branch-load-misses                                                      (30.69%)
     0.668147485         46,056,066      cpu-cycles                                                              (40.59%)
     0.668147485        198,509,547      instructions                     #    4.31  insn per cycle              (50.49%)
     0.678343976         46,204,373      L1-dcache-loads                                                         (78.46%)
     0.678343976             67,606      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.46%)
     0.678343976             15,138      l2_rqsts.demand_data_rd_hit                                             (73.39%)
     0.678343976              1,542      l2_rqsts.demand_data_rd_miss                                            (63.59%)
     0.678343976             17,034      LLC-loads                                                               (14.57%)
     0.678343976             15,394      LLC-load-misses                  #   90.37% of all LL-cache accesses    (11.75%)
     0.678343976         45,946,015      dTLB-loads                                                              (16.77%)
     0.678343976                 67      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.57%)
     0.678343976                492      iTLB-load-misses                                                        (36.37%)
     0.678343976         44,586,275      branch-instructions                                                     (46.17%)
     0.678343976              7,507      branch-load-misses                                                      (55.97%)
     0.678343976         45,958,749      cpu-cycles                                                              (65.77%)
     0.678343976        198,556,730      instructions                     #    4.32  insn per cycle              (75.58%)
     0.688463794         46,242,116      L1-dcache-loads                                                         (65.23%)
     0.688463794             70,934      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (55.36%)
     0.688463794             16,119      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     0.688463794              2,963      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     0.688463794             16,154      LLC-loads                                                               (24.85%)
     0.688463794             15,208      LLC-load-misses                  #   94.14% of all LL-cache accesses    (34.72%)
     0.688463794         46,682,085      dTLB-loads                                                              (39.54%)
     0.688463794                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     0.688463794                445      iTLB-load-misses                                                        (39.54%)
     0.688463794         45,290,552      branch-instructions                                                     (49.42%)
     0.688463794              7,574      branch-load-misses                                                      (59.28%)
     0.688463794         46,172,583      cpu-cycles                                                              (69.16%)
     0.688463794        199,278,813      instructions                     #    4.32  insn per cycle              (75.19%)
     0.698571498         45,633,338      L1-dcache-loads                                                         (50.59%)
     0.698571498             67,059      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.59%)
     0.698571498             15,058      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     0.698571498              1,786      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     0.698571498             16,564      LLC-loads                                                               (39.53%)
     0.698571498             15,388      LLC-load-misses                  #   92.90% of all LL-cache accesses    (39.53%)
     0.698571498         45,651,147      dTLB-loads                                                              (39.53%)
     0.698571498                154      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     0.698571498                452      iTLB-load-misses                                                        (39.53%)
     0.698571498         44,159,257      branch-instructions                                                     (46.72%)
     0.698571498              7,259      branch-load-misses                                                      (46.73%)
     0.698571498         45,404,180      cpu-cycles                                                              (46.73%)
     0.698571498        195,896,890      instructions                     #    4.31  insn per cycle              (50.60%)
     0.708714106         45,829,351      L1-dcache-loads                                                         (50.65%)
     0.708714106             67,129      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (52.09%)
     0.708714106             14,888      l2_rqsts.demand_data_rd_hit                                             (61.95%)
     0.708714106              1,675      l2_rqsts.demand_data_rd_miss                                            (71.82%)
     0.708714106             16,199      LLC-loads                                                               (39.49%)
     0.708714106             15,104      LLC-load-misses                  #   93.24% of all LL-cache accesses    (39.49%)
     0.708714106         46,343,251      dTLB-loads                                                              (38.07%)
     0.708714106                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.20%)
     0.708714106                496      iTLB-load-misses                                                        (18.34%)
     0.708714106         44,536,282      branch-instructions                                                     (21.04%)
     0.708714106              7,603      branch-load-misses                                                      (30.91%)
     0.708714106         45,861,725      cpu-cycles                                                              (40.78%)
     0.708714106        197,226,899      instructions                     #    4.30  insn per cycle              (50.65%)
     0.718846730         46,293,140      L1-dcache-loads                                                         (70.54%)
     0.718846730             66,799      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (78.96%)
     0.718846730             14,761      l2_rqsts.demand_data_rd_hit                                             (78.96%)
     0.718846730              1,448      l2_rqsts.demand_data_rd_miss                                            (78.83%)
     0.718846730             15,592      LLC-loads                                                               (29.49%)
     0.718846730             14,475      LLC-load-misses                  #   92.84% of all LL-cache accesses    (19.63%)
     0.718846730         45,701,833      dTLB-loads                                                              (11.19%)
     0.718846730                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.28%)
     0.718846730                529      iTLB-load-misses                                                        (21.14%)
     0.718846730         45,442,006      branch-instructions                                                     (31.00%)
     0.718846730              7,325      branch-load-misses                                                      (40.95%)
     0.718846730         46,095,296      cpu-cycles                                                              (50.73%)
     0.718846730        199,479,605      instructions                     #    4.33  insn per cycle              (60.59%)
     0.728987916         46,379,108      L1-dcache-loads                                                         (78.89%)
     0.728987916             66,526      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (70.28%)
     0.728987916             14,873      l2_rqsts.demand_data_rd_hit                                             (60.42%)
     0.728987916              1,504      l2_rqsts.demand_data_rd_miss                                            (50.70%)
     0.728987916             16,447      LLC-loads                                                               (11.27%)
     0.728987916             15,312      LLC-load-misses                  #   93.10% of all LL-cache accesses    (19.83%)
     0.728987916         46,181,197      dTLB-loads                                                              (29.68%)
     0.728987916                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.44%)
     0.728987916                453      iTLB-load-misses                                                        (39.44%)
     0.728987916         44,809,650      branch-instructions                                                     (49.30%)
     0.728987916              7,340      branch-load-misses                                                      (59.16%)
     0.728987916         46,088,643      cpu-cycles                                                              (69.02%)
     0.728987916        199,417,110      instructions                     #    4.33  insn per cycle              (78.89%)
     0.739080054         45,347,145      L1-dcache-loads                                                         (51.71%)
     0.739080054             66,213      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.46%)
     0.739080054             15,054      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     0.739080054              2,876      l2_rqsts.demand_data_rd_miss                                            (50.45%)
     0.739080054             17,929      LLC-loads                                                               (38.34%)
     0.739080054             16,466      LLC-load-misses                  #   91.84% of all LL-cache accesses    (39.63%)
     0.739080054         45,031,729      dTLB-loads                                                              (39.63%)
     0.739080054                105      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     0.739080054                476      iTLB-load-misses                                                        (39.65%)
     0.739080054         44,143,409      branch-instructions                                                     (49.54%)
     0.739080054              7,266      branch-load-misses                                                      (59.45%)
     0.739080054         45,182,978      cpu-cycles                                                              (61.69%)
     0.739080054        194,795,074      instructions                     #    4.31  insn per cycle              (61.69%)
     0.749210271         46,128,661      L1-dcache-loads                                                         (50.64%)
     0.749210271             66,527      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.64%)
     0.749210271             14,669      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     0.749210271              1,516      l2_rqsts.demand_data_rd_miss                                            (57.03%)
     0.749210271             15,842      LLC-loads                                                               (39.49%)
     0.749210271             15,184      LLC-load-misses                  #   95.85% of all LL-cache accesses    (39.49%)
     0.749210271         46,771,727      dTLB-loads                                                              (39.49%)
     0.749210271                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     0.749210271                431      iTLB-load-misses                                                        (33.11%)
     0.749210271         45,005,116      branch-instructions                                                     (33.12%)
     0.749210271              7,289      branch-load-misses                                                      (33.13%)
     0.749210271         46,161,725      cpu-cycles                                                              (40.78%)
     0.749210271        199,203,174      instructions                     #    4.32  insn per cycle              (50.65%)
     0.759330204         46,299,023      L1-dcache-loads                                                         (55.84%)
     0.759330204             67,277      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (65.71%)
     0.759330204             14,845      l2_rqsts.demand_data_rd_hit                                             (75.59%)
     0.759330204              1,594      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     0.759330204             15,403      LLC-loads                                                               (39.54%)
     0.759330204             13,819      LLC-load-misses                  #   89.72% of all LL-cache accesses    (34.31%)
     0.759330204         43,897,685      dTLB-loads                                                              (24.43%)
     0.759330204                 54      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.55%)
     0.759330204                478      iTLB-load-misses                                                        (11.07%)
     0.759330204         44,559,246      branch-instructions                                                     (20.95%)
     0.759330204              7,524      branch-load-misses                                                      (30.83%)
     0.759330204         46,102,239      cpu-cycles                                                              (40.71%)
     0.759330204        198,850,227      instructions                     #    4.31  insn per cycle              (50.59%)
     0.769455346         45,471,878      L1-dcache-loads                                                         (79.01%)
     0.769455346             65,448      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (79.01%)
     0.769455346             14,650      l2_rqsts.demand_data_rd_hit                                             (75.01%)
     0.769455346              1,639      l2_rqsts.demand_data_rd_miss                                            (65.14%)
     0.769455346             16,416      LLC-loads                                                               (15.77%)
     0.769455346             15,354      LLC-load-misses                  #   93.53% of all LL-cache accesses    (11.13%)
     0.769455346         45,748,838      dTLB-loads                                                              (15.08%)
     0.769455346                 72      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.95%)
     0.769455346                427      iTLB-load-misses                                                        (34.82%)
     0.769455346         43,934,531      branch-instructions                                                     (44.69%)
     0.769455346              7,085      branch-load-misses                                                      (54.56%)
     0.769455346         45,419,771      cpu-cycles                                                              (64.43%)
     0.769455346        195,743,005      instructions                     #    4.31  insn per cycle              (74.30%)
     0.779573525         45,184,324      L1-dcache-loads                                                         (66.34%)
     0.779573525             68,994      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (56.46%)
     0.779573525             16,085      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     0.779573525              1,642      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     0.779573525             16,363      LLC-loads                                                               (23.74%)
     0.779573525             14,876      LLC-load-misses                  #   90.91% of all LL-cache accesses    (33.62%)
     0.779573525         45,658,043      dTLB-loads                                                              (39.54%)
     0.779573525                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     0.779573525                475      iTLB-load-misses                                                        (39.54%)
     0.779573525         44,001,750      branch-instructions                                                     (49.42%)
     0.779573525              7,337      branch-load-misses                                                      (59.30%)
     0.779573525         45,606,389      cpu-cycles                                                              (69.18%)
     0.779573525        194,622,234      instructions                     #    4.27  insn per cycle              (76.29%)
     0.789687191         45,909,443      L1-dcache-loads                                                         (50.60%)
     0.789687191             67,416      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.60%)
     0.789687191             14,953      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     0.789687191              1,567      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     0.789687191             15,879      LLC-loads                                                               (39.52%)
     0.789687191             14,670      LLC-load-misses                  #   92.39% of all LL-cache accesses    (39.52%)
     0.789687191         45,565,939      dTLB-loads                                                              (39.52%)
     0.789687191                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     0.789687191                465      iTLB-load-misses                                                        (39.52%)
     0.789687191         44,431,063      branch-instructions                                                     (47.81%)
     0.789687191              7,404      branch-load-misses                                                      (47.82%)
     0.789687191         45,620,009      cpu-cycles                                                              (47.83%)
     0.789687191        197,321,829      instructions                     #    4.33  insn per cycle              (50.61%)
#           time             counts unit events
     0.799829577         46,372,154      L1-dcache-loads                                                         (50.67%)
     0.799829577             66,786      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.97%)
     0.799829577             14,983      l2_rqsts.demand_data_rd_hit                                             (60.83%)
     0.799829577              1,384      l2_rqsts.demand_data_rd_miss                                            (70.69%)
     0.799829577             16,084      LLC-loads                                                               (39.47%)
     0.799829577             15,209      LLC-load-misses                  #   94.56% of all LL-cache accesses    (39.48%)
     0.799829577         46,455,393      dTLB-loads                                                              (39.19%)
     0.799829577                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.33%)
     0.799829577                487      iTLB-load-misses                                                        (19.47%)
     0.799829577         44,896,507      branch-instructions                                                     (21.07%)
     0.799829577              7,319      branch-load-misses                                                      (30.93%)
     0.799829577         46,196,677      cpu-cycles                                                              (40.80%)
     0.799829577        199,770,442      instructions                     #    4.32  insn per cycle              (50.66%)
     0.809960136         46,229,800      L1-dcache-loads                                                         (69.41%)
     0.809960136             67,158      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.98%)
     0.809960136             15,148      l2_rqsts.demand_data_rd_hit                                             (78.97%)
     0.809960136              1,396      l2_rqsts.demand_data_rd_miss                                            (78.97%)
     0.809960136             15,867      LLC-loads                                                               (30.61%)
     0.809960136             14,447      LLC-load-misses                  #   91.05% of all LL-cache accesses    (20.74%)
     0.809960136         45,793,210      dTLB-loads                                                              (11.17%)
     0.809960136                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.17%)
     0.809960136                489      iTLB-load-misses                                                        (20.00%)
     0.809960136         44,633,026      branch-instructions                                                     (29.87%)
     0.809960136              7,296      branch-load-misses                                                      (39.73%)
     0.809960136         45,823,131      cpu-cycles                                                              (49.60%)
     0.809960136        198,381,424      instructions                     #    4.33  insn per cycle              (59.46%)
     0.820060746         45,788,387      L1-dcache-loads                                                         (79.20%)
     0.820060746             68,675      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (71.28%)
     0.820060746             16,152      l2_rqsts.demand_data_rd_hit                                             (61.39%)
     0.820060746              2,491      l2_rqsts.demand_data_rd_miss                                            (51.50%)
     0.820060746             16,052      LLC-loads                                                               (10.91%)
     0.820060746             14,757      LLC-load-misses                  #   91.93% of all LL-cache accesses    (18.79%)
     0.820060746         46,552,851      dTLB-loads                                                              (28.68%)
     0.820060746                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.57%)
     0.820060746                512      iTLB-load-misses                                                        (39.60%)
     0.820060746         44,918,604      branch-instructions                                                     (49.50%)
     0.820060746              7,501      branch-load-misses                                                      (59.40%)
     0.820060746         46,097,894      cpu-cycles                                                              (69.30%)
     0.820060746        198,846,687      instructions                     #    4.31  insn per cycle              (79.20%)
     0.830154584         44,779,956      L1-dcache-loads                                                         (52.44%)
     0.830154584             65,201      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.47%)
     0.830154584             14,480      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     0.830154584              1,648      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     0.830154584             15,800      LLC-loads                                                               (37.61%)
     0.830154584             14,341      LLC-load-misses                  #   90.77% of all LL-cache accesses    (39.63%)
     0.830154584         44,132,865      dTLB-loads                                                              (39.63%)
     0.830154584                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     0.830154584                439      iTLB-load-misses                                                        (39.63%)
     0.830154584         43,177,155      branch-instructions                                                     (49.54%)
     0.830154584              7,323      branch-load-misses                                                      (59.44%)
     0.830154584         44,837,128      cpu-cycles                                                              (62.41%)
     0.830154584        190,978,304      instructions                     #    4.26  insn per cycle              (62.42%)
     0.840245532         44,946,684      L1-dcache-loads                                                         (50.42%)
     0.840245532             65,881      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.48%)
     0.840245532             14,631      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     0.840245532              1,450      l2_rqsts.demand_data_rd_miss                                            (56.55%)
     0.840245532             16,283      LLC-loads                                                               (39.66%)
     0.840245532             15,242      LLC-load-misses                  #   93.61% of all LL-cache accesses    (39.66%)
     0.840245532         45,524,570      dTLB-loads                                                              (39.61%)
     0.840245532                128      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
     0.840245532                467      iTLB-load-misses                                                        (33.55%)
     0.840245532         43,692,625      branch-instructions                                                     (33.56%)
     0.840245532              7,513      branch-load-misses                                                      (33.57%)
     0.840245532         45,201,274      cpu-cycles                                                              (40.52%)
     0.840245532        193,798,349      instructions                     #    4.29  insn per cycle              (50.43%)
     0.850382623         46,442,060      L1-dcache-loads                                                         (55.40%)
     0.850382623             67,595      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (65.26%)
     0.850382623             15,032      l2_rqsts.demand_data_rd_hit                                             (75.12%)
     0.850382623              1,453      l2_rqsts.demand_data_rd_miss                                            (78.93%)
     0.850382623             16,649      LLC-loads                                                               (39.47%)
     0.850382623             15,582      LLC-load-misses                  #   93.59% of all LL-cache accesses    (34.76%)
     0.850382623         46,402,638      dTLB-loads                                                              (24.91%)
     0.850382623                 46      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.05%)
     0.850382623                490      iTLB-load-misses                                                        (11.22%)
     0.850382623         44,557,471      branch-instructions                                                     (21.09%)
     0.850382623              7,447      branch-load-misses                                                      (30.95%)
     0.850382623         46,059,624      cpu-cycles                                                              (40.81%)
     0.850382623        199,589,164      instructions                     #    4.33  insn per cycle              (50.68%)
     0.860509550         46,511,970      L1-dcache-loads                                                         (79.00%)
     0.860509550             66,780      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (79.00%)
     0.860509550             14,705      l2_rqsts.demand_data_rd_hit                                             (75.53%)
     0.860509550              1,423      l2_rqsts.demand_data_rd_miss                                            (65.66%)
     0.860509550             16,177      LLC-loads                                                               (16.31%)
     0.860509550             15,645      LLC-load-misses                  #   96.71% of all LL-cache accesses    (11.15%)
     0.860509550         46,576,525      dTLB-loads                                                              (14.57%)
     0.860509550                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.43%)
     0.860509550                475      iTLB-load-misses                                                        (34.30%)
     0.860509550         45,188,781      branch-instructions                                                     (44.16%)
     0.860509550              7,273      branch-load-misses                                                      (54.03%)
     0.860509550         46,232,825      cpu-cycles                                                              (63.90%)
     0.860509550        200,165,143      instructions                     #    4.33  insn per cycle              (73.78%)
     0.870653984         46,307,137      L1-dcache-loads                                                         (66.96%)
     0.870653984             66,695      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (57.11%)
     0.870653984             14,915      l2_rqsts.demand_data_rd_hit                                             (50.72%)
     0.870653984              1,589      l2_rqsts.demand_data_rd_miss                                            (50.72%)
     0.870653984             16,619      LLC-loads                                                               (23.15%)
     0.870653984             16,511      LLC-load-misses                  #   99.35% of all LL-cache accesses    (33.00%)
     0.870653984         46,372,046      dTLB-loads                                                              (39.43%)
     0.870653984                 76      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.43%)
     0.870653984                443      iTLB-load-misses                                                        (39.43%)
     0.870653984         44,907,636      branch-instructions                                                     (49.29%)
     0.870653984              7,429      branch-load-misses                                                      (59.15%)
     0.870653984         46,219,908      cpu-cycles                                                              (69.00%)
     0.870653984        199,005,239      instructions                     #    4.31  insn per cycle              (76.88%)
     0.880785170         46,447,265      L1-dcache-loads                                                         (50.65%)
     0.880785170             67,924      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.65%)
     0.880785170             14,816      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     0.880785170              1,563      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     0.880785170             16,082      LLC-loads                                                               (39.48%)
     0.880785170             15,071      LLC-load-misses                  #   93.71% of all LL-cache accesses    (39.45%)
     0.880785170         46,459,111      dTLB-loads                                                              (39.45%)
     0.880785170                 58      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     0.880785170                474      iTLB-load-misses                                                        (39.45%)
     0.880785170         45,003,199      branch-instructions                                                     (48.70%)
     0.880785170              7,579      branch-load-misses                                                      (48.71%)
     0.880785170         46,242,421      cpu-cycles                                                              (48.71%)
     0.880785170        199,565,874      instructions                     #    4.32  insn per cycle              (50.70%)
     0.890902828         46,254,320      L1-dcache-loads                                                         (50.58%)
     0.890902828             67,734      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.58%)
     0.890902828             14,948      l2_rqsts.demand_data_rd_hit                                             (60.03%)
     0.890902828              1,434      l2_rqsts.demand_data_rd_miss                                            (69.91%)
     0.890902828             15,877      LLC-loads                                                               (39.54%)
     0.890902828             14,813      LLC-load-misses                  #   93.30% of all LL-cache accesses    (39.57%)
     0.890902828         45,938,902      dTLB-loads                                                              (39.57%)
     0.890902828                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.13%)
     0.890902828                543      iTLB-load-misses                                                        (20.25%)
     0.890902828         43,924,447      branch-instructions                                                     (20.87%)
     0.890902828              7,227      branch-load-misses                                                      (30.76%)
     0.890902828         45,815,243      cpu-cycles                                                              (40.65%)
     0.890902828        198,294,282      instructions                     #    4.33  insn per cycle              (50.54%)
     0.901042897         46,324,965      L1-dcache-loads                                                         (68.63%)
     0.901042897             66,858      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (78.48%)
     0.901042897             14,972      l2_rqsts.demand_data_rd_hit                                             (78.91%)
     0.901042897              1,266      l2_rqsts.demand_data_rd_miss                                            (78.91%)
     0.901042897             16,866      LLC-loads                                                               (31.40%)
     0.901042897             15,622      LLC-load-misses                  #   92.62% of all LL-cache accesses    (21.55%)
     0.901042897         46,143,494      dTLB-loads                                                              (11.69%)
     0.901042897                159      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.25%)
     0.901042897                508      iTLB-load-misses                                                        (19.26%)
     0.901042897         45,266,574      branch-instructions                                                     (29.11%)
     0.901042897              7,326      branch-load-misses                                                      (38.97%)
     0.901042897         46,356,950      cpu-cycles                                                              (48.82%)
     0.901042897        199,164,504      instructions                     #    4.30  insn per cycle              (58.68%)
     0.911134580         46,076,711      L1-dcache-loads                                                         (79.27%)
     0.911134580             69,425      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (72.08%)
     0.911134580             16,287      l2_rqsts.demand_data_rd_hit                                             (62.17%)
     0.911134580              2,389      l2_rqsts.demand_data_rd_miss                                            (52.27%)
     0.911134580             16,568      LLC-loads                                                               (10.84%)
     0.911134580             14,611      LLC-load-misses                  #   88.19% of all LL-cache accesses    (17.99%)
     0.911134580         45,909,875      dTLB-loads                                                              (27.88%)
     0.911134580                 79      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.78%)
     0.911134580                476      iTLB-load-misses                                                        (39.63%)
     0.911134580         44,774,904      branch-instructions                                                     (49.54%)
     0.911134580              7,553      branch-load-misses                                                      (59.45%)
     0.911134580         45,916,869      cpu-cycles                                                              (69.36%)
     0.911134580        198,231,686      instructions                     #    4.32  insn per cycle              (79.27%)
     0.921263861         46,453,024      L1-dcache-loads                                                         (53.33%)
     0.921263861             67,594      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.64%)
     0.921263861             14,828      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     0.921263861              1,534      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     0.921263861             16,465      LLC-loads                                                               (36.75%)
     0.921263861             15,426      LLC-load-misses                  #   93.69% of all LL-cache accesses    (39.49%)
     0.921263861         46,484,011      dTLB-loads                                                              (39.49%)
     0.921263861                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     0.921263861                478      iTLB-load-misses                                                        (39.49%)
     0.921263861         45,041,761      branch-instructions                                                     (49.36%)
     0.921263861              7,544      branch-load-misses                                                      (59.24%)
     0.921263861         46,219,888      cpu-cycles                                                              (63.28%)
     0.921263861        199,893,980      instructions                     #    4.32  insn per cycle              (63.28%)
     0.931394640         46,451,657      L1-dcache-loads                                                         (50.65%)
     0.931394640             66,916      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.65%)
     0.931394640             14,951      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     0.931394640              1,365      l2_rqsts.demand_data_rd_miss                                            (55.22%)
     0.931394640             16,344      LLC-loads                                                               (39.49%)
     0.931394640             15,405      LLC-load-misses                  #   94.25% of all LL-cache accesses    (39.49%)
     0.931394640         46,542,602      dTLB-loads                                                              (39.49%)
     0.931394640                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     0.931394640                469      iTLB-load-misses                                                        (34.93%)
     0.931394640         45,089,320      branch-instructions                                                     (34.94%)
     0.931394640              7,486      branch-load-misses                                                      (34.94%)
     0.931394640         46,178,314      cpu-cycles                                                              (40.78%)
     0.931394640        199,622,788      instructions                     #    4.32  insn per cycle              (50.65%)
     0.941512458         46,269,132      L1-dcache-loads                                                         (54.03%)
     0.941512458             66,894      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (63.91%)
     0.941512458             15,043      l2_rqsts.demand_data_rd_hit                                             (73.79%)
     0.941512458              1,247      l2_rqsts.demand_data_rd_miss                                            (79.09%)
     0.941512458             16,328      LLC-loads                                                               (39.54%)
     0.941512458             15,309      LLC-load-misses                  #   93.76% of all LL-cache accesses    (36.11%)
     0.941512458         46,465,721      dTLB-loads                                                              (26.24%)
     0.941512458                 36      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.36%)
     0.941512458                488      iTLB-load-misses                                                        (11.05%)
     0.941512458         44,143,697      branch-instructions                                                     (20.93%)
     0.941512458              7,483      branch-load-misses                                                      (30.82%)
     0.941512458         45,836,373      cpu-cycles                                                              (40.70%)
     0.941512458        198,955,157      instructions                     #    4.34  insn per cycle              (50.58%)
     0.951639225         46,547,067      L1-dcache-loads                                                         (79.00%)
     0.951639225             69,267      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (79.00%)
     0.951639225             15,935      l2_rqsts.demand_data_rd_hit                                             (76.81%)
     0.951639225              1,988      l2_rqsts.demand_data_rd_miss                                            (66.94%)
     0.951639225             19,251      LLC-loads                                                               (17.59%)
     0.951639225             14,881      LLC-load-misses                  #   77.30% of all LL-cache accesses    (11.15%)
     0.951639225         45,847,307      dTLB-loads                                                              (13.28%)
     0.951639225                 99      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.15%)
     0.951639225                496      iTLB-load-misses                                                        (33.01%)
     0.951639225         44,987,236      branch-instructions                                                     (42.88%)
     0.951639225              7,393      branch-load-misses                                                      (52.75%)
     0.951639225         46,115,030      cpu-cycles                                                              (62.62%)
     0.951639225        199,686,870      instructions                     #    4.33  insn per cycle              (72.49%)
     0.961759698         46,351,828      L1-dcache-loads                                                         (68.16%)
     0.961759698             66,833      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (58.29%)
     0.961759698             14,922      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     0.961759698              1,573      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     0.961759698             16,765      LLC-loads                                                               (21.92%)
     0.961759698             15,266      LLC-load-misses                  #   91.06% of all LL-cache accesses    (31.79%)
     0.961759698         46,163,060      dTLB-loads                                                              (39.52%)
     0.961759698                 60      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     0.961759698                470      iTLB-load-misses                                                        (39.52%)
     0.961759698         44,700,724      branch-instructions                                                     (49.41%)
     0.961759698              7,377      branch-load-misses                                                      (59.29%)
     0.961759698         46,013,058      cpu-cycles                                                              (69.17%)
     0.961759698        198,912,438      instructions                     #    4.32  insn per cycle              (78.11%)
     0.971889085         44,066,125      L1-dcache-loads                                                         (50.64%)
     0.971889085             64,707      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.64%)
     0.971889085             14,953      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     0.971889085              1,469      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     0.971889085             16,175      LLC-loads                                                               (39.49%)
     0.971889085             15,323      LLC-load-misses                  #   94.73% of all LL-cache accesses    (39.49%)
     0.971889085         46,112,275      dTLB-loads                                                              (39.48%)
     0.971889085                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     0.971889085                425      iTLB-load-misses                                                        (39.49%)
     0.971889085         42,936,242      branch-instructions                                                     (49.36%)
     0.971889085              7,162      branch-load-misses                                                      (49.71%)
     0.971889085         44,163,503      cpu-cycles                                                              (49.71%)
     0.971889085        189,847,272      instructions                     #    4.30  insn per cycle              (50.65%)
     0.982007937         44,711,272      L1-dcache-loads                                                         (50.59%)
     0.982007937             67,236      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.58%)
     0.982007937             14,580      l2_rqsts.demand_data_rd_hit                                             (59.00%)
     0.982007937              1,761      l2_rqsts.demand_data_rd_miss                                            (68.87%)
     0.982007937             15,874      LLC-loads                                                               (39.53%)
     0.982007937             14,526      LLC-load-misses                  #   91.51% of all LL-cache accesses    (39.54%)
     0.982007937         45,579,483      dTLB-loads                                                              (39.54%)
     0.982007937                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.15%)
     0.982007937                573      iTLB-load-misses                                                        (21.27%)
     0.982007937         43,858,355      branch-instructions                                                     (21.28%)
     0.982007937              7,293      branch-load-misses                                                      (30.82%)
     0.982007937         44,872,939      cpu-cycles                                                              (40.71%)
     0.982007937        192,938,693      instructions                     #    4.30  insn per cycle              (50.59%)
     0.992102863         45,345,444      L1-dcache-loads                                                         (67.89%)
     0.992102863             65,697      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (77.79%)
     0.992102863             14,679      l2_rqsts.demand_data_rd_hit                                             (79.26%)
     0.992102863              1,410      l2_rqsts.demand_data_rd_miss                                            (79.26%)
     0.992102863             16,279      LLC-loads                                                               (32.13%)
     0.992102863             14,953      LLC-load-misses                  #   91.85% of all LL-cache accesses    (22.24%)
     0.992102863         44,771,102      dTLB-loads                                                              (12.34%)
     0.992102863                 92      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.85%)
     0.992102863                415      iTLB-load-misses                                                        (18.31%)
     0.992102863         44,381,439      branch-instructions                                                     (28.20%)
     0.992102863              7,511      branch-load-misses                                                      (38.10%)
     0.992102863         45,321,808      cpu-cycles                                                              (48.00%)
     0.992102863        195,609,678      instructions                     #    4.32  insn per cycle              (57.91%)
     1.002201870         45,294,130      L1-dcache-loads                                                         (79.23%)
     1.002201870             68,547      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (72.69%)
     1.002201870             14,897      l2_rqsts.demand_data_rd_hit                                             (62.80%)
     1.002201870              1,737      l2_rqsts.demand_data_rd_miss                                            (52.90%)
     1.002201870             15,967      LLC-loads                                                               (10.89%)
     1.002201870             14,848      LLC-load-misses                  #   92.99% of all LL-cache accesses    (17.38%)
     1.002201870         45,806,236      dTLB-loads                                                              (27.27%)
     1.002201870                 67      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.16%)
     1.002201870                398      iTLB-load-misses                                                        (39.61%)
     1.002201870         44,225,068      branch-instructions                                                     (49.51%)
     1.002201870              7,427      branch-load-misses                                                      (59.41%)
     1.002201870         45,451,057      cpu-cycles                                                              (69.31%)
     1.002201870        195,803,403      instructions                     #    4.31  insn per cycle              (79.21%)
     1.012329342         45,974,266      L1-dcache-loads                                                         (53.99%)
     1.012329342             66,709      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.63%)
     1.012329342             14,832      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     1.012329342              1,295      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     1.012329342             15,766      LLC-loads                                                               (36.09%)
     1.012329342             14,980      LLC-load-misses                  #   95.01% of all LL-cache accesses    (39.50%)
     1.012329342         45,955,246      dTLB-loads                                                              (39.50%)
     1.012329342                 50      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     1.012329342                417      iTLB-load-misses                                                        (39.50%)
     1.012329342         44,614,267      branch-instructions                                                     (49.37%)
     1.012329342              7,495      branch-load-misses                                                      (59.25%)
     1.012329342         45,893,312      cpu-cycles                                                              (63.94%)
     1.012329342        197,467,069      instructions                     #    4.30  insn per cycle              (63.94%)
     1.022458691         45,409,053      L1-dcache-loads                                                         (50.64%)
     1.022458691             66,147      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.64%)
     1.022458691             14,719      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     1.022458691              1,425      l2_rqsts.demand_data_rd_miss                                            (54.58%)
     1.022458691             16,142      LLC-loads                                                               (39.49%)
     1.022458691             14,946      LLC-load-misses                  #   92.59% of all LL-cache accesses    (39.49%)
     1.022458691         45,458,740      dTLB-loads                                                              (39.49%)
     1.022458691                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     1.022458691                449      iTLB-load-misses                                                        (35.57%)
     1.022458691         43,349,626      branch-instructions                                                     (35.57%)
     1.022458691              7,380      branch-load-misses                                                      (35.58%)
     1.022458691         46,343,077      cpu-cycles                                                              (40.77%)
     1.022458691        194,363,787      instructions                     #    4.19  insn per cycle              (50.64%)
     1.032594847         43,917,944      L1-dcache-loads                                                         (53.30%)
     1.032594847             63,477      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (63.16%)
     1.032594847             14,031      l2_rqsts.demand_data_rd_hit                                             (73.02%)
     1.032594847              1,243      l2_rqsts.demand_data_rd_miss                                            (78.94%)
     1.032594847             15,631      LLC-loads                                                               (39.47%)
     1.032594847             14,633      LLC-load-misses                  #   93.62% of all LL-cache accesses    (36.86%)
     1.032594847         44,537,994      dTLB-loads                                                              (27.00%)
     1.032594847                 40      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.15%)
     1.032594847                481      iTLB-load-misses                                                        (11.22%)
     1.032594847         42,639,062      branch-instructions                                                     (21.08%)
     1.032594847              7,093      branch-load-misses                                                      (30.94%)
     1.032594847         45,971,285      cpu-cycles                                                              (40.81%)
     1.032594847        189,360,877      instructions                     #    4.12  insn per cycle              (50.67%)
     1.042714553         43,807,829      L1-dcache-loads                                                         (79.05%)
     1.042714553             65,974      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (79.05%)
     1.042714553             15,540      l2_rqsts.demand_data_rd_hit                                             (77.61%)
     1.042714553              1,743      l2_rqsts.demand_data_rd_miss                                            (67.74%)
     1.042714553             16,486      LLC-loads                                                               (18.34%)
     1.042714553             13,543      LLC-load-misses                  #   82.15% of all LL-cache accesses    (11.08%)
     1.042714553         42,549,862      dTLB-loads                                                              (12.48%)
     1.042714553                 44      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.35%)
     1.042714553                431      iTLB-load-misses                                                        (32.22%)
     1.042714553         42,643,504      branch-instructions                                                     (42.10%)
     1.042714553              7,305      branch-load-misses                                                      (51.97%)
     1.042714553         45,861,230      cpu-cycles                                                              (61.85%)
     1.042714553        189,166,167      instructions                     #    4.12  insn per cycle              (71.73%)
     1.052832301         44,406,694      L1-dcache-loads                                                         (68.90%)
     1.052832301             64,353      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (59.02%)
     1.052832301             14,775      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     1.052832301              1,369      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     1.052832301             15,858      LLC-loads                                                               (21.18%)
     1.052832301             14,854      LLC-load-misses                  #   93.67% of all LL-cache accesses    (31.06%)
     1.052832301         44,080,172      dTLB-loads                                                              (39.53%)
     1.052832301                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     1.052832301                455      iTLB-load-misses                                                        (39.54%)
     1.052832301         43,045,434      branch-instructions                                                     (49.42%)
     1.052832301              7,173      branch-load-misses                                                      (59.30%)
     1.052832301         46,286,798      cpu-cycles                                                              (69.18%)
     1.052832301        190,877,137      instructions                     #    4.12  insn per cycle              (78.85%)
#           time             counts unit events
     1.062976202         44,529,123      L1-dcache-loads                                                         (50.71%)
     1.062976202             64,949      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.71%)
     1.062976202             14,458      l2_rqsts.demand_data_rd_hit                                             (50.71%)
     1.062976202              1,400      l2_rqsts.demand_data_rd_miss                                            (50.71%)
     1.062976202             15,649      LLC-loads                                                               (39.43%)
     1.062976202             14,936      LLC-load-misses                  #   95.44% of all LL-cache accesses    (39.43%)
     1.062976202         44,755,820      dTLB-loads                                                              (39.43%)
     1.062976202                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.43%)
     1.062976202                415      iTLB-load-misses                                                        (39.43%)
     1.062976202         43,346,239      branch-instructions                                                     (49.29%)
     1.062976202              7,160      branch-load-misses                                                      (50.49%)
     1.062976202         46,317,731      cpu-cycles                                                              (50.49%)
     1.062976202        191,792,966      instructions                     #    4.14  insn per cycle              (50.72%)
     1.073078113         44,630,629      L1-dcache-loads                                                         (50.50%)
     1.073078113             64,042      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.50%)
     1.073078113             14,306      l2_rqsts.demand_data_rd_hit                                             (58.23%)
     1.073078113              1,194      l2_rqsts.demand_data_rd_miss                                            (68.13%)
     1.073078113             16,182      LLC-loads                                                               (39.60%)
     1.073078113             15,051      LLC-load-misses                  #   93.01% of all LL-cache accesses    (39.60%)
     1.073078113         46,167,874      dTLB-loads                                                              (39.60%)
     1.073078113                 62      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.89%)
     1.073078113                454      iTLB-load-misses                                                        (22.00%)
     1.073078113         43,985,275      branch-instructions                                                     (22.01%)
     1.073078113              7,209      branch-load-misses                                                      (30.71%)
     1.073078113         45,654,219      cpu-cycles                                                              (40.61%)
     1.073078113        192,614,967      instructions                     #    4.22  insn per cycle              (50.50%)
     1.083210175         46,562,907      L1-dcache-loads                                                         (66.95%)
     1.083210175             67,095      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (76.81%)
     1.083210175             15,076      l2_rqsts.demand_data_rd_hit                                             (78.97%)
     1.083210175              1,296      l2_rqsts.demand_data_rd_miss                                            (78.97%)
     1.083210175             16,159      LLC-loads                                                               (33.08%)
     1.083210175             15,482      LLC-load-misses                  #   95.81% of all LL-cache accesses    (23.21%)
     1.083210175         46,911,892      dTLB-loads                                                              (13.35%)
     1.083210175                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.18%)
     1.083210175                501      iTLB-load-misses                                                        (17.55%)
     1.083210175         44,823,796      branch-instructions                                                     (27.41%)
     1.083210175              7,386      branch-load-misses                                                      (37.27%)
     1.083210175         46,122,095      cpu-cycles                                                              (47.14%)
     1.083210175        200,090,128      instructions                     #    4.34  insn per cycle              (57.00%)
     1.093335181         46,562,501      L1-dcache-loads                                                         (79.01%)
     1.093335181             70,267      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (73.82%)
     1.093335181             15,175      l2_rqsts.demand_data_rd_hit                                             (63.95%)
     1.093335181              1,177      l2_rqsts.demand_data_rd_miss                                            (54.08%)
     1.093335181             17,472      LLC-loads                                                               (11.13%)
     1.093335181             16,228      LLC-load-misses                  #   92.88% of all LL-cache accesses    (16.27%)
     1.093335181         46,689,039      dTLB-loads                                                              (26.14%)
     1.093335181                 97      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.01%)
     1.093335181                445      iTLB-load-misses                                                        (39.51%)
     1.093335181         45,086,214      branch-instructions                                                     (49.38%)
     1.093335181              7,431      branch-load-misses                                                      (59.26%)
     1.093335181         46,320,989      cpu-cycles                                                              (69.13%)
     1.093335181        200,478,030      instructions                     #    4.33  insn per cycle              (79.01%)
     1.103450842         45,521,259      L1-dcache-loads                                                         (55.25%)
     1.103450842             65,612      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.58%)
     1.103450842             14,404      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     1.103450842              1,532      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     1.103450842             16,670      LLC-loads                                                               (34.82%)
     1.103450842             15,409      LLC-load-misses                  #   92.44% of all LL-cache accesses    (39.54%)
     1.103450842         46,200,230      dTLB-loads                                                              (39.54%)
     1.103450842                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     1.103450842                424      iTLB-load-misses                                                        (39.54%)
     1.103450842         44,422,405      branch-instructions                                                     (49.43%)
     1.103450842              7,416      branch-load-misses                                                      (59.32%)
     1.103450842         45,917,135      cpu-cycles                                                              (65.21%)
     1.103450842        196,198,640      instructions                     #    4.27  insn per cycle              (65.21%)
     1.113569258         45,285,310      L1-dcache-loads                                                         (50.63%)
     1.113569258             65,667      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.63%)
     1.113569258             14,276      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     1.113569258              1,341      l2_rqsts.demand_data_rd_miss                                            (53.39%)
     1.113569258             15,942      LLC-loads                                                               (39.50%)
     1.113569258             14,686      LLC-load-misses                  #   92.12% of all LL-cache accesses    (39.50%)
     1.113569258         44,999,790      dTLB-loads                                                              (39.50%)
     1.113569258                 81      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     1.113569258                454      iTLB-load-misses                                                        (36.76%)
     1.113569258         44,257,199      branch-instructions                                                     (36.77%)
     1.113569258              7,355      branch-load-misses                                                      (36.77%)
     1.113569258         45,393,429      cpu-cycles                                                              (40.77%)
     1.113569258        194,727,226      instructions                     #    4.29  insn per cycle              (50.64%)
     1.123711779         46,423,204      L1-dcache-loads                                                         (52.13%)
     1.123711779             67,391      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (61.99%)
     1.123711779             15,030      l2_rqsts.demand_data_rd_hit                                             (71.85%)
     1.123711779              1,309      l2_rqsts.demand_data_rd_miss                                            (78.96%)
     1.123711779             16,594      LLC-loads                                                               (39.48%)
     1.123711779             15,496      LLC-load-misses                  #   93.38% of all LL-cache accesses    (38.04%)
     1.123711779         46,919,713      dTLB-loads                                                              (28.17%)
     1.123711779                 38      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.32%)
     1.123711779                428      iTLB-load-misses                                                        (11.19%)
     1.123711779         45,102,718      branch-instructions                                                     (21.06%)
     1.123711779              7,860      branch-load-misses                                                      (30.93%)
     1.123711779         46,306,532      cpu-cycles                                                              (40.79%)
     1.123711779        200,511,462      instructions                     #    4.33  insn per cycle              (50.66%)
     1.133843885         46,683,048      L1-dcache-loads                                                         (78.96%)
     1.133843885             70,131      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.96%)
     1.133843885             16,821      l2_rqsts.demand_data_rd_hit                                             (78.80%)
     1.133843885              1,793      l2_rqsts.demand_data_rd_miss                                            (68.93%)
     1.133843885             17,036      LLC-loads                                                               (19.60%)
     1.133843885             15,680      LLC-load-misses                  #   92.04% of all LL-cache accesses    (11.19%)
     1.133843885         46,432,907      dTLB-loads                                                              (11.30%)
     1.133843885                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.16%)
     1.133843885                399      iTLB-load-misses                                                        (31.02%)
     1.133843885         45,287,588      branch-instructions                                                     (40.88%)
     1.133843885              7,560      branch-load-misses                                                      (50.75%)
     1.133843885         46,342,256      cpu-cycles                                                              (60.62%)
     1.133843885        200,821,572      instructions                     #    4.33  insn per cycle              (70.49%)
     1.143982507         46,614,483      L1-dcache-loads                                                         (70.24%)
     1.143982507             68,096      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (60.38%)
     1.143982507             13,980      l2_rqsts.demand_data_rd_hit                                             (50.69%)
     1.143982507              2,227      l2_rqsts.demand_data_rd_miss                                            (50.69%)
     1.143982507             16,316      LLC-loads                                                               (19.86%)
     1.143982507             15,146      LLC-load-misses                  #   92.83% of all LL-cache accesses    (29.72%)
     1.143982507         45,943,742      dTLB-loads                                                              (39.45%)
     1.143982507                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     1.143982507                468      iTLB-load-misses                                                        (39.45%)
     1.143982507         45,193,413      branch-instructions                                                     (49.32%)
     1.143982507              7,396      branch-load-misses                                                      (59.18%)
     1.143982507         46,382,214      cpu-cycles                                                              (69.04%)
     1.143982507        200,456,294      instructions                     #    4.32  insn per cycle              (78.91%)
     1.154107599         46,620,681      L1-dcache-loads                                                         (50.62%)
     1.154107599             67,599      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.62%)
     1.154107599             12,677      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     1.154107599              2,696      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     1.154107599             19,253      LLC-loads                                                               (39.51%)
     1.154107599             17,603      LLC-load-misses                  #   91.43% of all LL-cache accesses    (39.50%)
     1.154107599         46,552,775      dTLB-loads                                                              (39.50%)
     1.154107599                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     1.154107599                501      iTLB-load-misses                                                        (39.51%)
     1.154107599         45,202,389      branch-instructions                                                     (49.38%)
     1.154107599              7,230      branch-load-misses                                                      (51.88%)
     1.154107599         46,304,548      cpu-cycles                                                              (51.88%)
     1.154107599        200,334,660      instructions                     #    4.33  insn per cycle              (51.89%)
     1.164230532         45,394,656      L1-dcache-loads                                                         (50.61%)
     1.164230532             64,743      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.61%)
     1.164230532             14,165      l2_rqsts.demand_data_rd_hit                                             (56.81%)
     1.164230532              1,457      l2_rqsts.demand_data_rd_miss                                            (66.69%)
     1.164230532             15,907      LLC-loads                                                               (39.52%)
     1.164230532             15,012      LLC-load-misses                  #   94.37% of all LL-cache accesses    (39.51%)
     1.164230532         46,009,484      dTLB-loads                                                              (39.52%)
     1.164230532                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.33%)
     1.164230532                473      iTLB-load-misses                                                        (23.46%)
     1.164230532         44,751,291      branch-instructions                                                     (23.47%)
     1.164230532              7,177      branch-load-misses                                                      (30.88%)
     1.164230532         45,360,930      cpu-cycles                                                              (40.75%)
     1.164230532        196,157,296      instructions                     #    4.32  insn per cycle              (50.62%)
     1.174354482         44,991,532      L1-dcache-loads                                                         (65.50%)
     1.174354482             65,632      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (75.37%)
     1.174354482             15,111      l2_rqsts.demand_data_rd_hit                                             (79.04%)
     1.174354482              1,349      l2_rqsts.demand_data_rd_miss                                            (79.04%)
     1.174354482             16,047      LLC-loads                                                               (34.53%)
     1.174354482             14,765      LLC-load-misses                  #   92.01% of all LL-cache accesses    (24.66%)
     1.174354482         45,249,909      dTLB-loads                                                              (14.79%)
     1.174354482                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.10%)
     1.174354482                492      iTLB-load-misses                                                        (16.05%)
     1.174354482         44,166,476      branch-instructions                                                     (25.92%)
     1.174354482              7,521      branch-load-misses                                                      (35.78%)
     1.174354482         45,265,782      cpu-cycles                                                              (45.65%)
     1.174354482        194,706,290      instructions                     #    4.30  insn per cycle              (55.53%)
     1.184465766         45,346,039      L1-dcache-loads                                                         (79.06%)
     1.184465766             65,764      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (75.23%)
     1.184465766             14,547      l2_rqsts.demand_data_rd_hit                                             (65.35%)
     1.184465766              1,530      l2_rqsts.demand_data_rd_miss                                            (55.48%)
     1.184465766             16,603      LLC-loads                                                               (11.07%)
     1.184465766             15,891      LLC-load-misses                  #   95.71% of all LL-cache accesses    (14.86%)
     1.184465766         44,958,794      dTLB-loads                                                              (24.73%)
     1.184465766                 92      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.61%)
     1.184465766                450      iTLB-load-misses                                                        (39.53%)
     1.184465766         43,850,244      branch-instructions                                                     (49.41%)
     1.184465766              7,261      branch-load-misses                                                      (59.30%)
     1.184465766         45,324,736      cpu-cycles                                                              (69.19%)
     1.184465766        194,948,347      instructions                     #    4.30  insn per cycle              (79.07%)
     1.194593264         43,472,084      L1-dcache-loads                                                         (56.55%)
     1.194593264             63,993      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.60%)
     1.194593264             15,026      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     1.194593264              2,208      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     1.194593264             16,786      LLC-loads                                                               (33.44%)
     1.194593264             14,433      LLC-load-misses                  #   85.98% of all LL-cache accesses    (39.60%)
     1.194593264         43,589,964      dTLB-loads                                                              (39.52%)
     1.194593264                 40      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     1.194593264                450      iTLB-load-misses                                                        (39.52%)
     1.194593264         42,867,131      branch-instructions                                                     (49.40%)
     1.194593264              6,961      branch-load-misses                                                      (59.28%)
     1.194593264         44,191,315      cpu-cycles                                                              (66.59%)
     1.194593264        187,872,691      instructions                     #    4.25  insn per cycle              (66.59%)
     1.204714476         45,043,639      L1-dcache-loads                                                         (50.60%)
     1.204714476             64,700      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.60%)
     1.204714476             14,591      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     1.204714476              1,703      l2_rqsts.demand_data_rd_miss                                            (52.01%)
     1.204714476             15,764      LLC-loads                                                               (39.52%)
     1.204714476             14,775      LLC-load-misses                  #   93.73% of all LL-cache accesses    (39.53%)
     1.204714476         44,786,503      dTLB-loads                                                              (39.52%)
     1.204714476                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     1.204714476                511      iTLB-load-misses                                                        (38.13%)
     1.204714476         44,070,168      branch-instructions                                                     (38.14%)
     1.204714476              7,618      branch-load-misses                                                      (38.14%)
     1.204714476         45,829,781      cpu-cycles                                                              (40.73%)
     1.204714476        194,601,805      instructions                     #    4.25  insn per cycle              (50.60%)
     1.214846916         46,022,495      L1-dcache-loads                                                         (50.79%)
     1.214846916             66,460      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (60.66%)
     1.214846916             14,938      l2_rqsts.demand_data_rd_hit                                             (70.52%)
     1.214846916              1,258      l2_rqsts.demand_data_rd_miss                                            (78.97%)
     1.214846916             16,078      LLC-loads                                                               (39.49%)
     1.214846916             14,601      LLC-load-misses                  #   90.81% of all LL-cache accesses    (39.37%)
     1.214846916         45,410,660      dTLB-loads                                                              (29.50%)
     1.214846916                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.64%)
     1.214846916                572      iTLB-load-misses                                                        (11.18%)
     1.214846916         43,767,731      branch-instructions                                                     (21.04%)
     1.214846916              7,074      branch-load-misses                                                      (30.91%)
     1.214846916         46,086,042      cpu-cycles                                                              (40.78%)
     1.214846916        196,350,793      instructions                     #    4.26  insn per cycle              (50.65%)
     1.224980901         43,714,269      L1-dcache-loads                                                         (78.94%)
     1.224980901             66,770      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.94%)
     1.224980901             16,657      l2_rqsts.demand_data_rd_hit                                             (78.94%)
     1.224980901              1,837      l2_rqsts.demand_data_rd_miss                                            (70.27%)
     1.224980901             16,523      LLC-loads                                                               (20.94%)
     1.224980901             15,361      LLC-load-misses                  #   92.97% of all LL-cache accesses    (11.20%)
     1.224980901         44,029,741      dTLB-loads                                                              (11.20%)
     1.224980901                 60      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.83%)
     1.224980901                542      iTLB-load-misses                                                        (29.69%)
     1.224980901         42,852,020      branch-instructions                                                     (39.55%)
     1.224980901              7,036      branch-load-misses                                                      (49.41%)
     1.224980901         45,873,973      cpu-cycles                                                              (59.28%)
     1.224980901        188,721,571      instructions                     #    4.11  insn per cycle              (69.14%)
     1.235071917         43,290,715      L1-dcache-loads                                                         (71.45%)
     1.235071917             63,578      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (61.55%)
     1.235071917             14,310      l2_rqsts.demand_data_rd_hit                                             (51.65%)
     1.235071917              1,383      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     1.235071917             15,453      LLC-loads                                                               (18.60%)
     1.235071917             14,826      LLC-load-misses                  #   95.94% of all LL-cache accesses    (28.50%)
     1.235071917         43,496,194      dTLB-loads                                                              (38.41%)
     1.235071917                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     1.235071917                499      iTLB-load-misses                                                        (39.64%)
     1.235071917         42,760,363      branch-instructions                                                     (49.55%)
     1.235071917              7,011      branch-load-misses                                                      (59.46%)
     1.235071917         45,881,065      cpu-cycles                                                              (69.37%)
     1.235071917        188,751,554      instructions                     #    4.11  insn per cycle              (79.28%)
     1.245203403         45,155,458      L1-dcache-loads                                                         (50.65%)
     1.245203403             65,335      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.65%)
     1.245203403             14,491      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     1.245203403              1,324      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     1.245203403             16,201      LLC-loads                                                               (39.48%)
     1.245203403             15,042      LLC-load-misses                  #   92.85% of all LL-cache accesses    (39.48%)
     1.245203403         43,999,310      dTLB-loads                                                              (39.48%)
     1.245203403                 48      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     1.245203403                498      iTLB-load-misses                                                        (39.48%)
     1.245203403         44,694,741      branch-instructions                                                     (49.35%)
     1.245203403              7,080      branch-load-misses                                                      (52.79%)
     1.245203403         46,067,234      cpu-cycles                                                              (52.80%)
     1.245203403        197,302,755      instructions                     #    4.28  insn per cycle              (52.80%)
     1.255330703         45,305,060      L1-dcache-loads                                                         (50.63%)
     1.255330703             66,832      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.63%)
     1.255330703             15,201      l2_rqsts.demand_data_rd_hit                                             (55.84%)
     1.255330703              1,256      l2_rqsts.demand_data_rd_miss                                            (65.71%)
     1.255330703             16,734      LLC-loads                                                               (39.50%)
     1.255330703             15,672      LLC-load-misses                  #   93.65% of all LL-cache accesses    (39.50%)
     1.255330703         45,414,790      dTLB-loads                                                              (39.50%)
     1.255330703                437      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.30%)
     1.255330703                491      iTLB-load-misses                                                        (24.44%)
     1.255330703         44,671,444      branch-instructions                                                     (24.44%)
     1.255330703              6,983      branch-load-misses                                                      (30.89%)
     1.255330703         45,997,423      cpu-cycles                                                              (40.76%)
     1.255330703        196,836,208      instructions                     #    4.28  insn per cycle              (50.63%)
     1.265463602         44,290,978      L1-dcache-loads                                                         (64.45%)
     1.265463602             64,137      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (74.31%)
     1.265463602             14,663      l2_rqsts.demand_data_rd_hit                                             (78.96%)
     1.265463602              1,275      l2_rqsts.demand_data_rd_miss                                            (78.96%)
     1.265463602             15,832      LLC-loads                                                               (35.57%)
     1.265463602             15,334      LLC-load-misses                  #   96.85% of all LL-cache accesses    (25.71%)
     1.265463602         44,093,973      dTLB-loads                                                              (15.85%)
     1.265463602                125      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.19%)
     1.265463602                484      iTLB-load-misses                                                        (15.05%)
     1.265463602         43,904,469      branch-instructions                                                     (24.91%)
     1.265463602              6,852      branch-load-misses                                                      (34.77%)
     1.265463602         45,777,972      cpu-cycles                                                              (44.64%)
     1.265463602        192,645,656      instructions                     #    4.21  insn per cycle              (54.50%)
     1.275588295         43,646,333      L1-dcache-loads                                                         (79.01%)
     1.275588295             67,234      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (76.32%)
     1.275588295             16,938      l2_rqsts.demand_data_rd_hit                                             (66.45%)
     1.275588295              1,412      l2_rqsts.demand_data_rd_miss                                            (56.58%)
     1.275588295             17,070      LLC-loads                                                               (11.13%)
     1.275588295             15,467      LLC-load-misses                  #   90.61% of all LL-cache accesses    (13.77%)
     1.275588295         43,326,851      dTLB-loads                                                              (23.64%)
     1.275588295                 38      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.51%)
     1.275588295                478      iTLB-load-misses                                                        (39.51%)
     1.275588295         42,888,578      branch-instructions                                                     (49.38%)
     1.275588295              6,885      branch-load-misses                                                      (59.26%)
     1.275588295         46,032,528      cpu-cycles                                                              (69.14%)
     1.275588295        189,692,331      instructions                     #    4.12  insn per cycle              (79.01%)
     1.285715274         43,966,269      L1-dcache-loads                                                         (57.80%)
     1.285715274             64,390      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.63%)
     1.285715274             14,803      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     1.285715274              1,137      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     1.285715274             16,029      LLC-loads                                                               (32.28%)
     1.285715274             15,241      LLC-load-misses                  #   95.08% of all LL-cache accesses    (39.50%)
     1.285715274         43,937,345      dTLB-loads                                                              (39.50%)
     1.285715274                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     1.285715274                508      iTLB-load-misses                                                        (39.50%)
     1.285715274         43,203,130      branch-instructions                                                     (49.37%)
     1.285715274              6,908      branch-load-misses                                                      (59.25%)
     1.285715274         46,328,815      cpu-cycles                                                              (67.75%)
     1.285715274        190,954,989      instructions                     #    4.12  insn per cycle              (67.75%)
     1.295844540         44,445,687      L1-dcache-loads                                                         (50.62%)
     1.295844540             65,443      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.62%)
     1.295844540             14,803      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     1.295844540              1,578      l2_rqsts.demand_data_rd_miss                                            (50.75%)
     1.295844540             15,930      LLC-loads                                                               (39.50%)
     1.295844540             14,957      LLC-load-misses                  #   93.89% of all LL-cache accesses    (39.50%)
     1.295844540         43,973,693      dTLB-loads                                                              (39.51%)
     1.295844540                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     1.295844540                568      iTLB-load-misses                                                        (39.39%)
     1.295844540         44,216,131      branch-instructions                                                     (39.40%)
     1.295844540              7,278      branch-load-misses                                                      (39.40%)
     1.295844540         46,331,953      cpu-cycles                                                              (40.79%)
     1.295844540        193,880,227      instructions                     #    4.18  insn per cycle              (50.63%)
     1.305981684         45,672,626      L1-dcache-loads                                                         (50.68%)
     1.305981684             67,400      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (59.34%)
     1.305981684             15,245      l2_rqsts.demand_data_rd_hit                                             (69.20%)
     1.305981684              1,406      l2_rqsts.demand_data_rd_miss                                            (78.93%)
     1.305981684             17,542      LLC-loads                                                               (39.46%)
     1.305981684             16,377      LLC-load-misses                  #   93.36% of all LL-cache accesses    (39.46%)
     1.305981684         45,887,118      dTLB-loads                                                              (30.82%)
     1.305981684                 62      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.96%)
     1.305981684                463      iTLB-load-misses                                                        (11.22%)
     1.305981684         44,762,198      branch-instructions                                                     (21.09%)
     1.305981684              7,405      branch-load-misses                                                      (30.95%)
     1.305981684         46,205,309      cpu-cycles                                                              (40.81%)
     1.305981684        198,920,260      instructions                     #    4.31  insn per cycle              (50.68%)
     1.316114809         45,836,688      L1-dcache-loads                                                         (77.76%)
     1.316114809             67,542      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.95%)
     1.316114809             15,607      l2_rqsts.demand_data_rd_hit                                             (78.96%)
     1.316114809              1,213      l2_rqsts.demand_data_rd_miss                                            (71.60%)
     1.316114809             17,238      LLC-loads                                                               (22.26%)
     1.316114809             16,538      LLC-load-misses                  #   95.94% of all LL-cache accesses    (12.41%)
     1.316114809         45,568,761      dTLB-loads                                                              (11.20%)
     1.316114809                 81      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.50%)
     1.316114809                458      iTLB-load-misses                                                        (28.36%)
     1.316114809         45,057,866      branch-instructions                                                     (38.22%)
     1.316114809              7,074      branch-load-misses                                                      (48.09%)
     1.316114809         46,249,545      cpu-cycles                                                              (57.95%)
     1.316114809        199,066,914      instructions                     #    4.30  insn per cycle              (67.82%)
#           time             counts unit events
     1.326237301         45,691,999      L1-dcache-loads                                                         (72.86%)
     1.326237301             67,734      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (63.00%)
     1.326237301             15,843      l2_rqsts.demand_data_rd_hit                                             (53.13%)
     1.326237301              1,940      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     1.326237301             18,097      LLC-loads                                                               (17.22%)
     1.326237301             16,738      LLC-load-misses                  #   92.49% of all LL-cache accesses    (27.09%)
     1.326237301         45,661,757      dTLB-loads                                                              (36.96%)
     1.326237301                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     1.326237301                480      iTLB-load-misses                                                        (39.52%)
     1.326237301         44,921,629      branch-instructions                                                     (49.40%)
     1.326237301              7,390      branch-load-misses                                                      (59.27%)
     1.326237301         46,307,628      cpu-cycles                                                              (69.15%)
     1.326237301        198,672,104      instructions                     #    4.29  insn per cycle              (79.03%)
     1.336361750         45,005,148      L1-dcache-loads                                                         (50.62%)
     1.336361750             66,453      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.62%)
     1.336361750             14,876      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     1.336361750              1,301      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     1.336361750             16,808      LLC-loads                                                               (39.50%)
     1.336361750             16,207      LLC-load-misses                  #   96.42% of all LL-cache accesses    (39.51%)
     1.336361750         45,923,695      dTLB-loads                                                              (39.51%)
     1.336361750                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     1.336361750                488      iTLB-load-misses                                                        (39.51%)
     1.336361750         44,663,175      branch-instructions                                                     (49.38%)
     1.336361750              7,269      branch-load-misses                                                      (54.39%)
     1.336361750         45,683,045      cpu-cycles                                                              (54.40%)
     1.336361750        195,898,576      instructions                     #    4.29  insn per cycle              (54.41%)
     1.346496474         43,844,605      L1-dcache-loads                                                         (50.66%)
     1.346496474             66,419      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.66%)
     1.346496474             15,680      l2_rqsts.demand_data_rd_hit                                             (54.24%)
     1.346496474              1,446      l2_rqsts.demand_data_rd_miss                                            (64.10%)
     1.346496474             16,410      LLC-loads                                                               (39.48%)
     1.346496474             15,417      LLC-load-misses                  #   93.95% of all LL-cache accesses    (39.48%)
     1.346496474         44,697,616      dTLB-loads                                                              (39.48%)
     1.346496474                 64      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.92%)
     1.346496474                460      iTLB-load-misses                                                        (26.05%)
     1.346496474         45,070,063      branch-instructions                                                     (26.06%)
     1.346496474              6,981      branch-load-misses                                                      (30.94%)
     1.346496474         45,076,666      cpu-cycles                                                              (40.80%)
     1.346496474        190,973,682      instructions                     #    4.24  insn per cycle              (50.67%)
     1.356615235         45,425,806      L1-dcache-loads                                                         (62.90%)
     1.356615235             66,729      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (72.78%)
     1.356615235             15,290      l2_rqsts.demand_data_rd_hit                                             (79.07%)
     1.356615235              1,240      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     1.356615235             16,688      LLC-loads                                                               (37.12%)
     1.356615235             15,781      LLC-load-misses                  #   94.56% of all LL-cache accesses    (27.25%)
     1.356615235         45,030,017      dTLB-loads                                                              (17.37%)
     1.356615235                 45      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.07%)
     1.356615235                454      iTLB-load-misses                                                        (13.44%)
     1.356615235         44,519,441      branch-instructions                                                     (23.31%)
     1.356615235              7,238      branch-load-misses                                                      (33.19%)
     1.356615235         45,760,993      cpu-cycles                                                              (43.06%)
     1.356615235        197,105,096      instructions                     #    4.31  insn per cycle              (52.94%)
     1.366717676         43,885,806      L1-dcache-loads                                                         (79.11%)
     1.366717676             67,364      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (77.80%)
     1.366717676             17,081      l2_rqsts.demand_data_rd_hit                                             (67.92%)
     1.366717676              1,816      l2_rqsts.demand_data_rd_miss                                            (58.04%)
     1.366717676             14,727      LLC-loads                                                               (11.02%)
     1.366717676             14,812      LLC-load-misses                  #  100.58% of all LL-cache accesses    (12.29%)
     1.366717676         44,537,590      dTLB-loads                                                              (22.16%)
     1.366717676                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.04%)
     1.366717676                493      iTLB-load-misses                                                        (39.55%)
     1.366717676         43,840,058      branch-instructions                                                     (49.44%)
     1.366717676              7,069      branch-load-misses                                                      (59.32%)
     1.366717676         45,123,417      cpu-cycles                                                              (69.21%)
     1.366717676        193,786,796      instructions                     #    4.29  insn per cycle              (79.10%)
     1.376849629         45,433,536      L1-dcache-loads                                                         (59.17%)
     1.376849629             68,472      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.60%)
     1.376849629             15,103      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     1.376849629              1,670      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     1.376849629             16,898      LLC-loads                                                               (30.91%)
     1.376849629             15,665      LLC-load-misses                  #   92.70% of all LL-cache accesses    (39.52%)
     1.376849629         44,947,333      dTLB-loads                                                              (39.52%)
     1.376849629                169      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     1.376849629                559      iTLB-load-misses                                                        (39.53%)
     1.376849629         44,732,847      branch-instructions                                                     (49.40%)
     1.376849629              7,151      branch-load-misses                                                      (59.29%)
     1.376849629         46,012,449      cpu-cycles                                                              (69.12%)
     1.376849629        197,758,562      instructions                     #    4.30  insn per cycle              (69.12%)
     1.386985272         45,719,991      L1-dcache-loads                                                         (50.67%)
     1.386985272             67,498      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.67%)
     1.386985272             15,393      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     1.386985272              1,545      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     1.386985272             17,233      LLC-loads                                                               (39.46%)
     1.386985272             16,130      LLC-load-misses                  #   93.60% of all LL-cache accesses    (39.47%)
     1.386985272         45,772,827      dTLB-loads                                                              (39.47%)
     1.386985272                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     1.386985272                463      iTLB-load-misses                                                        (39.46%)
     1.386985272         45,083,559      branch-instructions                                                     (40.75%)
     1.386985272              7,073      branch-load-misses                                                      (40.76%)
     1.386985272         46,154,222      cpu-cycles                                                              (40.81%)
     1.386985272        198,612,143      instructions                     #    4.30  insn per cycle              (50.68%)
     1.397084463         45,601,176      L1-dcache-loads                                                         (50.49%)
     1.397084463             67,278      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (58.17%)
     1.397084463             15,160      l2_rqsts.demand_data_rd_hit                                             (68.07%)
     1.397084463              1,426      l2_rqsts.demand_data_rd_miss                                            (77.96%)
     1.397084463             16,836      LLC-loads                                                               (39.62%)
     1.397084463             15,912      LLC-load-misses                  #   94.51% of all LL-cache accesses    (39.62%)
     1.397084463         45,323,986      dTLB-loads                                                              (31.95%)
     1.397084463                 36      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.06%)
     1.397084463                616      iTLB-load-misses                                                        (12.16%)
     1.397084463         44,997,835      branch-instructions                                                     (20.79%)
     1.397084463              7,286      branch-load-misses                                                      (30.69%)
     1.397084463         46,016,847      cpu-cycles                                                              (40.59%)
     1.397084463        198,053,461      instructions                     #    4.30  insn per cycle              (50.49%)
     1.407178896         45,072,146      L1-dcache-loads                                                         (77.04%)
     1.407178896             66,140      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (79.26%)
     1.407178896             15,136      l2_rqsts.demand_data_rd_hit                                             (79.26%)
     1.407178896              1,379      l2_rqsts.demand_data_rd_miss                                            (72.51%)
     1.407178896             16,339      LLC-loads                                                               (23.05%)
     1.407178896             15,223      LLC-load-misses                  #   93.17% of all LL-cache accesses    (13.18%)
     1.407178896         44,298,662      dTLB-loads                                                              (10.97%)
     1.407178896                 74      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.53%)
     1.407178896                434      iTLB-load-misses                                                        (27.41%)
     1.407178896         44,374,942      branch-instructions                                                     (37.29%)
     1.407178896              7,207      branch-load-misses                                                      (47.14%)
     1.407178896         46,053,536      cpu-cycles                                                              (57.02%)
     1.407178896        196,880,931      instructions                     #    4.28  insn per cycle              (66.90%)
     1.417317249         43,924,923      L1-dcache-loads                                                         (73.54%)
     1.417317249             64,719      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (63.69%)
     1.417317249             15,060      l2_rqsts.demand_data_rd_hit                                             (53.83%)
     1.417317249              1,388      l2_rqsts.demand_data_rd_miss                                            (50.70%)
     1.417317249             16,645      LLC-loads                                                               (16.49%)
     1.417317249             15,384      LLC-load-misses                  #   92.42% of all LL-cache accesses    (26.34%)
     1.417317249         43,420,176      dTLB-loads                                                              (36.19%)
     1.417317249                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     1.417317249                501      iTLB-load-misses                                                        (39.51%)
     1.417317249         43,194,512      branch-instructions                                                     (49.40%)
     1.417317249              6,911      branch-load-misses                                                      (59.32%)
     1.417317249         45,681,157      cpu-cycles                                                              (69.21%)
     1.417317249        189,918,681      instructions                     #    4.16  insn per cycle              (79.09%)
     1.427465003         43,453,664      L1-dcache-loads                                                         (50.73%)
     1.427465003             63,596      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.73%)
     1.427465003             14,576      l2_rqsts.demand_data_rd_hit                                             (50.73%)
     1.427465003              1,332      l2_rqsts.demand_data_rd_miss                                            (50.73%)
     1.427465003             16,415      LLC-loads                                                               (39.41%)
     1.427465003             15,608      LLC-load-misses                  #   95.08% of all LL-cache accesses    (39.42%)
     1.427465003         44,342,677      dTLB-loads                                                              (39.42%)
     1.427465003                 60      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
     1.427465003                502      iTLB-load-misses                                                        (39.42%)
     1.427465003         42,884,420      branch-instructions                                                     (49.27%)
     1.427465003              6,799      branch-load-misses                                                      (55.29%)
     1.427465003         45,717,754      cpu-cycles                                                              (55.29%)
     1.427465003        189,244,154      instructions                     #    4.14  insn per cycle              (55.30%)
     1.437595334         45,155,882      L1-dcache-loads                                                         (50.64%)
     1.437595334             67,336      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.64%)
     1.437595334             15,618      l2_rqsts.demand_data_rd_hit                                             (53.25%)
     1.437595334              1,359      l2_rqsts.demand_data_rd_miss                                            (63.11%)
     1.437595334             17,373      LLC-loads                                                               (39.49%)
     1.437595334             15,846      LLC-load-misses                  #   91.21% of all LL-cache accesses    (39.49%)
     1.437595334         44,059,415      dTLB-loads                                                              (39.49%)
     1.437595334                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.91%)
     1.437595334                521      iTLB-load-misses                                                        (27.04%)
     1.437595334         43,076,652      branch-instructions                                                     (27.05%)
     1.437595334              6,758      branch-load-misses                                                      (30.91%)
     1.437595334         45,968,779      cpu-cycles                                                              (40.78%)
     1.437595334        193,935,978      instructions                     #    4.22  insn per cycle              (50.65%)
     1.447718059         43,517,122      L1-dcache-loads                                                         (61.90%)
     1.447718059             64,020      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (71.77%)
     1.447718059             14,444      l2_rqsts.demand_data_rd_hit                                             (79.04%)
     1.447718059              1,251      l2_rqsts.demand_data_rd_miss                                            (79.04%)
     1.447718059             16,625      LLC-loads                                                               (38.12%)
     1.447718059             15,414      LLC-load-misses                  #   92.72% of all LL-cache accesses    (28.25%)
     1.447718059         45,138,260      dTLB-loads                                                              (18.38%)
     1.447718059                 90      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.10%)
     1.447718059                594      iTLB-load-misses                                                        (12.45%)
     1.447718059         41,915,527      branch-instructions                                                     (22.32%)
     1.447718059              6,721      branch-load-misses                                                      (32.20%)
     1.447718059         45,157,137      cpu-cycles                                                              (42.07%)
     1.447718059        188,584,406      instructions                     #    4.18  insn per cycle              (51.94%)
     1.457846325         45,732,274      L1-dcache-loads                                                         (78.99%)
     1.457846325             66,912      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.84%)
     1.457846325             15,485      l2_rqsts.demand_data_rd_hit                                             (68.98%)
     1.457846325              1,238      l2_rqsts.demand_data_rd_miss                                            (59.11%)
     1.457846325             17,806      LLC-loads                                                               (11.16%)
     1.457846325             16,205      LLC-load-misses                  #   91.01% of all LL-cache accesses    (11.26%)
     1.457846325         45,994,963      dTLB-loads                                                              (21.12%)
     1.457846325                 77      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.98%)
     1.457846325                514      iTLB-load-misses                                                        (39.49%)
     1.457846325         45,255,632      branch-instructions                                                     (49.37%)
     1.457846325              7,314      branch-load-misses                                                      (59.24%)
     1.457846325         46,157,377      cpu-cycles                                                              (69.12%)
     1.457846325        198,807,798      instructions                     #    4.31  insn per cycle              (78.99%)
     1.467984080         45,030,406      L1-dcache-loads                                                         (60.39%)
     1.467984080             68,570      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.68%)
     1.467984080             18,800      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     1.467984080              2,128      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     1.467984080             17,813      LLC-loads                                                               (29.70%)
     1.467984080             16,137      LLC-load-misses                  #   90.59% of all LL-cache accesses    (39.46%)
     1.467984080         45,272,832      dTLB-loads                                                              (39.45%)
     1.467984080                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     1.467984080                537      iTLB-load-misses                                                        (39.45%)
     1.467984080         45,203,501      branch-instructions                                                     (49.34%)
     1.467984080              7,232      branch-load-misses                                                      (59.19%)
     1.467984080         45,843,784      cpu-cycles                                                              (69.05%)
     1.467984080        196,389,030      instructions                     #    4.28  insn per cycle              (70.33%)
     1.478112734         44,439,891      L1-dcache-loads                                                         (50.64%)
     1.478112734             52,662      L1-dcache-load-misses            #    0.12% of all L1-dcache accesses   (50.64%)
     1.478112734             14,681      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     1.478112734              1,368      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     1.478112734             16,860      LLC-loads                                                               (39.49%)
     1.478112734             15,756      LLC-load-misses                  #   93.45% of all LL-cache accesses    (39.49%)
     1.478112734         45,355,832      dTLB-loads                                                              (39.49%)
     1.478112734                164      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     1.478112734                382      iTLB-load-misses                                                        (39.49%)
     1.478112734         40,901,581      branch-instructions                                                     (42.04%)
     1.478112734             71,846      branch-load-misses                                                      (42.04%)
     1.478112734         46,167,101      cpu-cycles                                                              (42.05%)
     1.478112734        189,668,816      instructions                     #    4.11  insn per cycle              (50.65%)
     1.488230358         43,450,664      L1-dcache-loads                                                         (50.59%)
     1.488230358             34,077      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.80%)
     1.488230358              9,969      l2_rqsts.demand_data_rd_hit                                             (66.68%)
     1.488230358              1,090      l2_rqsts.demand_data_rd_miss                                            (76.57%)
     1.488230358             12,397      LLC-loads                                                               (39.54%)
     1.488230358             11,534      LLC-load-misses                  #   93.04% of all LL-cache accesses    (39.54%)
     1.488230358         44,124,324      dTLB-loads                                                              (33.34%)
     1.488230358                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.46%)
     1.488230358                316      iTLB-load-misses                                                        (13.59%)
     1.488230358         40,437,217      branch-instructions                                                     (20.94%)
     1.488230358             73,866      branch-load-misses                                                      (30.82%)
     1.488230358         45,493,922      cpu-cycles                                                              (40.70%)
     1.488230358        183,537,668      instructions                     #    4.03  insn per cycle              (50.59%)
     1.498358766         44,610,546      L1-dcache-loads                                                         (75.34%)
     1.498358766             35,089      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.99%)
     1.498358766             10,429      l2_rqsts.demand_data_rd_hit                                             (79.00%)
     1.498358766                901      l2_rqsts.demand_data_rd_miss                                            (74.02%)
     1.498358766             12,444      LLC-loads                                                               (24.69%)
     1.498358766             11,381      LLC-load-misses                  #   91.46% of all LL-cache accesses    (14.82%)
     1.498358766         44,372,054      dTLB-loads                                                              (11.15%)
     1.498358766                 87      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.06%)
     1.498358766                323      iTLB-load-misses                                                        (25.95%)
     1.498358766         40,669,211      branch-instructions                                                     (35.79%)
     1.498358766             75,497      branch-load-misses                                                      (45.65%)
     1.498358766         46,249,037      cpu-cycles                                                              (55.52%)
     1.498358766        187,179,464      instructions                     #    4.05  insn per cycle              (65.39%)
     1.508492002         44,600,699      L1-dcache-loads                                                         (75.30%)
     1.508492002             35,283      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.44%)
     1.508492002             10,267      l2_rqsts.demand_data_rd_hit                                             (55.58%)
     1.508492002              1,020      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     1.508492002             13,104      LLC-loads                                                               (14.80%)
     1.508492002             12,188      LLC-load-misses                  #   93.01% of all LL-cache accesses    (24.66%)
     1.508492002         44,610,481      dTLB-loads                                                              (34.52%)
     1.508492002                 81      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     1.508492002                341      iTLB-load-misses                                                        (39.47%)
     1.508492002         40,753,901      branch-instructions                                                     (49.34%)
     1.508492002             75,331      branch-load-misses                                                      (59.21%)
     1.508492002         46,182,305      cpu-cycles                                                              (69.08%)
     1.508492002        186,915,586      instructions                     #    4.05  insn per cycle              (78.95%)
     1.518620098         44,332,855      L1-dcache-loads                                                         (50.63%)
     1.518620098             35,759      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     1.518620098             10,738      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     1.518620098                967      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     1.518620098             12,840      LLC-loads                                                               (39.49%)
     1.518620098             11,862      LLC-load-misses                  #   92.38% of all LL-cache accesses    (39.49%)
     1.518620098         44,467,910      dTLB-loads                                                              (39.49%)
     1.518620098                296      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     1.518620098                346      iTLB-load-misses                                                        (39.50%)
     1.518620098         40,537,268      branch-instructions                                                     (49.37%)
     1.518620098             75,248      branch-load-misses                                                      (56.92%)
     1.518620098         46,116,605      cpu-cycles                                                              (56.93%)
     1.518620098        185,940,797      instructions                     #    4.03  insn per cycle              (56.93%)
     1.528751146         43,651,478      L1-dcache-loads                                                         (50.65%)
     1.528751146             34,168      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     1.528751146             10,255      l2_rqsts.demand_data_rd_hit                                             (51.71%)
     1.528751146                911      l2_rqsts.demand_data_rd_miss                                            (61.57%)
     1.528751146             12,689      LLC-loads                                                               (39.49%)
     1.528751146             11,955      LLC-load-misses                  #   94.22% of all LL-cache accesses    (39.49%)
     1.528751146         44,016,069      dTLB-loads                                                              (39.49%)
     1.528751146                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.44%)
     1.528751146                360      iTLB-load-misses                                                        (28.58%)
     1.528751146         39,958,765      branch-instructions                                                     (28.59%)
     1.528751146             74,437      branch-load-misses                                                      (30.91%)
     1.528751146         46,207,360      cpu-cycles                                                              (40.78%)
     1.528751146        183,073,325      instructions                     #    3.96  insn per cycle              (50.65%)
     1.538880840         44,066,955      L1-dcache-loads                                                         (60.32%)
     1.538880840             34,979      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.18%)
     1.538880840             10,199      l2_rqsts.demand_data_rd_hit                                             (78.99%)
     1.538880840                860      l2_rqsts.demand_data_rd_miss                                            (78.99%)
     1.538880840             12,374      LLC-loads                                                               (39.49%)
     1.538880840             11,777      LLC-load-misses                  #   95.18% of all LL-cache accesses    (29.84%)
     1.538880840         44,484,478      dTLB-loads                                                              (19.97%)
     1.538880840                161      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.16%)
     1.538880840                322      iTLB-load-misses                                                        (11.15%)
     1.538880840         40,364,005      branch-instructions                                                     (21.03%)
     1.538880840             75,203      branch-load-misses                                                      (30.90%)
     1.538880840         46,159,437      cpu-cycles                                                              (40.77%)
     1.538880840        184,404,348      instructions                     #    3.99  insn per cycle              (50.64%)
     1.549010602         44,482,113      L1-dcache-loads                                                         (78.97%)
     1.549010602             35,572      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.96%)
     1.549010602             10,783      l2_rqsts.demand_data_rd_hit                                             (70.57%)
     1.549010602                849      l2_rqsts.demand_data_rd_miss                                            (60.75%)
     1.549010602             12,870      LLC-loads                                                               (11.38%)
     1.549010602             10,932      LLC-load-misses                  #   84.94% of all LL-cache accesses    (11.18%)
     1.549010602         44,497,631      dTLB-loads                                                              (19.52%)
     1.549010602                102      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.39%)
     1.549010602                382      iTLB-load-misses                                                        (39.21%)
     1.549010602         40,360,454      branch-instructions                                                     (49.08%)
     1.549010602             74,637      branch-load-misses                                                      (58.95%)
     1.549010602         46,013,896      cpu-cycles                                                              (68.82%)
     1.549010602        185,962,381      instructions                     #    4.04  insn per cycle              (78.70%)
     1.559141573         44,380,141      L1-dcache-loads                                                         (61.99%)
     1.559141573             34,893      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.13%)
     1.559141573             10,345      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     1.559141573              1,028      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     1.559141573             13,024      LLC-loads                                                               (28.10%)
     1.559141573             12,069      LLC-load-misses                  #   92.67% of all LL-cache accesses    (37.96%)
     1.559141573         44,011,094      dTLB-loads                                                              (39.48%)
     1.559141573                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     1.559141573                331      iTLB-load-misses                                                        (39.49%)
     1.559141573         40,332,653      branch-instructions                                                     (49.35%)
     1.559141573             74,404      branch-load-misses                                                      (59.22%)
     1.559141573         45,807,503      cpu-cycles                                                              (69.09%)
     1.559141573        185,860,229      instructions                     #    4.06  insn per cycle              (71.93%)
     1.569266159         44,572,995      L1-dcache-loads                                                         (50.62%)
     1.569266159             34,865      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     1.569266159             10,662      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     1.569266159                958      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     1.569266159             12,508      LLC-loads                                                               (39.51%)
     1.569266159             11,721      LLC-load-misses                  #   93.71% of all LL-cache accesses    (39.51%)
     1.569266159         44,790,804      dTLB-loads                                                              (39.51%)
     1.569266159                220      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     1.569266159                316      iTLB-load-misses                                                        (39.51%)
     1.569266159         40,717,570      branch-instructions                                                     (43.57%)
     1.569266159             75,542      branch-load-misses                                                      (43.58%)
     1.569266159         46,305,208      cpu-cycles                                                              (43.58%)
     1.569266159        186,970,396      instructions                     #    4.04  insn per cycle              (50.63%)
     1.579397698         44,496,170      L1-dcache-loads                                                         (50.65%)
     1.579397698             39,250      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (55.21%)
     1.579397698             12,537      l2_rqsts.demand_data_rd_hit                                             (65.08%)
     1.579397698              1,453      l2_rqsts.demand_data_rd_miss                                            (74.94%)
     1.579397698             12,804      LLC-loads                                                               (39.49%)
     1.579397698             12,165      LLC-load-misses                  #   95.01% of all LL-cache accesses    (39.49%)
     1.579397698         44,879,784      dTLB-loads                                                              (34.94%)
     1.579397698                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.08%)
     1.579397698                361      iTLB-load-misses                                                        (15.22%)
     1.579397698         40,733,915      branch-instructions                                                     (21.04%)
     1.579397698             75,255      branch-load-misses                                                      (30.91%)
     1.579397698         46,172,200      cpu-cycles                                                              (40.78%)
     1.579397698        187,048,368      instructions                     #    4.05  insn per cycle              (50.65%)
#           time             counts unit events
     1.589526513         44,774,629      L1-dcache-loads                                                         (73.69%)
     1.589526513             35,107      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.99%)
     1.589526513             10,281      l2_rqsts.demand_data_rd_hit                                             (78.99%)
     1.589526513                988      l2_rqsts.demand_data_rd_miss                                            (75.69%)
     1.589526513             12,866      LLC-loads                                                               (26.34%)
     1.589526513             11,901      LLC-load-misses                  #   92.50% of all LL-cache accesses    (16.48%)
     1.589526513         44,326,814      dTLB-loads                                                              (11.16%)
     1.589526513                236      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.40%)
     1.589526513                379      iTLB-load-misses                                                        (24.27%)
     1.589526513         40,905,003      branch-instructions                                                     (34.13%)
     1.589526513             75,653      branch-load-misses                                                      (44.00%)
     1.589526513         46,346,523      cpu-cycles                                                              (53.87%)
     1.589526513        187,647,653      instructions                     #    4.05  insn per cycle              (63.73%)
     1.599652701         44,723,907      L1-dcache-loads                                                         (76.94%)
     1.599652701             35,017      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.08%)
     1.599652701             10,143      l2_rqsts.demand_data_rd_hit                                             (57.21%)
     1.599652701              1,036      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     1.599652701             12,957      LLC-loads                                                               (13.15%)
     1.599652701             11,974      LLC-load-misses                  #   92.41% of all LL-cache accesses    (23.02%)
     1.599652701         44,712,356      dTLB-loads                                                              (32.88%)
     1.599652701                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     1.599652701                354      iTLB-load-misses                                                        (39.50%)
     1.599652701         40,864,513      branch-instructions                                                     (49.38%)
     1.599652701             75,165      branch-load-misses                                                      (59.25%)
     1.599652701         46,328,788      cpu-cycles                                                              (69.13%)
     1.599652701        187,413,413      instructions                     #    4.05  insn per cycle              (79.01%)
     1.609780389         44,620,766      L1-dcache-loads                                                         (50.63%)
     1.609780389             35,071      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     1.609780389              9,944      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     1.609780389              1,218      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     1.609780389             13,703      LLC-loads                                                               (39.49%)
     1.609780389             12,408      LLC-load-misses                  #   90.55% of all LL-cache accesses    (39.50%)
     1.609780389         44,628,364      dTLB-loads                                                              (39.50%)
     1.609780389                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     1.609780389                364      iTLB-load-misses                                                        (39.50%)
     1.609780389         40,763,884      branch-instructions                                                     (49.37%)
     1.609780389             74,962      branch-load-misses                                                      (58.51%)
     1.609780389         46,219,997      cpu-cycles                                                              (58.51%)
     1.609780389        187,073,567      instructions                     #    4.05  insn per cycle              (58.52%)
     1.619908177         44,744,744      L1-dcache-loads                                                         (50.63%)
     1.619908177             35,211      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     1.619908177             10,382      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     1.619908177                909      l2_rqsts.demand_data_rd_miss                                            (60.01%)
     1.619908177             12,755      LLC-loads                                                               (39.50%)
     1.619908177             11,973      LLC-load-misses                  #   93.87% of all LL-cache accesses    (39.50%)
     1.619908177         44,882,115      dTLB-loads                                                              (39.50%)
     1.619908177                182      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     1.619908177                345      iTLB-load-misses                                                        (30.14%)
     1.619908177         40,946,115      branch-instructions                                                     (30.15%)
     1.619908177             75,249      branch-load-misses                                                      (30.89%)
     1.619908177         46,312,794      cpu-cycles                                                              (40.76%)
     1.619908177        187,547,367      instructions                     #    4.05  insn per cycle              (50.64%)
     1.630041482         44,712,083      L1-dcache-loads                                                         (58.75%)
     1.630041482             34,901      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.61%)
     1.630041482             10,176      l2_rqsts.demand_data_rd_hit                                             (78.47%)
     1.630041482                896      l2_rqsts.demand_data_rd_miss                                            (78.97%)
     1.630041482             12,506      LLC-loads                                                               (39.48%)
     1.630041482             11,450      LLC-load-misses                  #   91.56% of all LL-cache accesses    (31.41%)
     1.630041482         44,139,666      dTLB-loads                                                              (21.55%)
     1.630041482                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.69%)
     1.630041482                375      iTLB-load-misses                                                        (11.19%)
     1.630041482         40,716,463      branch-instructions                                                     (21.05%)
     1.630041482             74,854      branch-load-misses                                                      (30.92%)
     1.630041482         46,368,984      cpu-cycles                                                              (40.79%)
     1.630041482        186,930,679      instructions                     #    4.03  insn per cycle              (50.66%)
     1.640133122         43,885,275      L1-dcache-loads                                                         (79.28%)
     1.640133122             34,438      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.28%)
     1.640133122              9,989      l2_rqsts.demand_data_rd_hit                                             (72.07%)
     1.640133122                939      l2_rqsts.demand_data_rd_miss                                            (62.16%)
     1.640133122             13,039      LLC-loads                                                               (12.71%)
     1.640133122             11,989      LLC-load-misses                  #   91.95% of all LL-cache accesses    (10.93%)
     1.640133122         44,069,498      dTLB-loads                                                              (17.98%)
     1.640133122                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.86%)
     1.640133122                347      iTLB-load-misses                                                        (37.74%)
     1.640133122         40,382,141      branch-instructions                                                     (47.63%)
     1.640133122             74,541      branch-load-misses                                                      (57.51%)
     1.640133122         45,947,539      cpu-cycles                                                              (67.39%)
     1.640133122        184,915,997      instructions                     #    4.02  insn per cycle              (77.22%)
     1.650278921         44,716,936      L1-dcache-loads                                                         (63.25%)
     1.650278921             34,874      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.41%)
     1.650278921             10,507      l2_rqsts.demand_data_rd_hit                                             (50.73%)
     1.650278921                965      l2_rqsts.demand_data_rd_miss                                            (50.73%)
     1.650278921             13,011      LLC-loads                                                               (26.79%)
     1.650278921             11,739      LLC-load-misses                  #   90.22% of all LL-cache accesses    (36.64%)
     1.650278921         43,653,106      dTLB-loads                                                              (39.47%)
     1.650278921                243      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     1.650278921                347      iTLB-load-misses                                                        (39.48%)
     1.650278921         40,453,102      branch-instructions                                                     (49.36%)
     1.650278921             74,639      branch-load-misses                                                      (59.23%)
     1.650278921         46,004,949      cpu-cycles                                                              (69.11%)
     1.650278921        185,746,074      instructions                     #    4.04  insn per cycle              (73.36%)
     1.660400712         44,262,062      L1-dcache-loads                                                         (50.60%)
     1.660400712             35,096      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     1.660400712             10,211      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     1.660400712                926      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     1.660400712             12,584      LLC-loads                                                               (39.52%)
     1.660400712             11,996      LLC-load-misses                  #   95.33% of all LL-cache accesses    (39.52%)
     1.660400712         44,264,193      dTLB-loads                                                              (39.52%)
     1.660400712                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     1.660400712                344      iTLB-load-misses                                                        (39.52%)
     1.660400712         40,585,444      branch-instructions                                                     (44.91%)
     1.660400712             74,976      branch-load-misses                                                      (44.92%)
     1.660400712         46,119,482      cpu-cycles                                                              (44.92%)
     1.660400712        185,638,499      instructions                     #    4.03  insn per cycle              (50.61%)
     1.670521690         44,441,517      L1-dcache-loads                                                         (50.60%)
     1.670521690             35,075      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.94%)
     1.670521690             10,645      l2_rqsts.demand_data_rd_hit                                             (63.81%)
     1.670521690                986      l2_rqsts.demand_data_rd_miss                                            (73.69%)
     1.670521690             12,719      LLC-loads                                                               (39.53%)
     1.670521690             12,109      LLC-load-misses                  #   95.20% of all LL-cache accesses    (39.53%)
     1.670521690         44,710,233      dTLB-loads                                                              (36.21%)
     1.670521690                 49      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.33%)
     1.670521690                358      iTLB-load-misses                                                        (16.46%)
     1.670521690         40,656,616      branch-instructions                                                     (20.96%)
     1.670521690             74,877      branch-load-misses                                                      (30.84%)
     1.670521690         46,227,419      cpu-cycles                                                              (40.72%)
     1.670521690        186,988,268      instructions                     #    4.04  insn per cycle              (50.60%)
     1.680649559         43,903,228      L1-dcache-loads                                                         (72.47%)
     1.680649559             34,536      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     1.680649559             10,198      l2_rqsts.demand_data_rd_hit                                             (79.00%)
     1.680649559                915      l2_rqsts.demand_data_rd_miss                                            (76.92%)
     1.680649559             12,250      LLC-loads                                                               (27.56%)
     1.680649559             11,460      LLC-load-misses                  #   93.55% of all LL-cache accesses    (17.69%)
     1.680649559         44,245,762      dTLB-loads                                                              (11.15%)
     1.680649559                 60      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.18%)
     1.680649559                342      iTLB-load-misses                                                        (23.04%)
     1.680649559         39,827,695      branch-instructions                                                     (32.91%)
     1.680649559             73,370      branch-load-misses                                                      (42.78%)
     1.680649559         45,334,521      cpu-cycles                                                              (52.64%)
     1.680649559        183,340,379      instructions                     #    4.04  insn per cycle              (62.51%)
     1.690758388         44,506,534      L1-dcache-loads                                                         (78.14%)
     1.690758388             34,554      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.27%)
     1.690758388             10,066      l2_rqsts.demand_data_rd_hit                                             (58.40%)
     1.690758388                928      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     1.690758388             13,575      LLC-loads                                                               (11.94%)
     1.690758388             12,130      LLC-load-misses                  #   89.36% of all LL-cache accesses    (21.81%)
     1.690758388         44,566,359      dTLB-loads                                                              (31.68%)
     1.690758388                212      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     1.690758388                361      iTLB-load-misses                                                        (39.53%)
     1.690758388         40,769,423      branch-instructions                                                     (49.41%)
     1.690758388             75,240      branch-load-misses                                                      (59.29%)
     1.690758388         46,218,256      cpu-cycles                                                              (69.17%)
     1.690758388        186,837,056      instructions                     #    4.04  insn per cycle              (79.05%)
     1.700889761         43,931,640      L1-dcache-loads                                                         (50.60%)
     1.700889761             35,135      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     1.700889761             10,521      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     1.700889761              1,318      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     1.700889761             12,691      LLC-loads                                                               (39.52%)
     1.700889761             11,900      LLC-load-misses                  #   93.77% of all LL-cache accesses    (39.53%)
     1.700889761         44,010,347      dTLB-loads                                                              (39.52%)
     1.700889761                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     1.700889761                316      iTLB-load-misses                                                        (39.53%)
     1.700889761         40,401,329      branch-instructions                                                     (49.41%)
     1.700889761             74,246      branch-load-misses                                                      (59.29%)
     1.700889761         45,562,691      cpu-cycles                                                              (59.64%)
     1.700889761        184,381,602      instructions                     #    4.05  insn per cycle              (59.64%)
     1.711054347         43,234,089      L1-dcache-loads                                                         (50.81%)
     1.711054347             35,147      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.81%)
     1.711054347             10,250      l2_rqsts.demand_data_rd_hit                                             (50.81%)
     1.711054347                965      l2_rqsts.demand_data_rd_miss                                            (58.71%)
     1.711054347             12,010      LLC-loads                                                               (39.36%)
     1.711054347             11,302      LLC-load-misses                  #   94.10% of all LL-cache accesses    (39.35%)
     1.711054347         43,444,357      dTLB-loads                                                              (39.36%)
     1.711054347                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.36%)
     1.711054347                343      iTLB-load-misses                                                        (31.47%)
     1.711054347         39,689,469      branch-instructions                                                     (31.47%)
     1.711054347             75,007      branch-load-misses                                                      (31.48%)
     1.711054347         45,776,357      cpu-cycles                                                              (40.98%)
     1.711054347        181,161,493      instructions                     #    3.96  insn per cycle              (50.82%)
     1.721147606         44,163,988      L1-dcache-loads                                                         (57.46%)
     1.721147606             38,364      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (67.33%)
     1.721147606             12,085      l2_rqsts.demand_data_rd_hit                                             (77.21%)
     1.721147606              1,249      l2_rqsts.demand_data_rd_miss                                            (79.08%)
     1.721147606             12,529      LLC-loads                                                               (39.54%)
     1.721147606             11,882      LLC-load-misses                  #   94.84% of all LL-cache accesses    (32.75%)
     1.721147606         43,178,940      dTLB-loads                                                              (22.88%)
     1.721147606                 61      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.00%)
     1.721147606                416      iTLB-load-misses                                                        (11.05%)
     1.721147606         40,609,128      branch-instructions                                                     (20.94%)
     1.721147606             74,910      branch-load-misses                                                      (30.82%)
     1.721147606         45,994,400      cpu-cycles                                                              (40.70%)
     1.721147606        185,041,309      instructions                     #    4.02  insn per cycle              (50.59%)
     1.731290714         43,208,986      L1-dcache-loads                                                         (78.96%)
     1.731290714             33,888      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     1.731290714              9,917      l2_rqsts.demand_data_rd_hit                                             (73.37%)
     1.731290714              1,008      l2_rqsts.demand_data_rd_miss                                            (63.56%)
     1.731290714             11,687      LLC-loads                                                               (14.16%)
     1.731290714             11,710      LLC-load-misses                  #  100.20% of all LL-cache accesses    (11.08%)
     1.731290714         43,271,182      dTLB-loads                                                              (16.65%)
     1.731290714                 64      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.53%)
     1.731290714                351      iTLB-load-misses                                                        (36.40%)
     1.731290714         39,851,990      branch-instructions                                                     (46.28%)
     1.731290714             73,921      branch-load-misses                                                      (56.15%)
     1.731290714         45,004,079      cpu-cycles                                                              (66.04%)
     1.731290714        181,179,059      instructions                     #    4.03  insn per cycle              (75.91%)
     1.741420416         44,139,479      L1-dcache-loads                                                         (64.75%)
     1.741420416             34,992      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.89%)
     1.741420416             10,383      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     1.741420416                902      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     1.741420416             12,656      LLC-loads                                                               (25.34%)
     1.741420416             12,047      LLC-load-misses                  #   95.19% of all LL-cache accesses    (35.20%)
     1.741420416         43,832,949      dTLB-loads                                                              (39.49%)
     1.741420416                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     1.741420416                326      iTLB-load-misses                                                        (39.49%)
     1.741420416         40,394,155      branch-instructions                                                     (49.36%)
     1.741420416             75,189      branch-load-misses                                                      (59.23%)
     1.741420416         45,800,559      cpu-cycles                                                              (69.11%)
     1.741420416        185,210,466      instructions                     #    4.04  insn per cycle              (74.69%)
     1.751547668         44,268,566      L1-dcache-loads                                                         (50.63%)
     1.751547668             34,419      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     1.751547668              9,828      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     1.751547668                952      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     1.751547668             13,036      LLC-loads                                                               (39.50%)
     1.751547668             12,251      LLC-load-misses                  #   93.98% of all LL-cache accesses    (39.50%)
     1.751547668         44,587,829      dTLB-loads                                                              (39.50%)
     1.751547668                182      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     1.751547668                367      iTLB-load-misses                                                        (39.50%)
     1.751547668         40,454,712      branch-instructions                                                     (46.34%)
     1.751547668             74,529      branch-load-misses                                                      (46.34%)
     1.751547668         45,928,259      cpu-cycles                                                              (46.35%)
     1.751547668        185,183,428      instructions                     #    4.03  insn per cycle              (50.64%)
     1.761678562         43,846,214      L1-dcache-loads                                                         (50.65%)
     1.761678562             34,240      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.44%)
     1.761678562              9,882      l2_rqsts.demand_data_rd_hit                                             (62.30%)
     1.761678562                931      l2_rqsts.demand_data_rd_miss                                            (72.17%)
     1.761678562             12,289      LLC-loads                                                               (39.49%)
     1.761678562             11,425      LLC-load-misses                  #   92.97% of all LL-cache accesses    (39.49%)
     1.761678562         44,351,853      dTLB-loads                                                              (37.72%)
     1.761678562                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.85%)
     1.761678562                316      iTLB-load-misses                                                        (17.99%)
     1.761678562         40,279,108      branch-instructions                                                     (21.04%)
     1.761678562             74,602      branch-load-misses                                                      (30.90%)
     1.761678562         46,018,518      cpu-cycles                                                              (40.78%)
     1.761678562        184,163,234      instructions                     #    4.00  insn per cycle              (50.65%)
     1.771795929         44,588,838      L1-dcache-loads                                                         (70.95%)
     1.771795929             35,028      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.02%)
     1.771795929             10,545      l2_rqsts.demand_data_rd_hit                                             (79.03%)
     1.771795929              1,032      l2_rqsts.demand_data_rd_miss                                            (78.46%)
     1.771795929             13,266      LLC-loads                                                               (29.08%)
     1.771795929             12,449      LLC-load-misses                  #   93.84% of all LL-cache accesses    (19.21%)
     1.771795929         43,716,809      dTLB-loads                                                              (11.11%)
     1.771795929                 60      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.64%)
     1.771795929                353      iTLB-load-misses                                                        (21.51%)
     1.771795929         40,524,963      branch-instructions                                                     (31.38%)
     1.771795929             75,404      branch-load-misses                                                      (41.25%)
     1.771795929         46,094,085      cpu-cycles                                                              (51.12%)
     1.771795929        186,683,199      instructions                     #    4.05  insn per cycle              (60.99%)
     1.781921492         44,594,124      L1-dcache-loads                                                         (79.06%)
     1.781921492             35,381      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.78%)
     1.781921492             10,470      l2_rqsts.demand_data_rd_hit                                             (59.90%)
     1.781921492              1,126      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     1.781921492             13,448      LLC-loads                                                               (11.07%)
     1.781921492             12,095      LLC-load-misses                  #   89.94% of all LL-cache accesses    (20.30%)
     1.781921492         44,123,325      dTLB-loads                                                              (30.18%)
     1.781921492                245      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     1.781921492                323      iTLB-load-misses                                                        (39.53%)
     1.781921492         40,576,872      branch-instructions                                                     (49.41%)
     1.781921492             76,143      branch-load-misses                                                      (59.29%)
     1.781921492         46,289,650      cpu-cycles                                                              (69.18%)
     1.781921492        186,409,327      instructions                     #    4.03  insn per cycle              (79.06%)
     1.792057148         43,818,797      L1-dcache-loads                                                         (51.26%)
     1.792057148             34,832      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     1.792057148              9,688      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     1.792057148              1,018      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     1.792057148             13,064      LLC-loads                                                               (38.83%)
     1.792057148             12,020      LLC-load-misses                  #   92.01% of all LL-cache accesses    (39.47%)
     1.792057148         43,417,381      dTLB-loads                                                              (39.48%)
     1.792057148                167      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     1.792057148                326      iTLB-load-misses                                                        (39.47%)
     1.792057148         39,818,890      branch-instructions                                                     (49.33%)
     1.792057148             74,915      branch-load-misses                                                      (59.20%)
     1.792057148         46,240,698      cpu-cycles                                                              (61.20%)
     1.792057148        183,595,781      instructions                     #    3.97  insn per cycle              (61.20%)
     1.802149135         44,008,407      L1-dcache-loads                                                         (50.46%)
     1.802149135             35,145      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     1.802149135              9,996      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     1.802149135                928      l2_rqsts.demand_data_rd_miss                                            (57.48%)
     1.802149135             12,685      LLC-loads                                                               (39.64%)
     1.802149135             11,877      LLC-load-misses                  #   93.63% of all LL-cache accesses    (39.64%)
     1.802149135         43,369,636      dTLB-loads                                                              (39.64%)
     1.802149135                133      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     1.802149135                346      iTLB-load-misses                                                        (32.63%)
     1.802149135         39,829,374      branch-instructions                                                     (32.63%)
     1.802149135             74,295      branch-load-misses                                                      (32.64%)
     1.802149135         45,702,044      cpu-cycles                                                              (40.55%)
     1.802149135        183,771,021      instructions                     #    4.02  insn per cycle              (50.46%)
     1.812280807         44,688,259      L1-dcache-loads                                                         (56.38%)
     1.812280807             35,256      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (66.24%)
     1.812280807             10,619      l2_rqsts.demand_data_rd_hit                                             (76.11%)
     1.812280807                919      l2_rqsts.demand_data_rd_miss                                            (78.98%)
     1.812280807             12,717      LLC-loads                                                               (39.49%)
     1.812280807             12,036      LLC-load-misses                  #   94.64% of all LL-cache accesses    (33.78%)
     1.812280807         44,395,161      dTLB-loads                                                              (23.92%)
     1.812280807                135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.06%)
     1.812280807                313      iTLB-load-misses                                                        (11.17%)
     1.812280807         40,647,415      branch-instructions                                                     (21.04%)
     1.812280807             76,282      branch-load-misses                                                      (30.91%)
     1.812280807         46,360,493      cpu-cycles                                                              (40.78%)
     1.812280807        187,158,947      instructions                     #    4.04  insn per cycle              (50.65%)
     1.822401253         42,965,044      L1-dcache-loads                                                         (79.04%)
     1.822401253             37,352      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.05%)
     1.822401253             11,088      l2_rqsts.demand_data_rd_hit                                             (74.52%)
     1.822401253              2,391      l2_rqsts.demand_data_rd_miss                                            (64.66%)
     1.822401253             14,916      LLC-loads                                                               (15.29%)
     1.822401253             13,030      LLC-load-misses                  #   87.36% of all LL-cache accesses    (11.12%)
     1.822401253         44,413,019      dTLB-loads                                                              (15.57%)
     1.822401253                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.43%)
     1.822401253                320      iTLB-load-misses                                                        (35.30%)
     1.822401253         40,595,917      branch-instructions                                                     (45.16%)
     1.822401253             75,864      branch-load-misses                                                      (55.03%)
     1.822401253         46,280,030      cpu-cycles                                                              (64.90%)
     1.822401253        181,337,054      instructions                     #    3.92  insn per cycle              (74.80%)
     1.832537971         41,733,022      L1-dcache-loads                                                         (65.88%)
     1.832537971             33,907      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.02%)
     1.832537971              9,985      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     1.832537971              1,316      l2_rqsts.demand_data_rd_miss                                            (50.66%)
     1.832537971             13,455      LLC-loads                                                               (24.19%)
     1.832537971             11,971      LLC-load-misses                  #   88.97% of all LL-cache accesses    (34.05%)
     1.832537971         41,725,542      dTLB-loads                                                              (39.47%)
     1.832537971                144      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     1.832537971                379      iTLB-load-misses                                                        (39.48%)
     1.832537971         38,367,194      branch-instructions                                                     (49.35%)
     1.832537971             71,982      branch-load-misses                                                      (59.22%)
     1.832537971         43,664,061      cpu-cycles                                                              (69.13%)
     1.832537971        175,564,430      instructions                     #    4.02  insn per cycle              (75.86%)
     1.842666149         42,451,698      L1-dcache-loads                                                         (50.65%)
     1.842666149             33,748      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     1.842666149              9,630      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     1.842666149              1,634      l2_rqsts.demand_data_rd_miss                                            (50.66%)
     1.842666149             11,959      LLC-loads                                                               (39.48%)
     1.842666149             11,224      LLC-load-misses                  #   93.85% of all LL-cache accesses    (39.47%)
     1.842666149         42,067,988      dTLB-loads                                                              (39.46%)
     1.842666149                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     1.842666149                339      iTLB-load-misses                                                        (39.47%)
     1.842666149         38,952,823      branch-instructions                                                     (47.54%)
     1.842666149             72,423      branch-load-misses                                                      (47.55%)
     1.842666149         44,407,334      cpu-cycles                                                              (47.55%)
     1.842666149        178,956,009      instructions                     #    4.03  insn per cycle              (50.67%)
#           time             counts unit events
     1.852816491         42,375,273      L1-dcache-loads                                                         (50.73%)
     1.852816491             34,479      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.15%)
     1.852816491             10,302      l2_rqsts.demand_data_rd_hit                                             (60.99%)
     1.852816491              1,205      l2_rqsts.demand_data_rd_miss                                            (70.85%)
     1.852816491             12,055      LLC-loads                                                               (39.43%)
     1.852816491             11,480      LLC-load-misses                  #   95.23% of all LL-cache accesses    (39.42%)
     1.852816491         42,996,593      dTLB-loads                                                              (39.03%)
     1.852816491                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.18%)
     1.852816491                336      iTLB-load-misses                                                        (19.33%)
     1.852816491         39,997,092      branch-instructions                                                     (21.14%)
     1.852816491             74,759      branch-load-misses                                                      (31.00%)
     1.852816491         45,470,457      cpu-cycles                                                              (40.86%)
     1.852816491        179,434,602      instructions                     #    3.95  insn per cycle              (50.75%)
     1.862888041         43,705,831      L1-dcache-loads                                                         (69.90%)
     1.862888041             34,029      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.39%)
     1.862888041             10,255      l2_rqsts.demand_data_rd_hit                                             (79.39%)
     1.862888041                961      l2_rqsts.demand_data_rd_miss                                            (79.39%)
     1.862888041             11,969      LLC-loads                                                               (30.12%)
     1.862888041             10,753      LLC-load-misses                  #   89.84% of all LL-cache accesses    (20.21%)
     1.862888041         41,615,911      dTLB-loads                                                              (10.69%)
     1.862888041                 37      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.69%)
     1.862888041                380      iTLB-load-misses                                                        (20.23%)
     1.862888041         39,252,982      branch-instructions                                                     (30.14%)
     1.862888041             73,293      branch-load-misses                                                      (40.06%)
     1.862888041         45,262,898      cpu-cycles                                                              (49.98%)
     1.862888041        182,715,676      instructions                     #    4.04  insn per cycle              (59.90%)
     1.872994208         42,806,875      L1-dcache-loads                                                         (79.21%)
     1.872994208             33,932      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.63%)
     1.872994208             10,061      l2_rqsts.demand_data_rd_hit                                             (60.73%)
     1.872994208                873      l2_rqsts.demand_data_rd_miss                                            (50.84%)
     1.872994208             15,749      LLC-loads                                                               (10.91%)
     1.872994208             13,519      LLC-load-misses                  #   85.84% of all LL-cache accesses    (19.44%)
     1.872994208         43,315,117      dTLB-loads                                                              (29.33%)
     1.872994208                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.23%)
     1.872994208                333      iTLB-load-misses                                                        (39.61%)
     1.872994208         39,220,222      branch-instructions                                                     (49.51%)
     1.872994208             72,573      branch-load-misses                                                      (59.41%)
     1.872994208         44,548,314      cpu-cycles                                                              (69.31%)
     1.872994208        179,822,552      instructions                     #    4.04  insn per cycle              (79.21%)
     1.883111007         44,506,511      L1-dcache-loads                                                         (51.89%)
     1.883111007             35,168      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     1.883111007              9,999      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     1.883111007                921      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     1.883111007             13,645      LLC-loads                                                               (38.18%)
     1.883111007             12,207      LLC-load-misses                  #   89.46% of all LL-cache accesses    (39.54%)
     1.883111007         44,428,286      dTLB-loads                                                              (39.54%)
     1.883111007                161      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     1.883111007                379      iTLB-load-misses                                                        (39.54%)
     1.883111007         40,764,388      branch-instructions                                                     (49.42%)
     1.883111007             75,889      branch-load-misses                                                      (59.31%)
     1.883111007         46,208,407      cpu-cycles                                                              (61.84%)
     1.883111007        186,342,592      instructions                     #    4.03  insn per cycle              (61.85%)
     1.893233553         44,683,645      L1-dcache-loads                                                         (50.60%)
     1.893233553             34,938      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     1.893233553             10,228      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     1.893233553                894      l2_rqsts.demand_data_rd_miss                                            (56.77%)
     1.893233553             12,808      LLC-loads                                                               (39.52%)
     1.893233553             12,118      LLC-load-misses                  #   94.61% of all LL-cache accesses    (39.52%)
     1.893233553         44,752,773      dTLB-loads                                                              (39.52%)
     1.893233553                184      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     1.893233553                368      iTLB-load-misses                                                        (33.37%)
     1.893233553         41,016,155      branch-instructions                                                     (33.38%)
     1.893233553             76,132      branch-load-misses                                                      (33.38%)
     1.893233553         46,248,188      cpu-cycles                                                              (40.73%)
     1.893233553        186,957,455      instructions                     #    4.04  insn per cycle              (50.61%)
     1.903351054         44,191,048      L1-dcache-loads                                                         (55.63%)
     1.903351054             34,589      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.50%)
     1.903351054             10,030      l2_rqsts.demand_data_rd_hit                                             (75.38%)
     1.903351054              1,093      l2_rqsts.demand_data_rd_miss                                            (79.09%)
     1.903351054             13,719      LLC-loads                                                               (39.54%)
     1.903351054             12,354      LLC-load-misses                  #   90.05% of all LL-cache accesses    (34.52%)
     1.903351054         43,995,342      dTLB-loads                                                              (24.64%)
     1.903351054                 54      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.77%)
     1.903351054                371      iTLB-load-misses                                                        (11.05%)
     1.903351054         40,131,803      branch-instructions                                                     (20.93%)
     1.903351054             74,992      branch-load-misses                                                      (30.81%)
     1.903351054         46,146,533      cpu-cycles                                                              (40.70%)
     1.903351054        184,522,467      instructions                     #    4.00  insn per cycle              (50.58%)
     1.913479608         43,831,580      L1-dcache-loads                                                         (78.98%)
     1.913479608             34,148      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.99%)
     1.913479608             10,267      l2_rqsts.demand_data_rd_hit                                             (75.23%)
     1.913479608                884      l2_rqsts.demand_data_rd_miss                                            (65.31%)
     1.913479608             12,867      LLC-loads                                                               (16.01%)
     1.913479608             12,827      LLC-load-misses                  #   99.69% of all LL-cache accesses    (11.16%)
     1.913479608         44,245,130      dTLB-loads                                                              (14.87%)
     1.913479608                 97      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.74%)
     1.913479608                340      iTLB-load-misses                                                        (34.65%)
     1.913479608         40,193,381      branch-instructions                                                     (44.47%)
     1.913479608             74,728      branch-load-misses                                                      (54.34%)
     1.913479608         45,719,404      cpu-cycles                                                              (64.21%)
     1.913479608        183,668,670      instructions                     #    4.02  insn per cycle              (74.08%)
     1.923587302         43,846,575      L1-dcache-loads                                                         (66.57%)
     1.923587302             35,511      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.70%)
     1.923587302             10,539      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     1.923587302              1,154      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     1.923587302             12,605      LLC-loads                                                               (23.51%)
     1.923587302             11,871      LLC-load-misses                  #   94.18% of all LL-cache accesses    (33.38%)
     1.923587302         44,694,700      dTLB-loads                                                              (39.54%)
     1.923587302                128      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     1.923587302                343      iTLB-load-misses                                                        (39.54%)
     1.923587302         40,787,077      branch-instructions                                                     (49.42%)
     1.923587302             76,115      branch-load-misses                                                      (59.31%)
     1.923587302         46,105,976      cpu-cycles                                                              (69.20%)
     1.923587302        184,188,397      instructions                     #    3.99  insn per cycle              (76.53%)
     1.933726615         44,574,725      L1-dcache-loads                                                         (50.64%)
     1.933726615             34,996      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     1.933726615             10,087      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     1.933726615                991      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     1.933726615             12,531      LLC-loads                                                               (39.49%)
     1.933726615             11,711      LLC-load-misses                  #   93.46% of all LL-cache accesses    (39.48%)
     1.933726615         44,599,592      dTLB-loads                                                              (39.48%)
     1.933726615                 40      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     1.933726615                336      iTLB-load-misses                                                        (39.48%)
     1.933726615         40,683,876      branch-instructions                                                     (48.09%)
     1.933726615             75,846      branch-load-misses                                                      (48.09%)
     1.933726615         46,341,360      cpu-cycles                                                              (48.10%)
     1.933726615        186,572,620      instructions                     #    4.03  insn per cycle              (50.65%)
     1.943856341         44,110,333      L1-dcache-loads                                                         (50.64%)
     1.943856341             35,170      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.68%)
     1.943856341             10,328      l2_rqsts.demand_data_rd_hit                                             (60.54%)
     1.943856341                948      l2_rqsts.demand_data_rd_miss                                            (70.41%)
     1.943856341             12,142      LLC-loads                                                               (39.50%)
     1.943856341             11,401      LLC-load-misses                  #   93.90% of all LL-cache accesses    (39.49%)
     1.943856341         43,208,893      dTLB-loads                                                              (39.48%)
     1.943856341                107      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.64%)
     1.943856341                323      iTLB-load-misses                                                        (19.79%)
     1.943856341         39,306,160      branch-instructions                                                     (21.07%)
     1.943856341             75,038      branch-load-misses                                                      (30.94%)
     1.943856341         45,736,217      cpu-cycles                                                              (40.80%)
     1.943856341        184,251,230      instructions                     #    4.03  insn per cycle              (50.67%)
     1.953920220         43,355,214      L1-dcache-loads                                                         (69.61%)
     1.953920220             34,472      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.50%)
     1.953920220             10,253      l2_rqsts.demand_data_rd_hit                                             (79.50%)
     1.953920220                908      l2_rqsts.demand_data_rd_miss                                            (79.50%)
     1.953920220             12,542      LLC-loads                                                               (30.42%)
     1.953920220             11,419      LLC-load-misses                  #   91.05% of all LL-cache accesses    (20.49%)
     1.953920220         43,117,494      dTLB-loads                                                              (10.58%)
     1.953920220                 56      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.54%)
     1.953920220                327      iTLB-load-misses                                                        (19.82%)
     1.953920220         39,378,436      branch-instructions                                                     (29.75%)
     1.953920220             73,065      branch-load-misses                                                      (39.69%)
     1.953920220         44,939,365      cpu-cycles                                                              (49.63%)
     1.953920220        181,085,634      instructions                     #    4.03  insn per cycle              (59.56%)
     1.964036867         44,123,198      L1-dcache-loads                                                         (79.08%)
     1.964036867             35,422      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.93%)
     1.964036867             10,179      l2_rqsts.demand_data_rd_hit                                             (61.06%)
     1.964036867                884      l2_rqsts.demand_data_rd_miss                                            (51.21%)
     1.964036867             12,563      LLC-loads                                                               (11.11%)
     1.964036867             11,928      LLC-load-misses                  #   94.95% of all LL-cache accesses    (19.14%)
     1.964036867         44,155,595      dTLB-loads                                                              (29.01%)
     1.964036867                326      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.88%)
     1.964036867                366      iTLB-load-misses                                                        (39.51%)
     1.964036867         40,136,738      branch-instructions                                                     (49.39%)
     1.964036867             74,814      branch-load-misses                                                      (59.27%)
     1.964036867         45,978,774      cpu-cycles                                                              (69.15%)
     1.964036867        185,359,851      instructions                     #    4.03  insn per cycle              (79.03%)
     1.974179999         44,358,955      L1-dcache-loads                                                         (52.44%)
     1.974179999             35,441      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.71%)
     1.974179999             10,021      l2_rqsts.demand_data_rd_hit                                             (50.71%)
     1.974179999              1,020      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     1.974179999             12,803      LLC-loads                                                               (37.62%)
     1.974179999             12,025      LLC-load-misses                  #   93.92% of all LL-cache accesses    (39.46%)
     1.974179999         44,558,993      dTLB-loads                                                              (39.46%)
     1.974179999                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     1.974179999                337      iTLB-load-misses                                                        (39.46%)
     1.974179999         40,686,650      branch-instructions                                                     (49.33%)
     1.974179999             75,869      branch-load-misses                                                      (59.19%)
     1.974179999         46,202,594      cpu-cycles                                                              (62.40%)
     1.974179999        186,024,548      instructions                     #    4.03  insn per cycle              (62.41%)
     1.984305080         43,882,851      L1-dcache-loads                                                         (50.62%)
     1.984305080             34,818      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     1.984305080             10,237      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     1.984305080                856      l2_rqsts.demand_data_rd_miss                                            (56.07%)
     1.984305080             12,769      LLC-loads                                                               (39.51%)
     1.984305080             12,055      LLC-load-misses                  #   94.41% of all LL-cache accesses    (39.51%)
     1.984305080         44,106,239      dTLB-loads                                                              (39.51%)
     1.984305080                351      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     1.984305080                343      iTLB-load-misses                                                        (34.07%)
     1.984305080         39,627,022      branch-instructions                                                     (34.08%)
     1.984305080             73,895      branch-load-misses                                                      (34.08%)
     1.984305080         45,433,587      cpu-cycles                                                              (40.75%)
     1.984305080        183,260,709      instructions                     #    4.03  insn per cycle              (50.63%)
     1.994433316         43,670,771      L1-dcache-loads                                                         (54.90%)
     1.994433316             34,940      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.70%)
     1.994433316             10,177      l2_rqsts.demand_data_rd_hit                                             (74.58%)
     1.994433316              1,095      l2_rqsts.demand_data_rd_miss                                            (78.99%)
     1.994433316             13,129      LLC-loads                                                               (39.46%)
     1.994433316             11,877      LLC-load-misses                  #   90.46% of all LL-cache accesses    (35.32%)
     1.994433316         44,339,684      dTLB-loads                                                              (25.45%)
     1.994433316                109      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.58%)
     1.994433316                331      iTLB-load-misses                                                        (11.15%)
     1.994433316         40,289,635      branch-instructions                                                     (21.03%)
     1.994433316             75,127      branch-load-misses                                                      (30.91%)
     1.994433316         45,769,297      cpu-cycles                                                              (40.79%)
     1.994433316        184,320,605      instructions                     #    4.03  insn per cycle              (50.67%)
     2.004558947         44,578,877      L1-dcache-loads                                                         (79.00%)
     2.004558947             35,186      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.01%)
     2.004558947             10,168      l2_rqsts.demand_data_rd_hit                                             (76.03%)
     2.004558947              1,058      l2_rqsts.demand_data_rd_miss                                            (66.16%)
     2.004558947             12,524      LLC-loads                                                               (16.80%)
     2.004558947             11,739      LLC-load-misses                  #   93.73% of all LL-cache accesses    (11.14%)
     2.004558947         44,662,262      dTLB-loads                                                              (14.07%)
     2.004558947                 54      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.93%)
     2.004558947                378      iTLB-load-misses                                                        (33.80%)
     2.004558947         40,841,921      branch-instructions                                                     (43.67%)
     2.004558947             75,467      branch-load-misses                                                      (53.54%)
     2.004558947         46,238,522      cpu-cycles                                                              (63.41%)
     2.004558947        186,638,051      instructions                     #    4.04  insn per cycle              (73.28%)
     2.014699729         44,585,305      L1-dcache-loads                                                         (67.43%)
     2.014699729             35,114      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.58%)
     2.014699729             10,603      l2_rqsts.demand_data_rd_hit                                             (50.70%)
     2.014699729                913      l2_rqsts.demand_data_rd_miss                                            (50.70%)
     2.014699729             12,680      LLC-loads                                                               (22.66%)
     2.014699729             11,981      LLC-load-misses                  #   94.49% of all LL-cache accesses    (32.52%)
     2.014699729         44,634,514      dTLB-loads                                                              (39.45%)
     2.014699729                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     2.014699729                382      iTLB-load-misses                                                        (39.45%)
     2.014699729         40,793,991      branch-instructions                                                     (49.31%)
     2.014699729             76,283      branch-load-misses                                                      (59.17%)
     2.014699729         46,394,730      cpu-cycles                                                              (69.03%)
     2.014699729        187,006,884      instructions                     #    4.03  insn per cycle              (77.37%)
     2.024830925         44,307,077      L1-dcache-loads                                                         (50.65%)
     2.024830925             34,678      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     2.024830925             10,108      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     2.024830925                969      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     2.024830925             12,836      LLC-loads                                                               (39.48%)
     2.024830925             12,466      LLC-load-misses                  #   97.12% of all LL-cache accesses    (39.48%)
     2.024830925         44,571,923      dTLB-loads                                                              (39.48%)
     2.024830925                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     2.024830925                336      iTLB-load-misses                                                        (39.48%)
     2.024830925         40,642,044      branch-instructions                                                     (49.12%)
     2.024830925             76,193      branch-load-misses                                                      (49.12%)
     2.024830925         46,280,698      cpu-cycles                                                              (49.13%)
     2.024830925        186,108,594      instructions                     #    4.02  insn per cycle              (50.66%)
     2.034961293         44,421,088      L1-dcache-loads                                                         (50.64%)
     2.034961293             35,627      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     2.034961293             10,555      l2_rqsts.demand_data_rd_hit                                             (59.50%)
     2.034961293                968      l2_rqsts.demand_data_rd_miss                                            (69.37%)
     2.034961293             12,326      LLC-loads                                                               (39.49%)
     2.034961293             11,675      LLC-load-misses                  #   94.72% of all LL-cache accesses    (39.49%)
     2.034961293         44,580,080      dTLB-loads                                                              (39.49%)
     2.034961293                 81      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.65%)
     2.034961293                365      iTLB-load-misses                                                        (20.79%)
     2.034961293         40,765,231      branch-instructions                                                     (21.03%)
     2.034961293             75,281      branch-load-misses                                                      (30.90%)
     2.034961293         46,076,514      cpu-cycles                                                              (40.77%)
     2.034961293        185,921,871      instructions                     #    4.04  insn per cycle              (50.64%)
     2.045055199         43,418,301      L1-dcache-loads                                                         (68.36%)
     2.045055199             34,267      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.26%)
     2.045055199             10,005      l2_rqsts.demand_data_rd_hit                                             (79.27%)
     2.045055199                864      l2_rqsts.demand_data_rd_miss                                            (79.27%)
     2.045055199             12,546      LLC-loads                                                               (31.67%)
     2.045055199             11,714      LLC-load-misses                  #   93.37% of all LL-cache accesses    (21.77%)
     2.045055199         42,941,752      dTLB-loads                                                              (11.87%)
     2.045055199                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.85%)
     2.045055199                324      iTLB-load-misses                                                        (18.77%)
     2.045055199         39,878,622      branch-instructions                                                     (28.67%)
     2.045055199             74,533      branch-load-misses                                                      (38.57%)
     2.045055199         45,375,258      cpu-cycles                                                              (48.47%)
     2.045055199        181,349,869      instructions                     #    4.00  insn per cycle              (58.38%)
     2.055183277         44,568,634      L1-dcache-loads                                                         (78.99%)
     2.055183277             35,366      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (72.30%)
     2.055183277             10,555      l2_rqsts.demand_data_rd_hit                                             (62.43%)
     2.055183277                873      l2_rqsts.demand_data_rd_miss                                            (52.57%)
     2.055183277             13,497      LLC-loads                                                               (11.16%)
     2.055183277             12,366      LLC-load-misses                  #   91.62% of all LL-cache accesses    (17.80%)
     2.055183277         44,402,005      dTLB-loads                                                              (27.66%)
     2.055183277                 74      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.53%)
     2.055183277                341      iTLB-load-misses                                                        (39.50%)
     2.055183277         40,682,056      branch-instructions                                                     (49.37%)
     2.055183277             75,656      branch-load-misses                                                      (59.24%)
     2.055183277         46,335,322      cpu-cycles                                                              (69.12%)
     2.055183277        186,880,732      instructions                     #    4.03  insn per cycle              (78.99%)
     2.065311764         44,538,248      L1-dcache-loads                                                         (53.81%)
     2.065311764             35,027      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     2.065311764             10,725      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     2.065311764                987      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     2.065311764             12,569      LLC-loads                                                               (36.27%)
     2.065311764             11,721      LLC-load-misses                  #   93.25% of all LL-cache accesses    (39.49%)
     2.065311764         44,687,263      dTLB-loads                                                              (39.49%)
     2.065311764                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     2.065311764                311      iTLB-load-misses                                                        (39.49%)
     2.065311764         40,697,728      branch-instructions                                                     (49.37%)
     2.065311764             76,252      branch-load-misses                                                      (59.24%)
     2.065311764         46,275,698      cpu-cycles                                                              (63.76%)
     2.065311764        186,501,798      instructions                     #    4.03  insn per cycle              (63.76%)
     2.075415520         44,200,206      L1-dcache-loads                                                         (50.51%)
     2.075415520             34,336      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.51%)
     2.075415520              9,684      l2_rqsts.demand_data_rd_hit                                             (50.51%)
     2.075415520                910      l2_rqsts.demand_data_rd_miss                                            (54.89%)
     2.075415520             12,635      LLC-loads                                                               (39.59%)
     2.075415520             11,888      LLC-load-misses                  #   94.09% of all LL-cache accesses    (39.59%)
     2.075415520         44,399,837      dTLB-loads                                                              (39.59%)
     2.075415520                 90      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
     2.075415520                346      iTLB-load-misses                                                        (35.23%)
     2.075415520         40,456,684      branch-instructions                                                     (35.24%)
     2.075415520             75,783      branch-load-misses                                                      (35.25%)
     2.075415520         46,008,211      cpu-cycles                                                              (40.62%)
     2.075415520        185,360,368      instructions                     #    4.03  insn per cycle              (50.52%)
     2.085542241         44,393,730      L1-dcache-loads                                                         (53.78%)
     2.085542241             35,245      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (63.64%)
     2.085542241             10,350      l2_rqsts.demand_data_rd_hit                                             (73.51%)
     2.085542241                907      l2_rqsts.demand_data_rd_miss                                            (79.01%)
     2.085542241             12,949      LLC-loads                                                               (39.51%)
     2.085542241             12,147      LLC-load-misses                  #   93.81% of all LL-cache accesses    (36.38%)
     2.085542241         44,789,047      dTLB-loads                                                              (26.51%)
     2.085542241                162      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.64%)
     2.085542241                395      iTLB-load-misses                                                        (11.13%)
     2.085542241         40,710,071      branch-instructions                                                     (21.00%)
     2.085542241             75,811      branch-load-misses                                                      (30.88%)
     2.085542241         46,338,447      cpu-cycles                                                              (40.75%)
     2.085542241        186,424,709      instructions                     #    4.02  insn per cycle              (50.63%)
     2.095669189         44,728,344      L1-dcache-loads                                                         (79.00%)
     2.095669189             34,800      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     2.095669189             10,236      l2_rqsts.demand_data_rd_hit                                             (77.11%)
     2.095669189                841      l2_rqsts.demand_data_rd_miss                                            (67.24%)
     2.095669189             12,670      LLC-loads                                                               (17.88%)
     2.095669189             11,859      LLC-load-misses                  #   93.60% of all LL-cache accesses    (11.15%)
     2.095669189         44,731,186      dTLB-loads                                                              (12.99%)
     2.095669189                 61      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.85%)
     2.095669189                351      iTLB-load-misses                                                        (32.72%)
     2.095669189         40,915,779      branch-instructions                                                     (42.59%)
     2.095669189             75,888      branch-load-misses                                                      (52.46%)
     2.095669189         46,330,717      cpu-cycles                                                              (62.33%)
     2.095669189        187,492,876      instructions                     #    4.05  insn per cycle              (72.20%)
     2.105801762         44,590,532      L1-dcache-loads                                                         (68.49%)
     2.105801762             35,266      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (58.64%)
     2.105801762             10,605      l2_rqsts.demand_data_rd_hit                                             (50.66%)
     2.105801762              1,067      l2_rqsts.demand_data_rd_miss                                            (50.66%)
     2.105801762             13,492      LLC-loads                                                               (21.60%)
     2.105801762             12,213      LLC-load-misses                  #   90.52% of all LL-cache accesses    (31.46%)
     2.105801762         44,386,633      dTLB-loads                                                              (39.48%)
     2.105801762                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     2.105801762                331      iTLB-load-misses                                                        (39.48%)
     2.105801762         40,584,958      branch-instructions                                                     (49.35%)
     2.105801762             75,677      branch-load-misses                                                      (59.22%)
     2.105801762         46,172,010      cpu-cycles                                                              (69.09%)
     2.105801762        186,383,868      instructions                     #    4.04  insn per cycle              (78.44%)
#           time             counts unit events
     2.115923108         44,511,777      L1-dcache-loads                                                         (50.60%)
     2.115923108             35,186      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     2.115923108             10,569      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     2.115923108              1,053      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     2.115923108             12,368      LLC-loads                                                               (39.52%)
     2.115923108             11,866      LLC-load-misses                  #   95.94% of all LL-cache accesses    (39.52%)
     2.115923108         44,480,199      dTLB-loads                                                              (39.52%)
     2.115923108                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     2.115923108                384      iTLB-load-misses                                                        (39.52%)
     2.115923108         40,731,142      branch-instructions                                                     (49.40%)
     2.115923108             76,041      branch-load-misses                                                      (50.08%)
     2.115923108         46,212,844      cpu-cycles                                                              (50.08%)
     2.115923108        186,329,526      instructions                     #    4.03  insn per cycle              (50.61%)
     2.126054123         44,430,358      L1-dcache-loads                                                         (50.65%)
     2.126054123             35,132      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     2.126054123              9,605      l2_rqsts.demand_data_rd_hit                                             (58.59%)
     2.126054123                920      l2_rqsts.demand_data_rd_miss                                            (68.45%)
     2.126054123             12,487      LLC-loads                                                               (39.49%)
     2.126054123             11,552      LLC-load-misses                  #   92.51% of all LL-cache accesses    (39.49%)
     2.126054123         44,505,448      dTLB-loads                                                              (39.49%)
     2.126054123                 95      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.56%)
     2.126054123                377      iTLB-load-misses                                                        (21.70%)
     2.126054123         40,486,296      branch-instructions                                                     (21.71%)
     2.126054123             75,997      branch-load-misses                                                      (30.91%)
     2.126054123         46,154,645      cpu-cycles                                                              (40.78%)
     2.126054123        186,402,066      instructions                     #    4.04  insn per cycle              (50.65%)
     2.136182012         44,737,941      L1-dcache-loads                                                         (67.21%)
     2.136182012             34,490      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (77.08%)
     2.136182012              9,968      l2_rqsts.demand_data_rd_hit                                             (79.00%)
     2.136182012                849      l2_rqsts.demand_data_rd_miss                                            (79.00%)
     2.136182012             12,882      LLC-loads                                                               (32.81%)
     2.136182012             11,640      LLC-load-misses                  #   90.36% of all LL-cache accesses    (22.95%)
     2.136182012         44,561,194      dTLB-loads                                                              (13.08%)
     2.136182012                107      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.14%)
     2.136182012                314      iTLB-load-misses                                                        (17.79%)
     2.136182012         40,866,473      branch-instructions                                                     (27.66%)
     2.136182012             76,166      branch-load-misses                                                      (37.52%)
     2.136182012         46,355,254      cpu-cycles                                                              (47.39%)
     2.136182012        187,467,795      instructions                     #    4.04  insn per cycle              (57.26%)
     2.146308566         44,410,303      L1-dcache-loads                                                         (79.00%)
     2.146308566             34,505      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.55%)
     2.146308566             10,249      l2_rqsts.demand_data_rd_hit                                             (63.68%)
     2.146308566                780      l2_rqsts.demand_data_rd_miss                                            (53.81%)
     2.146308566             13,990      LLC-loads                                                               (11.14%)
     2.146308566             12,762      LLC-load-misses                  #   91.22% of all LL-cache accesses    (16.55%)
     2.146308566         44,832,398      dTLB-loads                                                              (26.41%)
     2.146308566                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.28%)
     2.146308566                344      iTLB-load-misses                                                        (39.50%)
     2.146308566         40,562,083      branch-instructions                                                     (49.38%)
     2.146308566             75,884      branch-load-misses                                                      (59.25%)
     2.146308566         46,153,848      cpu-cycles                                                              (69.12%)
     2.146308566        185,982,498      instructions                     #    4.03  insn per cycle              (79.00%)
     2.156428125         43,939,817      L1-dcache-loads                                                         (55.01%)
     2.156428125             38,501      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.59%)
     2.156428125             12,815      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     2.156428125              1,502      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     2.156428125             12,642      LLC-loads                                                               (35.06%)
     2.156428125             11,746      LLC-load-misses                  #   92.91% of all LL-cache accesses    (39.53%)
     2.156428125         44,379,094      dTLB-loads                                                              (39.53%)
     2.156428125                151      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     2.156428125                374      iTLB-load-misses                                                        (39.53%)
     2.156428125         40,387,468      branch-instructions                                                     (49.41%)
     2.156428125             75,389      branch-load-misses                                                      (59.29%)
     2.156428125         46,106,307      cpu-cycles                                                              (64.96%)
     2.156428125        184,496,621      instructions                     #    4.00  insn per cycle              (64.96%)
     2.166553824         43,768,881      L1-dcache-loads                                                         (50.62%)
     2.166553824             34,330      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     2.166553824              9,857      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     2.166553824                936      l2_rqsts.demand_data_rd_miss                                            (53.62%)
     2.166553824             12,529      LLC-loads                                                               (39.51%)
     2.166553824             12,192      LLC-load-misses                  #   97.31% of all LL-cache accesses    (39.51%)
     2.166553824         44,643,788      dTLB-loads                                                              (39.51%)
     2.166553824                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     2.166553824                347      iTLB-load-misses                                                        (36.52%)
     2.166553824         40,397,027      branch-instructions                                                     (36.53%)
     2.166553824             75,784      branch-load-misses                                                      (36.54%)
     2.166553824         46,057,354      cpu-cycles                                                              (40.75%)
     2.166553824        183,925,799      instructions                     #    3.99  insn per cycle              (50.63%)
     2.176667416         43,134,245      L1-dcache-loads                                                         (52.44%)
     2.176667416             34,535      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.31%)
     2.176667416             10,243      l2_rqsts.demand_data_rd_hit                                             (72.19%)
     2.176667416              1,061      l2_rqsts.demand_data_rd_miss                                            (79.06%)
     2.176667416             13,141      LLC-loads                                                               (39.53%)
     2.176667416             11,755      LLC-load-misses                  #   89.45% of all LL-cache accesses    (37.71%)
     2.176667416         43,533,591      dTLB-loads                                                              (27.83%)
     2.176667416                178      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.96%)
     2.176667416                342      iTLB-load-misses                                                        (11.08%)
     2.176667416         39,069,584      branch-instructions                                                     (20.96%)
     2.176667416             73,900      branch-load-misses                                                      (30.84%)
     2.176667416         45,339,725      cpu-cycles                                                              (40.72%)
     2.176667416        181,135,078      instructions                     #    4.00  insn per cycle              (50.60%)
     2.186786046         43,290,701      L1-dcache-loads                                                         (79.03%)
     2.186786046             35,558      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.03%)
     2.186786046             10,541      l2_rqsts.demand_data_rd_hit                                             (78.40%)
     2.186786046              1,354      l2_rqsts.demand_data_rd_miss                                            (68.52%)
     2.186786046             13,022      LLC-loads                                                               (19.16%)
     2.186786046             12,758      LLC-load-misses                  #   97.97% of all LL-cache accesses    (11.11%)
     2.186786046         43,343,935      dTLB-loads                                                              (11.69%)
     2.186786046                 64      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.56%)
     2.186786046                359      iTLB-load-misses                                                        (31.44%)
     2.186786046         39,896,232      branch-instructions                                                     (41.32%)
     2.186786046             75,060      branch-load-misses                                                      (51.19%)
     2.186786046         45,019,639      cpu-cycles                                                              (61.03%)
     2.186786046        181,283,336      instructions                     #    4.03  insn per cycle              (70.91%)
     2.196925492         42,063,366      L1-dcache-loads                                                         (69.74%)
     2.196925492             34,058      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.88%)
     2.196925492             10,503      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     2.196925492              1,076      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     2.196925492             12,774      LLC-loads                                                               (20.34%)
     2.196925492             11,897      LLC-load-misses                  #   93.13% of all LL-cache accesses    (30.21%)
     2.196925492         43,834,425      dTLB-loads                                                              (39.49%)
     2.196925492                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     2.196925492                331      iTLB-load-misses                                                        (39.50%)
     2.196925492         39,309,498      branch-instructions                                                     (49.36%)
     2.196925492             72,552      branch-load-misses                                                      (59.24%)
     2.196925492         44,228,447      cpu-cycles                                                              (69.11%)
     2.196925492        177,703,806      instructions                     #    4.02  insn per cycle              (78.98%)
     2.207037761         43,259,838      L1-dcache-loads                                                         (50.55%)
     2.207037761             34,123      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.55%)
     2.207037761              9,960      l2_rqsts.demand_data_rd_hit                                             (50.55%)
     2.207037761                937      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     2.207037761             13,078      LLC-loads                                                               (39.56%)
     2.207037761             12,413      LLC-load-misses                  #   94.92% of all LL-cache accesses    (39.56%)
     2.207037761         43,445,059      dTLB-loads                                                              (39.56%)
     2.207037761                171      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
     2.207037761                351      iTLB-load-misses                                                        (39.56%)
     2.207037761         39,500,879      branch-instructions                                                     (49.44%)
     2.207037761             73,218      branch-load-misses                                                      (51.26%)
     2.207037761         45,155,079      cpu-cycles                                                              (51.26%)
     2.207037761        180,705,947      instructions                     #    4.00  insn per cycle              (51.27%)
     2.217167785         43,937,861      L1-dcache-loads                                                         (50.64%)
     2.217167785             34,332      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     2.217167785              9,921      l2_rqsts.demand_data_rd_hit                                             (57.46%)
     2.217167785                886      l2_rqsts.demand_data_rd_miss                                            (67.33%)
     2.217167785             12,843      LLC-loads                                                               (39.49%)
     2.217167785             11,986      LLC-load-misses                  #   93.33% of all LL-cache accesses    (39.49%)
     2.217167785         43,996,723      dTLB-loads                                                              (39.49%)
     2.217167785                104      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.69%)
     2.217167785                341      iTLB-load-misses                                                        (22.82%)
     2.217167785         39,698,348      branch-instructions                                                     (22.83%)
     2.217167785             74,336      branch-load-misses                                                      (30.90%)
     2.217167785         45,622,355      cpu-cycles                                                              (40.77%)
     2.217167785        183,883,641      instructions                     #    4.03  insn per cycle              (50.64%)
     2.227296869         44,647,539      L1-dcache-loads                                                         (66.08%)
     2.227296869             35,368      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (75.95%)
     2.227296869             10,836      l2_rqsts.demand_data_rd_hit                                             (78.99%)
     2.227296869                878      l2_rqsts.demand_data_rd_miss                                            (78.99%)
     2.227296869             12,653      LLC-loads                                                               (33.94%)
     2.227296869             11,843      LLC-load-misses                  #   93.60% of all LL-cache accesses    (24.08%)
     2.227296869         44,239,151      dTLB-loads                                                              (14.22%)
     2.227296869                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.16%)
     2.227296869                336      iTLB-load-misses                                                        (16.66%)
     2.227296869         40,588,783      branch-instructions                                                     (26.53%)
     2.227296869             75,582      branch-load-misses                                                      (36.39%)
     2.227296869         46,232,923      cpu-cycles                                                              (46.26%)
     2.227296869        187,099,720      instructions                     #    4.05  insn per cycle              (56.13%)
     2.237427613         44,511,697      L1-dcache-loads                                                         (78.97%)
     2.237427613             34,641      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.69%)
     2.237427613             10,189      l2_rqsts.demand_data_rd_hit                                             (64.83%)
     2.237427613                942      l2_rqsts.demand_data_rd_miss                                            (54.97%)
     2.237427613             13,870      LLC-loads                                                               (11.18%)
     2.237427613             11,910      LLC-load-misses                  #   85.87% of all LL-cache accesses    (15.41%)
     2.237427613         44,112,059      dTLB-loads                                                              (25.27%)
     2.237427613                179      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.13%)
     2.237427613                359      iTLB-load-misses                                                        (39.48%)
     2.237427613         40,590,975      branch-instructions                                                     (49.35%)
     2.237427613             75,527      branch-load-misses                                                      (59.23%)
     2.237427613         45,994,598      cpu-cycles                                                              (69.10%)
     2.237427613        185,972,471      instructions                     #    4.04  insn per cycle              (78.97%)
     2.247554661         44,622,093      L1-dcache-loads                                                         (56.22%)
     2.247554661             35,024      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     2.247554661             10,367      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     2.247554661              1,023      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     2.247554661             13,205      LLC-loads                                                               (33.86%)
     2.247554661             12,154      LLC-load-misses                  #   92.04% of all LL-cache accesses    (39.50%)
     2.247554661         44,412,579      dTLB-loads                                                              (39.50%)
     2.247554661                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     2.247554661                344      iTLB-load-misses                                                        (39.50%)
     2.247554661         40,660,903      branch-instructions                                                     (49.37%)
     2.247554661             76,113      branch-load-misses                                                      (59.25%)
     2.247554661         46,332,512      cpu-cycles                                                              (66.16%)
     2.247554661        186,772,796      instructions                     #    4.03  insn per cycle              (66.17%)
     2.257674961         43,203,538      L1-dcache-loads                                                         (50.60%)
     2.257674961             34,276      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     2.257674961              9,910      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     2.257674961                950      l2_rqsts.demand_data_rd_miss                                            (52.40%)
     2.257674961             12,354      LLC-loads                                                               (39.52%)
     2.257674961             11,478      LLC-load-misses                  #   92.91% of all LL-cache accesses    (39.53%)
     2.257674961         43,210,697      dTLB-loads                                                              (39.53%)
     2.257674961                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     2.257674961                331      iTLB-load-misses                                                        (37.74%)
     2.257674961         39,515,594      branch-instructions                                                     (37.75%)
     2.257674961             73,583      branch-load-misses                                                      (37.75%)
     2.257674961         45,255,425      cpu-cycles                                                              (40.72%)
     2.257674961        179,669,771      instructions                     #    3.97  insn per cycle              (50.60%)
     2.267803340         44,178,736      L1-dcache-loads                                                         (51.21%)
     2.267803340             35,407      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (61.07%)
     2.267803340             10,317      l2_rqsts.demand_data_rd_hit                                             (70.94%)
     2.267803340                932      l2_rqsts.demand_data_rd_miss                                            (79.00%)
     2.267803340             12,931      LLC-loads                                                               (39.50%)
     2.267803340             12,117      LLC-load-misses                  #   93.71% of all LL-cache accesses    (38.95%)
     2.267803340         44,907,325      dTLB-loads                                                              (29.08%)
     2.267803340                 67      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.22%)
     2.267803340                412      iTLB-load-misses                                                        (11.14%)
     2.267803340         40,656,562      branch-instructions                                                     (21.01%)
     2.267803340             76,127      branch-load-misses                                                      (30.89%)
     2.267803340         46,192,383      cpu-cycles                                                              (40.76%)
     2.267803340        186,315,846      instructions                     #    4.03  insn per cycle              (50.63%)
     2.277932015         44,585,495      L1-dcache-loads                                                         (78.98%)
     2.277932015             35,668      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.98%)
     2.277932015             10,576      l2_rqsts.demand_data_rd_hit                                             (78.98%)
     2.277932015                893      l2_rqsts.demand_data_rd_miss                                            (69.82%)
     2.277932015             12,281      LLC-loads                                                               (20.47%)
     2.277932015             11,755      LLC-load-misses                  #   95.72% of all LL-cache accesses    (11.16%)
     2.277932015         44,140,471      dTLB-loads                                                              (11.16%)
     2.277932015                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.27%)
     2.277932015                351      iTLB-load-misses                                                        (30.14%)
     2.277932015         40,689,907      branch-instructions                                                     (40.00%)
     2.277932015             76,229      branch-load-misses                                                      (49.87%)
     2.277932015         46,330,526      cpu-cycles                                                              (59.74%)
     2.277932015        186,759,568      instructions                     #    4.03  insn per cycle              (69.61%)
     2.288066219         44,642,147      L1-dcache-loads                                                         (71.09%)
     2.288066219             35,369      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (61.24%)
     2.288066219             10,905      l2_rqsts.demand_data_rd_hit                                             (51.38%)
     2.288066219              1,063      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     2.288066219             12,943      LLC-loads                                                               (19.01%)
     2.288066219             12,230      LLC-load-misses                  #   94.49% of all LL-cache accesses    (28.86%)
     2.288066219         44,742,781      dTLB-loads                                                              (38.72%)
     2.288066219                190      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     2.288066219                359      iTLB-load-misses                                                        (39.47%)
     2.288066219         40,762,981      branch-instructions                                                     (49.34%)
     2.288066219             75,796      branch-load-misses                                                      (59.21%)
     2.288066219         46,363,246      cpu-cycles                                                              (69.07%)
     2.288066219        187,162,663      instructions                     #    4.04  insn per cycle              (78.94%)
     2.298194058         44,699,860      L1-dcache-loads                                                         (50.63%)
     2.298194058             35,098      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     2.298194058             10,366      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     2.298194058                999      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     2.298194058             12,829      LLC-loads                                                               (39.49%)
     2.298194058             11,816      LLC-load-misses                  #   92.10% of all LL-cache accesses    (39.49%)
     2.298194058         44,601,400      dTLB-loads                                                              (39.50%)
     2.298194058                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     2.298194058                379      iTLB-load-misses                                                        (39.49%)
     2.298194058         40,873,724      branch-instructions                                                     (49.37%)
     2.298194058             75,500      branch-load-misses                                                      (52.72%)
     2.298194058         46,326,279      cpu-cycles                                                              (52.73%)
     2.298194058        187,320,687      instructions                     #    4.04  insn per cycle              (52.73%)
     2.308336875         44,659,344      L1-dcache-loads                                                         (50.71%)
     2.308336875             39,495      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.70%)
     2.308336875             13,210      l2_rqsts.demand_data_rd_hit                                             (55.85%)
     2.308336875              1,435      l2_rqsts.demand_data_rd_miss                                            (65.70%)
     2.308336875             13,146      LLC-loads                                                               (39.44%)
     2.308336875             12,189      LLC-load-misses                  #   92.72% of all LL-cache accesses    (39.44%)
     2.308336875         44,757,129      dTLB-loads                                                              (39.44%)
     2.308336875                122      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.31%)
     2.308336875                351      iTLB-load-misses                                                        (24.46%)
     2.308336875         40,726,386      branch-instructions                                                     (24.47%)
     2.308336875             76,208      branch-load-misses                                                      (30.99%)
     2.308336875         46,409,507      cpu-cycles                                                              (40.85%)
     2.308336875        187,264,920      instructions                     #    4.04  insn per cycle              (50.71%)
     2.318464272         44,256,087      L1-dcache-loads                                                         (64.43%)
     2.318464272             35,148      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.29%)
     2.318464272             10,153      l2_rqsts.demand_data_rd_hit                                             (79.01%)
     2.318464272                859      l2_rqsts.demand_data_rd_miss                                            (79.01%)
     2.318464272             12,292      LLC-loads                                                               (35.60%)
     2.318464272             11,385      LLC-load-misses                  #   92.62% of all LL-cache accesses    (25.73%)
     2.318464272         44,454,562      dTLB-loads                                                              (15.87%)
     2.318464272                107      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.14%)
     2.318464272                326      iTLB-load-misses                                                        (15.00%)
     2.318464272         40,290,875      branch-instructions                                                     (24.86%)
     2.318464272             76,262      branch-load-misses                                                      (34.73%)
     2.318464272         46,057,448      cpu-cycles                                                              (44.60%)
     2.318464272        185,944,386      instructions                     #    4.04  insn per cycle              (54.47%)
     2.328589784         44,609,630      L1-dcache-loads                                                         (79.01%)
     2.328589784             34,451      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.33%)
     2.328589784             10,080      l2_rqsts.demand_data_rd_hit                                             (66.46%)
     2.328589784                816      l2_rqsts.demand_data_rd_miss                                            (56.60%)
     2.328589784             12,902      LLC-loads                                                               (11.14%)
     2.328589784             11,908      LLC-load-misses                  #   92.30% of all LL-cache accesses    (13.76%)
     2.328589784         44,643,649      dTLB-loads                                                              (23.63%)
     2.328589784                125      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.50%)
     2.328589784                336      iTLB-load-misses                                                        (39.50%)
     2.328589784         40,796,267      branch-instructions                                                     (49.38%)
     2.328589784             76,538      branch-load-misses                                                      (59.25%)
     2.328589784         46,320,850      cpu-cycles                                                              (69.13%)
     2.328589784        186,974,587      instructions                     #    4.04  insn per cycle              (79.01%)
     2.338710786         41,860,752      L1-dcache-loads                                                         (57.80%)
     2.338710786             34,607      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     2.338710786              9,845      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     2.338710786              1,488      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     2.338710786             13,475      LLC-loads                                                               (32.28%)
     2.338710786             12,317      LLC-load-misses                  #   91.41% of all LL-cache accesses    (39.52%)
     2.338710786         44,461,786      dTLB-loads                                                              (39.52%)
     2.338710786                255      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     2.338710786                336      iTLB-load-misses                                                        (39.52%)
     2.338710786         39,327,942      branch-instructions                                                     (49.42%)
     2.338710786             72,892      branch-load-misses                                                      (59.29%)
     2.338710786         44,409,968      cpu-cycles                                                              (67.75%)
     2.338710786        177,038,363      instructions                     #    3.99  insn per cycle              (67.75%)
     2.348805909         43,417,595      L1-dcache-loads                                                         (50.47%)
     2.348805909             34,030      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     2.348805909              9,898      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     2.348805909                978      l2_rqsts.demand_data_rd_miss                                            (50.98%)
     2.348805909             12,307      LLC-loads                                                               (39.63%)
     2.348805909             11,428      LLC-load-misses                  #   92.86% of all LL-cache accesses    (39.63%)
     2.348805909         43,916,529      dTLB-loads                                                              (39.63%)
     2.348805909                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     2.348805909                373      iTLB-load-misses                                                        (39.13%)
     2.348805909         40,304,619      branch-instructions                                                     (39.14%)
     2.348805909             75,135      branch-load-misses                                                      (39.14%)
     2.348805909         45,849,299      cpu-cycles                                                              (40.57%)
     2.348805909        183,217,503      instructions                     #    4.00  insn per cycle              (50.48%)
     2.358929000         44,368,748      L1-dcache-loads                                                         (50.61%)
     2.358929000             34,996      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.80%)
     2.358929000             10,189      l2_rqsts.demand_data_rd_hit                                             (69.68%)
     2.358929000                851      l2_rqsts.demand_data_rd_miss                                            (79.03%)
     2.358929000             12,586      LLC-loads                                                               (39.52%)
     2.358929000             11,906      LLC-load-misses                  #   94.60% of all LL-cache accesses    (39.52%)
     2.358929000         43,763,013      dTLB-loads                                                              (30.34%)
     2.358929000                205      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.47%)
     2.358929000                360      iTLB-load-misses                                                        (11.10%)
     2.358929000         39,806,040      branch-instructions                                                     (20.98%)
     2.358929000             75,077      branch-load-misses                                                      (30.85%)
     2.358929000         45,882,125      cpu-cycles                                                              (40.76%)
     2.358929000        185,109,515      instructions                     #    4.03  insn per cycle              (50.64%)
     2.369033354         43,295,136      L1-dcache-loads                                                         (78.52%)
     2.369033354             35,129      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.18%)
     2.369033354             10,499      l2_rqsts.demand_data_rd_hit                                             (79.18%)
     2.369033354              1,105      l2_rqsts.demand_data_rd_miss                                            (71.00%)
     2.369033354             12,596      LLC-loads                                                               (21.51%)
     2.369033354             11,428      LLC-load-misses                  #   90.73% of all LL-cache accesses    (11.64%)
     2.369033354         43,672,822      dTLB-loads                                                              (10.94%)
     2.369033354                167      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.08%)
     2.369033354                317      iTLB-load-misses                                                        (28.96%)
     2.369033354         40,524,833      branch-instructions                                                     (38.85%)
     2.369033354             75,986      branch-load-misses                                                      (48.74%)
     2.369033354         46,057,844      cpu-cycles                                                              (58.61%)
     2.369033354        184,453,706      instructions                     #    4.00  insn per cycle              (68.52%)
#           time             counts unit events
     2.379125805         43,451,906      L1-dcache-loads                                                         (71.98%)
     2.379125805             34,464      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.08%)
     2.379125805              9,697      l2_rqsts.demand_data_rd_hit                                             (52.18%)
     2.379125805                990      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     2.379125805             13,595      LLC-loads                                                               (18.08%)
     2.379125805             12,459      LLC-load-misses                  #   91.64% of all LL-cache accesses    (27.98%)
     2.379125805         44,597,885      dTLB-loads                                                              (37.88%)
     2.379125805                163      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     2.379125805                327      iTLB-load-misses                                                        (39.64%)
     2.379125805         39,324,156      branch-instructions                                                     (49.54%)
     2.379125805             74,111      branch-load-misses                                                      (59.45%)
     2.379125805         45,282,508      cpu-cycles                                                              (69.36%)
     2.379125805        182,336,320      instructions                     #    4.03  insn per cycle              (79.27%)
     2.389255601         43,988,822      L1-dcache-loads                                                         (50.64%)
     2.389255601             37,434      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.64%)
     2.389255601             10,979      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     2.389255601              1,473      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     2.389255601             12,852      LLC-loads                                                               (39.49%)
     2.389255601             12,133      LLC-load-misses                  #   94.41% of all LL-cache accesses    (39.49%)
     2.389255601         44,776,655      dTLB-loads                                                              (39.49%)
     2.389255601                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     2.389255601                334      iTLB-load-misses                                                        (39.49%)
     2.389255601         40,081,727      branch-instructions                                                     (49.37%)
     2.389255601             75,060      branch-load-misses                                                      (53.32%)
     2.389255601         46,316,258      cpu-cycles                                                              (53.32%)
     2.389255601        183,894,579      instructions                     #    3.97  insn per cycle              (53.33%)
     2.399364636         44,047,656      L1-dcache-loads                                                         (50.58%)
     2.399364636             35,355      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     2.399364636             10,551      l2_rqsts.demand_data_rd_hit                                             (55.39%)
     2.399364636                900      l2_rqsts.demand_data_rd_miss                                            (65.27%)
     2.399364636             12,203      LLC-loads                                                               (39.55%)
     2.399364636             11,416      LLC-load-misses                  #   93.55% of all LL-cache accesses    (39.55%)
     2.399364636         43,950,269      dTLB-loads                                                              (39.55%)
     2.399364636                 77      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.75%)
     2.399364636                337      iTLB-load-misses                                                        (24.87%)
     2.399364636         39,461,649      branch-instructions                                                     (24.88%)
     2.399364636             74,858      branch-load-misses                                                      (30.81%)
     2.399364636         45,627,327      cpu-cycles                                                              (40.69%)
     2.399364636        183,726,959      instructions                     #    4.03  insn per cycle              (50.58%)
     2.409490733         44,287,671      L1-dcache-loads                                                         (64.13%)
     2.409490733             35,569      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.01%)
     2.409490733             10,386      l2_rqsts.demand_data_rd_hit                                             (79.07%)
     2.409490733              1,108      l2_rqsts.demand_data_rd_miss                                            (79.05%)
     2.409490733             12,293      LLC-loads                                                               (35.90%)
     2.409490733             11,421      LLC-load-misses                  #   92.91% of all LL-cache accesses    (26.02%)
     2.409490733         43,557,413      dTLB-loads                                                              (16.15%)
     2.409490733                 36      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.07%)
     2.409490733                333      iTLB-load-misses                                                        (14.69%)
     2.409490733         39,916,870      branch-instructions                                                     (24.54%)
     2.409490733             74,598      branch-load-misses                                                      (34.41%)
     2.409490733         45,794,182      cpu-cycles                                                              (44.29%)
     2.409490733        185,343,304      instructions                     #    4.05  insn per cycle              (54.16%)
     2.419620694         44,521,416      L1-dcache-loads                                                         (78.97%)
     2.419620694             34,506      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.61%)
     2.419620694             10,277      l2_rqsts.demand_data_rd_hit                                             (66.74%)
     2.419620694                921      l2_rqsts.demand_data_rd_miss                                            (56.88%)
     2.419620694             12,523      LLC-loads                                                               (11.17%)
     2.419620694             12,371      LLC-load-misses                  #   98.79% of all LL-cache accesses    (13.49%)
     2.419620694         44,827,198      dTLB-loads                                                              (23.35%)
     2.419620694                123      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.22%)
     2.419620694                354      iTLB-load-misses                                                        (39.49%)
     2.419620694         40,789,549      branch-instructions                                                     (49.36%)
     2.419620694             75,777      branch-load-misses                                                      (59.23%)
     2.419620694         46,233,886      cpu-cycles                                                              (69.11%)
     2.419620694        186,606,621      instructions                     #    4.04  insn per cycle              (78.98%)
     2.429746574         43,576,760      L1-dcache-loads                                                         (58.12%)
     2.429746574             34,809      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     2.429746574             10,131      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     2.429746574                965      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     2.429746574             12,437      LLC-loads                                                               (31.96%)
     2.429746574             11,719      LLC-load-misses                  #   94.23% of all LL-cache accesses    (39.51%)
     2.429746574         42,530,663      dTLB-loads                                                              (39.50%)
     2.429746574                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     2.429746574                321      iTLB-load-misses                                                        (39.51%)
     2.429746574         39,337,302      branch-instructions                                                     (49.38%)
     2.429746574             73,865      branch-load-misses                                                      (59.26%)
     2.429746574         45,157,752      cpu-cycles                                                              (68.07%)
     2.429746574        182,160,243      instructions                     #    4.03  insn per cycle              (68.07%)
     2.439868604         44,596,356      L1-dcache-loads                                                         (50.60%)
     2.439868604             35,407      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     2.439868604             10,260      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     2.439868604                959      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     2.439868604             12,642      LLC-loads                                                               (39.49%)
     2.439868604             12,001      LLC-load-misses                  #   94.93% of all LL-cache accesses    (39.50%)
     2.439868604         44,778,619      dTLB-loads                                                              (39.50%)
     2.439868604                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     2.439868604                336      iTLB-load-misses                                                        (39.50%)
     2.439868604         40,644,279      branch-instructions                                                     (39.69%)
     2.439868604             75,213      branch-load-misses                                                      (39.69%)
     2.439868604         45,981,755      cpu-cycles                                                              (40.77%)
     2.439868604        186,635,465      instructions                     #    4.06  insn per cycle              (50.64%)
     2.450001429         44,363,972      L1-dcache-loads                                                         (50.66%)
     2.450001429             34,974      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.13%)
     2.450001429             10,429      l2_rqsts.demand_data_rd_hit                                             (68.98%)
     2.450001429              1,326      l2_rqsts.demand_data_rd_miss                                            (78.92%)
     2.450001429             13,519      LLC-loads                                                               (39.51%)
     2.450001429             12,436      LLC-load-misses                  #   91.99% of all LL-cache accesses    (39.50%)
     2.450001429         44,029,788      dTLB-loads                                                              (31.04%)
     2.450001429                118      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.11%)
     2.450001429                300      iTLB-load-misses                                                        (11.31%)
     2.450001429         40,764,665      branch-instructions                                                     (21.01%)
     2.450001429             76,192      branch-load-misses                                                      (30.88%)
     2.450001429         45,892,851      cpu-cycles                                                              (40.75%)
     2.450001429        186,136,453      instructions                     #    4.06  insn per cycle              (50.63%)
     2.460142944         44,035,876      L1-dcache-loads                                                         (77.50%)
     2.460142944             34,403      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.89%)
     2.460142944             10,351      l2_rqsts.demand_data_rd_hit                                             (78.89%)
     2.460142944                882      l2_rqsts.demand_data_rd_miss                                            (71.82%)
     2.460142944             12,221      LLC-loads                                                               (22.53%)
     2.460142944             11,156      LLC-load-misses                  #   91.29% of all LL-cache accesses    (12.67%)
     2.460142944         43,574,559      dTLB-loads                                                              (11.27%)
     2.460142944                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.29%)
     2.460142944                334      iTLB-load-misses                                                        (28.14%)
     2.460142944         40,177,124      branch-instructions                                                     (37.99%)
     2.460142944             74,309      branch-load-misses                                                      (47.85%)
     2.460142944         45,622,168      cpu-cycles                                                              (57.70%)
     2.460142944        184,557,441      instructions                     #    4.05  insn per cycle              (67.56%)
     2.470272269         43,622,839      L1-dcache-loads                                                         (73.16%)
     2.470272269             34,479      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (63.30%)
     2.470272269             10,273      l2_rqsts.demand_data_rd_hit                                             (53.44%)
     2.470272269              1,141      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     2.470272269             12,946      LLC-loads                                                               (16.93%)
     2.470272269             12,211      LLC-load-misses                  #   94.32% of all LL-cache accesses    (26.79%)
     2.470272269         44,015,860      dTLB-loads                                                              (36.66%)
     2.470272269                248      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     2.470272269                336      iTLB-load-misses                                                        (39.49%)
     2.470272269         40,626,243      branch-instructions                                                     (49.36%)
     2.470272269             75,187      branch-load-misses                                                      (59.24%)
     2.470272269         45,960,082      cpu-cycles                                                              (69.11%)
     2.470272269        183,526,402      instructions                     #    3.99  insn per cycle              (78.98%)
     2.480375536         44,081,827      L1-dcache-loads                                                         (50.57%)
     2.480375536             34,480      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     2.480375536             10,070      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     2.480375536                842      l2_rqsts.demand_data_rd_miss                                            (50.57%)
     2.480375536             12,443      LLC-loads                                                               (39.55%)
     2.480375536             11,907      LLC-load-misses                  #   95.69% of all LL-cache accesses    (39.55%)
     2.480375536         44,682,283      dTLB-loads                                                              (39.55%)
     2.480375536                 58      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     2.480375536                341      iTLB-load-misses                                                        (39.55%)
     2.480375536         40,490,608      branch-instructions                                                     (49.43%)
     2.480375536             76,030      branch-load-misses                                                      (54.70%)
     2.480375536         45,904,428      cpu-cycles                                                              (54.70%)
     2.480375536        185,314,988      instructions                     #    4.04  insn per cycle              (54.71%)
     2.490504690         43,984,601      L1-dcache-loads                                                         (50.58%)
     2.490504690             34,806      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     2.490504690              9,836      l2_rqsts.demand_data_rd_hit                                             (54.08%)
     2.490504690              1,027      l2_rqsts.demand_data_rd_miss                                            (63.96%)
     2.490504690             12,579      LLC-loads                                                               (39.54%)
     2.490504690             11,600      LLC-load-misses                  #   92.22% of all LL-cache accesses    (39.54%)
     2.490504690         44,444,388      dTLB-loads                                                              (39.54%)
     2.490504690                 94      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.06%)
     2.490504690                355      iTLB-load-misses                                                        (26.18%)
     2.490504690         40,943,031      branch-instructions                                                     (26.19%)
     2.490504690             75,927      branch-load-misses                                                      (30.82%)
     2.490504690         45,891,832      cpu-cycles                                                              (40.70%)
     2.490504690        184,300,070      instructions                     #    4.02  insn per cycle              (50.58%)
     2.500637575         44,705,464      L1-dcache-loads                                                         (62.73%)
     2.500637575             35,447      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (72.59%)
     2.500637575             10,451      l2_rqsts.demand_data_rd_hit                                             (78.96%)
     2.500637575                877      l2_rqsts.demand_data_rd_miss                                            (78.96%)
     2.500637575             12,804      LLC-loads                                                               (37.29%)
     2.500637575             11,972      LLC-load-misses                  #   93.50% of all LL-cache accesses    (27.43%)
     2.500637575         44,836,157      dTLB-loads                                                              (17.57%)
     2.500637575                107      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.19%)
     2.500637575                337      iTLB-load-misses                                                        (13.33%)
     2.500637575         40,737,171      branch-instructions                                                     (23.20%)
     2.500637575             75,983      branch-load-misses                                                      (33.06%)
     2.500637575         46,220,425      cpu-cycles                                                              (42.92%)
     2.500637575        187,583,160      instructions                     #    4.06  insn per cycle              (52.78%)
     2.510764302         44,412,452      L1-dcache-loads                                                         (79.00%)
     2.510764302             34,925      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.05%)
     2.510764302             10,286      l2_rqsts.demand_data_rd_hit                                             (68.18%)
     2.510764302                939      l2_rqsts.demand_data_rd_miss                                            (58.31%)
     2.510764302             12,425      LLC-loads                                                               (11.15%)
     2.510764302             12,871      LLC-load-misses                  #  103.59% of all LL-cache accesses    (12.05%)
     2.510764302         44,409,158      dTLB-loads                                                              (21.92%)
     2.510764302                346      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.78%)
     2.510764302                339      iTLB-load-misses                                                        (39.50%)
     2.510764302         40,465,241      branch-instructions                                                     (49.37%)
     2.510764302             75,085      branch-load-misses                                                      (59.25%)
     2.510764302         46,079,661      cpu-cycles                                                              (69.12%)
     2.510764302        186,004,859      instructions                     #    4.04  insn per cycle              (79.00%)
     2.520901993         44,580,151      L1-dcache-loads                                                         (59.59%)
     2.520901993             35,740      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.68%)
     2.520901993             10,684      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     2.520901993              1,004      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     2.520901993             13,223      LLC-loads                                                               (30.51%)
     2.520901993             12,522      LLC-load-misses                  #   94.70% of all LL-cache accesses    (39.46%)
     2.520901993         44,398,144      dTLB-loads                                                              (39.46%)
     2.520901993                321      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     2.520901993                332      iTLB-load-misses                                                        (39.46%)
     2.520901993         40,510,900      branch-instructions                                                     (49.32%)
     2.520901993             76,285      branch-load-misses                                                      (59.18%)
     2.520901993         46,107,308      cpu-cycles                                                              (69.05%)
     2.520901993        185,994,132      instructions                     #    4.03  insn per cycle              (69.52%)
     2.531027308         44,615,967      L1-dcache-loads                                                         (50.62%)
     2.531027308             34,799      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     2.531027308             10,498      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     2.531027308                881      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     2.531027308             12,646      LLC-loads                                                               (39.51%)
     2.531027308             12,177      LLC-load-misses                  #   96.29% of all LL-cache accesses    (39.51%)
     2.531027308         44,789,328      dTLB-loads                                                              (39.51%)
     2.531027308                225      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     2.531027308                326      iTLB-load-misses                                                        (39.51%)
     2.531027308         40,868,486      branch-instructions                                                     (41.21%)
     2.531027308             76,335      branch-load-misses                                                      (41.21%)
     2.531027308         46,298,764      cpu-cycles                                                              (41.22%)
     2.531027308        187,357,950      instructions                     #    4.05  insn per cycle              (50.63%)
     2.541154858         44,867,996      L1-dcache-loads                                                         (50.63%)
     2.541154858             35,366      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.59%)
     2.541154858             10,099      l2_rqsts.demand_data_rd_hit                                             (67.46%)
     2.541154858                867      l2_rqsts.demand_data_rd_miss                                            (77.33%)
     2.541154858             12,889      LLC-loads                                                               (39.50%)
     2.541154858             12,267      LLC-load-misses                  #   95.17% of all LL-cache accesses    (39.50%)
     2.541154858         44,678,252      dTLB-loads                                                              (32.56%)
     2.541154858                110      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.69%)
     2.541154858                343      iTLB-load-misses                                                        (12.83%)
     2.541154858         40,909,684      branch-instructions                                                     (21.01%)
     2.541154858             76,739      branch-load-misses                                                      (30.88%)
     2.541154858         46,346,085      cpu-cycles                                                              (40.76%)
     2.541154858        187,844,687      instructions                     #    4.05  insn per cycle              (50.63%)
     2.551288269         44,697,258      L1-dcache-loads                                                         (76.05%)
     2.551288269             35,056      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.95%)
     2.551288269             10,613      l2_rqsts.demand_data_rd_hit                                             (78.96%)
     2.551288269                769      l2_rqsts.demand_data_rd_miss                                            (73.31%)
     2.551288269             12,596      LLC-loads                                                               (23.98%)
     2.551288269             11,913      LLC-load-misses                  #   94.58% of all LL-cache accesses    (14.12%)
     2.551288269         44,774,823      dTLB-loads                                                              (11.20%)
     2.551288269                130      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.79%)
     2.551288269                333      iTLB-load-misses                                                        (26.65%)
     2.551288269         41,005,222      branch-instructions                                                     (36.51%)
     2.551288269             76,329      branch-load-misses                                                      (46.38%)
     2.551288269         46,375,909      cpu-cycles                                                              (56.24%)
     2.551288269        188,111,499      instructions                     #    4.06  insn per cycle              (66.11%)
     2.561413750         44,607,923      L1-dcache-loads                                                         (74.59%)
     2.561413750             35,139      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.72%)
     2.561413750             10,397      l2_rqsts.demand_data_rd_hit                                             (54.85%)
     2.561413750              1,023      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     2.561413750             12,466      LLC-loads                                                               (15.51%)
     2.561413750             11,736      LLC-load-misses                  #   94.14% of all LL-cache accesses    (25.37%)
     2.561413750         43,636,880      dTLB-loads                                                              (35.24%)
     2.561413750                220      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     2.561413750                354      iTLB-load-misses                                                        (39.50%)
     2.561413750         40,406,797      branch-instructions                                                     (49.38%)
     2.561413750             75,484      branch-load-misses                                                      (59.26%)
     2.561413750         46,049,530      cpu-cycles                                                              (69.13%)
     2.561413750        186,257,775      instructions                     #    4.04  insn per cycle              (79.01%)
     2.571537749         44,698,910      L1-dcache-loads                                                         (50.63%)
     2.571537749             35,049      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     2.571537749             10,228      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     2.571537749                920      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     2.571537749             12,788      LLC-loads                                                               (39.53%)
     2.571537749             11,963      LLC-load-misses                  #   93.55% of all LL-cache accesses    (39.49%)
     2.571537749         44,713,742      dTLB-loads                                                              (39.49%)
     2.571537749                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     2.571537749                367      iTLB-load-misses                                                        (39.49%)
     2.571537749         40,899,150      branch-instructions                                                     (49.37%)
     2.571537749             77,014      branch-load-misses                                                      (56.11%)
     2.571537749         46,170,259      cpu-cycles                                                              (56.12%)
     2.571537749        186,914,112      instructions                     #    4.05  insn per cycle              (56.12%)
     2.581665408         44,384,005      L1-dcache-loads                                                         (50.63%)
     2.581665408             36,052      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     2.581665408             10,458      l2_rqsts.demand_data_rd_hit                                             (52.54%)
     2.581665408                980      l2_rqsts.demand_data_rd_miss                                            (62.41%)
     2.581665408             12,692      LLC-loads                                                               (39.50%)
     2.581665408             11,733      LLC-load-misses                  #   92.44% of all LL-cache accesses    (39.50%)
     2.581665408         44,591,589      dTLB-loads                                                              (39.50%)
     2.581665408                186      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.61%)
     2.581665408                342      iTLB-load-misses                                                        (27.74%)
     2.581665408         40,570,250      branch-instructions                                                     (27.75%)
     2.581665408             76,019      branch-load-misses                                                      (30.89%)
     2.581665408         46,342,406      cpu-cycles                                                              (40.76%)
     2.581665408        186,516,815      instructions                     #    4.02  insn per cycle              (50.63%)
     2.591792587         44,489,044      L1-dcache-loads                                                         (61.18%)
     2.591792587             35,292      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.05%)
     2.591792587             10,209      l2_rqsts.demand_data_rd_hit                                             (79.01%)
     2.591792587                863      l2_rqsts.demand_data_rd_miss                                            (79.01%)
     2.591792587             12,508      LLC-loads                                                               (38.84%)
     2.591792587             11,663      LLC-load-misses                  #   93.24% of all LL-cache accesses    (28.98%)
     2.591792587         44,927,763      dTLB-loads                                                              (19.11%)
     2.591792587                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.14%)
     2.591792587                331      iTLB-load-misses                                                        (11.75%)
     2.591792587         40,613,663      branch-instructions                                                     (21.62%)
     2.591792587             76,394      branch-load-misses                                                      (31.49%)
     2.591792587         46,337,192      cpu-cycles                                                              (41.36%)
     2.591792587        186,233,717      instructions                     #    4.02  insn per cycle              (51.23%)
     2.601922434         44,517,557      L1-dcache-loads                                                         (78.97%)
     2.601922434             37,365      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.97%)
     2.601922434             10,489      l2_rqsts.demand_data_rd_hit                                             (69.72%)
     2.601922434                923      l2_rqsts.demand_data_rd_miss                                            (59.85%)
     2.601922434             14,965      LLC-loads                                                               (11.17%)
     2.601922434             12,807      LLC-load-misses                  #   85.58% of all LL-cache accesses    (11.17%)
     2.601922434         44,654,739      dTLB-loads                                                              (20.38%)
     2.601922434                 72      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.24%)
     2.601922434                389      iTLB-load-misses                                                        (39.49%)
     2.601922434         40,697,003      branch-instructions                                                     (49.36%)
     2.601922434             76,377      branch-load-misses                                                      (59.23%)
     2.601922434         46,344,088      cpu-cycles                                                              (69.10%)
     2.601922434        186,694,363      instructions                     #    4.03  insn per cycle              (78.98%)
     2.612013448         44,022,958      L1-dcache-loads                                                         (60.97%)
     2.612013448             34,642      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.07%)
     2.612013448             10,049      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     2.612013448              1,159      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     2.612013448             12,930      LLC-loads                                                               (29.09%)
     2.612013448             12,196      LLC-load-misses                  #   94.32% of all LL-cache accesses    (38.99%)
     2.612013448         44,599,404      dTLB-loads                                                              (39.64%)
     2.612013448                133      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     2.612013448                335      iTLB-load-misses                                                        (39.64%)
     2.612013448         40,651,013      branch-instructions                                                     (49.55%)
     2.612013448             76,072      branch-load-misses                                                      (59.46%)
     2.612013448         45,983,684      cpu-cycles                                                              (69.37%)
     2.612013448        184,714,119      instructions                     #    4.02  insn per cycle              (70.95%)
     2.622144404         44,692,928      L1-dcache-loads                                                         (50.65%)
     2.622144404             35,086      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     2.622144404              9,864      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     2.622144404                939      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     2.622144404             12,618      LLC-loads                                                               (39.48%)
     2.622144404             11,987      LLC-load-misses                  #   95.00% of all LL-cache accesses    (39.48%)
     2.622144404         44,816,752      dTLB-loads                                                              (39.48%)
     2.622144404                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     2.622144404                331      iTLB-load-misses                                                        (39.48%)
     2.622144404         40,838,088      branch-instructions                                                     (42.34%)
     2.622144404             76,463      branch-load-misses                                                      (42.35%)
     2.622144404         46,332,804      cpu-cycles                                                              (42.35%)
     2.622144404        187,622,127      instructions                     #    4.05  insn per cycle              (50.66%)
     2.632269216         44,765,082      L1-dcache-loads                                                         (50.62%)
     2.632269216             35,205      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.45%)
     2.632269216             10,191      l2_rqsts.demand_data_rd_hit                                             (66.32%)
     2.632269216                900      l2_rqsts.demand_data_rd_miss                                            (76.19%)
     2.632269216             12,582      LLC-loads                                                               (39.52%)
     2.632269216             12,002      LLC-load-misses                  #   95.39% of all LL-cache accesses    (39.52%)
     2.632269216         44,462,111      dTLB-loads                                                              (33.70%)
     2.632269216                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.83%)
     2.632269216                329      iTLB-load-misses                                                        (13.96%)
     2.632269216         40,844,494      branch-instructions                                                     (20.99%)
     2.632269216             77,066      branch-load-misses                                                      (30.86%)
     2.632269216         46,333,751      cpu-cycles                                                              (40.74%)
     2.632269216        187,531,902      instructions                     #    4.05  insn per cycle              (50.62%)
#           time             counts unit events
     2.642374517         44,264,183      L1-dcache-loads                                                         (75.10%)
     2.642374517             34,482      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.08%)
     2.642374517             10,104      l2_rqsts.demand_data_rd_hit                                             (79.08%)
     2.642374517              1,001      l2_rqsts.demand_data_rd_miss                                            (74.40%)
     2.642374517             12,615      LLC-loads                                                               (24.99%)
     2.642374517             11,614      LLC-load-misses                  #   92.07% of all LL-cache accesses    (15.11%)
     2.642374517         44,001,313      dTLB-loads                                                              (11.06%)
     2.642374517                 82      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.69%)
     2.642374517                320      iTLB-load-misses                                                        (25.56%)
     2.642374517         40,916,788      branch-instructions                                                     (35.44%)
     2.642374517             76,388      branch-load-misses                                                      (45.32%)
     2.642374517         46,052,976      cpu-cycles                                                              (55.20%)
     2.642374517        185,940,105      instructions                     #    4.04  insn per cycle              (65.08%)
     2.652516743         44,463,080      L1-dcache-loads                                                         (75.51%)
     2.652516743             34,538      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.71%)
     2.652516743              9,936      l2_rqsts.demand_data_rd_hit                                             (55.84%)
     2.652516743                943      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     2.652516743             13,751      LLC-loads                                                               (14.53%)
     2.652516743             12,710      LLC-load-misses                  #   92.43% of all LL-cache accesses    (24.39%)
     2.652516743         44,316,062      dTLB-loads                                                              (34.25%)
     2.652516743                265      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     2.652516743                341      iTLB-load-misses                                                        (39.49%)
     2.652516743         40,732,896      branch-instructions                                                     (49.36%)
     2.652516743             76,458      branch-load-misses                                                      (59.23%)
     2.652516743         45,936,594      cpu-cycles                                                              (69.10%)
     2.652516743        186,368,386      instructions                     #    4.06  insn per cycle              (78.97%)
     2.662644462         44,157,912      L1-dcache-loads                                                         (50.63%)
     2.662644462             35,191      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     2.662644462             10,240      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     2.662644462                995      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     2.662644462             12,948      LLC-loads                                                               (39.49%)
     2.662644462             11,973      LLC-load-misses                  #   92.47% of all LL-cache accesses    (39.50%)
     2.662644462         44,086,911      dTLB-loads                                                              (39.49%)
     2.662644462                154      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     2.662644462                341      iTLB-load-misses                                                        (39.50%)
     2.662644462         40,456,279      branch-instructions                                                     (49.37%)
     2.662644462             75,307      branch-load-misses                                                      (57.17%)
     2.662644462         45,994,947      cpu-cycles                                                              (57.17%)
     2.662644462        185,419,699      instructions                     #    4.03  insn per cycle              (57.18%)
     2.672769265         44,453,389      L1-dcache-loads                                                         (50.62%)
     2.672769265             34,732      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     2.672769265             10,032      l2_rqsts.demand_data_rd_hit                                             (51.50%)
     2.672769265              1,034      l2_rqsts.demand_data_rd_miss                                            (61.37%)
     2.672769265             12,654      LLC-loads                                                               (39.51%)
     2.672769265             11,801      LLC-load-misses                  #   93.26% of all LL-cache accesses    (39.51%)
     2.672769265         43,875,931      dTLB-loads                                                              (39.51%)
     2.672769265                 90      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.65%)
     2.672769265                357      iTLB-load-misses                                                        (28.77%)
     2.672769265         40,714,174      branch-instructions                                                     (28.78%)
     2.672769265             76,677      branch-load-misses                                                      (30.87%)
     2.672769265         46,055,093      cpu-cycles                                                              (40.74%)
     2.672769265        186,169,919      instructions                     #    4.04  insn per cycle              (50.62%)
     2.682934888         44,515,064      L1-dcache-loads                                                         (59.93%)
     2.682934888             35,500      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.76%)
     2.682934888             10,373      l2_rqsts.demand_data_rd_hit                                             (78.71%)
     2.682934888                933      l2_rqsts.demand_data_rd_miss                                            (78.71%)
     2.682934888             13,019      LLC-loads                                                               (39.36%)
     2.682934888             11,962      LLC-load-misses                  #   91.88% of all LL-cache accesses    (30.26%)
     2.682934888         44,385,463      dTLB-loads                                                              (20.43%)
     2.682934888                 87      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.47%)
     2.682934888                357      iTLB-load-misses                                                        (11.47%)
     2.682934888         40,733,762      branch-instructions                                                     (21.30%)
     2.682934888             76,250      branch-load-misses                                                      (31.14%)
     2.682934888         46,245,646      cpu-cycles                                                              (40.98%)
     2.682934888        186,816,118      instructions                     #    4.04  insn per cycle              (50.81%)
     2.693027258         43,408,085      L1-dcache-loads                                                         (79.26%)
     2.693027258             34,248      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.27%)
     2.693027258              9,894      l2_rqsts.demand_data_rd_hit                                             (71.01%)
     2.693027258              1,063      l2_rqsts.demand_data_rd_miss                                            (61.11%)
     2.693027258             13,566      LLC-loads                                                               (11.59%)
     2.693027258             11,777      LLC-load-misses                  #   86.81% of all LL-cache accesses    (10.84%)
     2.693027258         43,677,525      dTLB-loads                                                              (19.05%)
     2.693027258                259      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.95%)
     2.693027258                337      iTLB-load-misses                                                        (38.85%)
     2.693027258         39,766,481      branch-instructions                                                     (48.75%)
     2.693027258             74,659      branch-load-misses                                                      (58.65%)
     2.693027258         45,393,924      cpu-cycles                                                              (68.56%)
     2.693027258        182,799,930      instructions                     #    4.03  insn per cycle              (78.46%)
     2.703129306         43,920,518      L1-dcache-loads                                                         (62.07%)
     2.703129306             34,918      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.18%)
     2.703129306             10,105      l2_rqsts.demand_data_rd_hit                                             (50.54%)
     2.703129306              1,390      l2_rqsts.demand_data_rd_miss                                            (50.49%)
     2.703129306             13,005      LLC-loads                                                               (27.99%)
     2.703129306             11,830      LLC-load-misses                  #   90.97% of all LL-cache accesses    (37.88%)
     2.703129306         42,822,950      dTLB-loads                                                              (39.57%)
     2.703129306                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     2.703129306                373      iTLB-load-misses                                                        (39.61%)
     2.703129306         39,898,150      branch-instructions                                                     (49.52%)
     2.703129306             74,880      branch-load-misses                                                      (59.42%)
     2.703129306         45,357,914      cpu-cycles                                                              (69.32%)
     2.703129306        182,755,866      instructions                     #    4.03  insn per cycle              (72.05%)
     2.713247348         44,418,835      L1-dcache-loads                                                         (50.58%)
     2.713247348             34,642      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     2.713247348              9,694      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     2.713247348                972      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     2.713247348             12,839      LLC-loads                                                               (39.53%)
     2.713247348             12,098      LLC-load-misses                  #   94.23% of all LL-cache accesses    (39.53%)
     2.713247348         44,477,316      dTLB-loads                                                              (39.53%)
     2.713247348                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     2.713247348                328      iTLB-load-misses                                                        (39.53%)
     2.713247348         40,797,689      branch-instructions                                                     (43.41%)
     2.713247348             76,170      branch-load-misses                                                      (43.42%)
     2.713247348         46,282,964      cpu-cycles                                                              (43.42%)
     2.713247348        186,321,038      instructions                     #    4.03  insn per cycle              (50.60%)
     2.723376339         44,582,542      L1-dcache-loads                                                         (50.64%)
     2.723376339             35,193      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.41%)
     2.723376339             10,318      l2_rqsts.demand_data_rd_hit                                             (65.28%)
     2.723376339                976      l2_rqsts.demand_data_rd_miss                                            (75.15%)
     2.723376339             12,474      LLC-loads                                                               (39.50%)
     2.723376339             11,352      LLC-load-misses                  #   91.01% of all LL-cache accesses    (39.50%)
     2.723376339         44,402,478      dTLB-loads                                                              (34.74%)
     2.723376339                 48      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.88%)
     2.723376339                319      iTLB-load-misses                                                        (15.01%)
     2.723376339         40,713,548      branch-instructions                                                     (21.02%)
     2.723376339             75,789      branch-load-misses                                                      (30.89%)
     2.723376339         46,347,908      cpu-cycles                                                              (40.76%)
     2.723376339        186,757,778      instructions                     #    4.03  insn per cycle              (50.64%)
     2.733509950         44,715,426      L1-dcache-loads                                                         (73.86%)
     2.733509950             34,806      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.95%)
     2.733509950             10,246      l2_rqsts.demand_data_rd_hit                                             (78.95%)
     2.733509950                887      l2_rqsts.demand_data_rd_miss                                            (75.50%)
     2.733509950             12,582      LLC-loads                                                               (26.16%)
     2.733509950             11,812      LLC-load-misses                  #   93.88% of all LL-cache accesses    (16.31%)
     2.733509950         44,521,310      dTLB-loads                                                              (11.20%)
     2.733509950                 95      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.61%)
     2.733509950                326      iTLB-load-misses                                                        (24.47%)
     2.733509950         40,775,681      branch-instructions                                                     (34.33%)
     2.733509950             76,417      branch-load-misses                                                      (44.19%)
     2.733509950         46,362,460      cpu-cycles                                                              (54.05%)
     2.733509950        187,219,316      instructions                     #    4.04  insn per cycle              (63.92%)
     2.743636124         44,465,896      L1-dcache-loads                                                         (76.78%)
     2.743636124             37,815      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (66.91%)
     2.743636124             12,681      l2_rqsts.demand_data_rd_hit                                             (57.05%)
     2.743636124              1,672      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     2.743636124             13,849      LLC-loads                                                               (13.31%)
     2.743636124             12,774      LLC-load-misses                  #   92.24% of all LL-cache accesses    (23.18%)
     2.743636124         44,737,176      dTLB-loads                                                              (33.05%)
     2.743636124                174      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     2.743636124                351      iTLB-load-misses                                                        (39.50%)
     2.743636124         40,904,462      branch-instructions                                                     (49.38%)
     2.743636124             76,616      branch-load-misses                                                      (59.25%)
     2.743636124         46,246,679      cpu-cycles                                                              (69.13%)
     2.743636124        186,403,446      instructions                     #    4.03  insn per cycle              (79.00%)
     2.753755696         43,846,514      L1-dcache-loads                                                         (50.59%)
     2.753755696             34,825      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     2.753755696             10,272      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     2.753755696              1,000      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     2.753755696             12,628      LLC-loads                                                               (39.53%)
     2.753755696             12,044      LLC-load-misses                  #   95.38% of all LL-cache accesses    (39.53%)
     2.753755696         44,410,645      dTLB-loads                                                              (39.53%)
     2.753755696                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     2.753755696                351      iTLB-load-misses                                                        (39.53%)
     2.753755696         40,307,269      branch-instructions                                                     (49.41%)
     2.753755696             75,573      branch-load-misses                                                      (58.31%)
     2.753755696         45,869,722      cpu-cycles                                                              (58.32%)
     2.753755696        184,400,377      instructions                     #    4.02  insn per cycle              (58.32%)
     2.763882471         44,014,618      L1-dcache-loads                                                         (50.63%)
     2.763882471             35,235      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     2.763882471             10,276      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     2.763882471              1,030      l2_rqsts.demand_data_rd_miss                                            (60.26%)
     2.763882471             12,652      LLC-loads                                                               (39.50%)
     2.763882471             11,706      LLC-load-misses                  #   92.52% of all LL-cache accesses    (39.50%)
     2.763882471         44,724,362      dTLB-loads                                                              (39.50%)
     2.763882471                291      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     2.763882471                327      iTLB-load-misses                                                        (29.89%)
     2.763882471         40,928,192      branch-instructions                                                     (29.90%)
     2.763882471             76,699      branch-load-misses                                                      (30.89%)
     2.763882471         45,941,675      cpu-cycles                                                              (40.76%)
     2.763882471        185,302,449      instructions                     #    4.03  insn per cycle              (50.63%)
     2.774009365         44,618,748      L1-dcache-loads                                                         (59.04%)
     2.774009365             34,877      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.91%)
     2.774009365             10,380      l2_rqsts.demand_data_rd_hit                                             (78.78%)
     2.774009365                907      l2_rqsts.demand_data_rd_miss                                            (79.02%)
     2.774009365             12,609      LLC-loads                                                               (39.51%)
     2.774009365             11,987      LLC-load-misses                  #   95.07% of all LL-cache accesses    (31.11%)
     2.774009365         44,620,566      dTLB-loads                                                              (21.24%)
     2.774009365                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.38%)
     2.774009365                350      iTLB-load-misses                                                        (11.13%)
     2.774009365         40,653,498      branch-instructions                                                     (21.00%)
     2.774009365             76,607      branch-load-misses                                                      (30.87%)
     2.774009365         46,330,993      cpu-cycles                                                              (40.75%)
     2.774009365        186,616,504      instructions                     #    4.03  insn per cycle              (50.62%)
     2.784108030         44,405,983      L1-dcache-loads                                                         (79.21%)
     2.784108030             35,142      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.21%)
     2.784108030             10,108      l2_rqsts.demand_data_rd_hit                                             (71.76%)
     2.784108030              1,116      l2_rqsts.demand_data_rd_miss                                            (61.86%)
     2.784108030             12,746      LLC-loads                                                               (12.38%)
     2.784108030             11,454      LLC-load-misses                  #   89.86% of all LL-cache accesses    (10.90%)
     2.784108030         44,010,036      dTLB-loads                                                              (18.31%)
     2.784108030                148      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.20%)
     2.784108030                377      iTLB-load-misses                                                        (38.10%)
     2.784108030         40,443,157      branch-instructions                                                     (47.99%)
     2.784108030             75,560      branch-load-misses                                                      (57.89%)
     2.784108030         46,016,720      cpu-cycles                                                              (67.79%)
     2.784108030        185,563,258      instructions                     #    4.03  insn per cycle              (77.70%)
     2.794232611         44,878,055      L1-dcache-loads                                                         (62.93%)
     2.794232611             35,556      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.06%)
     2.794232611             10,550      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     2.794232611                969      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     2.794232611             13,135      LLC-loads                                                               (27.16%)
     2.794232611             12,453      LLC-load-misses                  #   94.81% of all LL-cache accesses    (37.03%)
     2.794232611         44,811,360      dTLB-loads                                                              (39.51%)
     2.794232611                197      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     2.794232611                349      iTLB-load-misses                                                        (39.51%)
     2.794232611         40,967,532      branch-instructions                                                     (49.39%)
     2.794232611             76,498      branch-load-misses                                                      (59.26%)
     2.794232611         46,324,584      cpu-cycles                                                              (69.14%)
     2.794232611        187,964,124      instructions                     #    4.06  insn per cycle              (72.88%)
     2.804360455         44,641,861      L1-dcache-loads                                                         (50.63%)
     2.804360455             35,466      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     2.804360455              9,869      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     2.804360455              1,066      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     2.804360455             12,728      LLC-loads                                                               (39.50%)
     2.804360455             11,983      LLC-load-misses                  #   94.15% of all LL-cache accesses    (39.50%)
     2.804360455         44,725,911      dTLB-loads                                                              (39.49%)
     2.804360455                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     2.804360455                336      iTLB-load-misses                                                        (39.49%)
     2.804360455         40,824,480      branch-instructions                                                     (44.48%)
     2.804360455             76,333      branch-load-misses                                                      (44.49%)
     2.804360455         46,327,011      cpu-cycles                                                              (44.50%)
     2.804360455        187,183,297      instructions                     #    4.04  insn per cycle              (50.64%)
     2.814478851         44,819,697      L1-dcache-loads                                                         (50.58%)
     2.814478851             34,905      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.35%)
     2.814478851              9,871      l2_rqsts.demand_data_rd_hit                                             (64.23%)
     2.814478851                909      l2_rqsts.demand_data_rd_miss                                            (74.11%)
     2.814478851             12,746      LLC-loads                                                               (39.54%)
     2.814478851             11,790      LLC-load-misses                  #   92.50% of all LL-cache accesses    (39.54%)
     2.814478851         44,519,369      dTLB-loads                                                              (35.79%)
     2.814478851                 81      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.92%)
     2.814478851                374      iTLB-load-misses                                                        (16.04%)
     2.814478851         40,748,228      branch-instructions                                                     (20.94%)
     2.814478851             76,511      branch-load-misses                                                      (30.82%)
     2.814478851         46,295,476      cpu-cycles                                                              (40.70%)
     2.814478851        187,657,651      instructions                     #    4.05  insn per cycle              (50.58%)
     2.824605901         44,517,871      L1-dcache-loads                                                         (72.90%)
     2.824605901             34,341      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     2.824605901              9,810      l2_rqsts.demand_data_rd_hit                                             (79.00%)
     2.824605901                899      l2_rqsts.demand_data_rd_miss                                            (76.49%)
     2.824605901             12,680      LLC-loads                                                               (27.13%)
     2.824605901             11,625      LLC-load-misses                  #   91.68% of all LL-cache accesses    (17.26%)
     2.824605901         44,862,300      dTLB-loads                                                              (11.14%)
     2.824605901                102      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.61%)
     2.824605901                349      iTLB-load-misses                                                        (23.47%)
     2.824605901         40,714,211      branch-instructions                                                     (33.34%)
     2.824605901             76,292      branch-load-misses                                                      (43.21%)
     2.824605901         46,330,511      cpu-cycles                                                              (53.07%)
     2.824605901        186,968,714      instructions                     #    4.04  insn per cycle              (62.95%)
     2.834741074         44,689,196      L1-dcache-loads                                                         (77.74%)
     2.834741074             34,702      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.89%)
     2.834741074             10,213      l2_rqsts.demand_data_rd_hit                                             (58.03%)
     2.834741074              1,097      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     2.834741074             13,312      LLC-loads                                                               (12.36%)
     2.834741074             11,974      LLC-load-misses                  #   89.95% of all LL-cache accesses    (22.21%)
     2.834741074         44,850,613      dTLB-loads                                                              (32.07%)
     2.834741074                187      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     2.834741074                311      iTLB-load-misses                                                        (39.47%)
     2.834741074         40,872,135      branch-instructions                                                     (49.33%)
     2.834741074             76,992      branch-load-misses                                                      (59.20%)
     2.834741074         46,371,269      cpu-cycles                                                              (69.06%)
     2.834741074        187,430,725      instructions                     #    4.04  insn per cycle              (78.93%)
     2.844868773         43,804,354      L1-dcache-loads                                                         (50.63%)
     2.844868773             35,040      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     2.844868773             10,081      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     2.844868773              1,072      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     2.844868773             12,454      LLC-loads                                                               (39.50%)
     2.844868773             11,578      LLC-load-misses                  #   92.97% of all LL-cache accesses    (39.50%)
     2.844868773         43,408,814      dTLB-loads                                                              (39.46%)
     2.844868773                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     2.844868773                357      iTLB-load-misses                                                        (39.46%)
     2.844868773         40,284,815      branch-instructions                                                     (49.33%)
     2.844868773             75,296      branch-load-misses                                                      (59.20%)
     2.844868773         45,810,466      cpu-cycles                                                              (59.42%)
     2.844868773        184,266,748      instructions                     #    4.02  insn per cycle              (59.42%)
     2.854971797         44,087,016      L1-dcache-loads                                                         (50.51%)
     2.854971797             35,369      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.51%)
     2.854971797             10,338      l2_rqsts.demand_data_rd_hit                                             (50.51%)
     2.854971797                937      l2_rqsts.demand_data_rd_miss                                            (59.28%)
     2.854971797             12,936      LLC-loads                                                               (39.59%)
     2.854971797             12,156      LLC-load-misses                  #   93.97% of all LL-cache accesses    (39.59%)
     2.854971797         43,793,793      dTLB-loads                                                              (39.63%)
     2.854971797                151      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     2.854971797                343      iTLB-load-misses                                                        (30.87%)
     2.854971797         39,734,373      branch-instructions                                                     (30.88%)
     2.854971797             74,561      branch-load-misses                                                      (30.88%)
     2.854971797         45,526,036      cpu-cycles                                                              (40.57%)
     2.854971797        183,902,982      instructions                     #    4.04  insn per cycle              (50.47%)
     2.865086055         41,012,738      L1-dcache-loads                                                         (58.22%)
     2.865086055             40,618      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (68.03%)
     2.865086055             13,230      l2_rqsts.demand_data_rd_hit                                             (77.91%)
     2.865086055              3,019      l2_rqsts.demand_data_rd_miss                                            (79.02%)
     2.865086055             12,738      LLC-loads                                                               (39.48%)
     2.865086055              9,408      LLC-load-misses                  #   73.86% of all LL-cache accesses    (32.01%)
     2.865086055         23,707,602      dTLB-loads                                                              (22.15%)
     2.865086055                284      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.30%)
     2.865086055                349      iTLB-load-misses                                                        (11.16%)
     2.865086055         37,687,392      branch-instructions                                                     (21.03%)
     2.865086055             72,978      branch-load-misses                                                      (30.90%)
     2.865086055         45,758,203      cpu-cycles                                                              (40.77%)
     2.865086055        180,781,258      instructions                     #    3.95  insn per cycle              (50.64%)
     2.875299339         27,877,857      L1-dcache-loads                                                         (78.35%)
     2.875299339             52,267      L1-dcache-load-misses            #    0.19% of all L1-dcache accesses   (78.37%)
     2.875299339             16,476      l2_rqsts.demand_data_rd_hit                                             (72.96%)
     2.875299339              3,977      l2_rqsts.demand_data_rd_miss                                            (63.17%)
     2.875299339             13,438      LLC-loads                                                               (14.20%)
     2.875299339              9,688      LLC-load-misses                  #   72.09% of all LL-cache accesses    (11.83%)
     2.875299339         24,126,542      dTLB-loads                                                              (17.20%)
     2.875299339                326      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.96%)
     2.875299339                261      iTLB-load-misses                                                        (36.75%)
     2.875299339         22,399,754      branch-instructions                                                     (46.54%)
     2.875299339             42,978      branch-load-misses                                                      (56.33%)
     2.875299339         43,227,362      cpu-cycles                                                              (66.13%)
     2.875299339        113,558,261      instructions                     #    2.63  insn per cycle              (75.92%)
     2.885455380         29,732,119      L1-dcache-loads                                                         (65.01%)
     2.885455380             45,457      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (55.19%)
     2.885455380             13,595      l2_rqsts.demand_data_rd_hit                                             (50.80%)
     2.885455380              3,185      l2_rqsts.demand_data_rd_miss                                            (50.82%)
     2.885455380             13,060      LLC-loads                                                               (25.08%)
     2.885455380              9,866      LLC-load-misses                  #   75.54% of all LL-cache accesses    (34.91%)
     2.885455380         33,031,897      dTLB-loads                                                              (39.36%)
     2.885455380                 99      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.36%)
     2.885455380                271      iTLB-load-misses                                                        (39.35%)
     2.885455380         27,058,246      branch-instructions                                                     (49.18%)
     2.885455380             54,583      branch-load-misses                                                      (59.02%)
     2.885455380         42,229,261      cpu-cycles                                                              (68.87%)
     2.885455380        125,691,377      instructions                     #    2.98  insn per cycle              (74.97%)
     2.895620629         24,341,309      L1-dcache-loads                                                         (50.82%)
     2.895620629             56,766      L1-dcache-load-misses            #    0.23% of all L1-dcache accesses   (50.89%)
     2.895620629             19,410      l2_rqsts.demand_data_rd_hit                                             (50.82%)
     2.895620629              5,166      l2_rqsts.demand_data_rd_miss                                            (50.81%)
     2.895620629             11,692      LLC-loads                                                               (39.34%)
     2.895620629              8,004      LLC-load-misses                  #   68.46% of all LL-cache accesses    (39.28%)
     2.895620629         24,495,135      dTLB-loads                                                              (39.35%)
     2.895620629                203      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.35%)
     2.895620629                205      iTLB-load-misses                                                        (39.35%)
     2.895620629         22,154,002      branch-instructions                                                     (47.07%)
     2.895620629             41,633      branch-load-misses                                                      (47.08%)
     2.895620629         42,610,450      cpu-cycles                                                              (47.09%)
     2.895620629        101,519,583      instructions                     #    2.38  insn per cycle              (50.83%)
#           time             counts unit events
     2.905811331         37,829,234      L1-dcache-loads                                                         (50.86%)
     2.905811331             36,868      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (51.30%)
     2.905811331             10,230      l2_rqsts.demand_data_rd_hit                                             (61.11%)
     2.905811331              2,204      l2_rqsts.demand_data_rd_miss                                            (70.94%)
     2.905811331             12,583      LLC-loads                                                               (39.31%)
     2.905811331             11,738      LLC-load-misses                  #   93.28% of all LL-cache accesses    (39.32%)
     2.905811331         39,563,117      dTLB-loads                                                              (38.93%)
     2.905811331                130      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.10%)
     2.905811331                316      iTLB-load-misses                                                        (19.29%)
     2.905811331         33,663,482      branch-instructions                                                     (21.41%)
     2.905811331             62,144      branch-load-misses                                                      (31.24%)
     2.905811331         42,214,568      cpu-cycles                                                              (41.05%)
     2.905811331        158,915,491      instructions                     #    3.76  insn per cycle              (50.87%)
     2.915976674         25,215,004      L1-dcache-loads                                                         (69.27%)
     2.915976674             48,095      L1-dcache-load-misses            #    0.19% of all L1-dcache accesses   (78.66%)
     2.915976674             14,589      l2_rqsts.demand_data_rd_hit                                             (78.65%)
     2.915976674              6,084      l2_rqsts.demand_data_rd_miss                                            (78.68%)
     2.915976674             12,300      LLC-loads                                                               (30.78%)
     2.915976674              6,822      LLC-load-misses                  #   55.46% of all LL-cache accesses    (20.94%)
     2.915976674         25,083,311      dTLB-loads                                                              (11.50%)
     2.915976674                 69      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.52%)
     2.915976674                264      iTLB-load-misses                                                        (20.07%)
     2.915976674         24,766,079      branch-instructions                                                     (29.95%)
     2.915976674             44,853      branch-load-misses                                                      (39.79%)
     2.915976674         41,865,597      cpu-cycles                                                              (49.44%)
     2.915976674        105,500,971      instructions                     #    2.52  insn per cycle              (59.29%)
     2.926102804         43,319,473      L1-dcache-loads                                                         (79.03%)
     2.926102804             34,542      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.55%)
     2.926102804             10,224      l2_rqsts.demand_data_rd_hit                                             (61.68%)
     2.926102804                945      l2_rqsts.demand_data_rd_miss                                            (51.81%)
     2.926102804             12,561      LLC-loads                                                               (11.09%)
     2.926102804             11,367      LLC-load-misses                  #   90.49% of all LL-cache accesses    (18.52%)
     2.926102804         42,364,367      dTLB-loads                                                              (28.39%)
     2.926102804                 52      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.26%)
     2.926102804                323      iTLB-load-misses                                                        (39.53%)
     2.926102804         38,866,868      branch-instructions                                                     (49.41%)
     2.926102804             73,289      branch-load-misses                                                      (59.30%)
     2.926102804         44,613,694      cpu-cycles                                                              (69.18%)
     2.926102804        179,937,967      instructions                     #    4.03  insn per cycle              (79.07%)
     2.936235256         44,275,656      L1-dcache-loads                                                         (53.04%)
     2.936235256             34,812      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     2.936235256              9,581      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     2.936235256              1,368      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     2.936235256             12,545      LLC-loads                                                               (37.05%)
     2.936235256             11,867      LLC-load-misses                  #   94.60% of all LL-cache accesses    (39.48%)
     2.936235256         44,386,598      dTLB-loads                                                              (39.48%)
     2.936235256                200      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     2.936235256                324      iTLB-load-misses                                                        (39.48%)
     2.936235256         40,553,629      branch-instructions                                                     (49.35%)
     2.936235256             76,367      branch-load-misses                                                      (59.22%)
     2.936235256         46,050,670      cpu-cycles                                                              (62.98%)
     2.936235256        185,743,948      instructions                     #    4.03  insn per cycle              (62.98%)
     2.946359819         43,935,769      L1-dcache-loads                                                         (50.62%)
     2.946359819             34,541      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     2.946359819             10,030      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     2.946359819              1,197      l2_rqsts.demand_data_rd_miss                                            (55.54%)
     2.946359819             12,707      LLC-loads                                                               (39.50%)
     2.946359819             11,747      LLC-load-misses                  #   92.45% of all LL-cache accesses    (39.51%)
     2.946359819         44,440,411      dTLB-loads                                                              (39.50%)
     2.946359819                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     2.946359819                361      iTLB-load-misses                                                        (34.61%)
     2.946359819         40,686,307      branch-instructions                                                     (34.61%)
     2.946359819             75,921      branch-load-misses                                                      (34.62%)
     2.946359819         46,319,657      cpu-cycles                                                              (40.75%)
     2.946359819        185,608,938      instructions                     #    4.01  insn per cycle              (50.63%)
     2.956477691         44,041,472      L1-dcache-loads                                                         (54.38%)
     2.956477691             34,530      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.25%)
     2.956477691             10,061      l2_rqsts.demand_data_rd_hit                                             (74.13%)
     2.956477691                861      l2_rqsts.demand_data_rd_miss                                            (79.08%)
     2.956477691             12,585      LLC-loads                                                               (39.54%)
     2.956477691             11,677      LLC-load-misses                  #   92.79% of all LL-cache accesses    (35.77%)
     2.956477691         43,414,841      dTLB-loads                                                              (25.89%)
     2.956477691                112      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.02%)
     2.956477691                371      iTLB-load-misses                                                        (11.05%)
     2.956477691         40,033,431      branch-instructions                                                     (20.93%)
     2.956477691             75,118      branch-load-misses                                                      (30.82%)
     2.956477691         45,566,364      cpu-cycles                                                              (40.70%)
     2.956477691        184,342,145      instructions                     #    4.05  insn per cycle              (50.58%)
     2.966603244         43,933,454      L1-dcache-loads                                                         (79.01%)
     2.966603244             34,509      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.01%)
     2.966603244              9,601      l2_rqsts.demand_data_rd_hit                                             (76.46%)
     2.966603244              1,016      l2_rqsts.demand_data_rd_miss                                            (66.60%)
     2.966603244             12,453      LLC-loads                                                               (17.23%)
     2.966603244             11,656      LLC-load-misses                  #   93.60% of all LL-cache accesses    (11.14%)
     2.966603244         44,139,881      dTLB-loads                                                              (13.63%)
     2.966603244                153      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.50%)
     2.966603244                332      iTLB-load-misses                                                        (33.36%)
     2.966603244         40,143,988      branch-instructions                                                     (43.23%)
     2.966603244             75,658      branch-load-misses                                                      (53.10%)
     2.966603244         45,665,821      cpu-cycles                                                              (62.97%)
     2.966603244        184,085,073      instructions                     #    4.03  insn per cycle              (72.85%)
     2.976719282         43,612,568      L1-dcache-loads                                                         (67.79%)
     2.976719282             34,473      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.91%)
     2.976719282             10,274      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     2.976719282              1,221      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     2.976719282             13,268      LLC-loads                                                               (22.29%)
     2.976719282             12,330      LLC-load-misses                  #   92.93% of all LL-cache accesses    (32.16%)
     2.976719282         44,374,753      dTLB-loads                                                              (39.54%)
     2.976719282                217      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     2.976719282                321      iTLB-load-misses                                                        (39.54%)
     2.976719282         40,278,505      branch-instructions                                                     (49.43%)
     2.976719282             75,113      branch-load-misses                                                      (59.32%)
     2.976719282         45,727,036      cpu-cycles                                                              (69.20%)
     2.976719282        183,228,445      instructions                     #    4.01  insn per cycle              (77.75%)
     2.986836753         43,605,827      L1-dcache-loads                                                         (50.57%)
     2.986836753             34,940      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     2.986836753              9,974      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     2.986836753              1,652      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     2.986836753             13,475      LLC-loads                                                               (39.54%)
     2.986836753             12,134      LLC-load-misses                  #   90.05% of all LL-cache accesses    (39.54%)
     2.986836753         41,332,222      dTLB-loads                                                              (39.54%)
     2.986836753                161      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     2.986836753                344      iTLB-load-misses                                                        (39.53%)
     2.986836753         39,905,404      branch-instructions                                                     (49.23%)
     2.986836753             75,392      branch-load-misses                                                      (49.24%)
     2.986836753         45,629,721      cpu-cycles                                                              (49.24%)
     2.986836753        183,055,151      instructions                     #    4.01  insn per cycle              (50.58%)
     2.996912306         42,502,059      L1-dcache-loads                                                         (50.38%)
     2.996912306             37,199      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.38%)
     2.996912306             10,164      l2_rqsts.demand_data_rd_hit                                             (59.77%)
     2.996912306              1,473      l2_rqsts.demand_data_rd_miss                                            (69.69%)
     2.996912306             12,687      LLC-loads                                                               (39.70%)
     2.996912306             11,320      LLC-load-misses                  #   89.23% of all LL-cache accesses    (39.71%)
     2.996912306         43,478,721      dTLB-loads                                                              (39.71%)
     2.996912306                 56      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.33%)
     2.996912306                338      iTLB-load-misses                                                        (20.41%)
     2.996912306         38,763,010      branch-instructions                                                     (20.60%)
     2.996912306             74,202      branch-load-misses                                                      (30.52%)
     2.996912306         45,003,835      cpu-cycles                                                              (40.45%)
     2.996912306        178,148,412      instructions                     #    3.96  insn per cycle              (50.39%)
     3.007005431         42,703,194      L1-dcache-loads                                                         (68.85%)
     3.007005431             34,527      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.75%)
     3.007005431              9,686      l2_rqsts.demand_data_rd_hit                                             (79.28%)
     3.007005431              1,123      l2_rqsts.demand_data_rd_miss                                            (79.27%)
     3.007005431             12,353      LLC-loads                                                               (31.17%)
     3.007005431             11,323      LLC-load-misses                  #   91.66% of all LL-cache accesses    (21.27%)
     3.007005431         41,028,327      dTLB-loads                                                              (11.38%)
     3.007005431                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.83%)
     3.007005431                368      iTLB-load-misses                                                        (19.26%)
     3.007005431         39,740,282      branch-instructions                                                     (29.16%)
     3.007005431             74,400      branch-load-misses                                                      (39.06%)
     3.007005431         45,060,276      cpu-cycles                                                              (48.96%)
     3.007005431        179,934,378      instructions                     #    3.99  insn per cycle              (58.86%)
     3.017102990         43,218,970      L1-dcache-loads                                                         (79.22%)
     3.017102990             33,918      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.72%)
     3.017102990              9,852      l2_rqsts.demand_data_rd_hit                                             (61.82%)
     3.017102990                941      l2_rqsts.demand_data_rd_miss                                            (51.93%)
     3.017102990             13,039      LLC-loads                                                               (10.89%)
     3.017102990             11,510      LLC-load-misses                  #   88.27% of all LL-cache accesses    (18.35%)
     3.017102990         43,311,136      dTLB-loads                                                              (28.24%)
     3.017102990                117      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.14%)
     3.017102990                350      iTLB-load-misses                                                        (39.61%)
     3.017102990         38,993,336      branch-instructions                                                     (49.51%)
     3.017102990             73,730      branch-load-misses                                                      (59.42%)
     3.017102990         44,948,946      cpu-cycles                                                              (69.32%)
     3.017102990        180,125,912      instructions                     #    4.01  insn per cycle              (79.22%)
     3.027222530         44,106,906      L1-dcache-loads                                                         (53.01%)
     3.027222530             35,077      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
     3.027222530             10,240      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     3.027222530              1,047      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     3.027222530             12,624      LLC-loads                                                               (37.04%)
     3.027222530             12,155      LLC-load-misses                  #   96.28% of all LL-cache accesses    (39.46%)
     3.027222530         44,387,238      dTLB-loads                                                              (39.46%)
     3.027222530                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     3.027222530                359      iTLB-load-misses                                                        (39.46%)
     3.027222530         40,445,116      branch-instructions                                                     (49.33%)
     3.027222530             75,958      branch-load-misses                                                      (59.20%)
     3.027222530         45,957,668      cpu-cycles                                                              (62.99%)
     3.027222530        185,298,467      instructions                     #    4.03  insn per cycle              (62.99%)
     3.037361828         44,094,059      L1-dcache-loads                                                         (50.65%)
     3.037361828             34,791      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     3.037361828             10,366      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     3.037361828                967      l2_rqsts.demand_data_rd_miss                                            (55.51%)
     3.037361828             12,455      LLC-loads                                                               (39.52%)
     3.037361828             11,949      LLC-load-misses                  #   95.94% of all LL-cache accesses    (39.52%)
     3.037361828         44,192,540      dTLB-loads                                                              (39.52%)
     3.037361828                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     3.037361828                329      iTLB-load-misses                                                        (34.63%)
     3.037361828         40,212,711      branch-instructions                                                     (34.64%)
     3.037361828             75,790      branch-load-misses                                                      (34.65%)
     3.037361828         45,751,871      cpu-cycles                                                              (40.74%)
     3.037361828        184,605,789      instructions                     #    4.03  insn per cycle              (50.62%)
     3.047468599         43,916,830      L1-dcache-loads                                                         (54.42%)
     3.047468599             34,604      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.30%)
     3.047468599             10,016      l2_rqsts.demand_data_rd_hit                                             (74.19%)
     3.047468599              1,000      l2_rqsts.demand_data_rd_miss                                            (79.17%)
     3.047468599             12,872      LLC-loads                                                               (39.58%)
     3.047468599             12,081      LLC-load-misses                  #   93.85% of all LL-cache accesses    (35.72%)
     3.047468599         43,722,823      dTLB-loads                                                              (25.84%)
     3.047468599                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.95%)
     3.047468599                310      iTLB-load-misses                                                        (10.96%)
     3.047468599         40,239,172      branch-instructions                                                     (20.85%)
     3.047468599             75,349      branch-load-misses                                                      (30.75%)
     3.047468599         45,654,643      cpu-cycles                                                              (40.64%)
     3.047468599        184,420,853      instructions                     #    4.04  insn per cycle              (50.53%)
     3.057583820         43,285,219      L1-dcache-loads                                                         (78.99%)
     3.057583820             35,055      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.99%)
     3.057583820              7,370      l2_rqsts.demand_data_rd_hit                                             (76.38%)
     3.057583820              2,307      l2_rqsts.demand_data_rd_miss                                            (66.51%)
     3.057583820             16,185      LLC-loads                                                               (17.16%)
     3.057583820             13,811      LLC-load-misses                  #   85.33% of all LL-cache accesses    (11.15%)
     3.057583820         43,981,356      dTLB-loads                                                              (13.71%)
     3.057583820                123      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.57%)
     3.057583820                316      iTLB-load-misses                                                        (33.44%)
     3.057583820         39,688,329      branch-instructions                                                     (43.31%)
     3.057583820             74,223      branch-load-misses                                                      (53.18%)
     3.057583820         45,201,758      cpu-cycles                                                              (63.04%)
     3.057583820        181,374,602      instructions                     #    4.01  insn per cycle              (72.92%)
     3.067720085         43,835,185      L1-dcache-loads                                                         (67.75%)
     3.067720085             34,844      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.88%)
     3.067720085              6,902      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     3.067720085              2,264      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     3.067720085             16,223      LLC-loads                                                               (22.34%)
     3.067720085             15,410      LLC-load-misses                  #   94.99% of all LL-cache accesses    (32.21%)
     3.067720085         43,733,652      dTLB-loads                                                              (39.51%)
     3.067720085                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     3.067720085                321      iTLB-load-misses                                                        (39.51%)
     3.067720085         39,927,680      branch-instructions                                                     (49.39%)
     3.067720085             75,823      branch-load-misses                                                      (59.27%)
     3.067720085         45,753,761      cpu-cycles                                                              (69.14%)
     3.067720085        183,633,555      instructions                     #    4.01  insn per cycle              (77.69%)
     3.077843188         43,175,414      L1-dcache-loads                                                         (50.61%)
     3.077843188             39,554      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.61%)
     3.077843188             11,964      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     3.077843188              2,849      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     3.077843188             12,373      LLC-loads                                                               (39.51%)
     3.077843188             11,634      LLC-load-misses                  #   94.03% of all LL-cache accesses    (39.51%)
     3.077843188         44,156,602      dTLB-loads                                                              (39.51%)
     3.077843188                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     3.077843188                341      iTLB-load-misses                                                        (39.51%)
     3.077843188         40,086,927      branch-instructions                                                     (49.27%)
     3.077843188             75,558      branch-load-misses                                                      (49.28%)
     3.077843188         45,765,111      cpu-cycles                                                              (49.29%)
     3.077843188        183,640,851      instructions                     #    4.01  insn per cycle              (50.62%)
     3.087914930         43,737,096      L1-dcache-loads                                                         (50.36%)
     3.087914930             35,084      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.36%)
     3.087914930             10,035      l2_rqsts.demand_data_rd_hit                                             (59.73%)
     3.087914930              2,467      l2_rqsts.demand_data_rd_miss                                            (69.66%)
     3.087914930             14,806      LLC-loads                                                               (39.72%)
     3.087914930             13,633      LLC-load-misses                  #   92.08% of all LL-cache accesses    (39.72%)
     3.087914930         43,389,534      dTLB-loads                                                              (39.72%)
     3.087914930                167      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.36%)
     3.087914930                391      iTLB-load-misses                                                        (20.44%)
     3.087914930         40,189,267      branch-instructions                                                     (20.57%)
     3.087914930             75,399      branch-load-misses                                                      (30.50%)
     3.087914930         45,680,933      cpu-cycles                                                              (40.43%)
     3.087914930        183,624,747      instructions                     #    4.02  insn per cycle              (50.36%)
     3.098013455         43,934,273      L1-dcache-loads                                                         (68.79%)
     3.098013455             35,178      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.68%)
     3.098013455             10,532      l2_rqsts.demand_data_rd_hit                                             (79.23%)
     3.098013455                998      l2_rqsts.demand_data_rd_miss                                            (79.23%)
     3.098013455             12,646      LLC-loads                                                               (31.23%)
     3.098013455             11,780      LLC-load-misses                  #   93.15% of all LL-cache accesses    (21.34%)
     3.098013455         43,917,454      dTLB-loads                                                              (11.45%)
     3.098013455                202      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.88%)
     3.098013455                332      iTLB-load-misses                                                        (19.22%)
     3.098013455         40,560,723      branch-instructions                                                     (29.12%)
     3.098013455             76,779      branch-load-misses                                                      (39.01%)
     3.098013455         45,930,660      cpu-cycles                                                              (48.91%)
     3.098013455        184,589,399      instructions                     #    4.02  insn per cycle              (58.81%)
     3.108104918         43,484,136      L1-dcache-loads                                                         (79.28%)
     3.108104918             35,098      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.78%)
     3.108104918             10,458      l2_rqsts.demand_data_rd_hit                                             (61.88%)
     3.108104918              1,183      l2_rqsts.demand_data_rd_miss                                            (51.98%)
     3.108104918             13,597      LLC-loads                                                               (10.83%)
     3.108104918             12,035      LLC-load-misses                  #   88.51% of all LL-cache accesses    (18.28%)
     3.108104918         43,936,938      dTLB-loads                                                              (28.18%)
     3.108104918                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.08%)
     3.108104918                355      iTLB-load-misses                                                        (39.64%)
     3.108104918         39,748,854      branch-instructions                                                     (49.55%)
     3.108104918             74,955      branch-load-misses                                                      (59.46%)
     3.108104918         45,375,010      cpu-cycles                                                              (69.37%)
     3.108104918        182,067,199      instructions                     #    4.01  insn per cycle              (79.28%)
     3.118225748         43,666,810      L1-dcache-loads                                                         (53.00%)
     3.118225748             34,419      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     3.118225748             10,087      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     3.118225748                978      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     3.118225748             12,468      LLC-loads                                                               (37.08%)
     3.118225748             11,872      LLC-load-misses                  #   95.22% of all LL-cache accesses    (39.52%)
     3.118225748         43,637,843      dTLB-loads                                                              (39.52%)
     3.118225748                215      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     3.118225748                344      iTLB-load-misses                                                        (39.52%)
     3.118225748         40,035,130      branch-instructions                                                     (49.40%)
     3.118225748             75,526      branch-load-misses                                                      (59.28%)
     3.118225748         45,552,058      cpu-cycles                                                              (62.95%)
     3.118225748        183,103,919      instructions                     #    4.02  insn per cycle              (62.95%)
     3.128328716         43,612,993      L1-dcache-loads                                                         (50.57%)
     3.128328716             34,523      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     3.128328716             10,012      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     3.128328716              1,057      l2_rqsts.demand_data_rd_miss                                            (55.69%)
     3.128328716             12,538      LLC-loads                                                               (39.55%)
     3.128328716             11,706      LLC-load-misses                  #   93.36% of all LL-cache accesses    (39.55%)
     3.128328716         43,997,631      dTLB-loads                                                              (39.55%)
     3.128328716                247      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     3.128328716                328      iTLB-load-misses                                                        (34.45%)
     3.128328716         39,764,846      branch-instructions                                                     (34.46%)
     3.128328716             74,377      branch-load-misses                                                      (34.46%)
     3.128328716         45,509,566      cpu-cycles                                                              (40.69%)
     3.128328716        182,596,428      instructions                     #    4.01  insn per cycle              (50.57%)
     3.138444392         43,931,620      L1-dcache-loads                                                         (54.61%)
     3.138444392             34,881      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.44%)
     3.138444392             10,421      l2_rqsts.demand_data_rd_hit                                             (74.33%)
     3.138444392              1,005      l2_rqsts.demand_data_rd_miss                                            (79.08%)
     3.138444392             12,644      LLC-loads                                                               (39.54%)
     3.138444392             11,833      LLC-load-misses                  #   93.59% of all LL-cache accesses    (35.58%)
     3.138444392         43,870,063      dTLB-loads                                                              (25.70%)
     3.138444392                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.82%)
     3.138444392                352      iTLB-load-misses                                                        (11.05%)
     3.138444392         39,789,337      branch-instructions                                                     (20.93%)
     3.138444392             75,445      branch-load-misses                                                      (30.82%)
     3.138444392         45,689,418      cpu-cycles                                                              (40.70%)
     3.138444392        183,336,378      instructions                     #    4.01  insn per cycle              (50.58%)
     3.148566522         43,767,256      L1-dcache-loads                                                         (79.03%)
     3.148566522             34,168      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.02%)
     3.148566522             10,086      l2_rqsts.demand_data_rd_hit                                             (76.27%)
     3.148566522              1,088      l2_rqsts.demand_data_rd_miss                                            (66.39%)
     3.148566522             12,982      LLC-loads                                                               (17.02%)
     3.148566522             11,943      LLC-load-misses                  #   92.00% of all LL-cache accesses    (11.12%)
     3.148566522         43,552,097      dTLB-loads                                                              (13.83%)
     3.148566522                 54      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.70%)
     3.148566522                306      iTLB-load-misses                                                        (33.57%)
     3.148566522         39,941,593      branch-instructions                                                     (43.44%)
     3.148566522             75,539      branch-load-misses                                                      (53.31%)
     3.148566522         45,662,965      cpu-cycles                                                              (63.18%)
     3.148566522        183,216,749      instructions                     #    4.01  insn per cycle              (73.06%)
     3.158683022         43,290,798      L1-dcache-loads                                                         (67.49%)
     3.158683022             34,295      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.64%)
     3.158683022              9,905      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     3.158683022              1,228      l2_rqsts.demand_data_rd_miss                                            (50.57%)
     3.158683022             12,735      LLC-loads                                                               (22.50%)
     3.158683022             11,613      LLC-load-misses                  #   91.19% of all LL-cache accesses    (32.38%)
     3.158683022         43,887,421      dTLB-loads                                                              (39.60%)
     3.158683022                371      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     3.158683022                331      iTLB-load-misses                                                        (39.55%)
     3.158683022         39,630,723      branch-instructions                                                     (49.44%)
     3.158683022             73,491      branch-load-misses                                                      (59.33%)
     3.158683022         45,164,128      cpu-cycles                                                              (69.21%)
     3.158683022        181,559,332      instructions                     #    4.02  insn per cycle              (77.53%)
#           time             counts unit events
     3.168785656         43,676,953      L1-dcache-loads                                                         (50.48%)
     3.168785656             34,456      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.44%)
     3.168785656             10,029      l2_rqsts.demand_data_rd_hit                                             (50.44%)
     3.168785656                973      l2_rqsts.demand_data_rd_miss                                            (50.44%)
     3.168785656             12,808      LLC-loads                                                               (39.64%)
     3.168785656             11,812      LLC-load-misses                  #   92.22% of all LL-cache accesses    (39.65%)
     3.168785656         43,596,201      dTLB-loads                                                              (39.65%)
     3.168785656                274      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     3.168785656                343      iTLB-load-misses                                                        (39.64%)
     3.168785656         39,789,162      branch-instructions                                                     (48.86%)
     3.168785656             74,810      branch-load-misses                                                      (48.87%)
     3.168785656         45,365,344      cpu-cycles                                                              (48.88%)
     3.168785656        182,495,462      instructions                     #    4.02  insn per cycle              (50.45%)
     3.178917275         43,832,012      L1-dcache-loads                                                         (50.65%)
     3.178917275             35,760      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     3.178917275             10,535      l2_rqsts.demand_data_rd_hit                                             (59.95%)
     3.178917275              1,253      l2_rqsts.demand_data_rd_miss                                            (69.81%)
     3.178917275             13,862      LLC-loads                                                               (39.49%)
     3.178917275             12,640      LLC-load-misses                  #   91.18% of all LL-cache accesses    (39.48%)
     3.178917275         43,693,681      dTLB-loads                                                              (39.48%)
     3.178917275                235      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.20%)
     3.178917275                329      iTLB-load-misses                                                        (20.34%)
     3.178917275         39,745,880      branch-instructions                                                     (21.04%)
     3.178917275             74,806      branch-load-misses                                                      (30.91%)
     3.178917275         45,494,417      cpu-cycles                                                              (40.78%)
     3.178917275        184,151,669      instructions                     #    4.05  insn per cycle              (50.65%)
     3.189038570         42,876,434      L1-dcache-loads                                                         (68.61%)
     3.189038570             35,430      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.48%)
     3.189038570             10,512      l2_rqsts.demand_data_rd_hit                                             (79.06%)
     3.189038570              1,062      l2_rqsts.demand_data_rd_miss                                            (79.06%)
     3.189038570             12,224      LLC-loads                                                               (31.41%)
     3.189038570             11,247      LLC-load-misses                  #   92.01% of all LL-cache accesses    (21.54%)
     3.189038570         42,828,030      dTLB-loads                                                              (11.67%)
     3.189038570                 27      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.08%)
     3.189038570                365      iTLB-load-misses                                                        (19.15%)
     3.189038570         39,546,032      branch-instructions                                                     (29.02%)
     3.189038570             73,769      branch-load-misses                                                      (38.90%)
     3.189038570         44,524,196      cpu-cycles                                                              (48.78%)
     3.189038570        179,044,693      instructions                     #    4.02  insn per cycle              (58.65%)
     3.199133499         42,538,283      L1-dcache-loads                                                         (79.26%)
     3.199133499             34,300      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (72.04%)
     3.199133499             10,364      l2_rqsts.demand_data_rd_hit                                             (62.14%)
     3.199133499                945      l2_rqsts.demand_data_rd_miss                                            (52.25%)
     3.199133499             12,578      LLC-loads                                                               (10.86%)
     3.199133499             11,597      LLC-load-misses                  #   92.20% of all LL-cache accesses    (18.02%)
     3.199133499         43,442,153      dTLB-loads                                                              (27.92%)
     3.199133499                248      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.81%)
     3.199133499                335      iTLB-load-misses                                                        (39.62%)
     3.199133499         39,015,769      branch-instructions                                                     (49.53%)
     3.199133499             73,277      branch-load-misses                                                      (59.43%)
     3.199133499         44,616,663      cpu-cycles                                                              (69.33%)
     3.199133499        178,624,985      instructions                     #    4.00  insn per cycle              (79.24%)
     3.209239085         43,193,044      L1-dcache-loads                                                         (53.27%)
     3.209239085             34,156      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     3.209239085              9,697      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     3.209239085              1,320      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     3.209239085             13,127      LLC-loads                                                               (36.80%)
     3.209239085             12,217      LLC-load-misses                  #   93.07% of all LL-cache accesses    (39.54%)
     3.209239085         43,503,277      dTLB-loads                                                              (39.54%)
     3.209239085                199      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.209239085                359      iTLB-load-misses                                                        (39.54%)
     3.209239085         39,605,724      branch-instructions                                                     (49.42%)
     3.209239085             73,828      branch-load-misses                                                      (59.31%)
     3.209239085         45,190,094      cpu-cycles                                                              (63.22%)
     3.209239085        181,516,162      instructions                     #    4.02  insn per cycle              (63.23%)
     3.219353962         44,000,836      L1-dcache-loads                                                         (50.54%)
     3.219353962             34,728      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     3.219353962              9,762      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     3.219353962              1,156      l2_rqsts.demand_data_rd_miss                                            (55.42%)
     3.219353962             12,734      LLC-loads                                                               (39.54%)
     3.219353962             11,580      LLC-load-misses                  #   90.94% of all LL-cache accesses    (39.54%)
     3.219353962         44,045,046      dTLB-loads                                                              (39.54%)
     3.219353962                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.219353962                334      iTLB-load-misses                                                        (34.72%)
     3.219353962         40,016,751      branch-instructions                                                     (34.72%)
     3.219353962             74,672      branch-load-misses                                                      (34.73%)
     3.219353962         45,576,634      cpu-cycles                                                              (40.70%)
     3.219353962        184,061,776      instructions                     #    4.04  insn per cycle              (50.59%)
     3.229475687         43,703,001      L1-dcache-loads                                                         (54.35%)
     3.229475687             34,633      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.15%)
     3.229475687             10,252      l2_rqsts.demand_data_rd_hit                                             (74.03%)
     3.229475687                982      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     3.229475687             12,602      LLC-loads                                                               (39.53%)
     3.229475687             11,691      LLC-load-misses                  #   92.77% of all LL-cache accesses    (35.87%)
     3.229475687         43,698,199      dTLB-loads                                                              (25.99%)
     3.229475687                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.12%)
     3.229475687                289      iTLB-load-misses                                                        (11.07%)
     3.229475687         39,647,922      branch-instructions                                                     (20.95%)
     3.229475687             74,249      branch-load-misses                                                      (30.83%)
     3.229475687         45,694,570      cpu-cycles                                                              (40.71%)
     3.229475687        183,094,943      instructions                     #    4.01  insn per cycle              (50.59%)
     3.239591987         44,227,117      L1-dcache-loads                                                         (79.03%)
     3.239591987             37,610      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.09%)
     3.239591987             11,939      l2_rqsts.demand_data_rd_hit                                             (76.55%)
     3.239591987              1,516      l2_rqsts.demand_data_rd_miss                                            (66.67%)
     3.239591987             12,265      LLC-loads                                                               (17.26%)
     3.239591987             11,034      LLC-load-misses                  #   89.96% of all LL-cache accesses    (11.05%)
     3.239591987         44,291,698      dTLB-loads                                                              (13.54%)
     3.239591987                115      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.41%)
     3.239591987                324      iTLB-load-misses                                                        (33.29%)
     3.239591987         40,162,329      branch-instructions                                                     (43.17%)
     3.239591987             75,265      branch-load-misses                                                      (53.05%)
     3.239591987         45,836,770      cpu-cycles                                                              (62.93%)
     3.239591987        184,756,730      instructions                     #    4.03  insn per cycle              (72.81%)
     3.249698422         43,895,545      L1-dcache-loads                                                         (67.73%)
     3.249698422             34,187      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.83%)
     3.249698422              9,924      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     3.249698422              1,214      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     3.249698422             13,052      LLC-loads                                                               (22.33%)
     3.249698422             12,391      LLC-load-misses                  #   94.94% of all LL-cache accesses    (32.22%)
     3.249698422         44,387,147      dTLB-loads                                                              (39.63%)
     3.249698422                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     3.249698422                312      iTLB-load-misses                                                        (39.63%)
     3.249698422         40,413,866      branch-instructions                                                     (49.54%)
     3.249698422             75,674      branch-load-misses                                                      (59.44%)
     3.249698422         45,833,445      cpu-cycles                                                              (69.35%)
     3.249698422        184,278,110      instructions                     #    4.02  insn per cycle              (77.71%)
     3.259802023         43,898,783      L1-dcache-loads                                                         (50.57%)
     3.259802023             34,460      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     3.259802023              9,645      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     3.259802023              1,016      l2_rqsts.demand_data_rd_miss                                            (50.57%)
     3.259802023             12,791      LLC-loads                                                               (39.54%)
     3.259802023             11,941      LLC-load-misses                  #   93.35% of all LL-cache accesses    (39.54%)
     3.259802023         43,301,137      dTLB-loads                                                              (39.54%)
     3.259802023                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.259802023                328      iTLB-load-misses                                                        (39.54%)
     3.259802023         39,678,897      branch-instructions                                                     (49.02%)
     3.259802023             74,162      branch-load-misses                                                      (49.03%)
     3.259802023         45,206,668      cpu-cycles                                                              (49.03%)
     3.259802023        181,984,898      instructions                     #    4.03  insn per cycle              (50.58%)
     3.269880054         43,581,120      L1-dcache-loads                                                         (50.38%)
     3.269880054             34,595      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.38%)
     3.269880054             10,026      l2_rqsts.demand_data_rd_hit                                             (59.99%)
     3.269880054              1,111      l2_rqsts.demand_data_rd_miss                                            (69.91%)
     3.269880054             12,406      LLC-loads                                                               (39.70%)
     3.269880054             11,905      LLC-load-misses                  #   95.96% of all LL-cache accesses    (39.70%)
     3.269880054         44,065,073      dTLB-loads                                                              (39.70%)
     3.269880054                245      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.10%)
     3.269880054                326      iTLB-load-misses                                                        (20.19%)
     3.269880054         40,438,127      branch-instructions                                                     (20.60%)
     3.269880054             74,945      branch-load-misses                                                      (30.53%)
     3.269880054         45,499,981      cpu-cycles                                                              (40.45%)
     3.269880054        183,903,405      instructions                     #    4.04  insn per cycle              (50.38%)
     3.279985792         43,521,063      L1-dcache-loads                                                         (69.05%)
     3.279985792             34,729      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.95%)
     3.279985792              9,849      l2_rqsts.demand_data_rd_hit                                             (79.25%)
     3.279985792                984      l2_rqsts.demand_data_rd_miss                                            (79.25%)
     3.279985792             12,951      LLC-loads                                                               (30.97%)
     3.279985792             12,310      LLC-load-misses                  #   95.05% of all LL-cache accesses    (21.07%)
     3.279985792         43,410,638      dTLB-loads                                                              (11.18%)
     3.279985792                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.86%)
     3.279985792                344      iTLB-load-misses                                                        (19.47%)
     3.279985792         39,361,788      branch-instructions                                                     (29.38%)
     3.279985792             74,144      branch-load-misses                                                      (39.27%)
     3.279985792         45,247,017      cpu-cycles                                                              (49.17%)
     3.279985792        182,284,769      instructions                     #    4.03  insn per cycle              (59.07%)
     3.290075981         43,921,764      L1-dcache-loads                                                         (79.29%)
     3.290075981             34,641      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.50%)
     3.290075981             10,047      l2_rqsts.demand_data_rd_hit                                             (61.60%)
     3.290075981                930      l2_rqsts.demand_data_rd_miss                                            (51.70%)
     3.290075981             13,609      LLC-loads                                                               (10.82%)
     3.290075981             12,384      LLC-load-misses                  #   91.00% of all LL-cache accesses    (18.56%)
     3.290075981         44,473,095      dTLB-loads                                                              (28.46%)
     3.290075981                143      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.36%)
     3.290075981                327      iTLB-load-misses                                                        (39.64%)
     3.290075981         40,213,362      branch-instructions                                                     (49.55%)
     3.290075981             75,240      branch-load-misses                                                      (59.46%)
     3.290075981         45,657,716      cpu-cycles                                                              (69.38%)
     3.290075981        184,154,970      instructions                     #    4.03  insn per cycle              (79.28%)
     3.300183870         43,876,090      L1-dcache-loads                                                         (52.71%)
     3.300183870             34,881      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     3.300183870              9,829      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     3.300183870              1,092      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     3.300183870             12,955      LLC-loads                                                               (37.37%)
     3.300183870             11,810      LLC-load-misses                  #   91.16% of all LL-cache accesses    (39.53%)
     3.300183870         44,349,000      dTLB-loads                                                              (39.53%)
     3.300183870                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     3.300183870                328      iTLB-load-misses                                                        (39.53%)
     3.300183870         40,415,244      branch-instructions                                                     (49.41%)
     3.300183870             75,328      branch-load-misses                                                      (59.29%)
     3.300183870         45,803,617      cpu-cycles                                                              (62.66%)
     3.300183870        184,418,334      instructions                     #    4.03  insn per cycle              (62.66%)
     3.310297678         43,849,392      L1-dcache-loads                                                         (50.56%)
     3.310297678             34,917      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
     3.310297678              9,946      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     3.310297678              1,193      l2_rqsts.demand_data_rd_miss                                            (55.99%)
     3.310297678             12,845      LLC-loads                                                               (39.55%)
     3.310297678             11,839      LLC-load-misses                  #   92.17% of all LL-cache accesses    (39.55%)
     3.310297678         44,257,482      dTLB-loads                                                              (39.56%)
     3.310297678                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
     3.310297678                336      iTLB-load-misses                                                        (34.14%)
     3.310297678         39,914,874      branch-instructions                                                     (34.15%)
     3.310297678             74,593      branch-load-misses                                                      (34.16%)
     3.310297678         45,293,604      cpu-cycles                                                              (40.69%)
     3.310297678        183,169,871      instructions                     #    4.04  insn per cycle              (50.57%)
     3.320412396         43,439,595      L1-dcache-loads                                                         (54.90%)
     3.320412396             34,303      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.78%)
     3.320412396              9,835      l2_rqsts.demand_data_rd_hit                                             (74.66%)
     3.320412396                913      l2_rqsts.demand_data_rd_miss                                            (79.11%)
     3.320412396             12,756      LLC-loads                                                               (39.56%)
     3.320412396             11,913      LLC-load-misses                  #   93.39% of all LL-cache accesses    (35.25%)
     3.320412396         43,752,621      dTLB-loads                                                              (25.37%)
     3.320412396                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.49%)
     3.320412396                344      iTLB-load-misses                                                        (11.02%)
     3.320412396         38,385,917      branch-instructions                                                     (20.98%)
     3.320412396             72,690      branch-load-misses                                                      (30.79%)
     3.320412396         44,723,193      cpu-cycles                                                              (40.68%)
     3.320412396        180,750,982      instructions                     #    4.04  insn per cycle              (50.57%)
     3.330531058         43,955,697      L1-dcache-loads                                                         (79.06%)
     3.330531058             34,313      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.06%)
     3.330531058             10,202      l2_rqsts.demand_data_rd_hit                                             (75.92%)
     3.330531058                919      l2_rqsts.demand_data_rd_miss                                            (66.04%)
     3.330531058             12,264      LLC-loads                                                               (16.64%)
     3.330531058             11,475      LLC-load-misses                  #   93.57% of all LL-cache accesses    (11.08%)
     3.330531058         44,286,246      dTLB-loads                                                              (14.18%)
     3.330531058                203      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.05%)
     3.330531058                350      iTLB-load-misses                                                        (33.92%)
     3.330531058         40,195,074      branch-instructions                                                     (43.80%)
     3.330531058             75,316      branch-load-misses                                                      (53.67%)
     3.330531058         45,718,701      cpu-cycles                                                              (63.55%)
     3.330531058        184,265,354      instructions                     #    4.03  insn per cycle              (73.44%)
     3.340642871         41,801,702      L1-dcache-loads                                                         (67.18%)
     3.340642871             35,064      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.30%)
     3.340642871             10,919      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     3.340642871              1,244      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     3.340642871             13,067      LLC-loads                                                               (22.90%)
     3.340642871             12,229      LLC-load-misses                  #   93.59% of all LL-cache accesses    (32.77%)
     3.340642871         43,708,587      dTLB-loads                                                              (39.55%)
     3.340642871                262      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     3.340642871                336      iTLB-load-misses                                                        (39.57%)
     3.340642871         38,393,669      branch-instructions                                                     (49.45%)
     3.340642871             71,575      branch-load-misses                                                      (59.33%)
     3.340642871         43,758,491      cpu-cycles                                                              (69.22%)
     3.340642871        176,198,640      instructions                     #    4.03  insn per cycle              (77.14%)
     3.350757783         43,771,406      L1-dcache-loads                                                         (50.57%)
     3.350757783             34,788      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     3.350757783              9,995      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     3.350757783              1,034      l2_rqsts.demand_data_rd_miss                                            (50.56%)
     3.350757783             12,559      LLC-loads                                                               (39.55%)
     3.350757783             11,565      LLC-load-misses                  #   92.09% of all LL-cache accesses    (39.55%)
     3.350757783         43,545,286      dTLB-loads                                                              (39.55%)
     3.350757783                139      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     3.350757783                348      iTLB-load-misses                                                        (39.55%)
     3.350757783         39,904,877      branch-instructions                                                     (48.59%)
     3.350757783             74,646      branch-load-misses                                                      (48.60%)
     3.350757783         45,535,833      cpu-cycles                                                              (48.60%)
     3.350757783        183,075,602      instructions                     #    4.02  insn per cycle              (50.57%)
     3.360897363         43,441,798      L1-dcache-loads                                                         (50.62%)
     3.360897363             34,894      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     3.360897363             10,033      l2_rqsts.demand_data_rd_hit                                             (60.13%)
     3.360897363              1,051      l2_rqsts.demand_data_rd_miss                                            (69.99%)
     3.360897363             12,399      LLC-loads                                                               (39.50%)
     3.360897363             11,679      LLC-load-misses                  #   94.19% of all LL-cache accesses    (39.50%)
     3.360897363         43,576,589      dTLB-loads                                                              (39.50%)
     3.360897363                 99      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.02%)
     3.360897363                372      iTLB-load-misses                                                        (20.16%)
     3.360897363         39,026,967      branch-instructions                                                     (21.01%)
     3.360897363             73,192      branch-load-misses                                                      (30.88%)
     3.360897363         45,135,853      cpu-cycles                                                              (40.76%)
     3.360897363        181,440,983      instructions                     #    4.02  insn per cycle              (50.63%)
     3.370995986         42,654,926      L1-dcache-loads                                                         (68.96%)
     3.370995986             35,269      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.86%)
     3.370995986             10,126      l2_rqsts.demand_data_rd_hit                                             (79.23%)
     3.370995986              1,071      l2_rqsts.demand_data_rd_miss                                            (79.23%)
     3.370995986             12,253      LLC-loads                                                               (31.06%)
     3.370995986             11,277      LLC-load-misses                  #   92.03% of all LL-cache accesses    (21.17%)
     3.370995986         43,094,264      dTLB-loads                                                              (11.27%)
     3.370995986                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.88%)
     3.370995986                350      iTLB-load-misses                                                        (19.40%)
     3.370995986         39,395,829      branch-instructions                                                     (29.29%)
     3.370995986             74,432      branch-load-misses                                                      (39.18%)
     3.370995986         45,104,497      cpu-cycles                                                              (49.09%)
     3.370995986        177,798,300      instructions                     #    3.94  insn per cycle              (58.99%)
     3.381089375         44,036,066      L1-dcache-loads                                                         (79.26%)
     3.381089375             34,992      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.61%)
     3.381089375             10,077      l2_rqsts.demand_data_rd_hit                                             (61.71%)
     3.381089375              1,022      l2_rqsts.demand_data_rd_miss                                            (51.82%)
     3.381089375             13,295      LLC-loads                                                               (10.85%)
     3.381089375             11,681      LLC-load-misses                  #   87.86% of all LL-cache accesses    (18.45%)
     3.381089375         44,095,658      dTLB-loads                                                              (28.35%)
     3.381089375                373      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.25%)
     3.381089375                360      iTLB-load-misses                                                        (39.63%)
     3.381089375         40,303,971      branch-instructions                                                     (49.54%)
     3.381089375             75,243      branch-load-misses                                                      (59.44%)
     3.381089375         45,919,545      cpu-cycles                                                              (69.35%)
     3.381089375        184,666,153      instructions                     #    4.02  insn per cycle              (79.26%)
     3.391198235         43,922,161      L1-dcache-loads                                                         (52.84%)
     3.391198235             34,696      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     3.391198235             12,454      l2_rqsts.demand_data_rd_hit                                             (50.66%)
     3.391198235              1,731      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     3.391198235             13,986      LLC-loads                                                               (37.23%)
     3.391198235             12,755      LLC-load-misses                  #   91.20% of all LL-cache accesses    (39.52%)
     3.391198235         43,905,188      dTLB-loads                                                              (39.45%)
     3.391198235                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     3.391198235                333      iTLB-load-misses                                                        (39.52%)
     3.391198235         40,173,163      branch-instructions                                                     (49.41%)
     3.391198235             75,097      branch-load-misses                                                      (59.29%)
     3.391198235         45,568,801      cpu-cycles                                                              (62.79%)
     3.391198235        183,725,275      instructions                     #    4.03  insn per cycle              (62.80%)
     3.401311054         43,992,588      L1-dcache-loads                                                         (50.56%)
     3.401311054             35,372      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
     3.401311054              9,784      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     3.401311054              1,045      l2_rqsts.demand_data_rd_miss                                            (55.85%)
     3.401311054             12,850      LLC-loads                                                               (39.55%)
     3.401311054             11,414      LLC-load-misses                  #   88.82% of all LL-cache accesses    (39.55%)
     3.401311054         43,700,971      dTLB-loads                                                              (39.56%)
     3.401311054                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     3.401311054                358      iTLB-load-misses                                                        (34.28%)
     3.401311054         39,783,217      branch-instructions                                                     (34.29%)
     3.401311054             74,572      branch-load-misses                                                      (34.29%)
     3.401311054         45,577,006      cpu-cycles                                                              (40.68%)
     3.401311054        183,335,309      instructions                     #    4.02  insn per cycle              (50.57%)
     3.411430266         44,041,803      L1-dcache-loads                                                         (54.77%)
     3.411430266             35,114      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.60%)
     3.411430266              9,959      l2_rqsts.demand_data_rd_hit                                             (74.47%)
     3.411430266              1,023      l2_rqsts.demand_data_rd_miss                                            (79.06%)
     3.411430266             12,313      LLC-loads                                                               (39.53%)
     3.411430266             11,611      LLC-load-misses                  #   94.30% of all LL-cache accesses    (35.42%)
     3.411430266         43,090,413      dTLB-loads                                                              (25.55%)
     3.411430266                 76      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.68%)
     3.411430266                352      iTLB-load-misses                                                        (11.07%)
     3.411430266         39,590,046      branch-instructions                                                     (20.95%)
     3.411430266             74,946      branch-load-misses                                                      (30.83%)
     3.411430266         45,467,541      cpu-cycles                                                              (40.71%)
     3.411430266        183,481,654      instructions                     #    4.04  insn per cycle              (50.60%)
     3.421546550         43,481,996      L1-dcache-loads                                                         (79.03%)
     3.421546550             33,762      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.09%)
     3.421546550              9,673      l2_rqsts.demand_data_rd_hit                                             (76.10%)
     3.421546550                903      l2_rqsts.demand_data_rd_miss                                            (66.22%)
     3.421546550             12,311      LLC-loads                                                               (16.80%)
     3.421546550             11,718      LLC-load-misses                  #   95.18% of all LL-cache accesses    (11.04%)
     3.421546550         42,901,605      dTLB-loads                                                              (13.98%)
     3.421546550                205      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.86%)
     3.421546550                331      iTLB-load-misses                                                        (33.74%)
     3.421546550         39,732,691      branch-instructions                                                     (43.62%)
     3.421546550             74,404      branch-load-misses                                                      (53.50%)
     3.421546550         45,169,571      cpu-cycles                                                              (63.38%)
     3.421546550        182,412,293      instructions                     #    4.04  insn per cycle              (73.27%)
#           time             counts unit events
     3.431663619         43,624,125      L1-dcache-loads                                                         (67.33%)
     3.431663619             34,905      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.48%)
     3.431663619             10,063      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     3.431663619              1,343      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     3.431663619             13,279      LLC-loads                                                               (22.73%)
     3.431663619             12,041      LLC-load-misses                  #   90.68% of all LL-cache accesses    (32.60%)
     3.431663619         43,538,431      dTLB-loads                                                              (39.53%)
     3.431663619                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     3.431663619                361      iTLB-load-misses                                                        (39.57%)
     3.431663619         39,923,092      branch-instructions                                                     (49.41%)
     3.431663619             74,435      branch-load-misses                                                      (59.29%)
     3.431663619         45,550,945      cpu-cycles                                                              (69.17%)
     3.431663619        182,699,664      instructions                     #    4.01  insn per cycle              (77.31%)
     3.441767452         43,582,516      L1-dcache-loads                                                         (50.48%)
     3.441767452             34,228      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.44%)
     3.441767452              9,641      l2_rqsts.demand_data_rd_hit                                             (50.44%)
     3.441767452              1,147      l2_rqsts.demand_data_rd_miss                                            (50.44%)
     3.441767452             12,694      LLC-loads                                                               (39.65%)
     3.441767452             11,537      LLC-load-misses                  #   90.89% of all LL-cache accesses    (39.65%)
     3.441767452         43,563,167      dTLB-loads                                                              (39.64%)
     3.441767452                128      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.65%)
     3.441767452                370      iTLB-load-misses                                                        (39.64%)
     3.441767452         39,814,092      branch-instructions                                                     (48.68%)
     3.441767452             75,239      branch-load-misses                                                      (48.69%)
     3.441767452         45,452,309      cpu-cycles                                                              (48.70%)
     3.441767452        182,797,901      instructions                     #    4.02  insn per cycle              (50.45%)
     3.451858423         43,837,269      L1-dcache-loads                                                         (50.45%)
     3.451858423             34,990      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     3.451858423             10,109      l2_rqsts.demand_data_rd_hit                                             (60.37%)
     3.451858423              1,035      l2_rqsts.demand_data_rd_miss                                            (70.28%)
     3.451858423             12,523      LLC-loads                                                               (39.63%)
     3.451858423             11,764      LLC-load-misses                  #   93.94% of all LL-cache accesses    (39.63%)
     3.451858423         44,054,316      dTLB-loads                                                              (39.63%)
     3.451858423                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.78%)
     3.451858423                372      iTLB-load-misses                                                        (19.88%)
     3.451858423         40,092,447      branch-instructions                                                     (20.76%)
     3.451858423             74,549      branch-load-misses                                                      (30.66%)
     3.451858423         45,486,042      cpu-cycles                                                              (40.57%)
     3.451858423        183,193,141      instructions                     #    4.03  insn per cycle              (50.47%)
     3.461967413         44,090,614      L1-dcache-loads                                                         (69.28%)
     3.461967413             34,619      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.14%)
     3.461967413              9,863      l2_rqsts.demand_data_rd_hit                                             (79.14%)
     3.461967413              1,037      l2_rqsts.demand_data_rd_miss                                            (79.14%)
     3.461967413             12,357      LLC-loads                                                               (30.76%)
     3.461967413             11,480      LLC-load-misses                  #   92.90% of all LL-cache accesses    (20.87%)
     3.461967413         43,179,403      dTLB-loads                                                              (10.98%)
     3.461967413                118      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.94%)
     3.461967413                349      iTLB-load-misses                                                        (19.73%)
     3.461967413         39,897,843      branch-instructions                                                     (29.62%)
     3.461967413             74,859      branch-load-misses                                                      (39.50%)
     3.461967413         45,490,589      cpu-cycles                                                              (49.40%)
     3.461967413        184,428,197      instructions                     #    4.05  insn per cycle              (59.29%)
     3.472056795         43,022,926      L1-dcache-loads                                                         (79.29%)
     3.472056795             34,368      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.32%)
     3.472056795             10,007      l2_rqsts.demand_data_rd_hit                                             (61.41%)
     3.472056795              1,124      l2_rqsts.demand_data_rd_miss                                            (51.51%)
     3.472056795             13,331      LLC-loads                                                               (10.82%)
     3.472056795             12,091      LLC-load-misses                  #   90.70% of all LL-cache accesses    (18.74%)
     3.472056795         43,854,292      dTLB-loads                                                              (28.64%)
     3.472056795                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.55%)
     3.472056795                325      iTLB-load-misses                                                        (39.65%)
     3.472056795         40,094,197      branch-instructions                                                     (49.56%)
     3.472056795             74,859      branch-load-misses                                                      (59.47%)
     3.472056795         44,713,483      cpu-cycles                                                              (69.38%)
     3.472056795        180,466,601      instructions                     #    4.04  insn per cycle              (79.29%)
     3.482145974         41,260,319      L1-dcache-loads                                                         (52.38%)
     3.482145974             35,358      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.44%)
     3.482145974             10,317      l2_rqsts.demand_data_rd_hit                                             (50.45%)
     3.482145974              1,191      l2_rqsts.demand_data_rd_miss                                            (50.43%)
     3.482145974             12,597      LLC-loads                                                               (37.67%)
     3.482145974             11,615      LLC-load-misses                  #   92.20% of all LL-cache accesses    (39.65%)
     3.482145974         43,641,263      dTLB-loads                                                              (39.65%)
     3.482145974                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.65%)
     3.482145974                358      iTLB-load-misses                                                        (39.66%)
     3.482145974         37,911,045      branch-instructions                                                     (49.56%)
     3.482145974             71,676      branch-load-misses                                                      (59.47%)
     3.482145974         44,080,836      cpu-cycles                                                              (62.35%)
     3.482145974        174,792,000      instructions                     #    3.97  insn per cycle              (62.36%)
     3.492242039         42,987,592      L1-dcache-loads                                                         (50.47%)
     3.492242039             34,686      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.48%)
     3.492242039              9,846      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     3.492242039              1,150      l2_rqsts.demand_data_rd_miss                                            (56.58%)
     3.492242039             12,767      LLC-loads                                                               (39.63%)
     3.492242039             11,910      LLC-load-misses                  #   93.29% of all LL-cache accesses    (39.62%)
     3.492242039         43,405,896      dTLB-loads                                                              (39.62%)
     3.492242039                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     3.492242039                354      iTLB-load-misses                                                        (33.53%)
     3.492242039         39,403,863      branch-instructions                                                     (33.54%)
     3.492242039             74,184      branch-load-misses                                                      (33.55%)
     3.492242039         44,955,284      cpu-cycles                                                              (40.58%)
     3.492242039        180,211,692      instructions                     #    4.01  insn per cycle              (50.48%)
     3.502342307         43,995,444      L1-dcache-loads                                                         (55.61%)
     3.502342307             34,213      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.44%)
     3.502342307              9,769      l2_rqsts.demand_data_rd_hit                                             (75.33%)
     3.502342307              1,055      l2_rqsts.demand_data_rd_miss                                            (79.13%)
     3.502342307             12,691      LLC-loads                                                               (39.57%)
     3.502342307             11,345      LLC-load-misses                  #   89.39% of all LL-cache accesses    (34.58%)
     3.502342307         39,143,655      dTLB-loads                                                              (24.70%)
     3.502342307                391      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.81%)
     3.502342307                399      iTLB-load-misses                                                        (11.00%)
     3.502342307         39,696,311      branch-instructions                                                     (20.89%)
     3.502342307             75,037      branch-load-misses                                                      (30.78%)
     3.502342307         45,237,176      cpu-cycles                                                              (40.67%)
     3.502342307        183,127,777      instructions                     #    4.05  insn per cycle              (50.55%)
     3.512481211         43,222,234      L1-dcache-loads                                                         (78.93%)
     3.512481211             34,829      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.99%)
     3.512481211             10,014      l2_rqsts.demand_data_rd_hit                                             (75.26%)
     3.512481211                983      l2_rqsts.demand_data_rd_miss                                            (65.39%)
     3.512481211             12,006      LLC-loads                                                               (16.03%)
     3.512481211             11,845      LLC-load-misses                  #   98.66% of all LL-cache accesses    (11.15%)
     3.512481211         39,012,621      dTLB-loads                                                              (14.84%)
     3.512481211                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.70%)
     3.512481211                326      iTLB-load-misses                                                        (34.57%)
     3.512481211         38,414,943      branch-instructions                                                     (44.43%)
     3.512481211             72,267      branch-load-misses                                                      (54.30%)
     3.512481211         44,467,457      cpu-cycles                                                              (64.17%)
     3.512481211        179,633,748      instructions                     #    4.04  insn per cycle              (74.05%)
     3.522599366         43,878,620      L1-dcache-loads                                                         (66.59%)
     3.522599366             34,570      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.72%)
     3.522599366             10,046      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     3.522599366              1,019      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     3.522599366             12,613      LLC-loads                                                               (23.48%)
     3.522599366             11,772      LLC-load-misses                  #   93.33% of all LL-cache accesses    (33.36%)
     3.522599366         43,801,423      dTLB-loads                                                              (39.53%)
     3.522599366                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     3.522599366                344      iTLB-load-misses                                                        (39.53%)
     3.522599366         40,073,057      branch-instructions                                                     (49.42%)
     3.522599366             74,925      branch-load-misses                                                      (59.30%)
     3.522599366         45,655,302      cpu-cycles                                                              (69.18%)
     3.522599366        184,199,322      instructions                     #    4.03  insn per cycle              (76.55%)
     3.532721702         44,116,029      L1-dcache-loads                                                         (50.64%)
     3.532721702             34,866      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     3.532721702             10,259      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     3.532721702              1,686      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     3.532721702             13,899      LLC-loads                                                               (39.49%)
     3.532721702             12,271      LLC-load-misses                  #   88.29% of all LL-cache accesses    (39.47%)
     3.532721702         43,891,525      dTLB-loads                                                              (39.47%)
     3.532721702                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.532721702                313      iTLB-load-misses                                                        (39.53%)
     3.532721702         40,197,786      branch-instructions                                                     (48.10%)
     3.532721702             76,128      branch-load-misses                                                      (48.10%)
     3.532721702         45,778,378      cpu-cycles                                                              (48.11%)
     3.532721702        184,094,393      instructions                     #    4.02  insn per cycle              (50.63%)
     3.542853880         44,414,675      L1-dcache-loads                                                         (50.65%)
     3.542853880             34,976      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.71%)
     3.542853880             10,606      l2_rqsts.demand_data_rd_hit                                             (60.57%)
     3.542853880              1,037      l2_rqsts.demand_data_rd_miss                                            (70.44%)
     3.542853880             12,708      LLC-loads                                                               (39.49%)
     3.542853880             11,657      LLC-load-misses                  #   91.73% of all LL-cache accesses    (39.49%)
     3.542853880         44,177,259      dTLB-loads                                                              (39.45%)
     3.542853880                185      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.58%)
     3.542853880                329      iTLB-load-misses                                                        (19.72%)
     3.542853880         40,086,439      branch-instructions                                                     (21.05%)
     3.542853880             76,021      branch-load-misses                                                      (30.94%)
     3.542853880         45,923,193      cpu-cycles                                                              (40.81%)
     3.542853880        185,988,986      instructions                     #    4.05  insn per cycle              (50.67%)
     3.552961846         44,138,499      L1-dcache-loads                                                         (69.33%)
     3.552961846             35,201      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.15%)
     3.552961846             10,664      l2_rqsts.demand_data_rd_hit                                             (79.15%)
     3.552961846              1,039      l2_rqsts.demand_data_rd_miss                                            (79.16%)
     3.552961846             12,442      LLC-loads                                                               (30.69%)
     3.552961846             11,670      LLC-load-misses                  #   93.80% of all LL-cache accesses    (20.81%)
     3.552961846         43,311,986      dTLB-loads                                                              (10.97%)
     3.552961846                200      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.97%)
     3.552961846                373      iTLB-load-misses                                                        (19.80%)
     3.552961846         40,290,324      branch-instructions                                                     (29.68%)
     3.552961846             76,029      branch-load-misses                                                      (39.55%)
     3.552961846         45,869,236      cpu-cycles                                                              (49.44%)
     3.552961846        184,913,598      instructions                     #    4.03  insn per cycle              (59.33%)
     3.563059089         43,776,405      L1-dcache-loads                                                         (79.23%)
     3.563059089             33,971      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.29%)
     3.563059089             10,150      l2_rqsts.demand_data_rd_hit                                             (61.40%)
     3.563059089                895      l2_rqsts.demand_data_rd_miss                                            (51.50%)
     3.563059089             13,605      LLC-loads                                                               (10.89%)
     3.563059089             12,101      LLC-load-misses                  #   88.95% of all LL-cache accesses    (18.77%)
     3.563059089         43,976,253      dTLB-loads                                                              (28.67%)
     3.563059089                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.56%)
     3.563059089                355      iTLB-load-misses                                                        (39.62%)
     3.563059089         39,980,016      branch-instructions                                                     (49.52%)
     3.563059089             75,285      branch-load-misses                                                      (59.42%)
     3.563059089         45,535,051      cpu-cycles                                                              (69.33%)
     3.563059089        183,597,900      instructions                     #    4.03  insn per cycle              (79.23%)
     3.573176173         43,929,772      L1-dcache-loads                                                         (52.53%)
     3.573176173             33,914      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     3.573176173              9,514      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     3.573176173                925      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     3.573176173             12,631      LLC-loads                                                               (37.53%)
     3.573176173             11,998      LLC-load-misses                  #   94.99% of all LL-cache accesses    (39.53%)
     3.573176173         44,736,662      dTLB-loads                                                              (39.53%)
     3.573176173                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     3.573176173                354      iTLB-load-misses                                                        (39.53%)
     3.573176173         40,469,917      branch-instructions                                                     (49.41%)
     3.573176173             75,520      branch-load-misses                                                      (59.30%)
     3.573176173         45,744,171      cpu-cycles                                                              (62.49%)
     3.573176173        184,598,403      instructions                     #    4.04  insn per cycle              (62.50%)
     3.583294157         43,898,848      L1-dcache-loads                                                         (50.58%)
     3.583294157             34,124      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     3.583294157              9,706      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     3.583294157              1,047      l2_rqsts.demand_data_rd_miss                                            (56.15%)
     3.583294157             12,482      LLC-loads                                                               (39.54%)
     3.583294157             11,595      LLC-load-misses                  #   92.89% of all LL-cache accesses    (39.54%)
     3.583294157         44,072,091      dTLB-loads                                                              (39.54%)
     3.583294157                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.583294157                361      iTLB-load-misses                                                        (33.99%)
     3.583294157         40,077,770      branch-instructions                                                     (34.00%)
     3.583294157             74,344      branch-load-misses                                                      (34.00%)
     3.583294157         45,496,787      cpu-cycles                                                              (40.70%)
     3.583294157        184,155,823      instructions                     #    4.05  insn per cycle              (50.58%)
     3.593418659         44,139,576      L1-dcache-loads                                                         (55.01%)
     3.593418659             34,551      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.88%)
     3.593418659              9,689      l2_rqsts.demand_data_rd_hit                                             (74.77%)
     3.593418659              1,301      l2_rqsts.demand_data_rd_miss                                            (79.06%)
     3.593418659             13,417      LLC-loads                                                               (39.53%)
     3.593418659             12,423      LLC-load-misses                  #   92.59% of all LL-cache accesses    (35.14%)
     3.593418659         43,415,479      dTLB-loads                                                              (25.26%)
     3.593418659                 77      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.40%)
     3.593418659                388      iTLB-load-misses                                                        (11.08%)
     3.593418659         40,001,557      branch-instructions                                                     (20.96%)
     3.593418659             75,698      branch-load-misses                                                      (30.84%)
     3.593418659         45,844,525      cpu-cycles                                                              (40.72%)
     3.593418659        184,344,564      instructions                     #    4.02  insn per cycle              (50.60%)
     3.603539425         43,765,995      L1-dcache-loads                                                         (79.04%)
     3.603539425             33,926      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.04%)
     3.603539425              9,435      l2_rqsts.demand_data_rd_hit                                             (75.87%)
     3.603539425              1,124      l2_rqsts.demand_data_rd_miss                                            (66.00%)
     3.603539425             13,031      LLC-loads                                                               (16.61%)
     3.603539425             11,031      LLC-load-misses                  #   84.65% of all LL-cache accesses    (11.10%)
     3.603539425         43,238,471      dTLB-loads                                                              (14.22%)
     3.603539425                 45      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.09%)
     3.603539425                344      iTLB-load-misses                                                        (33.96%)
     3.603539425         40,024,424      branch-instructions                                                     (43.83%)
     3.603539425             75,128      branch-load-misses                                                      (53.71%)
     3.603539425         45,448,515      cpu-cycles                                                              (63.58%)
     3.603539425        182,748,747      instructions                     #    4.02  insn per cycle              (73.46%)
     3.613661813         43,862,299      L1-dcache-loads                                                         (67.18%)
     3.613661813             33,793      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.31%)
     3.613661813             10,166      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     3.613661813              1,062      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     3.613661813             13,358      LLC-loads                                                               (22.90%)
     3.613661813             12,063      LLC-load-misses                  #   90.31% of all LL-cache accesses    (32.77%)
     3.613661813         44,117,285      dTLB-loads                                                              (39.51%)
     3.613661813                225      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     3.613661813                313      iTLB-load-misses                                                        (39.52%)
     3.613661813         40,020,462      branch-instructions                                                     (49.40%)
     3.613661813             74,623      branch-load-misses                                                      (59.28%)
     3.613661813         45,645,015      cpu-cycles                                                              (69.16%)
     3.613661813        183,775,717      instructions                     #    4.03  insn per cycle              (77.13%)
     3.623791679         44,224,885      L1-dcache-loads                                                         (50.64%)
     3.623791679             34,604      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     3.623791679              9,660      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     3.623791679              1,014      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     3.623791679             12,852      LLC-loads                                                               (39.49%)
     3.623791679             12,003      LLC-load-misses                  #   93.39% of all LL-cache accesses    (39.49%)
     3.623791679         44,153,595      dTLB-loads                                                              (39.49%)
     3.623791679                121      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     3.623791679                316      iTLB-load-misses                                                        (39.49%)
     3.623791679         40,247,180      branch-instructions                                                     (48.73%)
     3.623791679             75,561      branch-load-misses                                                      (48.74%)
     3.623791679         45,927,924      cpu-cycles                                                              (48.75%)
     3.623791679        184,648,892      instructions                     #    4.02  insn per cycle              (50.65%)
     3.633902340         44,131,985      L1-dcache-loads                                                         (50.55%)
     3.633902340             34,372      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.55%)
     3.633902340              9,920      l2_rqsts.demand_data_rd_hit                                             (60.01%)
     3.633902340              1,022      l2_rqsts.demand_data_rd_miss                                            (69.89%)
     3.633902340             12,462      LLC-loads                                                               (39.57%)
     3.633902340             11,577      LLC-load-misses                  #   92.90% of all LL-cache accesses    (39.57%)
     3.633902340         43,918,479      dTLB-loads                                                              (39.57%)
     3.633902340                345      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.12%)
     3.633902340                429      iTLB-load-misses                                                        (20.24%)
     3.633902340         39,872,655      branch-instructions                                                     (20.88%)
     3.633902340             74,888      branch-load-misses                                                      (30.77%)
     3.633902340         45,728,102      cpu-cycles                                                              (40.66%)
     3.633902340        184,792,978      instructions                     #    4.04  insn per cycle              (50.55%)
     3.643999204         43,811,049      L1-dcache-loads                                                         (68.93%)
     3.643999204             34,204      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.82%)
     3.643999204              9,950      l2_rqsts.demand_data_rd_hit                                             (79.25%)
     3.643999204                909      l2_rqsts.demand_data_rd_miss                                            (79.25%)
     3.643999204             12,350      LLC-loads                                                               (31.10%)
     3.643999204             11,450      LLC-load-misses                  #   92.71% of all LL-cache accesses    (21.20%)
     3.643999204         43,724,283      dTLB-loads                                                              (11.31%)
     3.643999204                138      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.87%)
     3.643999204                351      iTLB-load-misses                                                        (19.35%)
     3.643999204         40,167,032      branch-instructions                                                     (29.24%)
     3.643999204             75,153      branch-load-misses                                                      (39.14%)
     3.643999204         45,600,144      cpu-cycles                                                              (49.04%)
     3.643999204        183,867,130      instructions                     #    4.03  insn per cycle              (58.94%)
     3.654092089         43,605,344      L1-dcache-loads                                                         (79.26%)
     3.654092089             33,503      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.65%)
     3.654092089              9,804      l2_rqsts.demand_data_rd_hit                                             (61.75%)
     3.654092089                937      l2_rqsts.demand_data_rd_miss                                            (51.85%)
     3.654092089             12,793      LLC-loads                                                               (10.85%)
     3.654092089             11,728      LLC-load-misses                  #   91.68% of all LL-cache accesses    (18.42%)
     3.654092089         43,863,633      dTLB-loads                                                              (28.31%)
     3.654092089                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.21%)
     3.654092089                353      iTLB-load-misses                                                        (39.63%)
     3.654092089         40,116,773      branch-instructions                                                     (49.54%)
     3.654092089             75,322      branch-load-misses                                                      (59.44%)
     3.654092089         45,507,102      cpu-cycles                                                              (69.35%)
     3.654092089        183,455,645      instructions                     #    4.03  insn per cycle              (79.26%)
     3.664208991         43,426,160      L1-dcache-loads                                                         (52.86%)
     3.664208991             33,788      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.52%)
     3.664208991              9,806      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     3.664208991              1,085      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     3.664208991             12,697      LLC-loads                                                               (37.21%)
     3.664208991             11,757      LLC-load-misses                  #   92.60% of all LL-cache accesses    (39.53%)
     3.664208991         43,293,536      dTLB-loads                                                              (39.60%)
     3.664208991                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.664208991                351      iTLB-load-misses                                                        (39.54%)
     3.664208991         39,601,057      branch-instructions                                                     (49.42%)
     3.664208991             75,038      branch-load-misses                                                      (59.31%)
     3.664208991         45,380,151      cpu-cycles                                                              (62.81%)
     3.664208991        181,930,105      instructions                     #    4.01  insn per cycle              (62.82%)
     3.674334725         43,620,292      L1-dcache-loads                                                         (50.62%)
     3.674334725             33,957      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     3.674334725              9,719      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     3.674334725                989      l2_rqsts.demand_data_rd_miss                                            (55.79%)
     3.674334725             12,438      LLC-loads                                                               (39.51%)
     3.674334725             11,811      LLC-load-misses                  #   94.96% of all LL-cache accesses    (39.50%)
     3.674334725         43,744,078      dTLB-loads                                                              (39.51%)
     3.674334725                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     3.674334725                331      iTLB-load-misses                                                        (34.36%)
     3.674334725         39,637,908      branch-instructions                                                     (34.37%)
     3.674334725             74,393      branch-load-misses                                                      (34.37%)
     3.674334725         45,188,558      cpu-cycles                                                              (40.75%)
     3.674334725        182,643,702      instructions                     #    4.04  insn per cycle              (50.63%)
     3.684449615         44,175,161      L1-dcache-loads                                                         (54.60%)
     3.684449615             34,022      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.47%)
     3.684449615             11,836      l2_rqsts.demand_data_rd_hit                                             (74.35%)
     3.684449615              1,514      l2_rqsts.demand_data_rd_miss                                            (79.06%)
     3.684449615             13,511      LLC-loads                                                               (39.53%)
     3.684449615             12,026      LLC-load-misses                  #   89.01% of all LL-cache accesses    (35.55%)
     3.684449615         43,348,594      dTLB-loads                                                              (25.67%)
     3.684449615                 50      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.80%)
     3.684449615                361      iTLB-load-misses                                                        (11.08%)
     3.684449615         39,583,692      branch-instructions                                                     (20.96%)
     3.684449615             74,942      branch-load-misses                                                      (30.84%)
     3.684449615         45,611,963      cpu-cycles                                                              (40.72%)
     3.684449615        184,125,538      instructions                     #    4.04  insn per cycle              (50.60%)
#           time             counts unit events
     3.694579103         43,973,404      L1-dcache-loads                                                         (79.03%)
     3.694579103             34,277      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.03%)
     3.694579103             10,327      l2_rqsts.demand_data_rd_hit                                             (76.25%)
     3.694579103              1,028      l2_rqsts.demand_data_rd_miss                                            (66.38%)
     3.694579103             12,757      LLC-loads                                                               (17.00%)
     3.694579103             11,356      LLC-load-misses                  #   89.02% of all LL-cache accesses    (11.11%)
     3.694579103         43,797,035      dTLB-loads                                                              (13.84%)
     3.694579103                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.71%)
     3.694579103                357      iTLB-load-misses                                                        (33.58%)
     3.694579103         40,134,582      branch-instructions                                                     (43.45%)
     3.694579103             75,614      branch-load-misses                                                      (53.33%)
     3.694579103         45,819,079      cpu-cycles                                                              (63.20%)
     3.694579103        183,901,298      instructions                     #    4.01  insn per cycle              (73.08%)
     3.704698821         43,607,387      L1-dcache-loads                                                         (67.56%)
     3.704698821             33,816      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.69%)
     3.704698821              9,379      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     3.704698821              1,252      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     3.704698821             12,321      LLC-loads                                                               (22.51%)
     3.704698821             11,316      LLC-load-misses                  #   91.84% of all LL-cache accesses    (32.39%)
     3.704698821         42,931,268      dTLB-loads                                                              (39.53%)
     3.704698821                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     3.704698821                354      iTLB-load-misses                                                        (39.52%)
     3.704698821         39,890,279      branch-instructions                                                     (49.40%)
     3.704698821             74,770      branch-load-misses                                                      (59.29%)
     3.704698821         45,286,390      cpu-cycles                                                              (69.17%)
     3.704698821        182,088,943      instructions                     #    4.02  insn per cycle              (77.52%)
     3.714816518         43,112,205      L1-dcache-loads                                                         (50.58%)
     3.714816518             33,902      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     3.714816518              9,727      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     3.714816518              1,219      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     3.714816518             12,726      LLC-loads                                                               (39.54%)
     3.714816518             11,401      LLC-load-misses                  #   89.59% of all LL-cache accesses    (39.54%)
     3.714816518         42,963,322      dTLB-loads                                                              (39.54%)
     3.714816518                278      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.714816518                338      iTLB-load-misses                                                        (39.54%)
     3.714816518         39,362,200      branch-instructions                                                     (49.04%)
     3.714816518             74,353      branch-load-misses                                                      (49.05%)
     3.714816518         45,007,760      cpu-cycles                                                              (49.06%)
     3.714816518        180,679,804      instructions                     #    4.01  insn per cycle              (50.59%)
     3.724903171         43,587,209      L1-dcache-loads                                                         (50.43%)
     3.724903171             34,896      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.43%)
     3.724903171             10,099      l2_rqsts.demand_data_rd_hit                                             (59.91%)
     3.724903171              1,004      l2_rqsts.demand_data_rd_miss                                            (69.81%)
     3.724903171             12,062      LLC-loads                                                               (39.66%)
     3.724903171             11,512      LLC-load-misses                  #   95.44% of all LL-cache accesses    (39.66%)
     3.724903171         43,561,709      dTLB-loads                                                              (39.66%)
     3.724903171                188      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.20%)
     3.724903171                374      iTLB-load-misses                                                        (20.30%)
     3.724903171         39,566,118      branch-instructions                                                     (20.69%)
     3.724903171             74,948      branch-load-misses                                                      (30.60%)
     3.724903171         45,601,051      cpu-cycles                                                              (40.52%)
     3.724903171        182,910,841      instructions                     #    4.01  insn per cycle              (50.43%)
     3.734997518         43,591,214      L1-dcache-loads                                                         (68.93%)
     3.734997518             33,514      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.83%)
     3.734997518             10,043      l2_rqsts.demand_data_rd_hit                                             (79.26%)
     3.734997518                855      l2_rqsts.demand_data_rd_miss                                            (79.26%)
     3.734997518             12,053      LLC-loads                                                               (31.09%)
     3.734997518             11,053      LLC-load-misses                  #   91.70% of all LL-cache accesses    (21.20%)
     3.734997518         43,744,518      dTLB-loads                                                              (11.30%)
     3.734997518                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.85%)
     3.734997518                325      iTLB-load-misses                                                        (19.35%)
     3.734997518         39,877,912      branch-instructions                                                     (29.24%)
     3.734997518             75,273      branch-load-misses                                                      (39.14%)
     3.734997518         45,403,030      cpu-cycles                                                              (49.04%)
     3.734997518        182,707,354      instructions                     #    4.02  insn per cycle              (58.94%)
     3.745093545         44,210,351      L1-dcache-loads                                                         (79.24%)
     3.745093545             34,559      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.64%)
     3.745093545             10,329      l2_rqsts.demand_data_rd_hit                                             (61.74%)
     3.745093545              1,120      l2_rqsts.demand_data_rd_miss                                            (51.85%)
     3.745093545             14,281      LLC-loads                                                               (10.87%)
     3.745093545             11,771      LLC-load-misses                  #   82.42% of all LL-cache accesses    (18.43%)
     3.745093545         44,184,226      dTLB-loads                                                              (28.32%)
     3.745093545                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.22%)
     3.745093545                350      iTLB-load-misses                                                        (39.62%)
     3.745093545         40,165,674      branch-instructions                                                     (49.52%)
     3.745093545             75,890      branch-load-misses                                                      (59.43%)
     3.745093545         45,935,373      cpu-cycles                                                              (69.33%)
     3.745093545        185,009,140      instructions                     #    4.03  insn per cycle              (79.24%)
     3.755184612         42,043,700      L1-dcache-loads                                                         (52.75%)
     3.755184612             35,739      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.45%)
     3.755184612             10,330      l2_rqsts.demand_data_rd_hit                                             (50.45%)
     3.755184612              1,680      l2_rqsts.demand_data_rd_miss                                            (50.45%)
     3.755184612             12,685      LLC-loads                                                               (37.29%)
     3.755184612             11,945      LLC-load-misses                  #   94.17% of all LL-cache accesses    (39.64%)
     3.755184612         44,287,907      dTLB-loads                                                              (39.64%)
     3.755184612                128      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     3.755184612                340      iTLB-load-misses                                                        (39.64%)
     3.755184612         40,245,001      branch-instructions                                                     (49.55%)
     3.755184612             73,237      branch-load-misses                                                      (59.56%)
     3.755184612         44,784,657      cpu-cycles                                                              (62.73%)
     3.755184612        177,888,410      instructions                     #    3.97  insn per cycle              (62.74%)
     3.765282088         41,315,970      L1-dcache-loads                                                         (50.49%)
     3.765282088             34,248      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.49%)
     3.765282088             10,029      l2_rqsts.demand_data_rd_hit                                             (50.49%)
     3.765282088              1,296      l2_rqsts.demand_data_rd_miss                                            (56.17%)
     3.765282088             12,989      LLC-loads                                                               (39.60%)
     3.765282088             11,685      LLC-load-misses                  #   89.96% of all LL-cache accesses    (39.60%)
     3.765282088         43,035,526      dTLB-loads                                                              (39.61%)
     3.765282088                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
     3.765282088                338      iTLB-load-misses                                                        (33.96%)
     3.765282088         36,521,165      branch-instructions                                                     (33.97%)
     3.765282088             68,547      branch-load-misses                                                      (33.98%)
     3.765282088         43,239,499      cpu-cycles                                                              (40.63%)
     3.765282088        172,490,038      instructions                     #    3.99  insn per cycle              (50.52%)
     3.775423847         40,256,901      L1-dcache-loads                                                         (54.93%)
     3.775423847             32,750      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.76%)
     3.775423847              9,433      l2_rqsts.demand_data_rd_hit                                             (74.59%)
     3.775423847              1,384      l2_rqsts.demand_data_rd_miss                                            (78.77%)
     3.775423847             11,646      LLC-loads                                                               (39.39%)
     3.775423847             10,944      LLC-load-misses                  #   93.97% of all LL-cache accesses    (35.28%)
     3.775423847         42,001,784      dTLB-loads                                                              (25.44%)
     3.775423847                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.60%)
     3.775423847                403      iTLB-load-misses                                                        (11.39%)
     3.775423847         35,500,364      branch-instructions                                                     (21.25%)
     3.775423847             66,337      branch-load-misses                                                      (31.08%)
     3.775423847         41,773,975      cpu-cycles                                                              (40.91%)
     3.775423847        167,235,871      instructions                     #    4.00  insn per cycle              (50.76%)
     3.785564433         40,544,120      L1-dcache-loads                                                         (78.88%)
     3.785564433             31,910      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.88%)
     3.785564433              9,073      l2_rqsts.demand_data_rd_hit                                             (76.10%)
     3.785564433              1,464      l2_rqsts.demand_data_rd_miss                                            (66.24%)
     3.785564433             11,575      LLC-loads                                                               (17.00%)
     3.785564433             10,674      LLC-load-misses                  #   92.22% of all LL-cache accesses    (11.27%)
     3.785564433         41,851,253      dTLB-loads                                                              (13.98%)
     3.785564433                 67      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.85%)
     3.785564433                314      iTLB-load-misses                                                        (33.71%)
     3.785564433         37,416,290      branch-instructions                                                     (43.57%)
     3.785564433             70,066      branch-load-misses                                                      (53.43%)
     3.785564433         42,946,298      cpu-cycles                                                              (63.30%)
     3.785564433        171,531,573      instructions                     #    3.99  insn per cycle              (73.17%)
     3.795727796         43,276,429      L1-dcache-loads                                                         (67.66%)
     3.795727796             33,804      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.82%)
     3.795727796              9,948      l2_rqsts.demand_data_rd_hit                                             (50.74%)
     3.795727796                997      l2_rqsts.demand_data_rd_miss                                            (50.74%)
     3.795727796             11,638      LLC-loads                                                               (22.43%)
     3.795727796             10,837      LLC-load-misses                  #   93.12% of all LL-cache accesses    (32.28%)
     3.795727796         41,408,370      dTLB-loads                                                              (39.42%)
     3.795727796                228      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
     3.795727796                347      iTLB-load-misses                                                        (39.42%)
     3.795727796         38,837,910      branch-instructions                                                     (49.28%)
     3.795727796             73,612      branch-load-misses                                                      (59.13%)
     3.795727796         44,600,977      cpu-cycles                                                              (68.99%)
     3.795727796        179,835,753      instructions                     #    4.03  insn per cycle              (77.62%)
     3.805847213         43,321,712      L1-dcache-loads                                                         (50.59%)
     3.805847213             33,993      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     3.805847213              9,710      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     3.805847213                986      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     3.805847213             12,219      LLC-loads                                                               (39.53%)
     3.805847213             11,459      LLC-load-misses                  #   93.78% of all LL-cache accesses    (39.53%)
     3.805847213         44,053,679      dTLB-loads                                                              (39.53%)
     3.805847213                164      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     3.805847213                344      iTLB-load-misses                                                        (39.53%)
     3.805847213         39,543,276      branch-instructions                                                     (49.34%)
     3.805847213             74,516      branch-load-misses                                                      (49.35%)
     3.805847213         45,367,841      cpu-cycles                                                              (49.36%)
     3.805847213        181,267,504      instructions                     #    4.00  insn per cycle              (50.59%)
     3.815908953         43,487,516      L1-dcache-loads                                                         (50.30%)
     3.815908953             35,092      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.30%)
     3.815908953             10,099      l2_rqsts.demand_data_rd_hit                                             (59.75%)
     3.815908953              1,211      l2_rqsts.demand_data_rd_miss                                            (69.68%)
     3.815908953             12,626      LLC-loads                                                               (39.76%)
     3.815908953             11,971      LLC-load-misses                  #   94.81% of all LL-cache accesses    (39.77%)
     3.815908953         43,039,071      dTLB-loads                                                              (39.76%)
     3.815908953                293      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.34%)
     3.815908953                475      iTLB-load-misses                                                        (20.41%)
     3.815908953         38,190,061      branch-instructions                                                     (20.49%)
     3.815908953             73,816      branch-load-misses                                                      (30.43%)
     3.815908953         45,081,386      cpu-cycles                                                              (40.36%)
     3.815908953        179,876,713      instructions                     #    3.99  insn per cycle              (50.30%)
     3.826017453         43,191,642      L1-dcache-loads                                                         (68.77%)
     3.826017453             34,055      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.64%)
     3.826017453              9,646      l2_rqsts.demand_data_rd_hit                                             (79.14%)
     3.826017453              1,558      l2_rqsts.demand_data_rd_miss                                            (79.12%)
     3.826017453             12,522      LLC-loads                                                               (31.27%)
     3.826017453             11,247      LLC-load-misses                  #   89.82% of all LL-cache accesses    (21.39%)
     3.826017453         38,373,204      dTLB-loads                                                              (11.51%)
     3.826017453                 18      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.02%)
     3.826017453                337      iTLB-load-misses                                                        (19.25%)
     3.826017453         40,147,957      branch-instructions                                                     (29.13%)
     3.826017453             75,260      branch-load-misses                                                      (39.01%)
     3.826017453         45,809,877      cpu-cycles                                                              (48.88%)
     3.826017453        184,401,231      instructions                     #    4.03  insn per cycle              (58.77%)
     3.836168596         40,442,417      L1-dcache-loads                                                         (78.77%)
     3.836168596             32,495      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (72.05%)
     3.836168596              9,321      l2_rqsts.demand_data_rd_hit                                             (62.22%)
     3.836168596              1,489      l2_rqsts.demand_data_rd_miss                                            (52.38%)
     3.836168596             12,057      LLC-loads                                                               (11.42%)
     3.836168596             11,210      LLC-load-misses                  #   92.98% of all LL-cache accesses    (18.06%)
     3.836168596         41,537,893      dTLB-loads                                                              (27.89%)
     3.836168596                196      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.71%)
     3.836168596                388      iTLB-load-misses                                                        (39.36%)
     3.836168596         37,737,632      branch-instructions                                                     (49.19%)
     3.836168596             71,426      branch-load-misses                                                      (59.03%)
     3.836168596         43,001,103      cpu-cycles                                                              (68.87%)
     3.836168596        171,103,387      instructions                     #    3.98  insn per cycle              (78.72%)
     3.846347952         41,115,639      L1-dcache-loads                                                         (53.99%)
     3.846347952             32,698      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.89%)
     3.846347952              9,937      l2_rqsts.demand_data_rd_hit                                             (50.87%)
     3.846347952              1,615      l2_rqsts.demand_data_rd_miss                                            (50.87%)
     3.846347952             12,569      LLC-loads                                                               (36.11%)
     3.846347952             11,196      LLC-load-misses                  #   89.08% of all LL-cache accesses    (39.30%)
     3.846347952         41,646,190      dTLB-loads                                                              (39.31%)
     3.846347952                190      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.32%)
     3.846347952                356      iTLB-load-misses                                                        (39.32%)
     3.846347952         38,229,480      branch-instructions                                                     (49.16%)
     3.846347952             71,038      branch-load-misses                                                      (59.03%)
     3.846347952         43,245,987      cpu-cycles                                                              (63.95%)
     3.846347952        172,227,357      instructions                     #    3.98  insn per cycle              (63.96%)
     3.856479944         40,586,587      L1-dcache-loads                                                         (50.66%)
     3.856479944             34,358      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     3.856479944              9,969      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     3.856479944              1,814      l2_rqsts.demand_data_rd_miss                                            (54.24%)
     3.856479944             11,843      LLC-loads                                                               (39.47%)
     3.856479944             10,888      LLC-load-misses                  #   91.94% of all LL-cache accesses    (39.47%)
     3.856479944         41,719,970      dTLB-loads                                                              (39.47%)
     3.856479944                139      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     3.856479944                359      iTLB-load-misses                                                        (35.92%)
     3.856479944         37,062,368      branch-instructions                                                     (35.93%)
     3.856479944             69,942      branch-load-misses                                                      (35.94%)
     3.856479944         43,346,314      cpu-cycles                                                              (40.84%)
     3.856479944        169,969,001      instructions                     #    3.92  insn per cycle              (50.71%)
     3.866643638         41,993,856      L1-dcache-loads                                                         (52.88%)
     3.866643638             34,373      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.71%)
     3.866643638             10,041      l2_rqsts.demand_data_rd_hit                                             (72.55%)
     3.866643638              1,657      l2_rqsts.demand_data_rd_miss                                            (78.81%)
     3.866643638             13,648      LLC-loads                                                               (39.40%)
     3.866643638             12,072      LLC-load-misses                  #   88.45% of all LL-cache accesses    (37.32%)
     3.866643638         41,141,172      dTLB-loads                                                              (27.49%)
     3.866643638                152      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.65%)
     3.866643638                342      iTLB-load-misses                                                        (11.37%)
     3.866643638         36,972,029      branch-instructions                                                     (21.22%)
     3.866643638             70,307      branch-load-misses                                                      (31.07%)
     3.866643638         43,093,979      cpu-cycles                                                              (40.92%)
     3.866643638        173,694,946      instructions                     #    4.03  insn per cycle              (50.76%)
     3.876807895         42,474,679      L1-dcache-loads                                                         (78.67%)
     3.876807895             34,048      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.72%)
     3.876807895              9,678      l2_rqsts.demand_data_rd_hit                                             (78.22%)
     3.876807895              1,494      l2_rqsts.demand_data_rd_miss                                            (68.39%)
     3.876807895             11,771      LLC-loads                                                               (19.21%)
     3.876807895             10,951      LLC-load-misses                  #   93.03% of all LL-cache accesses    (11.51%)
     3.876807895         42,994,736      dTLB-loads                                                              (11.89%)
     3.876807895                 87      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.72%)
     3.876807895                326      iTLB-load-misses                                                        (31.55%)
     3.876807895         38,864,331      branch-instructions                                                     (41.39%)
     3.876807895             71,965      branch-load-misses                                                      (51.22%)
     3.876807895         44,202,477      cpu-cycles                                                              (61.05%)
     3.876807895        177,495,947      instructions                     #    4.02  insn per cycle              (70.88%)
     3.886868043         43,110,835      L1-dcache-loads                                                         (69.66%)
     3.886868043             34,249      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.73%)
     3.886868043             10,179      l2_rqsts.demand_data_rd_hit                                             (50.30%)
     3.886868043              1,399      l2_rqsts.demand_data_rd_miss                                            (50.29%)
     3.886868043             13,659      LLC-loads                                                               (20.35%)
     3.886868043             12,135      LLC-load-misses                  #   88.84% of all LL-cache accesses    (30.28%)
     3.886868043         42,631,766      dTLB-loads                                                              (39.77%)
     3.886868043                168      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.77%)
     3.886868043                321      iTLB-load-misses                                                        (39.77%)
     3.886868043         39,358,013      branch-instructions                                                     (49.72%)
     3.886868043             74,277      branch-load-misses                                                      (59.66%)
     3.886868043         45,173,638      cpu-cycles                                                              (69.60%)
     3.886868043        180,925,288      instructions                     #    4.01  insn per cycle              (79.55%)
     3.896961291         43,330,873      L1-dcache-loads                                                         (50.47%)
     3.896961291             35,026      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     3.896961291              9,659      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     3.896961291              1,155      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     3.896961291             12,828      LLC-loads                                                               (39.62%)
     3.896961291             11,981      LLC-load-misses                  #   93.40% of all LL-cache accesses    (39.63%)
     3.896961291         43,691,690      dTLB-loads                                                              (39.64%)
     3.896961291                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     3.896961291                373      iTLB-load-misses                                                        (39.63%)
     3.896961291         39,847,870      branch-instructions                                                     (49.54%)
     3.896961291             73,956      branch-load-misses                                                      (50.60%)
     3.896961291         45,386,518      cpu-cycles                                                              (50.60%)
     3.896961291        181,988,297      instructions                     #    4.01  insn per cycle              (50.61%)
     3.907064002         43,610,935      L1-dcache-loads                                                         (50.51%)
     3.907064002             33,931      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.51%)
     3.907064002              9,508      l2_rqsts.demand_data_rd_hit                                             (58.38%)
     3.907064002              1,370      l2_rqsts.demand_data_rd_miss                                            (68.27%)
     3.907064002             13,759      LLC-loads                                                               (39.60%)
     3.907064002             12,368      LLC-load-misses                  #   89.89% of all LL-cache accesses    (39.60%)
     3.907064002         43,857,655      dTLB-loads                                                              (39.60%)
     3.907064002                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.74%)
     3.907064002                352      iTLB-load-misses                                                        (21.85%)
     3.907064002         39,608,173      branch-instructions                                                     (21.86%)
     3.907064002             74,323      branch-load-misses                                                      (30.71%)
     3.907064002         45,423,919      cpu-cycles                                                              (40.61%)
     3.907064002        182,956,897      instructions                     #    4.03  insn per cycle              (50.51%)
     3.917158263         42,987,859      L1-dcache-loads                                                         (67.34%)
     3.917158263             34,163      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (77.24%)
     3.917158263              9,654      l2_rqsts.demand_data_rd_hit                                             (79.26%)
     3.917158263              1,144      l2_rqsts.demand_data_rd_miss                                            (79.26%)
     3.917158263             12,515      LLC-loads                                                               (32.69%)
     3.917158263             11,441      LLC-load-misses                  #   91.42% of all LL-cache accesses    (22.79%)
     3.917158263         41,107,231      dTLB-loads                                                              (12.89%)
     3.917158263                138      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.86%)
     3.917158263                292      iTLB-load-misses                                                        (17.75%)
     3.917158263         39,947,244      branch-instructions                                                     (27.65%)
     3.917158263             72,642      branch-load-misses                                                      (37.67%)
     3.917158263         44,969,450      cpu-cycles                                                              (47.45%)
     3.917158263        180,126,300      instructions                     #    4.01  insn per cycle              (57.35%)
     3.927269830         42,967,937      L1-dcache-loads                                                         (79.08%)
     3.927269830             33,748      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.31%)
     3.927269830              9,594      l2_rqsts.demand_data_rd_hit                                             (63.44%)
     3.927269830              1,388      l2_rqsts.demand_data_rd_miss                                            (53.57%)
     3.927269830             13,842      LLC-loads                                                               (11.12%)
     3.927269830             11,920      LLC-load-misses                  #   86.11% of all LL-cache accesses    (16.79%)
     3.927269830         42,686,608      dTLB-loads                                                              (26.65%)
     3.927269830                279      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.52%)
     3.927269830                374      iTLB-load-misses                                                        (39.51%)
     3.927269830         38,594,533      branch-instructions                                                     (49.39%)
     3.927269830             72,772      branch-load-misses                                                      (59.27%)
     3.927269830         44,538,129      cpu-cycles                                                              (69.15%)
     3.927269830        179,211,598      instructions                     #    4.02  insn per cycle              (79.03%)
     3.937384514         42,216,312      L1-dcache-loads                                                         (54.68%)
     3.937384514             33,871      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
     3.937384514              9,174      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     3.937384514              1,133      l2_rqsts.demand_data_rd_miss                                            (50.57%)
     3.937384514             12,476      LLC-loads                                                               (35.35%)
     3.937384514             11,553      LLC-load-misses                  #   92.60% of all LL-cache accesses    (39.56%)
     3.937384514         42,113,783      dTLB-loads                                                              (39.55%)
     3.937384514                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.937384514                356      iTLB-load-misses                                                        (39.55%)
     3.937384514         38,120,388      branch-instructions                                                     (49.44%)
     3.937384514             71,702      branch-load-misses                                                      (59.33%)
     3.937384514         44,132,218      cpu-cycles                                                              (64.68%)
     3.937384514        176,670,555      instructions                     #    4.00  insn per cycle              (64.68%)
     3.947500510         43,584,782      L1-dcache-loads                                                         (50.58%)
     3.947500510             34,065      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     3.947500510              9,817      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     3.947500510              1,346      l2_rqsts.demand_data_rd_miss                                            (53.99%)
     3.947500510             13,085      LLC-loads                                                               (39.54%)
     3.947500510             12,200      LLC-load-misses                  #   93.24% of all LL-cache accesses    (39.54%)
     3.947500510         43,791,529      dTLB-loads                                                              (39.53%)
     3.947500510                123      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.947500510                340      iTLB-load-misses                                                        (36.15%)
     3.947500510         39,534,182      branch-instructions                                                     (36.15%)
     3.947500510             74,619      branch-load-misses                                                      (36.16%)
     3.947500510         45,269,584      cpu-cycles                                                              (40.70%)
     3.947500510        182,278,580      instructions                     #    4.03  insn per cycle              (50.58%)
#           time             counts unit events
     3.957624158         42,532,234      L1-dcache-loads                                                         (52.84%)
     3.957624158             34,677      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.71%)
     3.957624158             10,380      l2_rqsts.demand_data_rd_hit                                             (72.59%)
     3.957624158              1,215      l2_rqsts.demand_data_rd_miss                                            (79.05%)
     3.957624158             12,323      LLC-loads                                                               (39.53%)
     3.957624158             11,385      LLC-load-misses                  #   92.39% of all LL-cache accesses    (37.31%)
     3.957624158         43,718,573      dTLB-loads                                                              (27.44%)
     3.957624158                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.57%)
     3.957624158                306      iTLB-load-misses                                                        (11.09%)
     3.957624158         38,666,175      branch-instructions                                                     (20.97%)
     3.957624158             72,572      branch-load-misses                                                      (30.85%)
     3.957624158         44,368,093      cpu-cycles                                                              (40.73%)
     3.957624158        178,656,489      instructions                     #    4.03  insn per cycle              (50.63%)
     3.967738393         43,140,401      L1-dcache-loads                                                         (79.14%)
     3.967738393             33,733      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.08%)
     3.967738393              9,568      l2_rqsts.demand_data_rd_hit                                             (78.00%)
     3.967738393              1,217      l2_rqsts.demand_data_rd_miss                                            (68.12%)
     3.967738393             13,618      LLC-loads                                                               (18.72%)
     3.967738393             12,809      LLC-load-misses                  #   94.06% of all LL-cache accesses    (11.05%)
     3.967738393         44,074,026      dTLB-loads                                                              (12.09%)
     3.967738393                159      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.96%)
     3.967738393                401      iTLB-load-misses                                                        (31.84%)
     3.967738393         39,617,763      branch-instructions                                                     (41.71%)
     3.967738393             73,765      branch-load-misses                                                      (51.59%)
     3.967738393         45,204,490      cpu-cycles                                                              (61.47%)
     3.967738393        181,570,594      instructions                     #    4.02  insn per cycle              (71.36%)
     3.977854230         42,965,906      L1-dcache-loads                                                         (69.20%)
     3.977854230             33,742      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.38%)
     3.977854230             10,191      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     3.977854230              1,417      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     3.977854230             12,951      LLC-loads                                                               (20.82%)
     3.977854230             11,823      LLC-load-misses                  #   91.29% of all LL-cache accesses    (30.69%)
     3.977854230         43,842,704      dTLB-loads                                                              (39.54%)
     3.977854230                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     3.977854230                328      iTLB-load-misses                                                        (39.54%)
     3.977854230         39,406,059      branch-instructions                                                     (49.43%)
     3.977854230             74,030      branch-load-misses                                                      (59.31%)
     3.977854230         44,828,014      cpu-cycles                                                              (69.19%)
     3.977854230        180,550,262      instructions                     #    4.03  insn per cycle              (79.11%)
     3.987975865         42,977,480      L1-dcache-loads                                                         (50.53%)
     3.987975865             34,161      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.53%)
     3.987975865             10,273      l2_rqsts.demand_data_rd_hit                                             (50.53%)
     3.987975865              1,169      l2_rqsts.demand_data_rd_miss                                            (50.54%)
     3.987975865             12,740      LLC-loads                                                               (39.57%)
     3.987975865             11,515      LLC-load-misses                  #   90.38% of all LL-cache accesses    (39.58%)
     3.987975865         42,402,175      dTLB-loads                                                              (39.58%)
     3.987975865                169      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.57%)
     3.987975865                333      iTLB-load-misses                                                        (39.57%)
     3.987975865         39,293,917      branch-instructions                                                     (49.47%)
     3.987975865             73,606      branch-load-misses                                                      (50.67%)
     3.987975865         44,778,742      cpu-cycles                                                              (50.67%)
     3.987975865        179,847,479      instructions                     #    4.02  insn per cycle              (50.68%)
     3.998071205         43,432,747      L1-dcache-loads                                                         (50.47%)
     3.998071205             34,194      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     3.998071205              9,314      l2_rqsts.demand_data_rd_hit                                             (58.27%)
     3.998071205              1,249      l2_rqsts.demand_data_rd_miss                                            (68.18%)
     3.998071205             12,636      LLC-loads                                                               (39.63%)
     3.998071205             12,171      LLC-load-misses                  #   96.32% of all LL-cache accesses    (39.63%)
     3.998071205         43,513,584      dTLB-loads                                                              (39.63%)
     3.998071205                244      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.84%)
     3.998071205                341      iTLB-load-misses                                                        (21.94%)
     3.998071205         39,195,467      branch-instructions                                                     (21.95%)
     3.998071205             75,503      branch-load-misses                                                      (30.66%)
     3.998071205         45,270,856      cpu-cycles                                                              (40.57%)
     3.998071205        181,413,048      instructions                     #    4.01  insn per cycle              (50.47%)
     4.008183236         42,665,001      L1-dcache-loads                                                         (67.11%)
     4.008183236             33,917      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.93%)
     4.008183236              9,750      l2_rqsts.demand_data_rd_hit                                             (79.02%)
     4.008183236              1,046      l2_rqsts.demand_data_rd_miss                                            (79.02%)
     4.008183236             12,673      LLC-loads                                                               (32.97%)
     4.008183236             12,019      LLC-load-misses                  #   94.84% of all LL-cache accesses    (23.10%)
     4.008183236         43,519,233      dTLB-loads                                                              (13.23%)
     4.008183236                215      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.12%)
     4.008183236                306      iTLB-load-misses                                                        (17.63%)
     4.008183236         39,198,799      branch-instructions                                                     (27.49%)
     4.008183236             72,873      branch-load-misses                                                      (37.36%)
     4.008183236         44,425,335      cpu-cycles                                                              (47.23%)
     4.008183236        179,033,296      instructions                     #    4.03  insn per cycle              (57.10%)
     4.018298345         42,935,426      L1-dcache-loads                                                         (79.09%)
     4.018298345             33,584      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.66%)
     4.018298345              9,762      l2_rqsts.demand_data_rd_hit                                             (63.78%)
     4.018298345              1,044      l2_rqsts.demand_data_rd_miss                                            (53.90%)
     4.018298345             12,809      LLC-loads                                                               (11.04%)
     4.018298345             11,940      LLC-load-misses                  #   93.22% of all LL-cache accesses    (16.42%)
     4.018298345         44,107,649      dTLB-loads                                                              (26.30%)
     4.018298345                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.18%)
     4.018298345                318      iTLB-load-misses                                                        (39.55%)
     4.018298345         39,734,347      branch-instructions                                                     (49.43%)
     4.018298345             74,427      branch-load-misses                                                      (59.32%)
     4.018298345         45,091,950      cpu-cycles                                                              (69.21%)
     4.018298345        180,633,767      instructions                     #    4.01  insn per cycle              (79.10%)
     4.028414314         43,325,183      L1-dcache-loads                                                         (54.97%)
     4.028414314             34,428      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
     4.028414314             10,004      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     4.028414314              1,056      l2_rqsts.demand_data_rd_miss                                            (50.56%)
     4.028414314             12,674      LLC-loads                                                               (35.05%)
     4.028414314             12,040      LLC-load-misses                  #   95.00% of all LL-cache accesses    (39.55%)
     4.028414314         43,319,453      dTLB-loads                                                              (39.55%)
     4.028414314                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     4.028414314                326      iTLB-load-misses                                                        (39.55%)
     4.028414314         39,724,135      branch-instructions                                                     (49.44%)
     4.028414314             74,766      branch-load-misses                                                      (59.33%)
     4.028414314         45,113,196      cpu-cycles                                                              (64.97%)
     4.028414314        181,582,287      instructions                     #    4.03  insn per cycle              (64.97%)
     4.038533660         43,493,302      L1-dcache-loads                                                         (50.60%)
     4.038533660             34,015      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     4.038533660              9,437      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     4.038533660              1,171      l2_rqsts.demand_data_rd_miss                                            (53.68%)
     4.038533660             12,649      LLC-loads                                                               (39.53%)
     4.038533660             12,024      LLC-load-misses                  #   95.06% of all LL-cache accesses    (39.52%)
     4.038533660         43,664,127      dTLB-loads                                                              (39.52%)
     4.038533660                212      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     4.038533660                312      iTLB-load-misses                                                        (36.46%)
     4.038533660         39,743,524      branch-instructions                                                     (36.47%)
     4.038533660             74,186      branch-load-misses                                                      (36.48%)
     4.038533660         45,429,146      cpu-cycles                                                              (40.73%)
     4.038533660        182,335,305      instructions                     #    4.01  insn per cycle              (50.61%)
     4.048651044         43,603,327      L1-dcache-loads                                                         (52.57%)
     4.048651044             38,156      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (62.43%)
     4.048651044             12,381      l2_rqsts.demand_data_rd_hit                                             (72.31%)
     4.048651044              1,374      l2_rqsts.demand_data_rd_miss                                            (79.10%)
     4.048651044             13,763      LLC-loads                                                               (39.55%)
     4.048651044             12,088      LLC-load-misses                  #   87.83% of all LL-cache accesses    (37.65%)
     4.048651044         43,841,565      dTLB-loads                                                              (27.78%)
     4.048651044                122      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.92%)
     4.048651044                333      iTLB-load-misses                                                        (11.11%)
     4.048651044         39,730,862      branch-instructions                                                     (20.98%)
     4.048651044             74,693      branch-load-misses                                                      (30.87%)
     4.048651044         45,564,896      cpu-cycles                                                              (40.74%)
     4.048651044        182,267,558      instructions                     #    4.00  insn per cycle              (50.62%)
     4.058782484         43,053,779      L1-dcache-loads                                                         (78.91%)
     4.058782484             34,468      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.94%)
     4.058782484             10,232      l2_rqsts.demand_data_rd_hit                                             (78.29%)
     4.058782484                879      l2_rqsts.demand_data_rd_miss                                            (68.44%)
     4.058782484             12,159      LLC-loads                                                               (19.11%)
     4.058782484             11,200      LLC-load-misses                  #   92.11% of all LL-cache accesses    (11.12%)
     4.058782484         42,115,250      dTLB-loads                                                              (11.73%)
     4.058782484                 60      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.59%)
     4.058782484                324      iTLB-load-misses                                                        (31.46%)
     4.058782484         38,611,040      branch-instructions                                                     (41.33%)
     4.058782484             73,568      branch-load-misses                                                      (51.20%)
     4.058782484         44,723,486      cpu-cycles                                                              (61.08%)
     4.058782484        179,629,578      instructions                     #    4.02  insn per cycle              (70.95%)
     4.068880439         42,849,111      L1-dcache-loads                                                         (69.63%)
     4.068880439             33,965      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.74%)
     4.068880439             10,150      l2_rqsts.demand_data_rd_hit                                             (50.50%)
     4.068880439              1,174      l2_rqsts.demand_data_rd_miss                                            (50.50%)
     4.068880439             13,015      LLC-loads                                                               (20.43%)
     4.068880439             11,850      LLC-load-misses                  #   91.05% of all LL-cache accesses    (30.32%)
     4.068880439         43,634,495      dTLB-loads                                                              (39.60%)
     4.068880439                 45      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
     4.068880439                330      iTLB-load-misses                                                        (39.60%)
     4.068880439         39,480,195      branch-instructions                                                     (49.50%)
     4.068880439             73,652      branch-load-misses                                                      (59.40%)
     4.068880439         44,770,901      cpu-cycles                                                              (69.30%)
     4.068880439        179,773,910      instructions                     #    4.02  insn per cycle              (79.20%)
     4.078985276         43,475,992      L1-dcache-loads                                                         (50.44%)
     4.078985276             34,746      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.45%)
     4.078985276             10,265      l2_rqsts.demand_data_rd_hit                                             (50.45%)
     4.078985276              1,080      l2_rqsts.demand_data_rd_miss                                            (50.45%)
     4.078985276             12,819      LLC-loads                                                               (39.64%)
     4.078985276             12,140      LLC-load-misses                  #   94.70% of all LL-cache accesses    (39.65%)
     4.078985276         43,382,252      dTLB-loads                                                              (39.64%)
     4.078985276                194      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     4.078985276                335      iTLB-load-misses                                                        (39.64%)
     4.078985276         39,613,068      branch-instructions                                                     (49.55%)
     4.078985276             73,876      branch-load-misses                                                      (50.84%)
     4.078985276         45,227,376      cpu-cycles                                                              (50.85%)
     4.078985276        181,413,557      instructions                     #    4.01  insn per cycle              (50.86%)
     4.089083497         43,180,092      L1-dcache-loads                                                         (50.49%)
     4.089083497             33,837      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.49%)
     4.089083497              9,455      l2_rqsts.demand_data_rd_hit                                             (58.17%)
     4.089083497              1,087      l2_rqsts.demand_data_rd_miss                                            (68.07%)
     4.089083497             12,648      LLC-loads                                                               (39.62%)
     4.089083497             11,619      LLC-load-misses                  #   91.86% of all LL-cache accesses    (39.61%)
     4.089083497         43,408,889      dTLB-loads                                                              (39.62%)
     4.089083497                128      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.95%)
     4.089083497                330      iTLB-load-misses                                                        (22.06%)
     4.089083497         39,506,509      branch-instructions                                                     (22.07%)
     4.089083497             74,161      branch-load-misses                                                      (30.69%)
     4.089083497         45,283,200      cpu-cycles                                                              (40.59%)
     4.089083497        181,141,650      instructions                     #    4.00  insn per cycle              (50.49%)
     4.099187876         43,981,332      L1-dcache-loads                                                         (67.00%)
     4.099187876             34,862      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.88%)
     4.099187876             10,102      l2_rqsts.demand_data_rd_hit                                             (79.09%)
     4.099187876                924      l2_rqsts.demand_data_rd_miss                                            (79.09%)
     4.099187876             12,501      LLC-loads                                                               (33.02%)
     4.099187876             11,276      LLC-load-misses                  #   90.20% of all LL-cache accesses    (23.15%)
     4.099187876         42,472,940      dTLB-loads                                                              (13.27%)
     4.099187876                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.04%)
     4.099187876                325      iTLB-load-misses                                                        (17.52%)
     4.099187876         40,634,408      branch-instructions                                                     (27.40%)
     4.099187876             76,229      branch-load-misses                                                      (37.28%)
     4.099187876         45,785,681      cpu-cycles                                                              (47.16%)
     4.099187876        184,388,007      instructions                     #    4.03  insn per cycle              (57.03%)
     4.109308239         43,576,456      L1-dcache-loads                                                         (79.05%)
     4.109308239             34,650      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.70%)
     4.109308239             10,417      l2_rqsts.demand_data_rd_hit                                             (63.83%)
     4.109308239                956      l2_rqsts.demand_data_rd_miss                                            (53.95%)
     4.109308239             12,730      LLC-loads                                                               (11.08%)
     4.109308239             11,727      LLC-load-misses                  #   92.12% of all LL-cache accesses    (16.39%)
     4.109308239         43,043,942      dTLB-loads                                                              (26.26%)
     4.109308239                 69      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.13%)
     4.109308239                321      iTLB-load-misses                                                        (39.53%)
     4.109308239         39,589,348      branch-instructions                                                     (49.41%)
     4.109308239             73,995      branch-load-misses                                                      (59.29%)
     4.109308239         45,113,772      cpu-cycles                                                              (69.17%)
     4.109308239        182,111,593      instructions                     #    4.04  insn per cycle              (79.06%)
     4.119420409         42,567,891      L1-dcache-loads                                                         (55.09%)
     4.119420409             33,953      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
     4.119420409              9,980      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     4.119420409                994      l2_rqsts.demand_data_rd_miss                                            (50.56%)
     4.119420409             12,896      LLC-loads                                                               (34.99%)
     4.119420409             12,064      LLC-load-misses                  #   93.55% of all LL-cache accesses    (39.55%)
     4.119420409         43,537,184      dTLB-loads                                                              (39.56%)
     4.119420409                 42      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
     4.119420409                316      iTLB-load-misses                                                        (39.55%)
     4.119420409         38,945,909      branch-instructions                                                     (49.44%)
     4.119420409             73,056      branch-load-misses                                                      (59.33%)
     4.119420409         44,351,706      cpu-cycles                                                              (65.04%)
     4.119420409        178,173,784      instructions                     #    4.02  insn per cycle              (65.04%)
     4.129535831         43,485,989      L1-dcache-loads                                                         (50.56%)
     4.129535831             34,443      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
     4.129535831              9,962      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     4.129535831              1,099      l2_rqsts.demand_data_rd_miss                                            (53.64%)
     4.129535831             13,079      LLC-loads                                                               (39.55%)
     4.129535831             11,898      LLC-load-misses                  #   90.97% of all LL-cache accesses    (39.55%)
     4.129535831         43,641,093      dTLB-loads                                                              (39.55%)
     4.129535831                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
     4.129535831                364      iTLB-load-misses                                                        (36.49%)
     4.129535831         39,367,402      branch-instructions                                                     (36.50%)
     4.129535831             74,033      branch-load-misses                                                      (36.51%)
     4.129535831         45,188,153      cpu-cycles                                                              (40.69%)
     4.129535831        181,360,262      instructions                     #    4.01  insn per cycle              (50.57%)
     4.139656306         42,705,138      L1-dcache-loads                                                         (52.54%)
     4.139656306             34,288      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.37%)
     4.139656306              9,990      l2_rqsts.demand_data_rd_hit                                             (72.24%)
     4.139656306                957      l2_rqsts.demand_data_rd_miss                                            (79.05%)
     4.139656306             12,506      LLC-loads                                                               (39.52%)
     4.139656306             11,844      LLC-load-misses                  #   94.71% of all LL-cache accesses    (37.66%)
     4.139656306         43,579,034      dTLB-loads                                                              (27.78%)
     4.139656306                 39      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.91%)
     4.139656306                459      iTLB-load-misses                                                        (11.09%)
     4.139656306         39,502,544      branch-instructions                                                     (20.97%)
     4.139656306             73,364      branch-load-misses                                                      (30.85%)
     4.139656306         44,587,125      cpu-cycles                                                              (40.73%)
     4.139656306        178,555,762      instructions                     #    4.00  insn per cycle              (50.61%)
     4.149774135         43,605,153      L1-dcache-loads                                                         (79.07%)
     4.149774135             33,959      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.07%)
     4.149774135              9,773      l2_rqsts.demand_data_rd_hit                                             (78.35%)
     4.149774135                949      l2_rqsts.demand_data_rd_miss                                            (68.47%)
     4.149774135             12,170      LLC-loads                                                               (19.08%)
     4.149774135             11,245      LLC-load-misses                  #   92.40% of all LL-cache accesses    (11.07%)
     4.149774135         43,791,878      dTLB-loads                                                              (11.74%)
     4.149774135                356      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.61%)
     4.149774135                339      iTLB-load-misses                                                        (31.49%)
     4.149774135         40,007,914      branch-instructions                                                     (41.36%)
     4.149774135             75,070      branch-load-misses                                                      (51.24%)
     4.149774135         45,605,475      cpu-cycles                                                              (61.11%)
     4.149774135        183,220,618      instructions                     #    4.02  insn per cycle              (70.99%)
     4.159886506         43,059,398      L1-dcache-loads                                                         (69.53%)
     4.159886506             34,502      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.71%)
     4.159886506             10,497      l2_rqsts.demand_data_rd_hit                                             (50.53%)
     4.159886506              1,201      l2_rqsts.demand_data_rd_miss                                            (50.53%)
     4.159886506             12,713      LLC-loads                                                               (20.47%)
     4.159886506             12,051      LLC-load-misses                  #   94.79% of all LL-cache accesses    (30.36%)
     4.159886506         42,800,140      dTLB-loads                                                              (39.58%)
     4.159886506                166      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
     4.159886506                333      iTLB-load-misses                                                        (39.58%)
     4.159886506         38,986,663      branch-instructions                                                     (49.48%)
     4.159886506             73,569      branch-load-misses                                                      (59.37%)
     4.159886506         44,835,330      cpu-cycles                                                              (69.27%)
     4.159886506        180,374,434      instructions                     #    4.02  insn per cycle              (79.17%)
     4.169989175         41,352,550      L1-dcache-loads                                                         (50.47%)
     4.169989175             33,059      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     4.169989175              9,966      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     4.169989175              1,109      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     4.169989175             12,577      LLC-loads                                                               (39.63%)
     4.169989175             11,337      LLC-load-misses                  #   90.14% of all LL-cache accesses    (39.63%)
     4.169989175         41,732,356      dTLB-loads                                                              (39.63%)
     4.169989175                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     4.169989175                323      iTLB-load-misses                                                        (39.62%)
     4.169989175         37,528,656      branch-instructions                                                     (49.53%)
     4.169989175             69,577      branch-load-misses                                                      (50.85%)
     4.169989175         42,649,694      cpu-cycles                                                              (50.86%)
     4.169989175        170,604,960      instructions                     #    4.00  insn per cycle              (50.87%)
     4.180081971         43,038,697      L1-dcache-loads                                                         (50.46%)
     4.180081971             34,909      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     4.180081971             10,095      l2_rqsts.demand_data_rd_hit                                             (58.16%)
     4.180081971              1,203      l2_rqsts.demand_data_rd_miss                                            (68.06%)
     4.180081971             13,200      LLC-loads                                                               (39.63%)
     4.180081971             12,003      LLC-load-misses                  #   90.93% of all LL-cache accesses    (39.64%)
     4.180081971         43,169,955      dTLB-loads                                                              (39.63%)
     4.180081971                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.95%)
     4.180081971                326      iTLB-load-misses                                                        (22.05%)
     4.180081971         38,839,942      branch-instructions                                                     (22.06%)
     4.180081971             72,758      branch-load-misses                                                      (30.65%)
     4.180081971         44,533,929      cpu-cycles                                                              (40.56%)
     4.180081971        180,418,622      instructions                     #    4.05  insn per cycle              (50.46%)
     4.190192532         42,390,118      L1-dcache-loads                                                         (66.98%)
     4.190192532             33,889      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.85%)
     4.190192532              9,816      l2_rqsts.demand_data_rd_hit                                             (79.04%)
     4.190192532              1,129      l2_rqsts.demand_data_rd_miss                                            (79.04%)
     4.190192532             12,574      LLC-loads                                                               (33.05%)
     4.190192532             11,715      LLC-load-misses                  #   93.17% of all LL-cache accesses    (23.17%)
     4.190192532         43,437,851      dTLB-loads                                                              (13.31%)
     4.190192532                 81      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.10%)
     4.190192532                308      iTLB-load-misses                                                        (17.53%)
     4.190192532         38,312,046      branch-instructions                                                     (27.40%)
     4.190192532             71,808      branch-load-misses                                                      (37.27%)
     4.190192532         43,858,698      cpu-cycles                                                              (47.15%)
     4.190192532        178,046,953      instructions                     #    4.06  insn per cycle              (57.02%)
     4.200307501         37,493,033      L1-dcache-loads                                                         (79.15%)
     4.200307501             39,579      L1-dcache-load-misses            #    0.11% of all L1-dcache accesses   (73.72%)
     4.200307501             11,941      l2_rqsts.demand_data_rd_hit                                             (63.88%)
     4.200307501              3,732      l2_rqsts.demand_data_rd_miss                                            (54.01%)
     4.200307501             12,264      LLC-loads                                                               (11.08%)
     4.200307501             11,468      LLC-load-misses                  #   93.51% of all LL-cache accesses    (16.34%)
     4.200307501         43,107,989      dTLB-loads                                                              (26.22%)
     4.200307501                138      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.08%)
     4.200307501                331      iTLB-load-misses                                                        (39.52%)
     4.200307501         38,450,745      branch-instructions                                                     (49.41%)
     4.200307501             72,628      branch-load-misses                                                      (59.38%)
     4.200307501         43,807,417      cpu-cycles                                                              (69.16%)
     4.200307501        167,814,610      instructions                     #    3.83  insn per cycle              (79.06%)
     4.210437724         43,682,016      L1-dcache-loads                                                         (55.13%)
     4.210437724             37,014      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     4.210437724             11,614      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     4.210437724              2,724      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     4.210437724             13,755      LLC-loads                                                               (34.88%)
     4.210437724             11,647      LLC-load-misses                  #   84.67% of all LL-cache accesses    (39.50%)
     4.210437724         42,910,056      dTLB-loads                                                              (39.50%)
     4.210437724                205      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     4.210437724                344      iTLB-load-misses                                                        (39.51%)
     4.210437724         39,711,945      branch-instructions                                                     (49.39%)
     4.210437724             74,375      branch-load-misses                                                      (59.27%)
     4.210437724         45,266,358      cpu-cycles                                                              (65.15%)
     4.210437724        182,129,097      instructions                     #    4.02  insn per cycle              (65.15%)
#           time             counts unit events
     4.220561125         40,318,198      L1-dcache-loads                                                         (50.61%)
     4.220561125             34,417      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.60%)
     4.220561125              9,901      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     4.220561125              2,539      l2_rqsts.demand_data_rd_miss                                            (53.43%)
     4.220561125             14,608      LLC-loads                                                               (39.52%)
     4.220561125             10,106      LLC-load-misses                  #   69.18% of all LL-cache accesses    (39.52%)
     4.220561125         26,740,658      dTLB-loads                                                              (39.52%)
     4.220561125                172      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     4.220561125                343      iTLB-load-misses                                                        (36.72%)
     4.220561125         30,493,258      branch-instructions                                                     (36.72%)
     4.220561125             57,886      branch-load-misses                                                      (36.73%)
     4.220561125         45,124,754      cpu-cycles                                                              (40.74%)
     4.220561125        151,638,695      instructions                     #    3.36  insn per cycle              (50.61%)
     4.230698350         43,557,083      L1-dcache-loads                                                         (52.23%)
     4.230698350             39,272      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (62.09%)
     4.230698350             12,325      l2_rqsts.demand_data_rd_hit                                             (71.96%)
     4.230698350              1,796      l2_rqsts.demand_data_rd_miss                                            (79.03%)
     4.230698350             13,399      LLC-loads                                                               (39.52%)
     4.230698350             11,783      LLC-load-misses                  #   87.94% of all LL-cache accesses    (37.93%)
     4.230698350         42,858,806      dTLB-loads                                                              (28.06%)
     4.230698350                 49      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.19%)
     4.230698350                495      iTLB-load-misses                                                        (11.11%)
     4.230698350         39,055,695      branch-instructions                                                     (20.98%)
     4.230698350             73,963      branch-load-misses                                                      (30.87%)
     4.230698350         45,149,048      cpu-cycles                                                              (40.74%)
     4.230698350        180,036,567      instructions                     #    3.99  insn per cycle              (50.62%)
     4.240816955         35,105,804      L1-dcache-loads                                                         (78.97%)
     4.240816955             42,893      L1-dcache-load-misses            #    0.12% of all L1-dcache accesses   (78.95%)
     4.240816955             11,520      l2_rqsts.demand_data_rd_hit                                             (78.65%)
     4.240816955              2,205      l2_rqsts.demand_data_rd_miss                                            (68.79%)
     4.240816955             13,511      LLC-loads                                                               (19.45%)
     4.240816955             11,596      LLC-load-misses                  #   85.83% of all LL-cache accesses    (11.18%)
     4.240816955         33,326,260      dTLB-loads                                                              (11.46%)
     4.240816955                389      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.31%)
     4.240816955                266      iTLB-load-misses                                                        (31.17%)
     4.240816955         25,054,447      branch-instructions                                                     (41.04%)
     4.240816955             52,575      branch-load-misses                                                      (50.89%)
     4.240816955         45,133,516      cpu-cycles                                                              (60.75%)
     4.240816955        143,271,216      instructions                     #    3.17  insn per cycle              (70.62%)
     4.250923872         36,285,446      L1-dcache-loads                                                         (69.96%)
     4.250923872             44,317      L1-dcache-load-misses            #    0.12% of all L1-dcache accesses   (60.07%)
     4.250923872             13,461      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     4.250923872              4,065      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     4.250923872             13,917      LLC-loads                                                               (20.09%)
     4.250923872             12,380      LLC-load-misses                  #   88.96% of all LL-cache accesses    (29.99%)
     4.250923872         43,767,362      dTLB-loads                                                              (39.62%)
     4.250923872                158      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     4.250923872                378      iTLB-load-misses                                                        (39.63%)
     4.250923872         39,553,988      branch-instructions                                                     (49.53%)
     4.250923872             72,038      branch-load-misses                                                      (59.46%)
     4.250923872         45,382,151      cpu-cycles                                                              (69.36%)
     4.250923872        156,527,186      instructions                     #    3.45  insn per cycle              (79.26%)
     4.261023504         40,631,263      L1-dcache-loads                                                         (50.51%)
     4.261023504             38,917      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.49%)
     4.261023504             11,584      l2_rqsts.demand_data_rd_hit                                             (50.49%)
     4.261023504              2,677      l2_rqsts.demand_data_rd_miss                                            (50.49%)
     4.261023504             13,516      LLC-loads                                                               (39.60%)
     4.261023504             12,114      LLC-load-misses                  #   89.63% of all LL-cache accesses    (39.61%)
     4.261023504         42,652,331      dTLB-loads                                                              (39.61%)
     4.261023504                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     4.261023504                333      iTLB-load-misses                                                        (39.61%)
     4.261023504         39,871,800      branch-instructions                                                     (49.52%)
     4.261023504             74,899      branch-load-misses                                                      (51.18%)
     4.261023504         45,318,427      cpu-cycles                                                              (51.19%)
     4.261023504        182,557,523      instructions                     #    4.03  insn per cycle              (51.19%)
     4.271121896         41,418,896      L1-dcache-loads                                                         (50.50%)
     4.271121896             41,391      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.51%)
     4.271121896             12,570      l2_rqsts.demand_data_rd_hit                                             (57.79%)
     4.271121896              4,280      l2_rqsts.demand_data_rd_miss                                            (67.68%)
     4.271121896             13,930      LLC-loads                                                               (39.62%)
     4.271121896             10,234      LLC-load-misses                  #   73.47% of all LL-cache accesses    (39.59%)
     4.271121896         36,302,867      dTLB-loads                                                              (39.60%)
     4.271121896                315      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.34%)
     4.271121896                436      iTLB-load-misses                                                        (22.44%)
     4.271121896         38,252,018      branch-instructions                                                     (22.45%)
     4.271121896             73,762      branch-load-misses                                                      (30.68%)
     4.271121896         44,668,249      cpu-cycles                                                              (40.59%)
     4.271121896        173,411,431      instructions                     #    3.88  insn per cycle              (50.50%)
     4.281234545         43,499,064      L1-dcache-loads                                                         (66.56%)
     4.281234545             34,337      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.43%)
     4.281234545              9,668      l2_rqsts.demand_data_rd_hit                                             (79.04%)
     4.281234545              1,305      l2_rqsts.demand_data_rd_miss                                            (79.04%)
     4.281234545             13,542      LLC-loads                                                               (33.46%)
     4.281234545             12,020      LLC-load-misses                  #   88.76% of all LL-cache accesses    (23.59%)
     4.281234545         43,403,138      dTLB-loads                                                              (13.72%)
     4.281234545                135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.09%)
     4.281234545                333      iTLB-load-misses                                                        (17.11%)
     4.281234545         39,549,330      branch-instructions                                                     (26.98%)
     4.281234545             74,602      branch-load-misses                                                      (36.85%)
     4.281234545         45,080,031      cpu-cycles                                                              (46.72%)
     4.281234545        182,365,720      instructions                     #    4.05  insn per cycle              (56.60%)
     4.291349175         38,781,848      L1-dcache-loads                                                         (79.13%)
     4.291349175             37,515      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (74.15%)
     4.291349175             10,106      l2_rqsts.demand_data_rd_hit                                             (64.27%)
     4.291349175              1,360      l2_rqsts.demand_data_rd_miss                                            (54.41%)
     4.291349175             15,885      LLC-loads                                                               (11.09%)
     4.291349175              9,065      LLC-load-misses                  #   57.07% of all LL-cache accesses    (15.94%)
     4.291349175         25,638,053      dTLB-loads                                                              (25.81%)
     4.291349175                260      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.69%)
     4.291349175                308      iTLB-load-misses                                                        (39.52%)
     4.291349175         29,010,427      branch-instructions                                                     (49.40%)
     4.291349175             58,553      branch-load-misses                                                      (59.28%)
     4.291349175         45,252,685      cpu-cycles                                                              (69.17%)
     4.291349175        152,289,298      instructions                     #    3.37  insn per cycle              (79.05%)
     4.301474314         32,277,058      L1-dcache-loads                                                         (55.52%)
     4.301474314             47,220      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.61%)
     4.301474314             14,072      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     4.301474314              3,486      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     4.301474314             12,881      LLC-loads                                                               (34.51%)
     4.301474314             11,964      LLC-load-misses                  #   92.88% of all LL-cache accesses    (39.52%)
     4.301474314         43,528,871      dTLB-loads                                                              (39.51%)
     4.301474314                118      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     4.301474314                326      iTLB-load-misses                                                        (39.53%)
     4.301474314         34,378,682      branch-instructions                                                     (49.41%)
     4.301474314             60,521      branch-load-misses                                                      (59.29%)
     4.301474314         45,189,875      cpu-cycles                                                              (65.52%)
     4.301474314        142,786,557      instructions                     #    3.16  insn per cycle              (65.52%)
     4.311590188         42,568,097      L1-dcache-loads                                                         (50.55%)
     4.311590188             37,119      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.56%)
     4.311590188              9,869      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     4.311590188              2,239      l2_rqsts.demand_data_rd_miss                                            (53.06%)
     4.311590188             12,160      LLC-loads                                                               (39.51%)
     4.311590188             11,365      LLC-load-misses                  #   93.46% of all LL-cache accesses    (39.52%)
     4.311590188         43,769,017      dTLB-loads                                                              (39.51%)
     4.311590188                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     4.311590188                396      iTLB-load-misses                                                        (37.08%)
     4.311590188         39,274,572      branch-instructions                                                     (37.09%)
     4.311590188             73,640      branch-load-misses                                                      (37.10%)
     4.311590188         45,082,089      cpu-cycles                                                              (40.76%)
     4.311590188        179,271,615      instructions                     #    3.98  insn per cycle              (50.62%)
     4.321721458         35,778,323      L1-dcache-loads                                                         (51.98%)
     4.321721458             43,185      L1-dcache-load-misses            #    0.12% of all L1-dcache accesses   (61.78%)
     4.321721458             13,025      l2_rqsts.demand_data_rd_hit                                             (71.64%)
     4.321721458              3,669      l2_rqsts.demand_data_rd_miss                                            (79.03%)
     4.321721458             13,908      LLC-loads                                                               (39.50%)
     4.321721458             11,681      LLC-load-misses                  #   83.99% of all LL-cache accesses    (38.28%)
     4.321721458         42,371,618      dTLB-loads                                                              (28.41%)
     4.321721458                258      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.55%)
     4.321721458                413      iTLB-load-misses                                                        (11.12%)
     4.321721458         39,051,771      branch-instructions                                                     (21.00%)
     4.321721458             72,845      branch-load-misses                                                      (30.87%)
     4.321721458         44,145,498      cpu-cycles                                                              (40.75%)
     4.321721458        165,014,506      instructions                     #    3.74  insn per cycle              (50.64%)
     4.331844124         42,579,566      L1-dcache-loads                                                         (79.03%)
     4.331844124             33,654      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.07%)
     4.331844124              9,856      l2_rqsts.demand_data_rd_hit                                             (79.00%)
     4.331844124              1,843      l2_rqsts.demand_data_rd_miss                                            (69.14%)
     4.331844124             13,538      LLC-loads                                                               (19.84%)
     4.331844124              9,282      LLC-load-misses                  #   68.56% of all LL-cache accesses    (11.20%)
     4.331844124         42,116,653      dTLB-loads                                                              (11.18%)
     4.331844124                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.93%)
     4.331844124                354      iTLB-load-misses                                                        (30.79%)
     4.331844124         38,535,458      branch-instructions                                                     (40.65%)
     4.331844124             72,144      branch-load-misses                                                      (50.51%)
     4.331844124         44,439,509      cpu-cycles                                                              (60.37%)
     4.331844124        177,555,458      instructions                     #    4.00  insn per cycle              (70.23%)
     4.341963010         41,159,987      L1-dcache-loads                                                         (70.19%)
     4.341963010             34,764      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (60.33%)
     4.341963010             10,393      l2_rqsts.demand_data_rd_hit                                             (50.51%)
     4.341963010              2,166      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     4.341963010             12,776      LLC-loads                                                               (19.73%)
     4.341963010              8,124      LLC-load-misses                  #   63.59% of all LL-cache accesses    (29.64%)
     4.341963010         28,049,592      dTLB-loads                                                              (39.53%)
     4.341963010                289      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.66%)
     4.341963010                477      iTLB-load-misses                                                        (39.59%)
     4.341963010         33,959,872      branch-instructions                                                     (49.50%)
     4.341963010             65,885      branch-load-misses                                                      (59.40%)
     4.341963010         43,454,469      cpu-cycles                                                              (69.32%)
     4.341963010        163,656,568      instructions                     #    3.77  insn per cycle              (79.24%)
     4.352072336         42,295,240      L1-dcache-loads                                                         (50.61%)
     4.352072336             35,338      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     4.352072336             11,038      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     4.352072336              1,239      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     4.352072336             12,645      LLC-loads                                                               (39.52%)
     4.352072336             11,466      LLC-load-misses                  #   90.68% of all LL-cache accesses    (39.52%)
     4.352072336         43,055,915      dTLB-loads                                                              (39.52%)
     4.352072336                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     4.352072336                326      iTLB-load-misses                                                        (39.52%)
     4.352072336         38,845,045      branch-instructions                                                     (49.40%)
     4.352072336             72,899      branch-load-misses                                                      (51.68%)
     4.352072336         44,393,586      cpu-cycles                                                              (51.68%)
     4.352072336        178,163,428      instructions                     #    4.01  insn per cycle              (51.69%)
     4.362193168         42,996,498      L1-dcache-loads                                                         (50.59%)
     4.362193168             34,576      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     4.362193168              9,982      l2_rqsts.demand_data_rd_hit                                             (57.06%)
     4.362193168              1,087      l2_rqsts.demand_data_rd_miss                                            (66.94%)
     4.362193168             12,329      LLC-loads                                                               (39.54%)
     4.362193168             11,304      LLC-load-misses                  #   91.69% of all LL-cache accesses    (39.53%)
     4.362193168         42,436,338      dTLB-loads                                                              (39.53%)
     4.362193168                 81      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.08%)
     4.362193168                383      iTLB-load-misses                                                        (23.21%)
     4.362193168         38,823,440      branch-instructions                                                     (23.22%)
     4.362193168             73,454      branch-load-misses                                                      (30.83%)
     4.362193168         44,517,171      cpu-cycles                                                              (40.71%)
     4.362193168        178,743,524      instructions                     #    4.02  insn per cycle              (50.59%)
     4.372318725         40,480,799      L1-dcache-loads                                                         (65.73%)
     4.372318725             35,860      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (75.58%)
     4.372318725             11,086      l2_rqsts.demand_data_rd_hit                                             (78.98%)
     4.372318725              1,866      l2_rqsts.demand_data_rd_miss                                            (78.98%)
     4.372318725             12,031      LLC-loads                                                               (34.31%)
     4.372318725             11,264      LLC-load-misses                  #   93.62% of all LL-cache accesses    (24.46%)
     4.372318725         41,926,379      dTLB-loads                                                              (14.60%)
     4.372318725                 89      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.18%)
     4.372318725                349      iTLB-load-misses                                                        (16.30%)
     4.372318725         39,042,380      branch-instructions                                                     (26.16%)
     4.372318725             71,387      branch-load-misses                                                      (36.03%)
     4.372318725         43,083,566      cpu-cycles                                                              (45.90%)
     4.372318725        169,073,372      instructions                     #    3.92  insn per cycle              (55.75%)
     4.382463977         42,929,996      L1-dcache-loads                                                         (78.87%)
     4.382463977             33,653      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (75.10%)
     4.382463977              9,648      l2_rqsts.demand_data_rd_hit                                             (65.25%)
     4.382463977              1,241      l2_rqsts.demand_data_rd_miss                                            (55.40%)
     4.382463977             11,474      LLC-loads                                                               (11.29%)
     4.382463977             11,607      LLC-load-misses                  #  101.16% of all LL-cache accesses    (15.00%)
     4.382463977         43,031,309      dTLB-loads                                                              (24.85%)
     4.382463977                 89      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.69%)
     4.382463977                324      iTLB-load-misses                                                        (39.43%)
     4.382463977         39,620,189      branch-instructions                                                     (49.29%)
     4.382463977             74,419      branch-load-misses                                                      (59.15%)
     4.382463977         44,862,385      cpu-cycles                                                              (69.01%)
     4.382463977        180,518,906      instructions                     #    4.02  insn per cycle              (78.86%)
     4.392601698         43,036,896      L1-dcache-loads                                                         (56.76%)
     4.392601698             34,990      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.73%)
     4.392601698             10,249      l2_rqsts.demand_data_rd_hit                                             (50.70%)
     4.392601698              1,889      l2_rqsts.demand_data_rd_miss                                            (50.70%)
     4.392601698             12,955      LLC-loads                                                               (33.32%)
     4.392601698             11,546      LLC-load-misses                  #   89.12% of all LL-cache accesses    (39.41%)
     4.392601698         40,919,253      dTLB-loads                                                              (39.44%)
     4.392601698                283      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     4.392601698                327      iTLB-load-misses                                                        (39.45%)
     4.392601698         39,083,525      branch-instructions                                                     (49.31%)
     4.392601698             73,465      branch-load-misses                                                      (59.18%)
     4.392601698         44,981,382      cpu-cycles                                                              (66.72%)
     4.392601698        180,033,440      instructions                     #    4.00  insn per cycle              (66.73%)
     4.402750762         41,929,775      L1-dcache-loads                                                         (50.71%)
     4.402750762             33,593      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.72%)
     4.402750762              9,211      l2_rqsts.demand_data_rd_hit                                             (50.72%)
     4.402750762              1,140      l2_rqsts.demand_data_rd_miss                                            (51.65%)
     4.402750762             12,376      LLC-loads                                                               (39.43%)
     4.402750762             11,379      LLC-load-misses                  #   91.94% of all LL-cache accesses    (39.44%)
     4.402750762         40,296,400      dTLB-loads                                                              (39.43%)
     4.402750762                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
     4.402750762                327      iTLB-load-misses                                                        (38.52%)
     4.402750762         36,372,929      branch-instructions                                                     (38.53%)
     4.402750762             68,803      branch-load-misses                                                      (38.54%)
     4.402750762         42,522,420      cpu-cycles                                                              (40.87%)
     4.402750762        170,912,355      instructions                     #    4.02  insn per cycle              (50.72%)
     4.412880562         42,516,315      L1-dcache-loads                                                         (50.61%)
     4.412880562             34,336      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (60.20%)
     4.412880562              9,863      l2_rqsts.demand_data_rd_hit                                             (70.06%)
     4.412880562              1,084      l2_rqsts.demand_data_rd_miss                                            (78.86%)
     4.412880562             12,008      LLC-loads                                                               (39.43%)
     4.412880562             11,108      LLC-load-misses                  #   92.50% of all LL-cache accesses    (39.44%)
     4.412880562         41,295,745      dTLB-loads                                                              (30.09%)
     4.412880562                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.24%)
     4.412880562                345      iTLB-load-misses                                                        (11.29%)
     4.412880562         37,636,111      branch-instructions                                                     (21.14%)
     4.412880562             71,276      branch-load-misses                                                      (31.00%)
     4.412880562         44,157,562      cpu-cycles                                                              (40.86%)
     4.412880562        176,552,425      instructions                     #    4.00  insn per cycle              (50.71%)
     4.423024400         41,516,687      L1-dcache-loads                                                         (78.66%)
     4.423024400             33,487      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.93%)
     4.423024400             10,162      l2_rqsts.demand_data_rd_hit                                             (78.95%)
     4.423024400              1,056      l2_rqsts.demand_data_rd_miss                                            (70.82%)
     4.423024400             12,455      LLC-loads                                                               (21.42%)
     4.423024400             11,611      LLC-load-misses                  #   93.22% of all LL-cache accesses    (11.55%)
     4.423024400         42,696,395      dTLB-loads                                                              (11.05%)
     4.423024400                 77      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.25%)
     4.423024400                367      iTLB-load-misses                                                        (29.14%)
     4.423024400         37,827,791      branch-instructions                                                     (39.00%)
     4.423024400             69,884      branch-load-misses                                                      (48.88%)
     4.423024400         43,304,851      cpu-cycles                                                              (58.76%)
     4.423024400        173,388,532      instructions                     #    4.00  insn per cycle              (68.64%)
     4.433133698         42,193,681      L1-dcache-loads                                                         (71.97%)
     4.433133698             33,731      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.12%)
     4.433133698              9,553      l2_rqsts.demand_data_rd_hit                                             (52.25%)
     4.433133698              1,522      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     4.433133698             12,865      LLC-loads                                                               (18.10%)
     4.433133698             11,704      LLC-load-misses                  #   90.98% of all LL-cache accesses    (27.96%)
     4.433133698         42,831,270      dTLB-loads                                                              (37.83%)
     4.433133698                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     4.433133698                321      iTLB-load-misses                                                        (39.50%)
     4.433133698         39,572,690      branch-instructions                                                     (49.38%)
     4.433133698             74,559      branch-load-misses                                                      (59.25%)
     4.433133698         44,818,893      cpu-cycles                                                              (69.26%)
     4.433133698        177,889,938      instructions                     #    3.97  insn per cycle              (79.01%)
     4.443278192         43,419,336      L1-dcache-loads                                                         (50.73%)
     4.443278192             34,076      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.69%)
     4.443278192              9,538      l2_rqsts.demand_data_rd_hit                                             (50.69%)
     4.443278192              1,323      l2_rqsts.demand_data_rd_miss                                            (50.69%)
     4.443278192             12,376      LLC-loads                                                               (39.56%)
     4.443278192             11,598      LLC-load-misses                  #   93.71% of all LL-cache accesses    (39.45%)
     4.443278192         43,203,126      dTLB-loads                                                              (39.45%)
     4.443278192                 76      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     4.443278192                310      iTLB-load-misses                                                        (39.35%)
     4.443278192         39,953,985      branch-instructions                                                     (49.21%)
     4.443278192             74,907      branch-load-misses                                                      (53.50%)
     4.443278192         45,443,409      cpu-cycles                                                              (53.50%)
     4.443278192        182,359,095      instructions                     #    4.01  insn per cycle              (53.51%)
     4.453400609         43,142,752      L1-dcache-loads                                                         (50.62%)
     4.453400609             34,390      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     4.453400609              9,663      l2_rqsts.demand_data_rd_hit                                             (55.01%)
     4.453400609              1,188      l2_rqsts.demand_data_rd_miss                                            (64.88%)
     4.453400609             12,302      LLC-loads                                                               (39.50%)
     4.453400609             11,261      LLC-load-misses                  #   91.54% of all LL-cache accesses    (39.51%)
     4.453400609         41,866,680      dTLB-loads                                                              (39.50%)
     4.453400609                273      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.14%)
     4.453400609                324      iTLB-load-misses                                                        (25.27%)
     4.453400609         38,769,259      branch-instructions                                                     (25.28%)
     4.453400609             73,165      branch-load-misses                                                      (30.88%)
     4.453400609         44,921,663      cpu-cycles                                                              (40.75%)
     4.453400609        179,810,459      instructions                     #    4.00  insn per cycle              (50.63%)
     4.463527159         42,333,845      L1-dcache-loads                                                         (63.68%)
     4.463527159             33,579      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.55%)
     4.463527159             10,036      l2_rqsts.demand_data_rd_hit                                             (79.03%)
     4.463527159                956      l2_rqsts.demand_data_rd_miss                                            (79.04%)
     4.463527159             12,096      LLC-loads                                                               (36.35%)
     4.463527159             11,138      LLC-load-misses                  #   92.08% of all LL-cache accesses    (26.48%)
     4.463527159         43,040,097      dTLB-loads                                                              (16.61%)
     4.463527159                135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.10%)
     4.463527159                330      iTLB-load-misses                                                        (14.23%)
     4.463527159         38,335,831      branch-instructions                                                     (24.10%)
     4.463527159             72,576      branch-load-misses                                                      (33.97%)
     4.463527159         44,394,443      cpu-cycles                                                              (43.84%)
     4.463527159        177,123,834      instructions                     #    3.99  insn per cycle              (53.72%)
     4.473628528         41,756,821      L1-dcache-loads                                                         (79.27%)
     4.473628528             33,679      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.98%)
     4.473628528              9,795      l2_rqsts.demand_data_rd_hit                                             (67.08%)
     4.473628528              1,075      l2_rqsts.demand_data_rd_miss                                            (57.18%)
     4.473628528             13,670      LLC-loads                                                               (10.83%)
     4.473628528             12,515      LLC-load-misses                  #   91.55% of all LL-cache accesses    (13.09%)
     4.473628528         41,308,940      dTLB-loads                                                              (22.98%)
     4.473628528                191      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.88%)
     4.473628528                310      iTLB-load-misses                                                        (39.64%)
     4.473628528         37,958,503      branch-instructions                                                     (49.55%)
     4.473628528             70,024      branch-load-misses                                                      (59.47%)
     4.473628528         43,219,601      cpu-cycles                                                              (69.38%)
     4.473628528        175,141,895      instructions                     #    4.05  insn per cycle              (79.28%)
#           time             counts unit events
     4.483734013         41,488,821      L1-dcache-loads                                                         (58.12%)
     4.483734013             33,630      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.53%)
     4.483734013              9,200      l2_rqsts.demand_data_rd_hit                                             (50.53%)
     4.483734013              1,369      l2_rqsts.demand_data_rd_miss                                            (50.53%)
     4.483734013             12,494      LLC-loads                                                               (31.93%)
     4.483734013             11,474      LLC-load-misses                  #   91.84% of all LL-cache accesses    (39.57%)
     4.483734013         42,673,263      dTLB-loads                                                              (39.58%)
     4.483734013                179      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.58%)
     4.483734013                323      iTLB-load-misses                                                        (39.58%)
     4.483734013         38,201,166      branch-instructions                                                     (49.47%)
     4.483734013             71,908      branch-load-misses                                                      (59.36%)
     4.483734013         43,705,593      cpu-cycles                                                              (68.09%)
     4.483734013        175,117,487      instructions                     #    4.01  insn per cycle              (68.10%)
     4.493842574         43,013,599      L1-dcache-loads                                                         (50.53%)
     4.493842574             34,269      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.51%)
     4.493842574              9,500      l2_rqsts.demand_data_rd_hit                                             (50.51%)
     4.493842574              1,164      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     4.493842574             12,562      LLC-loads                                                               (39.58%)
     4.493842574             11,682      LLC-load-misses                  #   92.99% of all LL-cache accesses    (39.59%)
     4.493842574         43,562,708      dTLB-loads                                                              (39.59%)
     4.493842574                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
     4.493842574                334      iTLB-load-misses                                                        (39.45%)
     4.493842574         39,396,771      branch-instructions                                                     (39.46%)
     4.493842574             73,989      branch-load-misses                                                      (39.47%)
     4.493842574         45,062,671      cpu-cycles                                                              (40.63%)
     4.493842574        180,219,408      instructions                     #    4.00  insn per cycle              (50.52%)
     4.503963355         42,073,506      L1-dcache-loads                                                         (50.61%)
     4.503963355             34,190      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.46%)
     4.503963355             10,174      l2_rqsts.demand_data_rd_hit                                             (69.32%)
     4.503963355              1,150      l2_rqsts.demand_data_rd_miss                                            (79.03%)
     4.503963355             12,381      LLC-loads                                                               (39.52%)
     4.503963355             11,410      LLC-load-misses                  #   92.16% of all LL-cache accesses    (39.51%)
     4.503963355         42,059,161      dTLB-loads                                                              (30.70%)
     4.503963355                278      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.83%)
     4.503963355                324      iTLB-load-misses                                                        (11.10%)
     4.503963355         37,822,759      branch-instructions                                                     (20.98%)
     4.503963355             71,941      branch-load-misses                                                      (30.85%)
     4.503963355         44,782,728      cpu-cycles                                                              (40.74%)
     4.503963355        177,998,932      instructions                     #    3.97  insn per cycle              (50.61%)
     4.514020891         43,511,088      L1-dcache-loads                                                         (78.52%)
     4.514020891             36,464      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.55%)
     4.514020891              9,665      l2_rqsts.demand_data_rd_hit                                             (79.56%)
     4.514020891                964      l2_rqsts.demand_data_rd_miss                                            (71.22%)
     4.514020891             12,366      LLC-loads                                                               (21.51%)
     4.514020891             11,032      LLC-load-misses                  #   89.21% of all LL-cache accesses    (11.58%)
     4.514020891         42,400,749      dTLB-loads                                                              (10.52%)
     4.514020891                 79      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.80%)
     4.514020891                358      iTLB-load-misses                                                        (28.74%)
     4.514020891         39,748,227      branch-instructions                                                     (38.67%)
     4.514020891             74,757      branch-load-misses                                                      (48.61%)
     4.514020891         45,407,720      cpu-cycles                                                              (58.55%)
     4.514020891        182,510,188      instructions                     #    4.02  insn per cycle              (68.49%)
     4.524130705         43,273,069      L1-dcache-loads                                                         (71.89%)
     4.524130705             34,140      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.03%)
     4.524130705             10,064      l2_rqsts.demand_data_rd_hit                                             (52.14%)
     4.524130705              1,058      l2_rqsts.demand_data_rd_miss                                            (50.56%)
     4.524130705             12,109      LLC-loads                                                               (18.17%)
     4.524130705             11,201      LLC-load-misses                  #   92.50% of all LL-cache accesses    (28.06%)
     4.524130705         41,523,579      dTLB-loads                                                              (37.93%)
     4.524130705                 45      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
     4.524130705                328      iTLB-load-misses                                                        (39.56%)
     4.524130705         38,643,806      branch-instructions                                                     (49.45%)
     4.524130705             73,197      branch-load-misses                                                      (59.35%)
     4.524130705         44,531,282      cpu-cycles                                                              (69.24%)
     4.524130705        179,568,052      instructions                     #    4.03  insn per cycle              (79.13%)
     4.534247084         42,461,396      L1-dcache-loads                                                         (50.62%)
     4.534247084             33,699      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     4.534247084              9,948      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     4.534247084              1,112      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     4.534247084             12,683      LLC-loads                                                               (39.50%)
     4.534247084             11,759      LLC-load-misses                  #   92.71% of all LL-cache accesses    (39.50%)
     4.534247084         43,490,774      dTLB-loads                                                              (39.50%)
     4.534247084                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     4.534247084                308      iTLB-load-misses                                                        (39.50%)
     4.534247084         38,613,938      branch-instructions                                                     (49.38%)
     4.534247084             72,391      branch-load-misses                                                      (53.36%)
     4.534247084         44,002,222      cpu-cycles                                                              (53.37%)
     4.534247084        176,630,805      instructions                     #    4.01  insn per cycle              (53.37%)
     4.544374316         43,327,729      L1-dcache-loads                                                         (50.61%)
     4.544374316             34,269      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     4.544374316              9,803      l2_rqsts.demand_data_rd_hit                                             (55.33%)
     4.544374316              1,024      l2_rqsts.demand_data_rd_miss                                            (65.20%)
     4.544374316             12,382      LLC-loads                                                               (39.57%)
     4.544374316             11,452      LLC-load-misses                  #   92.49% of all LL-cache accesses    (39.51%)
     4.544374316         43,987,756      dTLB-loads                                                              (39.52%)
     4.544374316                 89      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.82%)
     4.544374316                341      iTLB-load-misses                                                        (24.89%)
     4.544374316         39,992,570      branch-instructions                                                     (24.90%)
     4.544374316             74,565      branch-load-misses                                                      (30.81%)
     4.544374316         45,170,540      cpu-cycles                                                              (40.68%)
     4.544374316        181,345,971      instructions                     #    4.01  insn per cycle              (50.56%)
     4.554507861         42,855,666      L1-dcache-loads                                                         (63.98%)
     4.554507861             33,679      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.84%)
     4.554507861              9,161      l2_rqsts.demand_data_rd_hit                                             (79.00%)
     4.554507861              1,108      l2_rqsts.demand_data_rd_miss                                            (79.00%)
     4.554507861             12,513      LLC-loads                                                               (36.05%)
     4.554507861             11,564      LLC-load-misses                  #   92.42% of all LL-cache accesses    (26.18%)
     4.554507861         42,416,158      dTLB-loads                                                              (16.31%)
     4.554507861                125      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.15%)
     4.554507861                384      iTLB-load-misses                                                        (14.56%)
     4.554507861         40,274,985      branch-instructions                                                     (24.43%)
     4.554507861             74,477      branch-load-misses                                                      (34.31%)
     4.554507861         45,161,811      cpu-cycles                                                              (44.18%)
     4.554507861        179,517,526      instructions                     #    3.97  insn per cycle              (54.05%)
     4.564660116         43,936,184      L1-dcache-loads                                                         (78.80%)
     4.564660116             34,205      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.83%)
     4.564660116              9,661      l2_rqsts.demand_data_rd_hit                                             (66.99%)
     4.564660116              1,016      l2_rqsts.demand_data_rd_miss                                            (57.14%)
     4.564660116             12,563      LLC-loads                                                               (11.37%)
     4.564660116             12,172      LLC-load-misses                  #   96.89% of all LL-cache accesses    (13.29%)
     4.564660116         43,200,951      dTLB-loads                                                              (23.13%)
     4.564660116                133      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.97%)
     4.564660116                345      iTLB-load-misses                                                        (39.40%)
     4.564660116         39,779,893      branch-instructions                                                     (49.25%)
     4.564660116             74,973      branch-load-misses                                                      (59.11%)
     4.564660116         45,631,254      cpu-cycles                                                              (68.95%)
     4.564660116        183,710,574      instructions                     #    4.03  insn per cycle              (78.80%)
     4.574782640         43,919,214      L1-dcache-loads                                                         (58.50%)
     4.574782640             34,325      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     4.574782640             10,075      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     4.574782640              1,092      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     4.574782640             12,611      LLC-loads                                                               (31.58%)
     4.574782640             11,924      LLC-load-misses                  #   94.55% of all LL-cache accesses    (39.51%)
     4.574782640         43,267,484      dTLB-loads                                                              (39.52%)
     4.574782640                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     4.574782640                336      iTLB-load-misses                                                        (39.52%)
     4.574782640         40,089,049      branch-instructions                                                     (49.40%)
     4.574782640             74,902      branch-load-misses                                                      (59.27%)
     4.574782640         45,661,047      cpu-cycles                                                              (68.45%)
     4.574782640        183,896,155      instructions                     #    4.03  insn per cycle              (68.45%)
     4.584921158         42,631,306      L1-dcache-loads                                                         (50.68%)
     4.584921158             34,409      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.69%)
     4.584921158             10,022      l2_rqsts.demand_data_rd_hit                                             (50.69%)
     4.584921158              1,136      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     4.584921158             12,331      LLC-loads                                                               (39.45%)
     4.584921158             11,286      LLC-load-misses                  #   91.53% of all LL-cache accesses    (39.45%)
     4.584921158         42,150,928      dTLB-loads                                                              (39.45%)
     4.584921158                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     4.584921158                321      iTLB-load-misses                                                        (39.45%)
     4.584921158         37,814,066      branch-instructions                                                     (40.11%)
     4.584921158             70,512      branch-load-misses                                                      (40.12%)
     4.584921158         43,116,155      cpu-cycles                                                              (40.83%)
     4.584921158        175,526,394      instructions                     #    4.07  insn per cycle              (50.69%)
     4.595030841         43,960,865      L1-dcache-loads                                                         (50.54%)
     4.595030841             34,542      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (58.74%)
     4.595030841             10,188      l2_rqsts.demand_data_rd_hit                                             (68.63%)
     4.595030841                970      l2_rqsts.demand_data_rd_miss                                            (78.52%)
     4.595030841             12,270      LLC-loads                                                               (39.57%)
     4.595030841             11,734      LLC-load-misses                  #   95.63% of all LL-cache accesses    (39.58%)
     4.595030841         44,498,806      dTLB-loads                                                              (31.39%)
     4.595030841                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.50%)
     4.595030841                421      iTLB-load-misses                                                        (11.62%)
     4.595030841         40,539,780      branch-instructions                                                     (20.86%)
     4.595030841             75,344      branch-load-misses                                                      (30.75%)
     4.595030841         45,733,929      cpu-cycles                                                              (40.65%)
     4.595030841        184,536,286      instructions                     #    4.03  insn per cycle              (50.58%)
     4.605139320         42,918,389      L1-dcache-loads                                                         (77.47%)
     4.605139320             33,773      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.14%)
     4.605139320              9,443      l2_rqsts.demand_data_rd_hit                                             (79.15%)
     4.605139320              1,090      l2_rqsts.demand_data_rd_miss                                            (72.02%)
     4.605139320             12,460      LLC-loads                                                               (22.57%)
     4.605139320             11,295      LLC-load-misses                  #   90.65% of all LL-cache accesses    (12.69%)
     4.605139320         43,128,476      dTLB-loads                                                              (10.99%)
     4.605139320                193      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.06%)
     4.605139320                339      iTLB-load-misses                                                        (27.95%)
     4.605139320         38,868,199      branch-instructions                                                     (37.83%)
     4.605139320             73,090      branch-load-misses                                                      (47.72%)
     4.605139320         44,290,244      cpu-cycles                                                              (57.60%)
     4.605139320        179,779,582      instructions                     #    4.06  insn per cycle              (67.46%)
     4.615244954         43,433,552      L1-dcache-loads                                                         (73.09%)
     4.615244954             34,188      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (63.22%)
     4.615244954              9,922      l2_rqsts.demand_data_rd_hit                                             (53.34%)
     4.615244954              1,103      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     4.615244954             12,441      LLC-loads                                                               (16.98%)
     4.615244954             11,679      LLC-load-misses                  #   93.88% of all LL-cache accesses    (26.86%)
     4.615244954         43,805,983      dTLB-loads                                                              (36.74%)
     4.615244954                290      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     4.615244954                359      iTLB-load-misses                                                        (39.54%)
     4.615244954         40,652,113      branch-instructions                                                     (49.43%)
     4.615244954             76,193      branch-load-misses                                                      (59.31%)
     4.615244954         46,110,376      cpu-cycles                                                              (69.20%)
     4.615244954        183,490,927      instructions                     #    3.98  insn per cycle              (79.09%)
     4.625374219         43,571,433      L1-dcache-loads                                                         (50.59%)
     4.625374219             34,468      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     4.625374219              9,700      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     4.625374219              1,186      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     4.625374219             12,758      LLC-loads                                                               (39.53%)
     4.625374219             11,696      LLC-load-misses                  #   91.68% of all LL-cache accesses    (39.53%)
     4.625374219         44,184,451      dTLB-loads                                                              (39.53%)
     4.625374219                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     4.625374219                331      iTLB-load-misses                                                        (39.54%)
     4.625374219         40,001,001      branch-instructions                                                     (49.42%)
     4.625374219             74,728      branch-load-misses                                                      (54.55%)
     4.625374219         45,406,906      cpu-cycles                                                              (54.56%)
     4.625374219        183,117,784      instructions                     #    4.03  insn per cycle              (54.56%)
     4.635507553         44,579,241      L1-dcache-loads                                                         (50.66%)
     4.635507553             34,526      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
     4.635507553             10,066      l2_rqsts.demand_data_rd_hit                                             (54.15%)
     4.635507553              1,050      l2_rqsts.demand_data_rd_miss                                            (63.98%)
     4.635507553             12,532      LLC-loads                                                               (39.47%)
     4.635507553             11,666      LLC-load-misses                  #   93.09% of all LL-cache accesses    (39.47%)
     4.635507553         43,482,898      dTLB-loads                                                              (39.44%)
     4.635507553                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.03%)
     4.635507553                351      iTLB-load-misses                                                        (26.18%)
     4.635507553         39,943,546      branch-instructions                                                     (26.18%)
     4.635507553             74,940      branch-load-misses                                                      (30.93%)
     4.635507553         45,793,528      cpu-cycles                                                              (40.80%)
     4.635507553        185,452,875      instructions                     #    4.05  insn per cycle              (50.67%)
     4.645637795         43,297,643      L1-dcache-loads                                                         (62.72%)
     4.645637795             34,409      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (72.58%)
     4.645637795              9,833      l2_rqsts.demand_data_rd_hit                                             (78.99%)
     4.645637795              1,012      l2_rqsts.demand_data_rd_miss                                            (78.99%)
     4.645637795             12,572      LLC-loads                                                               (37.31%)
     4.645637795             11,538      LLC-load-misses                  #   91.78% of all LL-cache accesses    (27.45%)
     4.645637795         42,790,525      dTLB-loads                                                              (17.58%)
     4.645637795                 89      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.16%)
     4.645637795                285      iTLB-load-misses                                                        (13.30%)
     4.645637795         39,955,861      branch-instructions                                                     (23.16%)
     4.645637795             73,938      branch-load-misses                                                      (33.03%)
     4.645637795         45,189,195      cpu-cycles                                                              (42.89%)
     4.645637795        180,956,233      instructions                     #    4.00  insn per cycle              (52.76%)
     4.655779016         43,005,283      L1-dcache-loads                                                         (78.88%)
     4.655779016             34,241      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.08%)
     4.655779016             10,216      l2_rqsts.demand_data_rd_hit                                             (68.23%)
     4.655779016              1,031      l2_rqsts.demand_data_rd_miss                                            (58.38%)
     4.655779016             12,871      LLC-loads                                                               (11.28%)
     4.655779016             11,747      LLC-load-misses                  #   91.27% of all LL-cache accesses    (12.03%)
     4.655779016         42,044,878      dTLB-loads                                                              (21.88%)
     4.655779016                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.72%)
     4.655779016                342      iTLB-load-misses                                                        (39.44%)
     4.655779016         38,764,525      branch-instructions                                                     (49.30%)
     4.655779016             72,960      branch-load-misses                                                      (59.16%)
     4.655779016         44,724,819      cpu-cycles                                                              (69.02%)
     4.655779016        179,958,577      instructions                     #    4.02  insn per cycle              (78.88%)
     4.665883211         41,470,039      L1-dcache-loads                                                         (59.65%)
     4.665883211             33,959      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     4.665883211             12,635      l2_rqsts.demand_data_rd_hit                                             (50.66%)
     4.665883211              2,183      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     4.665883211             14,292      LLC-loads                                                               (30.36%)
     4.665883211             12,732      LLC-load-misses                  #   89.08% of all LL-cache accesses    (39.47%)
     4.665883211         43,633,734      dTLB-loads                                                              (39.47%)
     4.665883211                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     4.665883211                339      iTLB-load-misses                                                        (39.48%)
     4.665883211         39,094,032      branch-instructions                                                     (49.35%)
     4.665883211             72,034      branch-load-misses                                                      (59.22%)
     4.665883211         44,025,554      cpu-cycles                                                              (69.09%)
     4.665883211        175,494,366      instructions                     #    3.99  insn per cycle              (69.67%)
     4.676034220         42,836,682      L1-dcache-loads                                                         (50.69%)
     4.676034220             33,666      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     4.676034220              9,641      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     4.676034220              1,440      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     4.676034220             12,544      LLC-loads                                                               (39.52%)
     4.676034220             11,532      LLC-load-misses                  #   91.93% of all LL-cache accesses    (39.48%)
     4.676034220         42,984,518      dTLB-loads                                                              (39.52%)
     4.676034220                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     4.676034220                296      iTLB-load-misses                                                        (39.52%)
     4.676034220         39,769,412      branch-instructions                                                     (41.30%)
     4.676034220             74,468      branch-load-misses                                                      (41.31%)
     4.676034220         45,384,647      cpu-cycles                                                              (41.31%)
     4.676034220        181,587,927      instructions                     #    4.00  insn per cycle              (50.61%)
     4.686138098         43,291,323      L1-dcache-loads                                                         (50.52%)
     4.686138098             34,905      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.66%)
     4.686138098              9,941      l2_rqsts.demand_data_rd_hit                                             (67.54%)
     4.686138098              1,295      l2_rqsts.demand_data_rd_miss                                            (77.44%)
     4.686138098             12,953      LLC-loads                                                               (39.60%)
     4.686138098             11,713      LLC-load-misses                  #   90.43% of all LL-cache accesses    (39.59%)
     4.686138098         42,211,535      dTLB-loads                                                              (32.48%)
     4.686138098                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.59%)
     4.686138098                338      iTLB-load-misses                                                        (12.70%)
     4.686138098         38,714,684      branch-instructions                                                     (20.83%)
     4.686138098             72,589      branch-load-misses                                                      (30.72%)
     4.686138098         44,876,534      cpu-cycles                                                              (40.62%)
     4.686138098        180,679,520      instructions                     #    4.03  insn per cycle              (50.52%)
     4.696262636         43,684,227      L1-dcache-loads                                                         (76.28%)
     4.696262636             35,028      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.02%)
     4.696262636             10,183      l2_rqsts.demand_data_rd_hit                                             (79.03%)
     4.696262636              1,113      l2_rqsts.demand_data_rd_miss                                            (73.13%)
     4.696262636             13,175      LLC-loads                                                               (23.75%)
     4.696262636             12,573      LLC-load-misses                  #   95.43% of all LL-cache accesses    (13.88%)
     4.696262636         42,868,070      dTLB-loads                                                              (11.11%)
     4.696262636                176      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.96%)
     4.696262636                361      iTLB-load-misses                                                        (26.83%)
     4.696262636         39,940,640      branch-instructions                                                     (36.70%)
     4.696262636             74,931      branch-load-misses                                                      (46.57%)
     4.696262636         45,603,617      cpu-cycles                                                              (56.45%)
     4.696262636        183,050,070      instructions                     #    4.01  insn per cycle              (66.33%)
     4.706354040         42,185,099      L1-dcache-loads                                                         (74.25%)
     4.706354040             35,592      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.35%)
     4.706354040             10,341      l2_rqsts.demand_data_rd_hit                                             (54.45%)
     4.706354040              1,800      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     4.706354040             12,427      LLC-loads                                                               (15.82%)
     4.706354040             11,373      LLC-load-misses                  #   91.52% of all LL-cache accesses    (25.71%)
     4.706354040         41,395,171      dTLB-loads                                                              (35.61%)
     4.706354040                186      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     4.706354040                373      iTLB-load-misses                                                        (39.62%)
     4.706354040         38,220,881      branch-instructions                                                     (49.53%)
     4.706354040             71,055      branch-load-misses                                                      (59.45%)
     4.706354040         43,936,723      cpu-cycles                                                              (69.34%)
     4.706354040        175,788,149      instructions                     #    4.00  insn per cycle              (79.24%)
     4.716474886         43,000,176      L1-dcache-loads                                                         (50.63%)
     4.716474886             34,286      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     4.716474886              9,560      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     4.716474886              1,149      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     4.716474886             12,905      LLC-loads                                                               (39.50%)
     4.716474886             11,991      LLC-load-misses                  #   92.92% of all LL-cache accesses    (39.50%)
     4.716474886         43,638,678      dTLB-loads                                                              (39.49%)
     4.716474886                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     4.716474886                339      iTLB-load-misses                                                        (39.48%)
     4.716474886         39,665,379      branch-instructions                                                     (49.36%)
     4.716474886             73,790      branch-load-misses                                                      (55.58%)
     4.716474886         44,738,221      cpu-cycles                                                              (55.59%)
     4.716474886        180,470,661      instructions                     #    4.03  insn per cycle              (55.59%)
     4.726621920         42,129,864      L1-dcache-loads                                                         (50.72%)
     4.726621920             35,731      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.72%)
     4.726621920              9,977      l2_rqsts.demand_data_rd_hit                                             (52.97%)
     4.726621920              1,733      l2_rqsts.demand_data_rd_miss                                            (62.82%)
     4.726621920             12,728      LLC-loads                                                               (39.42%)
     4.726621920             11,361      LLC-load-misses                  #   89.26% of all LL-cache accesses    (39.43%)
     4.726621920         43,281,301      dTLB-loads                                                              (39.43%)
     4.726621920                107      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.20%)
     4.726621920                391      iTLB-load-misses                                                        (27.35%)
     4.726621920         39,303,450      branch-instructions                                                     (27.36%)
     4.726621920             73,062      branch-load-misses                                                      (31.01%)
     4.726621920         44,618,815      cpu-cycles                                                              (40.86%)
     4.726621920        178,482,361      instructions                     #    4.00  insn per cycle              (50.73%)
     4.736758600         42,747,977      L1-dcache-loads                                                         (61.52%)
     4.736758600             35,516      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.38%)
     4.736758600             10,222      l2_rqsts.demand_data_rd_hit                                             (78.99%)
     4.736758600              1,383      l2_rqsts.demand_data_rd_miss                                            (78.98%)
     4.736758600             13,040      LLC-loads                                                               (38.51%)
     4.736758600             11,913      LLC-load-misses                  #   91.36% of all LL-cache accesses    (28.65%)
     4.736758600         43,278,893      dTLB-loads                                                              (18.78%)
     4.736758600                125      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.17%)
     4.736758600                413      iTLB-load-misses                                                        (12.10%)
     4.736758600         39,418,462      branch-instructions                                                     (21.96%)
     4.736758600             73,361      branch-load-misses                                                      (31.82%)
     4.736758600         45,176,410      cpu-cycles                                                              (41.69%)
     4.736758600        180,024,904      instructions                     #    3.98  insn per cycle              (51.56%)
#           time             counts unit events
     4.746886457         42,947,683      L1-dcache-loads                                                         (79.00%)
     4.746886457             35,275      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     4.746886457             10,068      l2_rqsts.demand_data_rd_hit                                             (69.38%)
     4.746886457              1,668      l2_rqsts.demand_data_rd_miss                                            (59.51%)
     4.746886457             12,925      LLC-loads                                                               (11.13%)
     4.746886457             11,452      LLC-load-misses                  #   88.60% of all LL-cache accesses    (11.27%)
     4.746886457         42,777,699      dTLB-loads                                                              (20.67%)
     4.746886457                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.52%)
     4.746886457                334      iTLB-load-misses                                                        (39.44%)
     4.746886457         39,563,808      branch-instructions                                                     (49.30%)
     4.746886457             73,122      branch-load-misses                                                      (59.17%)
     4.746886457         45,012,027      cpu-cycles                                                              (69.03%)
     4.746886457        180,202,109      instructions                     #    4.00  insn per cycle              (78.89%)
     4.757009457         42,406,260      L1-dcache-loads                                                         (60.72%)
     4.757009457             34,203      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.87%)
     4.757009457             10,032      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     4.757009457              1,260      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     4.757009457             12,218      LLC-loads                                                               (29.35%)
     4.757009457             11,370      LLC-load-misses                  #   93.06% of all LL-cache accesses    (39.14%)
     4.757009457         41,211,291      dTLB-loads                                                              (39.57%)
     4.757009457                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
     4.757009457                351      iTLB-load-misses                                                        (39.57%)
     4.757009457         37,914,041      branch-instructions                                                     (49.47%)
     4.757009457             71,676      branch-load-misses                                                      (59.35%)
     4.757009457         44,137,966      cpu-cycles                                                              (69.24%)
     4.757009457        176,529,534      instructions                     #    4.00  insn per cycle              (70.80%)
     4.767114881         41,541,472      L1-dcache-loads                                                         (50.53%)
     4.767114881             35,205      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.52%)
     4.767114881              9,856      l2_rqsts.demand_data_rd_hit                                             (50.52%)
     4.767114881              1,554      l2_rqsts.demand_data_rd_miss                                            (50.51%)
     4.767114881             13,556      LLC-loads                                                               (39.57%)
     4.767114881             12,242      LLC-load-misses                  #   90.31% of all LL-cache accesses    (39.58%)
     4.767114881         43,268,717      dTLB-loads                                                              (39.58%)
     4.767114881                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
     4.767114881                320      iTLB-load-misses                                                        (39.60%)
     4.767114881         38,092,447      branch-instructions                                                     (42.17%)
     4.767114881             71,781      branch-load-misses                                                      (42.18%)
     4.767114881         43,847,095      cpu-cycles                                                              (42.19%)
     4.767114881        175,520,025      instructions                     #    4.00  insn per cycle              (50.53%)
     4.777238635         44,007,633      L1-dcache-loads                                                         (50.61%)
     4.777238635             34,442      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.74%)
     4.777238635              9,868      l2_rqsts.demand_data_rd_hit                                             (66.62%)
     4.777238635              1,324      l2_rqsts.demand_data_rd_miss                                            (76.50%)
     4.777238635             13,456      LLC-loads                                                               (39.53%)
     4.777238635             12,063      LLC-load-misses                  #   89.65% of all LL-cache accesses    (39.52%)
     4.777238635         43,260,437      dTLB-loads                                                              (33.40%)
     4.777238635                170      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.53%)
     4.777238635                388      iTLB-load-misses                                                        (13.66%)
     4.777238635         39,702,397      branch-instructions                                                     (20.96%)
     4.777238635             74,953      branch-load-misses                                                      (30.84%)
     4.777238635         45,394,696      cpu-cycles                                                              (40.72%)
     4.777238635        184,420,666      instructions                     #    4.06  insn per cycle              (50.60%)
     4.787358351         41,981,738      L1-dcache-loads                                                         (75.31%)
     4.787358351             33,782      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.04%)
     4.787358351              9,577      l2_rqsts.demand_data_rd_hit                                             (79.08%)
     4.787358351              1,231      l2_rqsts.demand_data_rd_miss                                            (74.13%)
     4.787358351             12,492      LLC-loads                                                               (24.72%)
     4.787358351             11,451      LLC-load-misses                  #   91.67% of all LL-cache accesses    (14.84%)
     4.787358351         42,973,928      dTLB-loads                                                              (11.10%)
     4.787358351                150      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.96%)
     4.787358351                340      iTLB-load-misses                                                        (25.83%)
     4.787358351         38,895,940      branch-instructions                                                     (35.71%)
     4.787358351             72,782      branch-load-misses                                                      (45.71%)
     4.787358351         43,892,388      cpu-cycles                                                              (55.48%)
     4.787358351        174,629,672      instructions                     #    3.98  insn per cycle              (65.35%)
     4.797486324         43,194,417      L1-dcache-loads                                                         (75.28%)
     4.797486324             35,973      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.43%)
     4.797486324              9,778      l2_rqsts.demand_data_rd_hit                                             (55.57%)
     4.797486324              1,279      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     4.797486324             12,687      LLC-loads                                                               (14.80%)
     4.797486324             11,840      LLC-load-misses                  #   93.32% of all LL-cache accesses    (24.67%)
     4.797486324         43,279,374      dTLB-loads                                                              (34.53%)
     4.797486324                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     4.797486324                379      iTLB-load-misses                                                        (39.50%)
     4.797486324         39,181,069      branch-instructions                                                     (49.36%)
     4.797486324             74,094      branch-load-misses                                                      (59.24%)
     4.797486324         45,463,799      cpu-cycles                                                              (69.12%)
     4.797486324        181,304,330      instructions                     #    3.99  insn per cycle              (78.99%)
     4.807594213         43,451,955      L1-dcache-loads                                                         (50.60%)
     4.807594213             35,980      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     4.807594213             10,324      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     4.807594213              1,731      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     4.807594213             13,132      LLC-loads                                                               (39.52%)
     4.807594213             12,443      LLC-load-misses                  #   94.75% of all LL-cache accesses    (39.52%)
     4.807594213         43,653,194      dTLB-loads                                                              (39.53%)
     4.807594213                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     4.807594213                331      iTLB-load-misses                                                        (39.53%)
     4.807594213         39,797,716      branch-instructions                                                     (49.42%)
     4.807594213             74,406      branch-load-misses                                                      (56.83%)
     4.807594213         45,500,140      cpu-cycles                                                              (56.84%)
     4.807594213        182,823,800      instructions                     #    4.02  insn per cycle              (56.84%)
     4.817730953         43,588,518      L1-dcache-loads                                                         (50.62%)
     4.817730953             34,508      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     4.817730953             10,110      l2_rqsts.demand_data_rd_hit                                             (51.88%)
     4.817730953              1,418      l2_rqsts.demand_data_rd_miss                                            (61.75%)
     4.817730953             13,515      LLC-loads                                                               (39.52%)
     4.817730953             12,156      LLC-load-misses                  #   89.94% of all LL-cache accesses    (39.51%)
     4.817730953         42,310,501      dTLB-loads                                                              (39.50%)
     4.817730953                 57      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.27%)
     4.817730953                338      iTLB-load-misses                                                        (28.39%)
     4.817730953         39,300,670      branch-instructions                                                     (28.40%)
     4.817730953             74,022      branch-load-misses                                                      (30.87%)
     4.817730953         45,075,986      cpu-cycles                                                              (40.74%)
     4.817730953        181,898,886      instructions                     #    4.04  insn per cycle              (50.61%)
     4.827844009         43,439,600      L1-dcache-loads                                                         (60.56%)
     4.827844009             35,407      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.43%)
     4.827844009              9,979      l2_rqsts.demand_data_rd_hit                                             (79.05%)
     4.827844009              1,339      l2_rqsts.demand_data_rd_miss                                            (79.05%)
     4.827844009             12,358      LLC-loads                                                               (39.46%)
     4.827844009             11,111      LLC-load-misses                  #   89.91% of all LL-cache accesses    (29.59%)
     4.827844009         44,213,080      dTLB-loads                                                              (19.72%)
     4.827844009                117      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.09%)
     4.827844009                351      iTLB-load-misses                                                        (11.11%)
     4.827844009         39,859,126      branch-instructions                                                     (20.98%)
     4.827844009             74,822      branch-load-misses                                                      (30.85%)
     4.827844009         45,620,663      cpu-cycles                                                              (40.72%)
     4.827844009        181,413,814      instructions                     #    3.98  insn per cycle              (50.61%)
     4.837962977         42,169,371      L1-dcache-loads                                                         (79.12%)
     4.837962977             34,616      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.12%)
     4.837962977             10,194      l2_rqsts.demand_data_rd_hit                                             (70.25%)
     4.837962977              1,282      l2_rqsts.demand_data_rd_miss                                            (60.37%)
     4.837962977             12,658      LLC-loads                                                               (11.00%)
     4.837962977             12,082      LLC-load-misses                  #   95.45% of all LL-cache accesses    (11.01%)
     4.837962977         43,692,558      dTLB-loads                                                              (19.82%)
     4.837962977                 60      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.71%)
     4.837962977                331      iTLB-load-misses                                                        (39.56%)
     4.837962977         38,937,545      branch-instructions                                                     (49.44%)
     4.837962977             72,516      branch-load-misses                                                      (59.33%)
     4.837962977         44,524,558      cpu-cycles                                                              (69.22%)
     4.837962977        177,539,992      instructions                     #    3.99  insn per cycle              (79.12%)
     4.848067939         42,964,120      L1-dcache-loads                                                         (61.43%)
     4.848067939             35,925      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.54%)
     4.848067939              9,994      l2_rqsts.demand_data_rd_hit                                             (50.52%)
     4.848067939              1,769      l2_rqsts.demand_data_rd_miss                                            (50.51%)
     4.848067939             12,939      LLC-loads                                                               (28.63%)
     4.848067939             11,840      LLC-load-misses                  #   91.51% of all LL-cache accesses    (38.52%)
     4.848067939         42,873,667      dTLB-loads                                                              (39.59%)
     4.848067939                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     4.848067939                343      iTLB-load-misses                                                        (39.60%)
     4.848067939         39,388,757      branch-instructions                                                     (49.49%)
     4.848067939             73,936      branch-load-misses                                                      (59.40%)
     4.848067939         44,959,506      cpu-cycles                                                              (69.30%)
     4.848067939        180,043,403      instructions                     #    4.00  insn per cycle              (71.41%)
     4.858163060         43,037,114      L1-dcache-loads                                                         (50.50%)
     4.858163060             34,245      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     4.858163060              9,874      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     4.858163060              1,224      l2_rqsts.demand_data_rd_miss                                            (50.48%)
     4.858163060             12,415      LLC-loads                                                               (39.59%)
     4.858163060             11,696      LLC-load-misses                  #   94.21% of all LL-cache accesses    (39.62%)
     4.858163060         43,811,443      dTLB-loads                                                              (39.62%)
     4.858163060                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     4.858163060                350      iTLB-load-misses                                                        (39.62%)
     4.858163060         40,013,896      branch-instructions                                                     (42.68%)
     4.858163060             74,761      branch-load-misses                                                      (42.69%)
     4.858163060         45,436,169      cpu-cycles                                                              (42.70%)
     4.858163060        181,082,660      instructions                     #    3.99  insn per cycle              (50.51%)
     4.868290193         43,680,129      L1-dcache-loads                                                         (50.63%)
     4.868290193             34,935      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.25%)
     4.868290193              9,902      l2_rqsts.demand_data_rd_hit                                             (66.12%)
     4.868290193              1,331      l2_rqsts.demand_data_rd_miss                                            (75.99%)
     4.868290193             12,179      LLC-loads                                                               (39.51%)
     4.868290193             11,213      LLC-load-misses                  #   92.07% of all LL-cache accesses    (39.51%)
     4.868290193         41,781,263      dTLB-loads                                                              (33.90%)
     4.868290193                145      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.03%)
     4.868290193                324      iTLB-load-misses                                                        (14.17%)
     4.868290193         39,305,272      branch-instructions                                                     (21.00%)
     4.868290193             74,504      branch-load-misses                                                      (30.87%)
     4.868290193         45,451,713      cpu-cycles                                                              (40.75%)
     4.868290193        181,720,351      instructions                     #    4.00  insn per cycle              (50.62%)
     4.878410398         43,296,314      L1-dcache-loads                                                         (74.81%)
     4.878410398             33,654      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.06%)
     4.878410398              9,553      l2_rqsts.demand_data_rd_hit                                             (79.06%)
     4.878410398              1,011      l2_rqsts.demand_data_rd_miss                                            (74.62%)
     4.878410398             12,666      LLC-loads                                                               (25.22%)
     4.878410398             11,970      LLC-load-misses                  #   94.50% of all LL-cache accesses    (15.34%)
     4.878410398         43,419,517      dTLB-loads                                                              (11.08%)
     4.878410398                 58      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.47%)
     4.878410398                327      iTLB-load-misses                                                        (25.35%)
     4.878410398         39,613,482      branch-instructions                                                     (35.22%)
     4.878410398             73,543      branch-load-misses                                                      (45.09%)
     4.878410398         44,953,696      cpu-cycles                                                              (54.98%)
     4.878410398        181,319,984      instructions                     #    4.03  insn per cycle              (64.85%)
     4.888527573         42,164,153      L1-dcache-loads                                                         (75.77%)
     4.888527573             33,685      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.90%)
     4.888527573              9,494      l2_rqsts.demand_data_rd_hit                                             (56.02%)
     4.888527573              1,393      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     4.888527573             12,466      LLC-loads                                                               (14.31%)
     4.888527573             11,502      LLC-load-misses                  #   92.27% of all LL-cache accesses    (24.19%)
     4.888527573         42,275,800      dTLB-loads                                                              (34.06%)
     4.888527573                222      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     4.888527573                316      iTLB-load-misses                                                        (39.54%)
     4.888527573         38,153,253      branch-instructions                                                     (49.42%)
     4.888527573             72,095      branch-load-misses                                                      (59.30%)
     4.888527573         44,300,873      cpu-cycles                                                              (69.19%)
     4.888527573        176,954,455      instructions                     #    3.99  insn per cycle              (79.13%)
     4.898652038         42,698,016      L1-dcache-loads                                                         (50.63%)
     4.898652038             33,613      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     4.898652038              9,790      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     4.898652038              1,090      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     4.898652038             12,390      LLC-loads                                                               (39.50%)
     4.898652038             11,493      LLC-load-misses                  #   92.76% of all LL-cache accesses    (39.51%)
     4.898652038         43,587,676      dTLB-loads                                                              (39.51%)
     4.898652038                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     4.898652038                321      iTLB-load-misses                                                        (39.51%)
     4.898652038         39,565,848      branch-instructions                                                     (49.39%)
     4.898652038             73,943      branch-load-misses                                                      (57.26%)
     4.898652038         44,767,749      cpu-cycles                                                              (57.27%)
     4.898652038        179,885,727      instructions                     #    4.02  insn per cycle              (57.27%)
     4.908773476         42,499,801      L1-dcache-loads                                                         (50.60%)
     4.908773476             33,849      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     4.908773476              9,748      l2_rqsts.demand_data_rd_hit                                             (51.44%)
     4.908773476              1,286      l2_rqsts.demand_data_rd_miss                                            (61.32%)
     4.908773476             12,878      LLC-loads                                                               (39.52%)
     4.908773476             11,539      LLC-load-misses                  #   89.60% of all LL-cache accesses    (39.53%)
     4.908773476         43,485,330      dTLB-loads                                                              (39.53%)
     4.908773476                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.70%)
     4.908773476                346      iTLB-load-misses                                                        (28.83%)
     4.908773476         39,666,493      branch-instructions                                                     (28.84%)
     4.908773476             74,067      branch-load-misses                                                      (30.85%)
     4.908773476         45,102,334      cpu-cycles                                                              (40.73%)
     4.908773476        178,663,392      instructions                     #    3.96  insn per cycle              (50.61%)
     4.918912208         43,360,853      L1-dcache-loads                                                         (60.05%)
     4.918912208             34,504      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.90%)
     4.918912208              9,668      l2_rqsts.demand_data_rd_hit                                             (78.92%)
     4.918912208              1,088      l2_rqsts.demand_data_rd_miss                                            (78.92%)
     4.918912208             12,465      LLC-loads                                                               (39.45%)
     4.918912208             11,537      LLC-load-misses                  #   92.56% of all LL-cache accesses    (30.12%)
     4.918912208         42,546,284      dTLB-loads                                                              (20.26%)
     4.918912208                 62      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.23%)
     4.918912208                418      iTLB-load-misses                                                        (11.24%)
     4.918912208         39,808,926      branch-instructions                                                     (21.10%)
     4.918912208             74,093      branch-load-misses                                                      (30.96%)
     4.918912208         45,610,672      cpu-cycles                                                              (40.83%)
     4.918912208        182,919,178      instructions                     #    4.01  insn per cycle              (50.69%)
     4.929008349         43,715,584      L1-dcache-loads                                                         (79.24%)
     4.929008349             34,251      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.24%)
     4.929008349              9,841      l2_rqsts.demand_data_rd_hit                                             (70.80%)
     4.929008349              1,167      l2_rqsts.demand_data_rd_miss                                            (60.90%)
     4.929008349             12,348      LLC-loads                                                               (11.39%)
     4.929008349             11,532      LLC-load-misses                  #   93.39% of all LL-cache accesses    (10.87%)
     4.929008349         43,923,925      dTLB-loads                                                              (19.26%)
     4.929008349                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.16%)
     4.929008349                343      iTLB-load-misses                                                        (39.06%)
     4.929008349         39,964,388      branch-instructions                                                     (48.95%)
     4.929008349             75,250      branch-load-misses                                                      (58.86%)
     4.929008349         45,634,332      cpu-cycles                                                              (68.76%)
     4.929008349        183,425,496      instructions                     #    4.02  insn per cycle              (78.66%)
     4.939128599         43,205,251      L1-dcache-loads                                                         (61.92%)
     4.939128599             33,924      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.05%)
     4.939128599             10,302      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     4.939128599                976      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     4.939128599             12,358      LLC-loads                                                               (28.16%)
     4.939128599             11,588      LLC-load-misses                  #   93.77% of all LL-cache accesses    (38.03%)
     4.939128599         42,190,000      dTLB-loads                                                              (39.53%)
     4.939128599                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     4.939128599                323      iTLB-load-misses                                                        (39.52%)
     4.939128599         38,980,262      branch-instructions                                                     (49.40%)
     4.939128599             73,152      branch-load-misses                                                      (59.28%)
     4.939128599         44,823,281      cpu-cycles                                                              (69.17%)
     4.939128599        180,120,064      instructions                     #    4.02  insn per cycle              (71.87%)
     4.949251800         42,059,202      L1-dcache-loads                                                         (50.61%)
     4.949251800             38,208      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.61%)
     4.949251800             12,150      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     4.949251800              2,183      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     4.949251800             12,626      LLC-loads                                                               (39.51%)
     4.949251800             11,850      LLC-load-misses                  #   93.85% of all LL-cache accesses    (39.52%)
     4.949251800         43,418,554      dTLB-loads                                                              (39.51%)
     4.949251800                240      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     4.949251800                323      iTLB-load-misses                                                        (39.52%)
     4.949251800         38,256,897      branch-instructions                                                     (43.43%)
     4.949251800             71,259      branch-load-misses                                                      (43.44%)
     4.949251800         43,638,490      cpu-cycles                                                              (43.44%)
     4.949251800        175,672,110      instructions                     #    4.03  insn per cycle              (50.63%)
     4.959371069         42,534,714      L1-dcache-loads                                                         (50.59%)
     4.959371069             33,958      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.42%)
     4.959371069              9,517      l2_rqsts.demand_data_rd_hit                                             (65.30%)
     4.959371069              1,118      l2_rqsts.demand_data_rd_miss                                            (75.18%)
     4.959371069             12,644      LLC-loads                                                               (39.54%)
     4.959371069             11,928      LLC-load-misses                  #   94.34% of all LL-cache accesses    (39.54%)
     4.959371069         43,807,315      dTLB-loads                                                              (34.72%)
     4.959371069                140      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.85%)
     4.959371069                334      iTLB-load-misses                                                        (14.97%)
     4.959371069         39,898,129      branch-instructions                                                     (20.94%)
     4.959371069             73,395      branch-load-misses                                                      (30.82%)
     4.959371069         44,568,475      cpu-cycles                                                              (40.70%)
     4.959371069        179,179,667      instructions                     #    4.02  insn per cycle              (50.58%)
     4.969483475         43,622,713      L1-dcache-loads                                                         (74.01%)
     4.969483475             33,943      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.04%)
     4.969483475              9,672      l2_rqsts.demand_data_rd_hit                                             (79.05%)
     4.969483475                986      l2_rqsts.demand_data_rd_miss                                            (75.41%)
     4.969483475             12,913      LLC-loads                                                               (26.02%)
     4.969483475             12,467      LLC-load-misses                  #   96.55% of all LL-cache accesses    (16.15%)
     4.969483475         43,930,521      dTLB-loads                                                              (11.10%)
     4.969483475                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.68%)
     4.969483475                346      iTLB-load-misses                                                        (24.55%)
     4.969483475         40,106,884      branch-instructions                                                     (34.43%)
     4.969483475             75,085      branch-load-misses                                                      (44.30%)
     4.969483475         45,578,117      cpu-cycles                                                              (54.17%)
     4.969483475        183,886,491      instructions                     #    4.03  insn per cycle              (64.05%)
     4.979612219         43,750,232      L1-dcache-loads                                                         (76.59%)
     4.979612219             34,292      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (66.71%)
     4.979612219              9,878      l2_rqsts.demand_data_rd_hit                                             (56.84%)
     4.979612219              1,167      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     4.979612219             12,800      LLC-loads                                                               (13.50%)
     4.979612219             12,005      LLC-load-misses                  #   93.79% of all LL-cache accesses    (23.37%)
     4.979612219         44,173,905      dTLB-loads                                                              (33.25%)
     4.979612219                164      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     4.979612219                349      iTLB-load-misses                                                        (39.53%)
     4.979612219         40,191,737      branch-instructions                                                     (49.41%)
     4.979612219             74,554      branch-load-misses                                                      (59.29%)
     4.979612219         45,561,605      cpu-cycles                                                              (69.17%)
     4.979612219        183,539,393      instructions                     #    4.03  insn per cycle              (79.05%)
     4.989728158         43,663,560      L1-dcache-loads                                                         (50.57%)
     4.989728158             34,094      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     4.989728158              9,737      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     4.989728158                978      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     4.989728158             12,225      LLC-loads                                                               (39.54%)
     4.989728158             11,530      LLC-load-misses                  #   94.31% of all LL-cache accesses    (39.54%)
     4.989728158         42,931,856      dTLB-loads                                                              (39.54%)
     4.989728158                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     4.989728158                326      iTLB-load-misses                                                        (39.54%)
     4.989728158         39,788,155      branch-instructions                                                     (49.42%)
     4.989728158             74,501      branch-load-misses                                                      (58.06%)
     4.989728158         45,427,854      cpu-cycles                                                              (58.07%)
     4.989728158        182,958,787      instructions                     #    4.03  insn per cycle              (58.07%)
     4.999871692         43,400,910      L1-dcache-loads                                                         (50.71%)
     4.999871692             35,144      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.70%)
     4.999871692             10,348      l2_rqsts.demand_data_rd_hit                                             (50.70%)
     4.999871692              1,085      l2_rqsts.demand_data_rd_miss                                            (60.43%)
     4.999871692             12,979      LLC-loads                                                               (39.44%)
     4.999871692             12,104      LLC-load-misses                  #   93.26% of all LL-cache accesses    (39.44%)
     4.999871692         43,330,022      dTLB-loads                                                              (39.44%)
     4.999871692                169      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.44%)
     4.999871692                332      iTLB-load-misses                                                        (29.73%)
     4.999871692         39,003,026      branch-instructions                                                     (29.74%)
     4.999871692             72,889      branch-load-misses                                                      (30.99%)
     4.999871692         44,742,612      cpu-cycles                                                              (40.85%)
     4.999871692        181,059,727      instructions                     #    4.05  insn per cycle              (50.71%)
#           time             counts unit events
     5.009984004         43,117,835      L1-dcache-loads                                                         (59.24%)
     5.009984004             33,851      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.12%)
     5.009984004              9,587      l2_rqsts.demand_data_rd_hit                                             (79.00%)
     5.009984004              1,128      l2_rqsts.demand_data_rd_miss                                            (79.12%)
     5.009984004             12,179      LLC-loads                                                               (39.55%)
     5.009984004             11,406      LLC-load-misses                  #   93.65% of all LL-cache accesses    (30.90%)
     5.009984004         43,762,248      dTLB-loads                                                              (21.03%)
     5.009984004                 35      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.15%)
     5.009984004                381      iTLB-load-misses                                                        (11.00%)
     5.009984004         38,160,319      branch-instructions                                                     (20.89%)
     5.009984004             71,851      branch-load-misses                                                      (30.78%)
     5.009984004         44,493,774      cpu-cycles                                                              (40.67%)
     5.009984004        180,338,125      instructions                     #    4.05  insn per cycle              (50.56%)
     5.020079497         43,440,345      L1-dcache-loads                                                         (79.24%)
     5.020079497             34,022      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.24%)
     5.020079497             10,028      l2_rqsts.demand_data_rd_hit                                             (71.51%)
     5.020079497                941      l2_rqsts.demand_data_rd_miss                                            (61.61%)
     5.020079497             11,819      LLC-loads                                                               (12.10%)
     5.020079497             11,435      LLC-load-misses                  #   96.75% of all LL-cache accesses    (10.87%)
     5.020079497         44,504,803      dTLB-loads                                                              (18.56%)
     5.020079497                 94      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.45%)
     5.020079497                346      iTLB-load-misses                                                        (38.35%)
     5.020079497         40,051,875      branch-instructions                                                     (48.25%)
     5.020079497             74,277      branch-load-misses                                                      (58.15%)
     5.020079497         45,219,444      cpu-cycles                                                              (68.05%)
     5.020079497        182,252,906      instructions                     #    4.03  insn per cycle              (77.95%)
     5.030176847         43,666,803      L1-dcache-loads                                                         (62.55%)
     5.030176847             34,559      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.66%)
     5.030176847              9,953      l2_rqsts.demand_data_rd_hit                                             (50.50%)
     5.030176847              1,099      l2_rqsts.demand_data_rd_miss                                            (50.50%)
     5.030176847             12,414      LLC-loads                                                               (27.51%)
     5.030176847             11,638      LLC-load-misses                  #   93.75% of all LL-cache accesses    (37.40%)
     5.030176847         43,830,057      dTLB-loads                                                              (39.61%)
     5.030176847                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
     5.030176847                338      iTLB-load-misses                                                        (39.61%)
     5.030176847         39,972,029      branch-instructions                                                     (49.51%)
     5.030176847             74,336      branch-load-misses                                                      (59.41%)
     5.030176847         45,525,794      cpu-cycles                                                              (69.31%)
     5.030176847        182,979,719      instructions                     #    4.02  insn per cycle              (72.52%)
     5.040294846         43,587,887      L1-dcache-loads                                                         (50.59%)
     5.040294846             33,590      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     5.040294846              9,405      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     5.040294846                931      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     5.040294846             12,130      LLC-loads                                                               (39.54%)
     5.040294846             11,705      LLC-load-misses                  #   96.50% of all LL-cache accesses    (39.54%)
     5.040294846         43,758,533      dTLB-loads                                                              (39.54%)
     5.040294846                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     5.040294846                341      iTLB-load-misses                                                        (39.54%)
     5.040294846         40,088,424      branch-instructions                                                     (43.89%)
     5.040294846             74,853      branch-load-misses                                                      (43.90%)
     5.040294846         45,523,282      cpu-cycles                                                              (43.90%)
     5.040294846        183,430,902      instructions                     #    4.03  insn per cycle              (50.59%)
     5.050417994         43,657,908      L1-dcache-loads                                                         (50.61%)
     5.050417994             34,422      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.97%)
     5.050417994              9,436      l2_rqsts.demand_data_rd_hit                                             (64.85%)
     5.050417994              1,065      l2_rqsts.demand_data_rd_miss                                            (74.72%)
     5.050417994             12,173      LLC-loads                                                               (39.53%)
     5.050417994             11,168      LLC-load-misses                  #   91.74% of all LL-cache accesses    (39.52%)
     5.050417994         41,621,666      dTLB-loads                                                              (35.18%)
     5.050417994                110      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.30%)
     5.050417994                343      iTLB-load-misses                                                        (15.43%)
     5.050417994         38,615,566      branch-instructions                                                     (20.97%)
     5.050417994             72,775      branch-load-misses                                                      (30.84%)
     5.050417994         44,830,077      cpu-cycles                                                              (40.72%)
     5.050417994        181,350,554      instructions                     #    4.05  insn per cycle              (50.60%)
     5.060536988         43,114,186      L1-dcache-loads                                                         (73.56%)
     5.060536988             33,981      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.07%)
     5.060536988             10,013      l2_rqsts.demand_data_rd_hit                                             (79.07%)
     5.060536988                979      l2_rqsts.demand_data_rd_miss                                            (75.87%)
     5.060536988             12,763      LLC-loads                                                               (26.47%)
     5.060536988             11,623      LLC-load-misses                  #   91.07% of all LL-cache accesses    (16.60%)
     5.060536988         43,671,625      dTLB-loads                                                              (11.07%)
     5.060536988                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.22%)
     5.060536988                323      iTLB-load-misses                                                        (24.09%)
     5.060536988         39,052,225      branch-instructions                                                     (33.96%)
     5.060536988             72,986      branch-load-misses                                                      (43.84%)
     5.060536988         44,743,934      cpu-cycles                                                              (53.72%)
     5.060536988        180,364,065      instructions                     #    4.03  insn per cycle              (63.60%)
     5.070647243         43,471,845      L1-dcache-loads                                                         (77.03%)
     5.070647243             34,167      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.15%)
     5.070647243              9,738      l2_rqsts.demand_data_rd_hit                                             (57.28%)
     5.070647243              1,096      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     5.070647243             13,622      LLC-loads                                                               (13.06%)
     5.070647243             11,962      LLC-load-misses                  #   87.81% of all LL-cache accesses    (22.93%)
     5.070647243         43,790,955      dTLB-loads                                                              (32.81%)
     5.070647243                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     5.070647243                323      iTLB-load-misses                                                        (39.53%)
     5.070647243         39,579,081      branch-instructions                                                     (49.42%)
     5.070647243             73,440      branch-load-misses                                                      (59.30%)
     5.070647243         45,091,817      cpu-cycles                                                              (69.18%)
     5.070647243        181,836,550      instructions                     #    4.03  insn per cycle              (79.07%)
     5.080778415         43,589,760      L1-dcache-loads                                                         (50.61%)
     5.080778415             34,288      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     5.080778415              9,824      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     5.080778415                997      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     5.080778415             12,553      LLC-loads                                                               (39.51%)
     5.080778415             11,657      LLC-load-misses                  #   92.86% of all LL-cache accesses    (39.51%)
     5.080778415         44,144,845      dTLB-loads                                                              (39.51%)
     5.080778415                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     5.080778415                328      iTLB-load-misses                                                        (39.51%)
     5.080778415         40,272,770      branch-instructions                                                     (49.39%)
     5.080778415             74,303      branch-load-misses                                                      (58.52%)
     5.080778415         45,472,311      cpu-cycles                                                              (58.52%)
     5.080778415        183,211,410      instructions                     #    4.03  insn per cycle              (58.53%)
     5.090902757         42,847,398      L1-dcache-loads                                                         (50.62%)
     5.090902757             33,972      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     5.090902757              9,738      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     5.090902757              1,112      l2_rqsts.demand_data_rd_miss                                            (60.05%)
     5.090902757             12,652      LLC-loads                                                               (39.51%)
     5.090902757             11,624      LLC-load-misses                  #   91.87% of all LL-cache accesses    (39.51%)
     5.090902757         44,244,739      dTLB-loads                                                              (39.51%)
     5.090902757                384      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     5.090902757                335      iTLB-load-misses                                                        (30.10%)
     5.090902757         39,976,220      branch-instructions                                                     (30.10%)
     5.090902757             74,682      branch-load-misses                                                      (30.87%)
     5.090902757         45,192,383      cpu-cycles                                                              (40.75%)
     5.090902757        181,245,004      instructions                     #    4.01  insn per cycle              (50.62%)
     5.101007586         43,878,877      L1-dcache-loads                                                         (58.97%)
     5.101007586             37,713      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (68.86%)
     5.101007586             11,903      l2_rqsts.demand_data_rd_hit                                             (78.75%)
     5.101007586                955      l2_rqsts.demand_data_rd_miss                                            (79.19%)
     5.101007586             12,185      LLC-loads                                                               (39.60%)
     5.101007586             11,236      LLC-load-misses                  #   92.21% of all LL-cache accesses    (31.17%)
     5.101007586         41,649,619      dTLB-loads                                                              (21.28%)
     5.101007586                166      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.39%)
     5.101007586                320      iTLB-load-misses                                                        (10.93%)
     5.101007586         39,393,798      branch-instructions                                                     (20.83%)
     5.101007586             73,648      branch-load-misses                                                      (30.72%)
     5.101007586         45,351,986      cpu-cycles                                                              (40.62%)
     5.101007586        182,725,889      instructions                     #    4.03  insn per cycle              (50.52%)
     5.111101337         43,585,165      L1-dcache-loads                                                         (79.26%)
     5.111101337             34,506      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.26%)
     5.111101337             10,212      l2_rqsts.demand_data_rd_hit                                             (71.74%)
     5.111101337              1,002      l2_rqsts.demand_data_rd_miss                                            (61.84%)
     5.111101337             12,797      LLC-loads                                                               (12.32%)
     5.111101337             12,511      LLC-load-misses                  #   97.77% of all LL-cache accesses    (10.85%)
     5.111101337         44,110,341      dTLB-loads                                                              (18.33%)
     5.111101337                124      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.23%)
     5.111101337                338      iTLB-load-misses                                                        (38.12%)
     5.111101337         39,915,699      branch-instructions                                                     (48.02%)
     5.111101337             74,483      branch-load-misses                                                      (57.93%)
     5.111101337         45,439,578      cpu-cycles                                                              (67.83%)
     5.111101337        182,914,166      instructions                     #    4.03  insn per cycle              (77.73%)
     5.121205122         42,678,349      L1-dcache-loads                                                         (62.82%)
     5.121205122             33,582      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.95%)
     5.121205122              9,677      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     5.121205122                992      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     5.121205122             12,903      LLC-loads                                                               (27.25%)
     5.121205122             11,938      LLC-load-misses                  #   92.52% of all LL-cache accesses    (37.13%)
     5.121205122         42,578,412      dTLB-loads                                                              (39.54%)
     5.121205122                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     5.121205122                333      iTLB-load-misses                                                        (39.54%)
     5.121205122         38,662,536      branch-instructions                                                     (49.43%)
     5.121205122             71,996      branch-load-misses                                                      (59.32%)
     5.121205122         44,156,303      cpu-cycles                                                              (69.21%)
     5.121205122        178,113,440      instructions                     #    4.03  insn per cycle              (72.78%)
     5.131324453         43,023,478      L1-dcache-loads                                                         (50.59%)
     5.131324453             34,641      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     5.131324453              9,788      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     5.131324453              1,177      l2_rqsts.demand_data_rd_miss                                            (50.69%)
     5.131324453             13,052      LLC-loads                                                               (39.43%)
     5.131324453             11,966      LLC-load-misses                  #   91.68% of all LL-cache accesses    (39.43%)
     5.131324453         43,087,809      dTLB-loads                                                              (39.43%)
     5.131324453                 76      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.43%)
     5.131324453                357      iTLB-load-misses                                                        (39.49%)
     5.131324453         38,863,571      branch-instructions                                                     (44.39%)
     5.131324453             72,540      branch-load-misses                                                      (44.40%)
     5.131324453         44,571,884      cpu-cycles                                                              (44.41%)
     5.131324453        179,518,165      instructions                     #    4.03  insn per cycle              (50.71%)
     5.141471281         42,835,523      L1-dcache-loads                                                         (50.70%)
     5.141471281             34,700      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.52%)
     5.141471281              9,762      l2_rqsts.demand_data_rd_hit                                             (64.37%)
     5.141471281              1,054      l2_rqsts.demand_data_rd_miss                                            (74.18%)
     5.141471281             12,400      LLC-loads                                                               (39.54%)
     5.141471281             11,330      LLC-load-misses                  #   91.37% of all LL-cache accesses    (39.54%)
     5.141471281         43,766,355      dTLB-loads                                                              (35.71%)
     5.141471281                282      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.84%)
     5.141471281                363      iTLB-load-misses                                                        (15.96%)
     5.141471281         39,323,862      branch-instructions                                                     (20.94%)
     5.141471281             72,690      branch-load-misses                                                      (30.82%)
     5.141471281         44,530,308      cpu-cycles                                                              (40.71%)
     5.141471281        179,609,307      instructions                     #    4.03  insn per cycle              (50.59%)
     5.151588522         43,333,197      L1-dcache-loads                                                         (73.05%)
     5.151588522             34,345      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.08%)
     5.151588522             10,115      l2_rqsts.demand_data_rd_hit                                             (79.08%)
     5.151588522                941      l2_rqsts.demand_data_rd_miss                                            (76.39%)
     5.151588522             12,232      LLC-loads                                                               (26.98%)
     5.151588522             11,217      LLC-load-misses                  #   91.70% of all LL-cache accesses    (17.11%)
     5.151588522         42,697,716      dTLB-loads                                                              (11.06%)
     5.151588522                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.69%)
     5.151588522                377      iTLB-load-misses                                                        (23.57%)
     5.151588522         39,966,979      branch-instructions                                                     (33.45%)
     5.151588522             74,184      branch-load-misses                                                      (43.32%)
     5.151588522         45,189,481      cpu-cycles                                                              (53.20%)
     5.151588522        181,659,103      instructions                     #    4.02  insn per cycle              (63.08%)
     5.161706182         43,633,330      L1-dcache-loads                                                         (77.55%)
     5.161706182             34,172      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.68%)
     5.161706182              9,708      l2_rqsts.demand_data_rd_hit                                             (57.81%)
     5.161706182              1,058      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     5.161706182             13,172      LLC-loads                                                               (12.54%)
     5.161706182             12,000      LLC-load-misses                  #   91.10% of all LL-cache accesses    (22.41%)
     5.161706182         43,767,350      dTLB-loads                                                              (32.28%)
     5.161706182                283      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     5.161706182                339      iTLB-load-misses                                                        (39.51%)
     5.161706182         39,696,230      branch-instructions                                                     (49.39%)
     5.161706182             78,840      branch-load-misses                                                      (59.26%)
     5.161706182         45,567,113      cpu-cycles                                                              (69.14%)
     5.161706182        182,967,449      instructions                     #    4.02  insn per cycle              (79.01%)
     5.171840998         42,698,941      L1-dcache-loads                                                         (50.63%)
     5.171840998             33,847      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     5.171840998              9,819      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     5.171840998              1,017      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     5.171840998             12,489      LLC-loads                                                               (39.50%)
     5.171840998             11,514      LLC-load-misses                  #   92.19% of all LL-cache accesses    (39.50%)
     5.171840998         42,126,768      dTLB-loads                                                              (39.50%)
     5.171840998                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     5.171840998                336      iTLB-load-misses                                                        (39.49%)
     5.171840998         38,955,726      branch-instructions                                                     (49.37%)
     5.171840998             72,161      branch-load-misses                                                      (59.11%)
     5.171840998         44,330,906      cpu-cycles                                                              (59.11%)
     5.171840998        178,310,937      instructions                     #    4.02  insn per cycle              (59.12%)
     5.181943480         42,181,262      L1-dcache-loads                                                         (50.48%)
     5.181943480             34,045      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.51%)
     5.181943480              9,585      l2_rqsts.demand_data_rd_hit                                             (50.51%)
     5.181943480              1,304      l2_rqsts.demand_data_rd_miss                                            (59.56%)
     5.181943480             12,981      LLC-loads                                                               (39.59%)
     5.181943480             11,964      LLC-load-misses                  #   92.17% of all LL-cache accesses    (39.63%)
     5.181943480         43,494,047      dTLB-loads                                                              (39.60%)
     5.181943480                 95      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     5.181943480                333      iTLB-load-misses                                                        (30.57%)
     5.181943480         38,084,894      branch-instructions                                                     (30.57%)
     5.181943480             71,459      branch-load-misses                                                      (30.72%)
     5.181943480         44,178,871      cpu-cycles                                                              (40.61%)
     5.181943480        176,957,823      instructions                     #    4.01  insn per cycle              (50.52%)
     5.192039236         42,780,039      L1-dcache-loads                                                         (58.62%)
     5.192039236             33,728      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.52%)
     5.192039236              9,825      l2_rqsts.demand_data_rd_hit                                             (78.42%)
     5.192039236              1,027      l2_rqsts.demand_data_rd_miss                                            (79.26%)
     5.192039236             12,038      LLC-loads                                                               (39.63%)
     5.192039236             11,249      LLC-load-misses                  #   93.45% of all LL-cache accesses    (31.50%)
     5.192039236         43,258,624      dTLB-loads                                                              (21.61%)
     5.192039236                 51      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.71%)
     5.192039236                349      iTLB-load-misses                                                        (10.86%)
     5.192039236         39,126,855      branch-instructions                                                     (20.76%)
     5.192039236             72,727      branch-load-misses                                                      (30.67%)
     5.192039236         44,432,255      cpu-cycles                                                              (40.57%)
     5.192039236        178,045,935      instructions                     #    4.01  insn per cycle              (50.48%)
     5.202136677         41,895,906      L1-dcache-loads                                                         (79.22%)
     5.202136677             33,046      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.22%)
     5.202136677              9,727      l2_rqsts.demand_data_rd_hit                                             (72.06%)
     5.202136677              1,311      l2_rqsts.demand_data_rd_miss                                            (62.16%)
     5.202136677             13,361      LLC-loads                                                               (12.67%)
     5.202136677             11,217      LLC-load-misses                  #   83.95% of all LL-cache accesses    (10.90%)
     5.202136677         43,994,950      dTLB-loads                                                              (18.01%)
     5.202136677                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.90%)
     5.202136677                312      iTLB-load-misses                                                        (37.80%)
     5.202136677         38,445,657      branch-instructions                                                     (47.69%)
     5.202136677             72,541      branch-load-misses                                                      (57.58%)
     5.202136677         44,044,435      cpu-cycles                                                              (67.49%)
     5.202136677        176,101,550      instructions                     #    4.00  insn per cycle              (77.40%)
     5.212267470         43,883,256      L1-dcache-loads                                                         (63.24%)
     5.212267470             34,334      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.38%)
     5.212267470              9,950      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     5.212267470              1,079      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     5.212267470             13,229      LLC-loads                                                               (26.85%)
     5.212267470             12,103      LLC-load-misses                  #   91.49% of all LL-cache accesses    (36.71%)
     5.212267470         44,148,023      dTLB-loads                                                              (39.49%)
     5.212267470                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     5.212267470                339      iTLB-load-misses                                                        (39.49%)
     5.212267470         40,402,359      branch-instructions                                                     (49.36%)
     5.212267470             75,544      branch-load-misses                                                      (59.23%)
     5.212267470         45,899,597      cpu-cycles                                                              (69.11%)
     5.212267470        184,294,023      instructions                     #    4.02  insn per cycle              (73.19%)
     5.222385478         43,743,945      L1-dcache-loads                                                         (50.62%)
     5.222385478             34,427      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     5.222385478              9,636      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     5.222385478              1,005      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     5.222385478             12,395      LLC-loads                                                               (39.51%)
     5.222385478             11,699      LLC-load-misses                  #   94.38% of all LL-cache accesses    (39.51%)
     5.222385478         43,508,445      dTLB-loads                                                              (39.50%)
     5.222385478                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     5.222385478                344      iTLB-load-misses                                                        (39.50%)
     5.222385478         40,052,337      branch-instructions                                                     (44.82%)
     5.222385478             74,064      branch-load-misses                                                      (44.82%)
     5.222385478         45,548,533      cpu-cycles                                                              (44.83%)
     5.222385478        183,892,792      instructions                     #    4.04  insn per cycle              (50.63%)
     5.232521123         43,763,958      L1-dcache-loads                                                         (50.60%)
     5.232521123             35,023      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.97%)
     5.232521123              9,950      l2_rqsts.demand_data_rd_hit                                             (63.83%)
     5.232521123              1,070      l2_rqsts.demand_data_rd_miss                                            (73.70%)
     5.232521123             12,284      LLC-loads                                                               (39.50%)
     5.232521123             11,379      LLC-load-misses                  #   92.63% of all LL-cache accesses    (39.53%)
     5.232521123         42,002,206      dTLB-loads                                                              (36.19%)
     5.232521123                125      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.32%)
     5.232521123                358      iTLB-load-misses                                                        (16.46%)
     5.232521123         37,531,479      branch-instructions                                                     (21.03%)
     5.232521123             71,440      branch-load-misses                                                      (30.90%)
     5.232521123         44,964,210      cpu-cycles                                                              (40.77%)
     5.232521123        180,292,283      instructions                     #    4.01  insn per cycle              (50.64%)
     5.242648541         43,707,553      L1-dcache-loads                                                         (72.48%)
     5.242648541             34,447      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     5.242648541             10,051      l2_rqsts.demand_data_rd_hit                                             (79.01%)
     5.242648541                997      l2_rqsts.demand_data_rd_miss                                            (76.92%)
     5.242648541             13,047      LLC-loads                                                               (27.55%)
     5.242648541             11,742      LLC-load-misses                  #   90.00% of all LL-cache accesses    (17.69%)
     5.242648541         43,287,022      dTLB-loads                                                              (11.13%)
     5.242648541                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.17%)
     5.242648541                368      iTLB-load-misses                                                        (23.04%)
     5.242648541         39,958,602      branch-instructions                                                     (32.90%)
     5.242648541             74,729      branch-load-misses                                                      (42.77%)
     5.242648541         45,386,044      cpu-cycles                                                              (52.64%)
     5.242648541        183,183,203      instructions                     #    4.04  insn per cycle              (62.52%)
     5.252767140         42,574,178      L1-dcache-loads                                                         (78.13%)
     5.252767140             34,110      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.26%)
     5.252767140              9,981      l2_rqsts.demand_data_rd_hit                                             (58.39%)
     5.252767140              1,414      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     5.252767140             13,261      LLC-loads                                                               (11.95%)
     5.252767140             12,989      LLC-load-misses                  #   97.95% of all LL-cache accesses    (21.83%)
     5.252767140         43,391,739      dTLB-loads                                                              (31.69%)
     5.252767140                220      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     5.252767140                349      iTLB-load-misses                                                        (39.52%)
     5.252767140         38,464,711      branch-instructions                                                     (49.40%)
     5.252767140             72,537      branch-load-misses                                                      (59.35%)
     5.252767140         44,832,207      cpu-cycles                                                              (69.16%)
     5.252767140        179,316,561      instructions                     #    4.00  insn per cycle              (79.03%)
     5.262906421         43,712,104      L1-dcache-loads                                                         (50.68%)
     5.262906421             34,938      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
     5.262906421              9,816      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     5.262906421              1,217      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     5.262906421             12,517      LLC-loads                                                               (39.46%)
     5.262906421             11,728      LLC-load-misses                  #   93.70% of all LL-cache accesses    (39.46%)
     5.262906421         43,317,557      dTLB-loads                                                              (39.46%)
     5.262906421                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     5.262906421                331      iTLB-load-misses                                                        (39.46%)
     5.262906421         39,947,401      branch-instructions                                                     (49.33%)
     5.262906421             74,648      branch-load-misses                                                      (59.20%)
     5.262906421         45,433,737      cpu-cycles                                                              (59.71%)
     5.262906421        182,909,319      instructions                     #    4.03  insn per cycle              (59.72%)
#           time             counts unit events
     5.273010167         43,181,127      L1-dcache-loads                                                         (50.53%)
     5.273010167             34,672      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.53%)
     5.273010167              9,795      l2_rqsts.demand_data_rd_hit                                             (50.53%)
     5.273010167              1,377      l2_rqsts.demand_data_rd_miss                                            (58.89%)
     5.273010167             12,713      LLC-loads                                                               (39.58%)
     5.273010167             11,716      LLC-load-misses                  #   92.16% of all LL-cache accesses    (39.58%)
     5.273010167         43,161,771      dTLB-loads                                                              (39.57%)
     5.273010167                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.58%)
     5.273010167                352      iTLB-load-misses                                                        (31.24%)
     5.273010167         39,777,904      branch-instructions                                                     (31.25%)
     5.273010167             73,963      branch-load-misses                                                      (31.26%)
     5.273010167         45,547,131      cpu-cycles                                                              (40.64%)
     5.273010167        182,388,860      instructions                     #    4.00  insn per cycle              (50.55%)
     5.283117886         44,012,144      L1-dcache-loads                                                         (57.87%)
     5.283117886             34,413      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.75%)
     5.283117886              9,444      l2_rqsts.demand_data_rd_hit                                             (77.64%)
     5.283117886              1,119      l2_rqsts.demand_data_rd_miss                                            (79.23%)
     5.283117886             12,054      LLC-loads                                                               (39.59%)
     5.283117886             10,769      LLC-load-misses                  #   89.34% of all LL-cache accesses    (32.28%)
     5.283117886         41,764,360      dTLB-loads                                                              (22.39%)
     5.283117886                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.45%)
     5.283117886                374      iTLB-load-misses                                                        (10.95%)
     5.283117886         39,908,265      branch-instructions                                                     (20.84%)
     5.283117886             75,234      branch-load-misses                                                      (30.74%)
     5.283117886         45,701,054      cpu-cycles                                                              (40.63%)
     5.283117886        184,251,673      instructions                     #    4.03  insn per cycle              (50.53%)
     5.293251656         43,912,263      L1-dcache-loads                                                         (78.95%)
     5.293251656             34,582      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.95%)
     5.293251656              9,749      l2_rqsts.demand_data_rd_hit                                             (72.95%)
     5.293251656                992      l2_rqsts.demand_data_rd_miss                                            (63.09%)
     5.293251656             13,438      LLC-loads                                                               (13.76%)
     5.293251656             11,688      LLC-load-misses                  #   86.98% of all LL-cache accesses    (11.19%)
     5.293251656         43,704,645      dTLB-loads                                                              (17.15%)
     5.293251656                177      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.01%)
     5.293251656                314      iTLB-load-misses                                                        (36.86%)
     5.293251656         39,822,033      branch-instructions                                                     (46.73%)
     5.293251656             74,534      branch-load-misses                                                      (56.59%)
     5.293251656         45,542,716      cpu-cycles                                                              (66.46%)
     5.293251656        183,376,109      instructions                     #    4.03  insn per cycle              (76.32%)
     5.303362969         43,358,226      L1-dcache-loads                                                         (64.33%)
     5.303362969             34,159      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.46%)
     5.303362969              9,626      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     5.303362969              1,234      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     5.303362969             12,811      LLC-loads                                                               (25.75%)
     5.303362969             12,130      LLC-load-misses                  #   94.68% of all LL-cache accesses    (35.62%)
     5.303362969         43,724,343      dTLB-loads                                                              (39.52%)
     5.303362969                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     5.303362969                343      iTLB-load-misses                                                        (39.57%)
     5.303362969         39,742,772      branch-instructions                                                     (49.41%)
     5.303362969             74,026      branch-load-misses                                                      (59.29%)
     5.303362969         45,246,733      cpu-cycles                                                              (69.17%)
     5.303362969        182,033,475      instructions                     #    4.02  insn per cycle              (74.29%)
     5.313494366         43,940,964      L1-dcache-loads                                                         (50.61%)
     5.313494366             35,158      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     5.313494366             10,089      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     5.313494366              1,037      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     5.313494366             12,610      LLC-loads                                                               (39.51%)
     5.313494366             11,648      LLC-load-misses                  #   92.37% of all LL-cache accesses    (39.52%)
     5.313494366         43,456,645      dTLB-loads                                                              (39.52%)
     5.313494366                250      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     5.313494366                344      iTLB-load-misses                                                        (39.51%)
     5.313494366         39,961,128      branch-instructions                                                     (45.83%)
     5.313494366             74,330      branch-load-misses                                                      (45.84%)
     5.313494366         45,437,023      cpu-cycles                                                              (45.84%)
     5.313494366        183,368,211      instructions                     #    4.04  insn per cycle              (50.62%)
     5.323613875         43,283,595      L1-dcache-loads                                                         (50.59%)
     5.323613875             34,926      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.02%)
     5.323613875              9,728      l2_rqsts.demand_data_rd_hit                                             (62.90%)
     5.323613875              1,130      l2_rqsts.demand_data_rd_miss                                            (72.78%)
     5.323613875             12,854      LLC-loads                                                               (39.53%)
     5.323613875             11,792      LLC-load-misses                  #   91.74% of all LL-cache accesses    (39.53%)
     5.323613875         44,010,778      dTLB-loads                                                              (37.12%)
     5.323613875                326      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.25%)
     5.323613875                333      iTLB-load-misses                                                        (17.37%)
     5.323613875         39,940,930      branch-instructions                                                     (20.95%)
     5.323613875             74,365      branch-load-misses                                                      (30.83%)
     5.323613875         45,430,361      cpu-cycles                                                              (40.71%)
     5.323613875        182,348,168      instructions                     #    4.01  insn per cycle              (50.59%)
     5.333734272         43,843,282      L1-dcache-loads                                                         (71.61%)
     5.333734272             34,777      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.05%)
     5.333734272             10,367      l2_rqsts.demand_data_rd_hit                                             (79.05%)
     5.333734272              1,049      l2_rqsts.demand_data_rd_miss                                            (77.81%)
     5.333734272             12,821      LLC-loads                                                               (28.42%)
     5.333734272             11,854      LLC-load-misses                  #   92.46% of all LL-cache accesses    (18.55%)
     5.333734272         42,438,132      dTLB-loads                                                              (11.09%)
     5.333734272                146      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.28%)
     5.333734272                352      iTLB-load-misses                                                        (22.15%)
     5.333734272         40,228,956      branch-instructions                                                     (32.02%)
     5.333734272             74,362      branch-load-misses                                                      (41.90%)
     5.333734272         45,479,351      cpu-cycles                                                              (51.77%)
     5.333734272        184,088,655      instructions                     #    4.05  insn per cycle              (61.65%)
     5.343872630         42,493,129      L1-dcache-loads                                                         (78.91%)
     5.343872630             35,112      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.16%)
     5.343872630             10,045      l2_rqsts.demand_data_rd_hit                                             (59.30%)
     5.343872630              1,187      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     5.343872630             13,336      LLC-loads                                                               (11.23%)
     5.343872630             11,863      LLC-load-misses                  #   88.95% of all LL-cache accesses    (20.94%)
     5.343872630         44,049,256      dTLB-loads                                                              (30.79%)
     5.343872630                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     5.343872630                339      iTLB-load-misses                                                        (39.46%)
     5.343872630         38,409,031      branch-instructions                                                     (49.33%)
     5.343872630             71,779      branch-load-misses                                                      (59.19%)
     5.343872630         44,270,043      cpu-cycles                                                              (69.06%)
     5.343872630        178,765,871      instructions                     #    4.04  insn per cycle              (78.92%)
     5.353965421         43,788,831      L1-dcache-loads                                                         (50.57%)
     5.353965421             34,845      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.43%)
     5.353965421              9,921      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     5.353965421              1,054      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     5.353965421             13,125      LLC-loads                                                               (39.48%)
     5.353965421             12,087      LLC-load-misses                  #   92.09% of all LL-cache accesses    (39.64%)
     5.353965421         42,988,743      dTLB-loads                                                              (39.66%)
     5.353965421                156      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     5.353965421                383      iTLB-load-misses                                                        (39.63%)
     5.353965421         39,542,500      branch-instructions                                                     (49.54%)
     5.353965421             73,805      branch-load-misses                                                      (59.45%)
     5.353965421         45,077,696      cpu-cycles                                                              (60.55%)
     5.353965421        181,469,980      instructions                     #    4.03  insn per cycle              (60.55%)
     5.364063692         43,367,007      L1-dcache-loads                                                         (50.49%)
     5.364063692             34,258      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.48%)
     5.364063692              9,797      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     5.364063692              1,060      l2_rqsts.demand_data_rd_miss                                            (58.35%)
     5.364063692             12,929      LLC-loads                                                               (39.61%)
     5.364063692             12,134      LLC-load-misses                  #   93.85% of all LL-cache accesses    (39.61%)
     5.364063692         44,051,425      dTLB-loads                                                              (39.62%)
     5.364063692                381      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     5.364063692                371      iTLB-load-misses                                                        (31.77%)
     5.364063692         39,558,200      branch-instructions                                                     (31.77%)
     5.364063692             73,788      branch-load-misses                                                      (31.78%)
     5.364063692         45,165,699      cpu-cycles                                                              (40.59%)
     5.364063692        182,416,233      instructions                     #    4.04  insn per cycle              (50.49%)
     5.374186210         41,921,897      L1-dcache-loads                                                         (57.25%)
     5.374186210             35,085      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.06%)
     5.374186210             10,438      l2_rqsts.demand_data_rd_hit                                             (76.92%)
     5.374186210              1,027      l2_rqsts.demand_data_rd_miss                                            (78.94%)
     5.374186210             12,356      LLC-loads                                                               (39.48%)
     5.374186210             11,605      LLC-load-misses                  #   93.92% of all LL-cache accesses    (32.96%)
     5.374186210         43,017,599      dTLB-loads                                                              (23.10%)
     5.374186210                294      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.24%)
     5.374186210                365      iTLB-load-misses                                                        (11.21%)
     5.374186210         38,246,987      branch-instructions                                                     (21.07%)
     5.374186210             70,073      branch-load-misses                                                      (30.94%)
     5.374186210         43,518,440      cpu-cycles                                                              (40.80%)
     5.374186210        174,138,917      instructions                     #    4.00  insn per cycle              (50.67%)
     5.384318699         43,561,815      L1-dcache-loads                                                         (78.98%)
     5.384318699             34,058      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.05%)
     5.384318699             10,431      l2_rqsts.demand_data_rd_hit                                             (73.70%)
     5.384318699              1,131      l2_rqsts.demand_data_rd_miss                                            (63.82%)
     5.384318699             12,552      LLC-loads                                                               (14.43%)
     5.384318699             11,956      LLC-load-misses                  #   95.25% of all LL-cache accesses    (11.09%)
     5.384318699         44,005,959      dTLB-loads                                                              (16.39%)
     5.384318699                 72      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.26%)
     5.384318699                357      iTLB-load-misses                                                        (36.13%)
     5.384318699         40,022,621      branch-instructions                                                     (46.01%)
     5.384318699             74,992      branch-load-misses                                                      (55.89%)
     5.384318699         45,674,707      cpu-cycles                                                              (65.76%)
     5.384318699        182,985,626      instructions                     #    4.01  insn per cycle              (75.64%)
     5.394441082         42,808,831      L1-dcache-loads                                                         (65.00%)
     5.394441082             35,518      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.13%)
     5.394441082             10,146      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     5.394441082              1,645      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     5.394441082             13,483      LLC-loads                                                               (25.08%)
     5.394441082             12,446      LLC-load-misses                  #   92.31% of all LL-cache accesses    (34.95%)
     5.394441082         44,179,158      dTLB-loads                                                              (39.51%)
     5.394441082                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     5.394441082                366      iTLB-load-misses                                                        (39.51%)
     5.394441082         39,953,659      branch-instructions                                                     (49.39%)
     5.394441082             73,411      branch-load-misses                                                      (59.29%)
     5.394441082         45,478,657      cpu-cycles                                                              (69.15%)
     5.394441082        180,272,281      instructions                     #    3.96  insn per cycle              (74.95%)
     5.404559699         43,929,507      L1-dcache-loads                                                         (50.59%)
     5.404559699             34,982      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     5.404559699             13,401      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     5.404559699              1,624      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     5.404559699             13,497      LLC-loads                                                               (39.53%)
     5.404559699             12,203      LLC-load-misses                  #   90.41% of all LL-cache accesses    (39.53%)
     5.404559699         44,045,390      dTLB-loads                                                              (39.53%)
     5.404559699                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     5.404559699                323      iTLB-load-misses                                                        (39.53%)
     5.404559699         40,127,974      branch-instructions                                                     (46.50%)
     5.404559699             74,893      branch-load-misses                                                      (46.50%)
     5.404559699         45,560,076      cpu-cycles                                                              (46.51%)
     5.404559699        183,943,165      instructions                     #    4.04  insn per cycle              (50.60%)
     5.414683709         43,619,946      L1-dcache-loads                                                         (50.61%)
     5.414683709             34,691      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.35%)
     5.414683709              9,846      l2_rqsts.demand_data_rd_hit                                             (62.22%)
     5.414683709              1,088      l2_rqsts.demand_data_rd_miss                                            (72.10%)
     5.414683709             12,461      LLC-loads                                                               (39.52%)
     5.414683709             11,523      LLC-load-misses                  #   92.47% of all LL-cache accesses    (39.52%)
     5.414683709         43,628,316      dTLB-loads                                                              (37.80%)
     5.414683709                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.92%)
     5.414683709                365      iTLB-load-misses                                                        (18.05%)
     5.414683709         39,874,535      branch-instructions                                                     (20.98%)
     5.414683709             74,285      branch-load-misses                                                      (30.85%)
     5.414683709         45,335,894      cpu-cycles                                                              (40.73%)
     5.414683709        182,995,879      instructions                     #    4.04  insn per cycle              (50.61%)
     5.424777405         43,492,106      L1-dcache-loads                                                         (71.12%)
     5.424777405             34,184      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.26%)
     5.424777405             10,002      l2_rqsts.demand_data_rd_hit                                             (79.27%)
     5.424777405                994      l2_rqsts.demand_data_rd_miss                                            (78.44%)
     5.424777405             12,360      LLC-loads                                                               (28.91%)
     5.424777405             11,169      LLC-load-misses                  #   90.36% of all LL-cache accesses    (19.02%)
     5.424777405         42,613,978      dTLB-loads                                                              (10.85%)
     5.424777405                137      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.62%)
     5.424777405                348      iTLB-load-misses                                                        (21.52%)
     5.424777405         40,048,843      branch-instructions                                                     (31.42%)
     5.424777405             73,541      branch-load-misses                                                      (41.32%)
     5.424777405         45,291,430      cpu-cycles                                                              (51.22%)
     5.424777405        182,360,414      instructions                     #    4.03  insn per cycle              (61.13%)
     5.434913937         44,229,972      L1-dcache-loads                                                         (78.92%)
     5.434913937             34,778      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.58%)
     5.434913937             10,021      l2_rqsts.demand_data_rd_hit                                             (59.72%)
     5.434913937              1,321      l2_rqsts.demand_data_rd_miss                                            (50.69%)
     5.434913937             13,818      LLC-loads                                                               (11.23%)
     5.434913937             12,246      LLC-load-misses                  #   88.62% of all LL-cache accesses    (20.52%)
     5.434913937         44,318,986      dTLB-loads                                                              (30.38%)
     5.434913937                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     5.434913937                357      iTLB-load-misses                                                        (39.46%)
     5.434913937         40,554,789      branch-instructions                                                     (49.32%)
     5.434913937             75,654      branch-load-misses                                                      (59.19%)
     5.434913937         45,880,071      cpu-cycles                                                              (69.05%)
     5.434913937        185,153,189      instructions                     #    4.04  insn per cycle              (78.92%)
     5.445009347         43,361,493      L1-dcache-loads                                                         (50.99%)
     5.445009347             34,751      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     5.445009347             10,013      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     5.445009347              1,159      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     5.445009347             12,911      LLC-loads                                                               (39.06%)
     5.445009347             12,075      LLC-load-misses                  #   93.52% of all LL-cache accesses    (39.63%)
     5.445009347         43,673,379      dTLB-loads                                                              (39.62%)
     5.445009347                161      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     5.445009347                330      iTLB-load-misses                                                        (39.62%)
     5.445009347         39,907,834      branch-instructions                                                     (49.53%)
     5.445009347             74,668      branch-load-misses                                                      (59.44%)
     5.445009347         45,329,441      cpu-cycles                                                              (60.97%)
     5.445009347        181,977,471      instructions                     #    4.01  insn per cycle              (60.97%)
     5.455103268         43,728,857      L1-dcache-loads                                                         (50.46%)
     5.455103268             34,446      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     5.455103268              9,912      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     5.455103268              1,068      l2_rqsts.demand_data_rd_miss                                            (57.94%)
     5.455103268             12,584      LLC-loads                                                               (39.63%)
     5.455103268             11,594      LLC-load-misses                  #   92.13% of all LL-cache accesses    (39.63%)
     5.455103268         43,628,530      dTLB-loads                                                              (39.63%)
     5.455103268                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     5.455103268                348      iTLB-load-misses                                                        (32.17%)
     5.455103268         39,616,802      branch-instructions                                                     (32.18%)
     5.455103268             74,668      branch-load-misses                                                      (32.19%)
     5.455103268         45,542,764      cpu-cycles                                                              (40.57%)
     5.455103268        182,295,863      instructions                     #    4.00  insn per cycle              (50.48%)
     5.465222683         43,667,446      L1-dcache-loads                                                         (56.90%)
     5.465222683             34,039      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (66.78%)
     5.465222683              9,938      l2_rqsts.demand_data_rd_hit                                             (76.65%)
     5.465222683                919      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     5.465222683             12,709      LLC-loads                                                               (39.54%)
     5.465222683             11,869      LLC-load-misses                  #   93.39% of all LL-cache accesses    (33.25%)
     5.465222683         43,598,008      dTLB-loads                                                              (23.37%)
     5.465222683                 59      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.50%)
     5.465222683                307      iTLB-load-misses                                                        (11.07%)
     5.465222683         39,736,817      branch-instructions                                                     (20.94%)
     5.465222683             74,169      branch-load-misses                                                      (30.83%)
     5.465222683         45,575,548      cpu-cycles                                                              (40.71%)
     5.465222683        183,003,126      instructions                     #    4.02  insn per cycle              (50.59%)
     5.475347510         43,080,916      L1-dcache-loads                                                         (79.01%)
     5.475347510             33,811      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.01%)
     5.475347510              9,597      l2_rqsts.demand_data_rd_hit                                             (73.95%)
     5.475347510              1,087      l2_rqsts.demand_data_rd_miss                                            (64.08%)
     5.475347510             12,672      LLC-loads                                                               (14.71%)
     5.475347510             12,186      LLC-load-misses                  #   96.16% of all LL-cache accesses    (11.13%)
     5.475347510         44,116,593      dTLB-loads                                                              (16.15%)
     5.475347510                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.01%)
     5.475347510                337      iTLB-load-misses                                                        (35.88%)
     5.475347510         39,232,331      branch-instructions                                                     (45.76%)
     5.475347510             73,320      branch-load-misses                                                      (55.62%)
     5.475347510         44,886,555      cpu-cycles                                                              (65.50%)
     5.475347510        180,472,116      instructions                     #    4.02  insn per cycle              (75.37%)
     5.485464457         43,109,797      L1-dcache-loads                                                         (65.27%)
     5.485464457             34,152      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.39%)
     5.485464457              9,811      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     5.485464457              1,187      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     5.485464457             12,824      LLC-loads                                                               (24.80%)
     5.485464457             11,957      LLC-load-misses                  #   93.24% of all LL-cache accesses    (34.67%)
     5.485464457         43,616,277      dTLB-loads                                                              (39.51%)
     5.485464457                144      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     5.485464457                308      iTLB-load-misses                                                        (39.51%)
     5.485464457         39,244,833      branch-instructions                                                     (49.40%)
     5.485464457             73,528      branch-load-misses                                                      (59.27%)
     5.485464457         45,153,151      cpu-cycles                                                              (69.15%)
     5.485464457        180,894,200      instructions                     #    4.01  insn per cycle              (75.24%)
     5.495600593         43,903,936      L1-dcache-loads                                                         (50.67%)
     5.495600593             34,690      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
     5.495600593             10,255      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     5.495600593              1,060      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     5.495600593             12,397      LLC-loads                                                               (39.48%)
     5.495600593             11,819      LLC-load-misses                  #   95.34% of all LL-cache accesses    (39.48%)
     5.495600593         43,991,549      dTLB-loads                                                              (39.49%)
     5.495600593                154      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     5.495600593                334      iTLB-load-misses                                                        (39.49%)
     5.495600593         40,132,874      branch-instructions                                                     (46.85%)
     5.495600593             74,674      branch-load-misses                                                      (46.85%)
     5.495600593         45,606,329      cpu-cycles                                                              (46.86%)
     5.495600593        183,427,837      instructions                     #    4.02  insn per cycle              (50.66%)
     5.505734115         44,169,432      L1-dcache-loads                                                         (50.66%)
     5.505734115             35,257      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.90%)
     5.505734115             10,208      l2_rqsts.demand_data_rd_hit                                             (61.76%)
     5.505734115              1,234      l2_rqsts.demand_data_rd_miss                                            (71.63%)
     5.505734115             13,251      LLC-loads                                                               (39.48%)
     5.505734115             12,200      LLC-load-misses                  #   92.07% of all LL-cache accesses    (39.48%)
     5.505734115         44,153,870      dTLB-loads                                                              (38.26%)
     5.505734115                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.40%)
     5.505734115                356      iTLB-load-misses                                                        (18.54%)
     5.505734115         40,332,657      branch-instructions                                                     (21.06%)
     5.505734115             75,221      branch-load-misses                                                      (30.92%)
     5.505734115         45,862,603      cpu-cycles                                                              (40.79%)
     5.505734115        184,943,525      instructions                     #    4.03  insn per cycle              (50.66%)
     5.515871621         43,709,557      L1-dcache-loads                                                         (70.30%)
     5.515871621             34,822      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.91%)
     5.515871621              9,946      l2_rqsts.demand_data_rd_hit                                             (78.91%)
     5.515871621              1,220      l2_rqsts.demand_data_rd_miss                                            (78.91%)
     5.515871621             12,399      LLC-loads                                                               (29.73%)
     5.515871621             11,103      LLC-load-misses                  #   89.55% of all LL-cache accesses    (19.87%)
     5.515871621         43,216,842      dTLB-loads                                                              (11.23%)
     5.515871621                169      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.23%)
     5.515871621                372      iTLB-load-misses                                                        (20.94%)
     5.515871621         40,002,784      branch-instructions                                                     (30.80%)
     5.515871621             73,861      branch-load-misses                                                      (40.66%)
     5.515871621         45,730,608      cpu-cycles                                                              (50.48%)
     5.515871621        183,339,449      instructions                     #    4.01  insn per cycle              (60.35%)
     5.525977725         43,734,317      L1-dcache-loads                                                         (79.16%)
     5.525977725             34,687      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.42%)
     5.525977725             10,278      l2_rqsts.demand_data_rd_hit                                             (60.53%)
     5.525977725              1,060      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     5.525977725             13,659      LLC-loads                                                               (10.97%)
     5.525977725             12,312      LLC-load-misses                  #   90.14% of all LL-cache accesses    (19.66%)
     5.525977725         43,776,493      dTLB-loads                                                              (29.54%)
     5.525977725                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.43%)
     5.525977725                325      iTLB-load-misses                                                        (39.58%)
     5.525977725         40,058,329      branch-instructions                                                     (49.47%)
     5.525977725             74,645      branch-load-misses                                                      (59.37%)
     5.525977725         45,524,677      cpu-cycles                                                              (69.26%)
     5.525977725        183,443,238      instructions                     #    4.03  insn per cycle              (79.16%)
#           time             counts unit events
     5.536070399         43,560,215      L1-dcache-loads                                                         (51.61%)
     5.536070399             34,794      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     5.536070399              9,807      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     5.536070399              1,187      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     5.536070399             12,508      LLC-loads                                                               (38.44%)
     5.536070399             11,843      LLC-load-misses                  #   94.68% of all LL-cache accesses    (39.63%)
     5.536070399         43,340,824      dTLB-loads                                                              (39.63%)
     5.536070399                166      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     5.536070399                338      iTLB-load-misses                                                        (39.63%)
     5.536070399         39,798,776      branch-instructions                                                     (49.55%)
     5.536070399             74,445      branch-load-misses                                                      (59.45%)
     5.536070399         45,313,387      cpu-cycles                                                              (61.59%)
     5.536070399        182,308,297      instructions                     #    4.02  insn per cycle              (61.59%)
     5.546169828         43,713,250      L1-dcache-loads                                                         (50.49%)
     5.546169828             34,873      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.49%)
     5.546169828             10,061      l2_rqsts.demand_data_rd_hit                                             (50.49%)
     5.546169828              1,012      l2_rqsts.demand_data_rd_miss                                            (57.30%)
     5.546169828             12,664      LLC-loads                                                               (39.61%)
     5.546169828             11,811      LLC-load-misses                  #   93.26% of all LL-cache accesses    (39.61%)
     5.546169828         43,693,644      dTLB-loads                                                              (39.61%)
     5.546169828                201      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
     5.546169828                347      iTLB-load-misses                                                        (32.81%)
     5.546169828         39,858,530      branch-instructions                                                     (32.82%)
     5.546169828             74,056      branch-load-misses                                                      (32.83%)
     5.546169828         45,427,687      cpu-cycles                                                              (40.61%)
     5.546169828        183,213,342      instructions                     #    4.03  insn per cycle              (50.50%)
     5.556291251         43,880,298      L1-dcache-loads                                                         (56.23%)
     5.556291251             37,925      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (66.11%)
     5.556291251             11,979      l2_rqsts.demand_data_rd_hit                                             (75.99%)
     5.556291251              1,249      l2_rqsts.demand_data_rd_miss                                            (79.06%)
     5.556291251             12,186      LLC-loads                                                               (39.53%)
     5.556291251             11,492      LLC-load-misses                  #   94.30% of all LL-cache accesses    (33.92%)
     5.556291251         43,337,552      dTLB-loads                                                              (24.04%)
     5.556291251                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.17%)
     5.556291251                351      iTLB-load-misses                                                        (11.09%)
     5.556291251         40,050,913      branch-instructions                                                     (20.96%)
     5.556291251             74,832      branch-load-misses                                                      (30.84%)
     5.556291251         45,644,324      cpu-cycles                                                              (40.73%)
     5.556291251        183,620,558      instructions                     #    4.02  insn per cycle              (50.60%)
     5.566410407         43,974,704      L1-dcache-loads                                                         (79.08%)
     5.566410407             35,086      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.06%)
     5.566410407             10,483      l2_rqsts.demand_data_rd_hit                                             (74.61%)
     5.566410407              1,028      l2_rqsts.demand_data_rd_miss                                            (64.73%)
     5.566410407             12,899      LLC-loads                                                               (15.31%)
     5.566410407             10,915      LLC-load-misses                  #   84.62% of all LL-cache accesses    (11.09%)
     5.566410407         43,167,975      dTLB-loads                                                              (15.48%)
     5.566410407                165      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.35%)
     5.566410407                354      iTLB-load-misses                                                        (35.22%)
     5.566410407         40,054,279      branch-instructions                                                     (45.10%)
     5.566410407             74,733      branch-load-misses                                                      (54.98%)
     5.566410407         45,608,547      cpu-cycles                                                              (64.85%)
     5.566410407        183,916,473      instructions                     #    4.03  insn per cycle              (74.73%)
     5.576532852         43,731,264      L1-dcache-loads                                                         (65.87%)
     5.576532852             34,681      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.99%)
     5.576532852             10,272      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     5.576532852              1,360      l2_rqsts.demand_data_rd_miss                                            (50.56%)
     5.576532852             12,804      LLC-loads                                                               (24.20%)
     5.576532852             11,839      LLC-load-misses                  #   92.46% of all LL-cache accesses    (34.08%)
     5.576532852         44,210,757      dTLB-loads                                                              (39.55%)
     5.576532852                159      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
     5.576532852                341      iTLB-load-misses                                                        (39.56%)
     5.576532852         40,199,829      branch-instructions                                                     (49.45%)
     5.576532852             73,908      branch-load-misses                                                      (59.24%)
     5.576532852         45,487,928      cpu-cycles                                                              (69.12%)
     5.576532852        183,357,872      instructions                     #    4.03  insn per cycle              (75.83%)
     5.586649301         43,931,808      L1-dcache-loads                                                         (50.57%)
     5.586649301             34,384      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     5.586649301              9,506      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     5.586649301              1,089      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     5.586649301             12,741      LLC-loads                                                               (39.54%)
     5.586649301             12,202      LLC-load-misses                  #   95.77% of all LL-cache accesses    (39.54%)
     5.586649301         43,781,973      dTLB-loads                                                              (39.54%)
     5.586649301                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     5.586649301                328      iTLB-load-misses                                                        (39.54%)
     5.586649301         40,071,016      branch-instructions                                                     (47.39%)
     5.586649301             73,877      branch-load-misses                                                      (47.40%)
     5.586649301         45,598,795      cpu-cycles                                                              (47.40%)
     5.586649301        184,074,949      instructions                     #    4.04  insn per cycle              (50.59%)
     5.596782065         43,682,986      L1-dcache-loads                                                         (50.66%)
     5.596782065             34,737      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.42%)
     5.596782065              9,904      l2_rqsts.demand_data_rd_hit                                             (61.29%)
     5.596782065                944      l2_rqsts.demand_data_rd_miss                                            (71.15%)
     5.596782065             12,301      LLC-loads                                                               (39.48%)
     5.596782065             11,427      LLC-load-misses                  #   92.89% of all LL-cache accesses    (39.48%)
     5.596782065         44,141,268      dTLB-loads                                                              (38.73%)
     5.596782065                110      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.87%)
     5.596782065                326      iTLB-load-misses                                                        (19.01%)
     5.596782065         40,083,382      branch-instructions                                                     (21.05%)
     5.596782065             74,416      branch-load-misses                                                      (30.92%)
     5.596782065         45,498,445      cpu-cycles                                                              (40.79%)
     5.596782065        183,146,018      instructions                     #    4.03  insn per cycle              (50.66%)
     5.606904562         43,617,830      L1-dcache-loads                                                         (69.94%)
     5.606904562             34,849      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.04%)
     5.606904562             10,306      l2_rqsts.demand_data_rd_hit                                             (79.04%)
     5.606904562              1,075      l2_rqsts.demand_data_rd_miss                                            (79.04%)
     5.606904562             12,271      LLC-loads                                                               (30.08%)
     5.606904562             11,526      LLC-load-misses                  #   93.93% of all LL-cache accesses    (20.21%)
     5.606904562         43,452,855      dTLB-loads                                                              (11.10%)
     5.606904562                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.10%)
     5.606904562                322      iTLB-load-misses                                                        (20.49%)
     5.606904562         39,608,094      branch-instructions                                                     (30.36%)
     5.606904562             74,862      branch-load-misses                                                      (40.23%)
     5.606904562         45,531,826      cpu-cycles                                                              (50.10%)
     5.606904562        182,616,615      instructions                     #    4.01  insn per cycle              (59.98%)
     5.616995966         43,771,280      L1-dcache-loads                                                         (79.27%)
     5.616995966             34,469      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.70%)
     5.616995966             10,382      l2_rqsts.demand_data_rd_hit                                             (60.80%)
     5.616995966                986      l2_rqsts.demand_data_rd_miss                                            (50.90%)
     5.616995966             12,434      LLC-loads                                                               (10.84%)
     5.616995966             11,556      LLC-load-misses                  #   92.94% of all LL-cache accesses    (19.36%)
     5.616995966         43,935,959      dTLB-loads                                                              (29.26%)
     5.616995966                127      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.16%)
     5.616995966                340      iTLB-load-misses                                                        (39.63%)
     5.616995966         39,968,218      branch-instructions                                                     (49.54%)
     5.616995966             74,341      branch-load-misses                                                      (59.45%)
     5.616995966         45,395,417      cpu-cycles                                                              (69.36%)
     5.616995966        183,108,465      instructions                     #    4.03  insn per cycle              (79.27%)
     5.627092884         43,701,250      L1-dcache-loads                                                         (51.81%)
     5.627092884             34,813      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.48%)
     5.627092884             10,049      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     5.627092884              1,014      l2_rqsts.demand_data_rd_miss                                            (50.48%)
     5.627092884             12,732      LLC-loads                                                               (38.24%)
     5.627092884             11,964      LLC-load-misses                  #   93.97% of all LL-cache accesses    (39.62%)
     5.627092884         43,598,598      dTLB-loads                                                              (39.62%)
     5.627092884                121      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     5.627092884                330      iTLB-load-misses                                                        (39.62%)
     5.627092884         40,004,959      branch-instructions                                                     (49.52%)
     5.627092884             74,138      branch-load-misses                                                      (59.42%)
     5.627092884         45,362,192      cpu-cycles                                                              (61.78%)
     5.627092884        182,917,930      instructions                     #    4.03  insn per cycle              (61.79%)
     5.637185223         43,341,547      L1-dcache-loads                                                         (50.45%)
     5.637185223             33,975      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     5.637185223              9,836      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     5.637185223                999      l2_rqsts.demand_data_rd_miss                                            (57.12%)
     5.637185223             12,533      LLC-loads                                                               (39.64%)
     5.637185223             11,746      LLC-load-misses                  #   93.72% of all LL-cache accesses    (39.64%)
     5.637185223         44,008,173      dTLB-loads                                                              (39.64%)
     5.637185223                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     5.637185223                333      iTLB-load-misses                                                        (32.99%)
     5.637185223         39,428,756      branch-instructions                                                     (33.00%)
     5.637185223             74,188      branch-load-misses                                                      (33.01%)
     5.637185223         45,063,334      cpu-cycles                                                              (40.56%)
     5.637185223        181,863,277      instructions                     #    4.04  insn per cycle              (50.47%)
     5.647300365         43,187,591      L1-dcache-loads                                                         (56.07%)
     5.647300365             34,352      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.94%)
     5.647300365             10,206      l2_rqsts.demand_data_rd_hit                                             (75.82%)
     5.647300365                983      l2_rqsts.demand_data_rd_miss                                            (79.04%)
     5.647300365             12,561      LLC-loads                                                               (39.53%)
     5.647300365             11,808      LLC-load-misses                  #   94.01% of all LL-cache accesses    (34.08%)
     5.647300365         43,674,078      dTLB-loads                                                              (24.20%)
     5.647300365                 27      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.34%)
     5.647300365                351      iTLB-load-misses                                                        (11.10%)
     5.647300365         38,702,703      branch-instructions                                                     (20.97%)
     5.647300365             73,325      branch-load-misses                                                      (30.85%)
     5.647300365         44,852,444      cpu-cycles                                                              (40.73%)
     5.647300365        180,072,612      instructions                     #    4.01  insn per cycle              (50.61%)
     5.657425722         43,324,604      L1-dcache-loads                                                         (79.01%)
     5.657425722             34,015      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.01%)
     5.657425722              9,807      l2_rqsts.demand_data_rd_hit                                             (74.79%)
     5.657425722              1,059      l2_rqsts.demand_data_rd_miss                                            (64.92%)
     5.657425722             13,539      LLC-loads                                                               (15.55%)
     5.657425722             12,006      LLC-load-misses                  #   88.68% of all LL-cache accesses    (11.14%)
     5.657425722         43,072,043      dTLB-loads                                                              (15.31%)
     5.657425722                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.17%)
     5.657425722                339      iTLB-load-misses                                                        (35.04%)
     5.657425722         39,569,820      branch-instructions                                                     (44.91%)
     5.657425722             74,045      branch-load-misses                                                      (54.78%)
     5.657425722         45,261,851      cpu-cycles                                                              (64.65%)
     5.657425722        181,273,450      instructions                     #    4.00  insn per cycle              (74.53%)
     5.667522938         43,451,825      L1-dcache-loads                                                         (66.02%)
     5.667522938             34,097      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.12%)
     5.667522938              9,807      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     5.667522938              1,084      l2_rqsts.demand_data_rd_miss                                            (50.45%)
     5.667522938             12,970      LLC-loads                                                               (24.03%)
     5.667522938             11,873      LLC-load-misses                  #   91.54% of all LL-cache accesses    (33.93%)
     5.667522938         43,515,062      dTLB-loads                                                              (39.63%)
     5.667522938                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     5.667522938                305      iTLB-load-misses                                                        (39.65%)
     5.667522938         39,645,975      branch-instructions                                                     (49.56%)
     5.667522938             74,080      branch-load-misses                                                      (59.47%)
     5.667522938         45,405,628      cpu-cycles                                                              (69.38%)
     5.667522938        181,903,248      instructions                     #    4.01  insn per cycle              (76.00%)
     5.677647583         43,713,449      L1-dcache-loads                                                         (50.62%)
     5.677647583             34,401      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     5.677647583              9,672      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     5.677647583              1,082      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     5.677647583             12,817      LLC-loads                                                               (39.50%)
     5.677647583             11,815      LLC-load-misses                  #   92.18% of all LL-cache accesses    (39.51%)
     5.677647583         43,490,145      dTLB-loads                                                              (39.51%)
     5.677647583                197      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     5.677647583                374      iTLB-load-misses                                                        (39.51%)
     5.677647583         39,809,231      branch-instructions                                                     (47.34%)
     5.677647583             74,366      branch-load-misses                                                      (47.34%)
     5.677647583         45,547,913      cpu-cycles                                                              (47.35%)
     5.677647583        182,799,751      instructions                     #    4.01  insn per cycle              (50.63%)
     5.687773809         43,320,304      L1-dcache-loads                                                         (50.62%)
     5.687773809             34,605      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.47%)
     5.687773809              9,880      l2_rqsts.demand_data_rd_hit                                             (61.34%)
     5.687773809              1,064      l2_rqsts.demand_data_rd_miss                                            (71.22%)
     5.687773809             12,610      LLC-loads                                                               (39.51%)
     5.687773809             11,720      LLC-load-misses                  #   92.94% of all LL-cache accesses    (39.51%)
     5.687773809         43,811,209      dTLB-loads                                                              (38.68%)
     5.687773809                128      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.81%)
     5.687773809                353      iTLB-load-misses                                                        (18.94%)
     5.687773809         40,110,675      branch-instructions                                                     (21.00%)
     5.687773809             74,533      branch-load-misses                                                      (30.87%)
     5.687773809         45,452,591      cpu-cycles                                                              (40.74%)
     5.687773809        182,939,966      instructions                     #    4.02  insn per cycle              (50.62%)
     5.697908024         43,848,698      L1-dcache-loads                                                         (69.93%)
     5.697908024             33,918      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.94%)
     5.697908024              9,479      l2_rqsts.demand_data_rd_hit                                             (78.94%)
     5.697908024              1,109      l2_rqsts.demand_data_rd_miss                                            (78.94%)
     5.697908024             12,448      LLC-loads                                                               (30.10%)
     5.697908024             11,341      LLC-load-misses                  #   91.11% of all LL-cache accesses    (20.24%)
     5.697908024         40,419,358      dTLB-loads                                                              (11.22%)
     5.697908024                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.22%)
     5.697908024                355      iTLB-load-misses                                                        (20.54%)
     5.697908024         40,147,880      branch-instructions                                                     (30.40%)
     5.697908024             75,170      branch-load-misses                                                      (40.25%)
     5.697908024         45,764,936      cpu-cycles                                                              (50.11%)
     5.697908024        184,056,008      instructions                     #    4.02  insn per cycle              (59.98%)
     5.708037380         41,960,205      L1-dcache-loads                                                         (78.96%)
     5.708037380             36,994      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (70.86%)
     5.708037380              9,942      l2_rqsts.demand_data_rd_hit                                             (61.00%)
     5.708037380                952      l2_rqsts.demand_data_rd_miss                                            (51.14%)
     5.708037380             12,631      LLC-loads                                                               (11.19%)
     5.708037380             11,746      LLC-load-misses                  #   92.99% of all LL-cache accesses    (19.23%)
     5.708037380         40,717,048      dTLB-loads                                                              (29.09%)
     5.708037380                 77      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.95%)
     5.708037380                319      iTLB-load-misses                                                        (39.48%)
     5.708037380         37,702,495      branch-instructions                                                     (49.35%)
     5.708037380             70,532      branch-load-misses                                                      (59.22%)
     5.708037380         43,587,865      cpu-cycles                                                              (69.09%)
     5.708037380        175,010,059      instructions                     #    4.02  insn per cycle              (78.96%)
     5.718146668         43,594,635      L1-dcache-loads                                                         (52.29%)
     5.718146668             33,995      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.53%)
     5.718146668              9,271      l2_rqsts.demand_data_rd_hit                                             (50.53%)
     5.718146668              1,077      l2_rqsts.demand_data_rd_miss                                            (50.50%)
     5.718146668             12,785      LLC-loads                                                               (37.76%)
     5.718146668             11,990      LLC-load-misses                  #   93.78% of all LL-cache accesses    (39.58%)
     5.718146668         43,678,733      dTLB-loads                                                              (39.58%)
     5.718146668                181      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.58%)
     5.718146668                345      iTLB-load-misses                                                        (39.61%)
     5.718146668         39,978,120      branch-instructions                                                     (49.48%)
     5.718146668             74,349      branch-load-misses                                                      (59.37%)
     5.718146668         45,466,495      cpu-cycles                                                              (62.27%)
     5.718146668        182,937,549      instructions                     #    4.02  insn per cycle              (62.27%)
     5.728271973         43,713,972      L1-dcache-loads                                                         (50.62%)
     5.728271973             34,622      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     5.728271973             10,042      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     5.728271973                936      l2_rqsts.demand_data_rd_miss                                            (56.41%)
     5.728271973             12,584      LLC-loads                                                               (39.51%)
     5.728271973             11,794      LLC-load-misses                  #   93.72% of all LL-cache accesses    (39.51%)
     5.728271973         43,856,492      dTLB-loads                                                              (39.51%)
     5.728271973                202      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     5.728271973                364      iTLB-load-misses                                                        (33.74%)
     5.728271973         40,143,926      branch-instructions                                                     (33.74%)
     5.728271973             75,131      branch-load-misses                                                      (33.75%)
     5.728271973         45,642,690      cpu-cycles                                                              (40.75%)
     5.728271973        183,885,498      instructions                     #    4.03  insn per cycle              (50.62%)
     5.738390922         44,135,940      L1-dcache-loads                                                         (55.24%)
     5.738390922             34,712      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.11%)
     5.738390922              9,817      l2_rqsts.demand_data_rd_hit                                             (74.99%)
     5.738390922              1,076      l2_rqsts.demand_data_rd_miss                                            (79.08%)
     5.738390922             12,428      LLC-loads                                                               (39.54%)
     5.738390922             11,644      LLC-load-misses                  #   93.69% of all LL-cache accesses    (34.91%)
     5.738390922         43,844,648      dTLB-loads                                                              (25.03%)
     5.738390922                145      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.16%)
     5.738390922                352      iTLB-load-misses                                                        (11.06%)
     5.738390922         39,976,756      branch-instructions                                                     (20.94%)
     5.738390922             74,405      branch-load-misses                                                      (30.82%)
     5.738390922         45,596,626      cpu-cycles                                                              (40.71%)
     5.738390922        184,193,144      instructions                     #    4.04  insn per cycle              (50.59%)
     5.748508572         43,887,304      L1-dcache-loads                                                         (79.07%)
     5.748508572             34,231      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.07%)
     5.748508572              9,789      l2_rqsts.demand_data_rd_hit                                             (75.59%)
     5.748508572              1,066      l2_rqsts.demand_data_rd_miss                                            (65.71%)
     5.748508572             11,923      LLC-loads                                                               (16.31%)
     5.748508572             10,742      LLC-load-misses                  #   90.09% of all LL-cache accesses    (11.07%)
     5.748508572         43,431,375      dTLB-loads                                                              (14.50%)
     5.748508572                 28      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.37%)
     5.748508572                338      iTLB-load-misses                                                        (34.25%)
     5.748508572         40,036,034      branch-instructions                                                     (44.12%)
     5.748508572             75,112      branch-load-misses                                                      (54.00%)
     5.748508572         45,641,377      cpu-cycles                                                              (63.88%)
     5.748508572        184,000,975      instructions                     #    4.03  insn per cycle              (73.76%)
     5.758629864         43,524,848      L1-dcache-loads                                                         (66.87%)
     5.758629864             34,433      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.00%)
     5.758629864             10,031      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     5.758629864              1,114      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     5.758629864             12,817      LLC-loads                                                               (23.21%)
     5.758629864             11,989      LLC-load-misses                  #   93.54% of all LL-cache accesses    (33.08%)
     5.758629864         43,890,960      dTLB-loads                                                              (39.52%)
     5.758629864                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     5.758629864                341      iTLB-load-misses                                                        (39.52%)
     5.758629864         39,913,780      branch-instructions                                                     (49.40%)
     5.758629864             74,400      branch-load-misses                                                      (59.28%)
     5.758629864         45,377,306      cpu-cycles                                                              (69.16%)
     5.758629864        182,601,076      instructions                     #    4.02  insn per cycle              (76.82%)
     5.768756123         43,337,570      L1-dcache-loads                                                         (50.62%)
     5.768756123             35,055      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     5.768756123             10,223      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     5.768756123              1,015      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     5.768756123             12,472      LLC-loads                                                               (39.50%)
     5.768756123             11,566      LLC-load-misses                  #   92.74% of all LL-cache accesses    (39.50%)
     5.768756123         43,261,533      dTLB-loads                                                              (39.51%)
     5.768756123                179      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     5.768756123                326      iTLB-load-misses                                                        (39.50%)
     5.768756123         39,545,339      branch-instructions                                                     (48.40%)
     5.768756123             73,588      branch-load-misses                                                      (48.40%)
     5.768756123         45,149,757      cpu-cycles                                                              (48.41%)
     5.768756123        181,278,445      instructions                     #    4.02  insn per cycle              (50.63%)
     5.778897070         43,849,449      L1-dcache-loads                                                         (50.69%)
     5.778897070             35,019      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.69%)
     5.778897070             10,058      l2_rqsts.demand_data_rd_hit                                             (60.18%)
     5.778897070              1,040      l2_rqsts.demand_data_rd_miss                                            (70.04%)
     5.778897070             12,758      LLC-loads                                                               (39.45%)
     5.778897070             11,944      LLC-load-misses                  #   93.62% of all LL-cache accesses    (39.45%)
     5.778897070         44,215,797      dTLB-loads                                                              (39.45%)
     5.778897070                 90      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.98%)
     5.778897070                332      iTLB-load-misses                                                        (20.13%)
     5.778897070         39,872,822      branch-instructions                                                     (21.11%)
     5.778897070             73,962      branch-load-misses                                                      (30.98%)
     5.778897070         45,607,033      cpu-cycles                                                              (40.84%)
     5.778897070        184,070,814      instructions                     #    4.04  insn per cycle              (50.70%)
     5.789003609         43,861,654      L1-dcache-loads                                                         (68.91%)
     5.789003609             34,168      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.80%)
     5.789003609              9,601      l2_rqsts.demand_data_rd_hit                                             (79.17%)
     5.789003609                949      l2_rqsts.demand_data_rd_miss                                            (79.17%)
     5.789003609             12,568      LLC-loads                                                               (31.11%)
     5.789003609             11,640      LLC-load-misses                  #   92.62% of all LL-cache accesses    (21.23%)
     5.789003609         42,317,821      dTLB-loads                                                              (11.34%)
     5.789003609                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.95%)
     5.789003609                288      iTLB-load-misses                                                        (19.38%)
     5.789003609         39,753,541      branch-instructions                                                     (29.27%)
     5.789003609             74,025      branch-load-misses                                                      (39.16%)
     5.789003609         45,477,423      cpu-cycles                                                              (49.04%)
     5.789003609        183,606,232      instructions                     #    4.04  insn per cycle              (58.93%)
#           time             counts unit events
     5.799094580         43,294,893      L1-dcache-loads                                                         (79.28%)
     5.799094580             34,213      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.69%)
     5.799094580             10,451      l2_rqsts.demand_data_rd_hit                                             (61.78%)
     5.799094580                904      l2_rqsts.demand_data_rd_miss                                            (51.88%)
     5.799094580             13,599      LLC-loads                                                               (10.83%)
     5.799094580             11,928      LLC-load-misses                  #   87.71% of all LL-cache accesses    (18.38%)
     5.799094580         43,055,233      dTLB-loads                                                              (28.28%)
     5.799094580                280      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.18%)
     5.799094580                340      iTLB-load-misses                                                        (39.64%)
     5.799094580         39,669,216      branch-instructions                                                     (49.55%)
     5.799094580             74,314      branch-load-misses                                                      (59.46%)
     5.799094580         45,595,769      cpu-cycles                                                              (69.37%)
     5.799094580        181,415,049      instructions                     #    3.98  insn per cycle              (79.28%)
     5.809212079         43,390,793      L1-dcache-loads                                                         (52.92%)
     5.809212079             34,042      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     5.809212079              9,499      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     5.809212079                956      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     5.809212079             13,212      LLC-loads                                                               (37.16%)
     5.809212079             12,380      LLC-load-misses                  #   93.70% of all LL-cache accesses    (39.51%)
     5.809212079         43,960,707      dTLB-loads                                                              (39.51%)
     5.809212079                222      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     5.809212079                321      iTLB-load-misses                                                        (39.51%)
     5.809212079         39,933,398      branch-instructions                                                     (49.39%)
     5.809212079             74,634      branch-load-misses                                                      (59.26%)
     5.809212079         45,567,234      cpu-cycles                                                              (62.86%)
     5.809212079        182,726,579      instructions                     #    4.01  insn per cycle              (62.87%)
     5.819335987         43,829,116      L1-dcache-loads                                                         (50.57%)
     5.819335987             34,086      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     5.819335987              9,407      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     5.819335987                997      l2_rqsts.demand_data_rd_miss                                            (55.73%)
     5.819335987             12,522      LLC-loads                                                               (39.55%)
     5.819335987             11,739      LLC-load-misses                  #   93.75% of all LL-cache accesses    (39.54%)
     5.819335987         43,877,955      dTLB-loads                                                              (39.54%)
     5.819335987                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     5.819335987                337      iTLB-load-misses                                                        (34.40%)
     5.819335987         40,084,060      branch-instructions                                                     (34.41%)
     5.819335987             74,543      branch-load-misses                                                      (34.41%)
     5.819335987         45,772,743      cpu-cycles                                                              (40.70%)
     5.819335987        183,752,867      instructions                     #    4.01  insn per cycle              (50.58%)
     5.829451077         44,029,846      L1-dcache-loads                                                         (54.57%)
     5.829451077             34,930      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.45%)
     5.829451077             10,296      l2_rqsts.demand_data_rd_hit                                             (74.33%)
     5.829451077              1,273      l2_rqsts.demand_data_rd_miss                                            (79.03%)
     5.829451077             12,830      LLC-loads                                                               (39.51%)
     5.829451077             11,557      LLC-load-misses                  #   90.08% of all LL-cache accesses    (35.59%)
     5.829451077         39,281,663      dTLB-loads                                                              (25.71%)
     5.829451077                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.86%)
     5.829451077                359      iTLB-load-misses                                                        (11.13%)
     5.829451077         39,459,070      branch-instructions                                                     (21.01%)
     5.829451077             73,888      branch-load-misses                                                      (30.89%)
     5.829451077         45,239,630      cpu-cycles                                                              (40.76%)
     5.829451077        182,923,675      instructions                     #    4.04  insn per cycle              (50.63%)
     5.839609326         40,621,307      L1-dcache-loads                                                         (78.80%)
     5.839609326             34,456      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.80%)
     5.839609326             10,490      l2_rqsts.demand_data_rd_hit                                             (76.37%)
     5.839609326              1,710      l2_rqsts.demand_data_rd_miss                                            (66.53%)
     5.839609326             11,986      LLC-loads                                                               (17.30%)
     5.839609326             11,398      LLC-load-misses                  #   95.09% of all LL-cache accesses    (11.37%)
     5.839609326         41,586,855      dTLB-loads                                                              (13.73%)
     5.839609326                 33      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.57%)
     5.839609326                338      iTLB-load-misses                                                        (33.41%)
     5.839609326         38,332,984      branch-instructions                                                     (43.26%)
     5.839609326             69,377      branch-load-misses                                                      (53.11%)
     5.839609326         43,036,235      cpu-cycles                                                              (62.96%)
     5.839609326        170,388,406      instructions                     #    3.96  insn per cycle              (72.79%)
     5.849753416         41,926,354      L1-dcache-loads                                                         (67.97%)
     5.849753416             33,016      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (58.13%)
     5.849753416              9,823      l2_rqsts.demand_data_rd_hit                                             (50.70%)
     5.849753416              1,158      l2_rqsts.demand_data_rd_miss                                            (50.69%)
     5.849753416             12,254      LLC-loads                                                               (22.11%)
     5.849753416             11,425      LLC-load-misses                  #   93.23% of all LL-cache accesses    (31.96%)
     5.849753416         42,590,594      dTLB-loads                                                              (39.45%)
     5.849753416                243      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     5.849753416                316      iTLB-load-misses                                                        (39.46%)
     5.849753416         38,036,586      branch-instructions                                                     (49.31%)
     5.849753416             71,003      branch-load-misses                                                      (59.18%)
     5.849753416         43,887,210      cpu-cycles                                                              (69.04%)
     5.849753416        175,692,579      instructions                     #    4.00  insn per cycle              (77.93%)
     5.859892542         43,321,649      L1-dcache-loads                                                         (50.69%)
     5.859892542             35,099      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.68%)
     5.859892542             10,062      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     5.859892542              1,414      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     5.859892542             12,482      LLC-loads                                                               (39.45%)
     5.859892542             11,903      LLC-load-misses                  #   95.36% of all LL-cache accesses    (39.45%)
     5.859892542         43,414,558      dTLB-loads                                                              (39.46%)
     5.859892542                319      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     5.859892542                362      iTLB-load-misses                                                        (39.45%)
     5.859892542         39,729,049      branch-instructions                                                     (49.32%)
     5.859892542             74,056      branch-load-misses                                                      (49.70%)
     5.859892542         45,333,076      cpu-cycles                                                              (49.71%)
     5.859892542        181,751,071      instructions                     #    4.01  insn per cycle              (50.69%)
     5.869996976         43,659,919      L1-dcache-loads                                                         (50.51%)
     5.869996976             34,940      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.51%)
     5.869996976             11,730      l2_rqsts.demand_data_rd_hit                                             (59.04%)
     5.869996976              1,936      l2_rqsts.demand_data_rd_miss                                            (68.94%)
     5.869996976             14,718      LLC-loads                                                               (39.60%)
     5.869996976             13,430      LLC-load-misses                  #   91.25% of all LL-cache accesses    (39.60%)
     5.869996976         43,585,586      dTLB-loads                                                              (39.60%)
     5.869996976                173      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.08%)
     5.869996976                419      iTLB-load-misses                                                        (21.19%)
     5.869996976         40,471,814      branch-instructions                                                     (21.20%)
     5.869996976             75,066      branch-load-misses                                                      (30.72%)
     5.869996976         45,837,011      cpu-cycles                                                              (40.62%)
     5.869996976        184,382,248      instructions                     #    4.02  insn per cycle              (50.51%)
     5.880092235         44,326,610      L1-dcache-loads                                                         (68.00%)
     5.880092235             34,531      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (77.90%)
     5.880092235             10,079      l2_rqsts.demand_data_rd_hit                                             (79.26%)
     5.880092235              1,038      l2_rqsts.demand_data_rd_miss                                            (79.26%)
     5.880092235             12,564      LLC-loads                                                               (32.03%)
     5.880092235             11,112      LLC-load-misses                  #   88.44% of all LL-cache accesses    (22.13%)
     5.880092235         42,785,546      dTLB-loads                                                              (12.23%)
     5.880092235                110      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.85%)
     5.880092235                358      iTLB-load-misses                                                        (18.41%)
     5.880092235         40,679,105      branch-instructions                                                     (28.31%)
     5.880092235             76,402      branch-load-misses                                                      (38.21%)
     5.880092235         46,203,860      cpu-cycles                                                              (48.11%)
     5.880092235        186,886,852      instructions                     #    4.04  insn per cycle              (58.01%)
     5.890213997         43,552,115      L1-dcache-loads                                                         (79.02%)
     5.890213997             34,729      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (72.65%)
     5.890213997             10,257      l2_rqsts.demand_data_rd_hit                                             (62.78%)
     5.890213997              1,050      l2_rqsts.demand_data_rd_miss                                            (52.91%)
     5.890213997             13,643      LLC-loads                                                               (11.16%)
     5.890213997             11,777      LLC-load-misses                  #   86.32% of all LL-cache accesses    (17.45%)
     5.890213997         42,420,545      dTLB-loads                                                              (27.31%)
     5.890213997                145      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.18%)
     5.890213997                347      iTLB-load-misses                                                        (39.48%)
     5.890213997         39,169,599      branch-instructions                                                     (49.35%)
     5.890213997             72,445      branch-load-misses                                                      (59.23%)
     5.890213997         45,078,780      cpu-cycles                                                              (69.10%)
     5.890213997        181,263,753      instructions                     #    4.02  insn per cycle              (78.98%)
     5.900331785         43,621,769      L1-dcache-loads                                                         (54.13%)
     5.900331785             34,672      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     5.900331785             10,110      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     5.900331785              1,046      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     5.900331785             12,679      LLC-loads                                                               (35.95%)
     5.900331785             11,842      LLC-load-misses                  #   93.40% of all LL-cache accesses    (39.49%)
     5.900331785         44,682,189      dTLB-loads                                                              (39.49%)
     5.900331785                268      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     5.900331785                379      iTLB-load-misses                                                        (39.49%)
     5.900331785         39,906,437      branch-instructions                                                     (49.37%)
     5.900331785             73,629      branch-load-misses                                                      (59.24%)
     5.900331785         45,507,483      cpu-cycles                                                              (64.08%)
     5.900331785        182,956,004      instructions                     #    4.02  insn per cycle              (64.09%)
     5.910448261         44,115,606      L1-dcache-loads                                                         (50.51%)
     5.910448261             34,490      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.51%)
     5.910448261              9,488      l2_rqsts.demand_data_rd_hit                                             (50.51%)
     5.910448261              1,174      l2_rqsts.demand_data_rd_miss                                            (54.56%)
     5.910448261             12,559      LLC-loads                                                               (39.60%)
     5.910448261             11,701      LLC-load-misses                  #   93.17% of all LL-cache accesses    (39.60%)
     5.910448261         43,847,560      dTLB-loads                                                              (39.59%)
     5.910448261                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     5.910448261                357      iTLB-load-misses                                                        (35.56%)
     5.910448261         39,991,096      branch-instructions                                                     (35.56%)
     5.910448261             74,660      branch-load-misses                                                      (35.57%)
     5.910448261         45,479,005      cpu-cycles                                                              (40.62%)
     5.910448261        183,636,697      instructions                     #    4.04  insn per cycle              (50.52%)
     5.920567862         43,386,263      L1-dcache-loads                                                         (53.49%)
     5.920567862             33,822      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (63.36%)
     5.920567862              9,623      l2_rqsts.demand_data_rd_hit                                             (73.24%)
     5.920567862              1,101      l2_rqsts.demand_data_rd_miss                                            (79.06%)
     5.920567862             12,431      LLC-loads                                                               (39.53%)
     5.920567862             11,713      LLC-load-misses                  #   94.22% of all LL-cache accesses    (36.66%)
     5.920567862         44,210,796      dTLB-loads                                                              (26.79%)
     5.920567862                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.92%)
     5.920567862                406      iTLB-load-misses                                                        (11.08%)
     5.920567862         40,516,740      branch-instructions                                                     (20.96%)
     5.920567862             74,452      branch-load-misses                                                      (30.84%)
     5.920567862         45,633,587      cpu-cycles                                                              (40.72%)
     5.920567862        183,516,036      instructions                     #    4.02  insn per cycle              (50.60%)
     5.930691489         44,383,537      L1-dcache-loads                                                         (79.03%)
     5.930691489             34,485      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.04%)
     5.930691489              9,909      l2_rqsts.demand_data_rd_hit                                             (77.36%)
     5.930691489                850      l2_rqsts.demand_data_rd_miss                                            (67.49%)
     5.930691489             12,606      LLC-loads                                                               (18.11%)
     5.930691489             11,067      LLC-load-misses                  #   87.79% of all LL-cache accesses    (11.10%)
     5.930691489         44,600,816      dTLB-loads                                                              (12.73%)
     5.930691489                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.60%)
     5.930691489                381      iTLB-load-misses                                                        (32.47%)
     5.930691489         40,569,893      branch-instructions                                                     (42.34%)
     5.930691489             75,434      branch-load-misses                                                      (52.21%)
     5.930691489         46,200,766      cpu-cycles                                                              (62.08%)
     5.930691489        186,500,087      instructions                     #    4.04  insn per cycle              (71.96%)
     5.940826271         44,600,043      L1-dcache-loads                                                         (68.72%)
     5.940826271             34,913      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (58.87%)
     5.940826271             10,046      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     5.940826271              1,195      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     5.940826271             12,562      LLC-loads                                                               (21.37%)
     5.940826271             11,478      LLC-load-misses                  #   91.37% of all LL-cache accesses    (31.23%)
     5.940826271         43,184,072      dTLB-loads                                                              (39.47%)
     5.940826271                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     5.940826271                352      iTLB-load-misses                                                        (39.47%)
     5.940826271         40,391,144      branch-instructions                                                     (49.34%)
     5.940826271             74,811      branch-load-misses                                                      (59.20%)
     5.940826271         45,964,649      cpu-cycles                                                              (69.07%)
     5.940826271        186,101,345      instructions                     #    4.05  insn per cycle              (78.66%)
     5.950924533         42,959,507      L1-dcache-loads                                                         (50.49%)
     5.950924533             35,007      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.49%)
     5.950924533             10,306      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     5.950924533              1,113      l2_rqsts.demand_data_rd_miss                                            (50.48%)
     5.950924533             12,381      LLC-loads                                                               (39.61%)
     5.950924533             11,853      LLC-load-misses                  #   95.74% of all LL-cache accesses    (39.61%)
     5.950924533         43,887,136      dTLB-loads                                                              (39.61%)
     5.950924533                138      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
     5.950924533                363      iTLB-load-misses                                                        (39.61%)
     5.950924533         39,472,269      branch-instructions                                                     (49.52%)
     5.950924533             73,476      branch-load-misses                                                      (50.21%)
     5.950924533         44,879,482      cpu-cycles                                                              (50.21%)
     5.950924533        180,840,608      instructions                     #    4.03  insn per cycle              (50.50%)
     5.961060787         44,406,522      L1-dcache-loads                                                         (50.67%)
     5.961060787             34,736      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
     5.961060787              9,915      l2_rqsts.demand_data_rd_hit                                             (58.54%)
     5.961060787                937      l2_rqsts.demand_data_rd_miss                                            (68.40%)
     5.961060787             12,840      LLC-loads                                                               (39.47%)
     5.961060787             12,215      LLC-load-misses                  #   95.13% of all LL-cache accesses    (39.47%)
     5.961060787         44,502,859      dTLB-loads                                                              (39.47%)
     5.961060787                 72      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.61%)
     5.961060787                358      iTLB-load-misses                                                        (21.76%)
     5.961060787         40,426,041      branch-instructions                                                     (21.76%)
     5.961060787             75,995      branch-load-misses                                                      (30.95%)
     5.961060787         46,306,006      cpu-cycles                                                              (40.81%)
     5.961060787        186,553,167      instructions                     #    4.03  insn per cycle              (50.67%)
     5.971189239         42,708,523      L1-dcache-loads                                                         (67.14%)
     5.971189239             33,261      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (77.00%)
     5.971189239              9,361      l2_rqsts.demand_data_rd_hit                                             (78.98%)
     5.971189239              1,088      l2_rqsts.demand_data_rd_miss                                            (78.98%)
     5.971189239             12,421      LLC-loads                                                               (32.89%)
     5.971189239             11,838      LLC-load-misses                  #   95.31% of all LL-cache accesses    (23.03%)
     5.971189239         43,358,732      dTLB-loads                                                              (13.18%)
     5.971189239                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.17%)
     5.971189239                338      iTLB-load-misses                                                        (17.72%)
     5.971189239         39,989,904      branch-instructions                                                     (27.58%)
     5.971189239             73,646      branch-load-misses                                                      (37.44%)
     5.971189239         45,284,450      cpu-cycles                                                              (47.31%)
     5.971189239        181,333,551      instructions                     #    4.00  insn per cycle              (57.18%)
     5.981320279         43,468,083      L1-dcache-loads                                                         (78.97%)
     5.981320279             34,668      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.65%)
     5.981320279              9,867      l2_rqsts.demand_data_rd_hit                                             (63.78%)
     5.981320279              1,057      l2_rqsts.demand_data_rd_miss                                            (53.92%)
     5.981320279             13,930      LLC-loads                                                               (11.18%)
     5.981320279             12,234      LLC-load-misses                  #   87.82% of all LL-cache accesses    (16.45%)
     5.981320279         43,350,222      dTLB-loads                                                              (26.31%)
     5.981320279                387      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.17%)
     5.981320279                331      iTLB-load-misses                                                        (39.49%)
     5.981320279         39,825,946      branch-instructions                                                     (49.36%)
     5.981320279             74,399      branch-load-misses                                                      (59.23%)
     5.981320279         45,255,421      cpu-cycles                                                              (69.11%)
     5.981320279        182,497,030      instructions                     #    4.03  insn per cycle              (78.98%)
     5.991442396         42,828,216      L1-dcache-loads                                                         (55.17%)
     5.991442396             34,071      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     5.991442396              9,541      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     5.991442396              1,176      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     5.991442396             12,927      LLC-loads                                                               (34.90%)
     5.991442396             11,720      LLC-load-misses                  #   90.66% of all LL-cache accesses    (39.49%)
     5.991442396         43,427,243      dTLB-loads                                                              (39.49%)
     5.991442396                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     5.991442396                344      iTLB-load-misses                                                        (39.49%)
     5.991442396         39,313,290      branch-instructions                                                     (49.36%)
     5.991442396             72,632      branch-load-misses                                                      (59.23%)
     5.991442396         44,445,453      cpu-cycles                                                              (65.13%)
     5.991442396        179,228,291      instructions                     #    4.03  insn per cycle              (65.13%)
     6.001566369         42,861,722      L1-dcache-loads                                                         (50.62%)
     6.001566369             35,592      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     6.001566369              9,786      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     6.001566369              1,604      l2_rqsts.demand_data_rd_miss                                            (53.40%)
     6.001566369             13,224      LLC-loads                                                               (39.51%)
     6.001566369             11,746      LLC-load-misses                  #   88.82% of all LL-cache accesses    (39.49%)
     6.001566369         43,492,201      dTLB-loads                                                              (39.50%)
     6.001566369                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     6.001566369                337      iTLB-load-misses                                                        (36.75%)
     6.001566369         39,080,876      branch-instructions                                                     (36.76%)
     6.001566369             72,556      branch-load-misses                                                      (36.77%)
     6.001566369         44,409,795      cpu-cycles                                                              (40.75%)
     6.001566369        179,374,045      instructions                     #    4.04  insn per cycle              (50.62%)
     6.011706932         44,153,413      L1-dcache-loads                                                         (52.17%)
     6.011706932             35,163      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.03%)
     6.011706932              9,990      l2_rqsts.demand_data_rd_hit                                             (71.90%)
     6.011706932              1,169      l2_rqsts.demand_data_rd_miss                                            (78.98%)
     6.011706932             12,307      LLC-loads                                                               (39.50%)
     6.011706932             11,514      LLC-load-misses                  #   93.56% of all LL-cache accesses    (38.00%)
     6.011706932         43,610,448      dTLB-loads                                                              (28.13%)
     6.011706932                 32      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.27%)
     6.011706932                331      iTLB-load-misses                                                        (11.16%)
     6.011706932         40,194,277      branch-instructions                                                     (21.03%)
     6.011706932             74,693      branch-load-misses                                                      (30.90%)
     6.011706932         45,748,612      cpu-cycles                                                              (40.77%)
     6.011706932        185,055,594      instructions                     #    4.05  insn per cycle              (50.64%)
     6.021833960         43,485,016      L1-dcache-loads                                                         (79.00%)
     6.021833960             34,348      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     6.021833960              9,918      l2_rqsts.demand_data_rd_hit                                             (78.74%)
     6.021833960              1,035      l2_rqsts.demand_data_rd_miss                                            (68.87%)
     6.021833960             12,110      LLC-loads                                                               (19.51%)
     6.021833960             11,417      LLC-load-misses                  #   94.28% of all LL-cache accesses    (11.15%)
     6.021833960         44,823,173      dTLB-loads                                                              (11.36%)
     6.021833960                 51      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.22%)
     6.021833960                318      iTLB-load-misses                                                        (31.09%)
     6.021833960         39,865,474      branch-instructions                                                     (40.95%)
     6.021833960             73,390      branch-load-misses                                                      (50.82%)
     6.021833960         45,005,701      cpu-cycles                                                              (60.69%)
     6.021833960        182,009,642      instructions                     #    4.04  insn per cycle              (70.56%)
     6.031935282         43,765,704      L1-dcache-loads                                                         (70.07%)
     6.031935282             37,642      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (60.18%)
     6.031935282             13,220      l2_rqsts.demand_data_rd_hit                                             (50.54%)
     6.031935282              2,004      l2_rqsts.demand_data_rd_miss                                            (50.48%)
     6.031935282             14,261      LLC-loads                                                               (19.98%)
     6.031935282             12,186      LLC-load-misses                  #   85.45% of all LL-cache accesses    (29.88%)
     6.031935282         43,681,513      dTLB-loads                                                              (39.56%)
     6.031935282                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     6.031935282                333      iTLB-load-misses                                                        (39.62%)
     6.031935282         40,241,005      branch-instructions                                                     (49.52%)
     6.031935282             73,877      branch-load-misses                                                      (59.43%)
     6.031935282         45,704,653      cpu-cycles                                                              (69.33%)
     6.031935282        183,429,992      instructions                     #    4.01  insn per cycle              (79.37%)
     6.042050778         42,876,037      L1-dcache-loads                                                         (50.57%)
     6.042050778             33,297      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     6.042050778              9,274      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     6.042050778                947      l2_rqsts.demand_data_rd_miss                                            (50.57%)
     6.042050778             12,424      LLC-loads                                                               (39.54%)
     6.042050778             11,604      LLC-load-misses                  #   93.40% of all LL-cache accesses    (39.54%)
     6.042050778         43,567,924      dTLB-loads                                                              (39.54%)
     6.042050778                194      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     6.042050778                308      iTLB-load-misses                                                        (39.54%)
     6.042050778         39,332,768      branch-instructions                                                     (49.43%)
     6.042050778             73,991      branch-load-misses                                                      (51.38%)
     6.042050778         45,403,935      cpu-cycles                                                              (51.38%)
     6.042050778        179,967,288      instructions                     #    3.96  insn per cycle              (51.39%)
     6.052147449         42,601,369      L1-dcache-loads                                                         (50.48%)
     6.052147449             33,429      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.48%)
     6.052147449              9,903      l2_rqsts.demand_data_rd_hit                                             (57.52%)
     6.052147449                990      l2_rqsts.demand_data_rd_miss                                            (67.42%)
     6.052147449             12,202      LLC-loads                                                               (39.62%)
     6.052147449             11,372      LLC-load-misses                  #   93.20% of all LL-cache accesses    (39.62%)
     6.052147449         42,504,229      dTLB-loads                                                              (39.62%)
     6.052147449                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.60%)
     6.052147449                352      iTLB-load-misses                                                        (22.70%)
     6.052147449         38,260,451      branch-instructions                                                     (22.71%)
     6.052147449             73,278      branch-load-misses                                                      (30.67%)
     6.052147449         44,955,572      cpu-cycles                                                              (40.57%)
     6.052147449        177,283,902      instructions                     #    3.94  insn per cycle              (50.48%)
#           time             counts unit events
     6.062243529         43,542,174      L1-dcache-loads                                                         (66.50%)
     6.062243529             34,339      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.40%)
     6.062243529              9,956      l2_rqsts.demand_data_rd_hit                                             (79.26%)
     6.062243529                934      l2_rqsts.demand_data_rd_miss                                            (79.26%)
     6.062243529             12,363      LLC-loads                                                               (33.53%)
     6.062243529             11,579      LLC-load-misses                  #   93.66% of all LL-cache accesses    (23.63%)
     6.062243529         43,558,711      dTLB-loads                                                              (13.73%)
     6.062243529                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.86%)
     6.062243529                342      iTLB-load-misses                                                        (16.91%)
     6.062243529         39,680,407      branch-instructions                                                     (26.81%)
     6.062243529             74,352      branch-load-misses                                                      (36.71%)
     6.062243529         45,567,195      cpu-cycles                                                              (46.61%)
     6.062243529        182,297,006      instructions                     #    4.00  insn per cycle              (56.51%)
     6.072363890         43,114,351      L1-dcache-loads                                                         (79.05%)
     6.072363890             33,796      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.13%)
     6.072363890              9,835      l2_rqsts.demand_data_rd_hit                                             (64.26%)
     6.072363890                987      l2_rqsts.demand_data_rd_miss                                            (54.38%)
     6.072363890             12,546      LLC-loads                                                               (11.09%)
     6.072363890             12,098      LLC-load-misses                  #   96.43% of all LL-cache accesses    (15.95%)
     6.072363890         43,241,615      dTLB-loads                                                              (25.83%)
     6.072363890                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.70%)
     6.072363890                341      iTLB-load-misses                                                        (39.53%)
     6.072363890         38,995,593      branch-instructions                                                     (49.40%)
     6.072363890             73,462      branch-load-misses                                                      (59.28%)
     6.072363890         45,036,859      cpu-cycles                                                              (69.16%)
     6.072363890        180,864,269      instructions                     #    4.02  insn per cycle              (79.04%)
     6.082470294         43,703,746      L1-dcache-loads                                                         (55.54%)
     6.082470294             34,330      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     6.082470294              9,920      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     6.082470294              1,040      l2_rqsts.demand_data_rd_miss                                            (50.57%)
     6.082470294             12,755      LLC-loads                                                               (34.53%)
     6.082470294             11,646      LLC-load-misses                  #   91.31% of all LL-cache accesses    (39.54%)
     6.082470294         44,593,434      dTLB-loads                                                              (39.54%)
     6.082470294                273      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     6.082470294                354      iTLB-load-misses                                                        (39.54%)
     6.082470294         40,623,067      branch-instructions                                                     (49.42%)
     6.082470294             74,642      branch-load-misses                                                      (59.31%)
     6.082470294         45,513,477      cpu-cycles                                                              (65.49%)
     6.082470294        183,518,160      instructions                     #    4.03  insn per cycle              (65.50%)
     6.092616737         43,568,954      L1-dcache-loads                                                         (50.68%)
     6.092616737             34,345      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.68%)
     6.092616737              9,885      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     6.092616737              1,179      l2_rqsts.demand_data_rd_miss                                            (53.05%)
     6.092616737             12,513      LLC-loads                                                               (39.46%)
     6.092616737             11,791      LLC-load-misses                  #   94.23% of all LL-cache accesses    (39.46%)
     6.092616737         44,884,319      dTLB-loads                                                              (39.46%)
     6.092616737                162      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     6.092616737                336      iTLB-load-misses                                                        (37.10%)
     6.092616737         40,879,007      branch-instructions                                                     (37.11%)
     6.092616737             74,977      branch-load-misses                                                      (37.12%)
     6.092616737         46,288,611      cpu-cycles                                                              (40.82%)
     6.092616737        183,744,014      instructions                     #    3.97  insn per cycle              (50.69%)
     6.102737122         44,135,556      L1-dcache-loads                                                         (51.82%)
     6.102737122             34,853      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (61.70%)
     6.102737122             10,111      l2_rqsts.demand_data_rd_hit                                             (71.57%)
     6.102737122                913      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     6.102737122             12,145      LLC-loads                                                               (39.54%)
     6.102737122             11,460      LLC-load-misses                  #   94.36% of all LL-cache accesses    (38.32%)
     6.102737122         42,120,943      dTLB-loads                                                              (28.46%)
     6.102737122                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.58%)
     6.102737122                316      iTLB-load-misses                                                        (11.07%)
     6.102737122         39,734,094      branch-instructions                                                     (20.95%)
     6.102737122             74,135      branch-load-misses                                                      (30.83%)
     6.102737122         45,507,214      cpu-cycles                                                              (40.72%)
     6.102737122        183,850,173      instructions                     #    4.04  insn per cycle              (50.59%)
     6.112861847         44,222,080      L1-dcache-loads                                                         (78.98%)
     6.112861847             34,506      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.98%)
     6.112861847             10,036      l2_rqsts.demand_data_rd_hit                                             (78.98%)
     6.112861847                936      l2_rqsts.demand_data_rd_miss                                            (69.17%)
     6.112861847             12,407      LLC-loads                                                               (19.82%)
     6.112861847             11,399      LLC-load-misses                  #   91.88% of all LL-cache accesses    (11.16%)
     6.112861847         43,796,030      dTLB-loads                                                              (11.16%)
     6.112861847                262      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.92%)
     6.112861847                341      iTLB-load-misses                                                        (30.79%)
     6.112861847         40,555,126      branch-instructions                                                     (40.65%)
     6.112861847             75,097      branch-load-misses                                                      (50.52%)
     6.112861847         46,029,522      cpu-cycles                                                              (60.39%)
     6.112861847        185,820,600      instructions                     #    4.04  insn per cycle              (70.25%)
     6.122964069         43,531,034      L1-dcache-loads                                                         (70.34%)
     6.122964069             34,296      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (60.43%)
     6.122964069              9,928      l2_rqsts.demand_data_rd_hit                                             (50.55%)
     6.122964069              1,089      l2_rqsts.demand_data_rd_miss                                            (50.49%)
     6.122964069             12,788      LLC-loads                                                               (19.73%)
     6.122964069             11,658      LLC-load-misses                  #   91.16% of all LL-cache accesses    (29.62%)
     6.122964069         43,145,732      dTLB-loads                                                              (39.53%)
     6.122964069                252      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
     6.122964069                335      iTLB-load-misses                                                        (39.61%)
     6.122964069         39,599,747      branch-instructions                                                     (49.51%)
     6.122964069             73,009      branch-load-misses                                                      (59.42%)
     6.122964069         45,100,053      cpu-cycles                                                              (69.32%)
     6.122964069        182,225,690      instructions                     #    4.04  insn per cycle              (79.22%)
     6.133059383         42,933,621      L1-dcache-loads                                                         (50.47%)
     6.133059383             34,327      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     6.133059383              9,959      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     6.133059383              1,040      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     6.133059383             12,690      LLC-loads                                                               (39.63%)
     6.133059383             11,959      LLC-load-misses                  #   94.24% of all LL-cache accesses    (39.63%)
     6.133059383         43,546,993      dTLB-loads                                                              (39.62%)
     6.133059383                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     6.133059383                328      iTLB-load-misses                                                        (39.62%)
     6.133059383         39,104,062      branch-instructions                                                     (49.53%)
     6.133059383             71,905      branch-load-misses                                                      (51.56%)
     6.133059383         44,401,954      cpu-cycles                                                              (51.56%)
     6.133059383        178,621,309      instructions                     #    4.02  insn per cycle              (51.57%)
     6.143156253         43,381,998      L1-dcache-loads                                                         (50.48%)
     6.143156253             34,061      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.48%)
     6.143156253              9,525      l2_rqsts.demand_data_rd_hit                                             (57.43%)
     6.143156253                993      l2_rqsts.demand_data_rd_miss                                            (67.34%)
     6.143156253             12,323      LLC-loads                                                               (39.62%)
     6.143156253             11,473      LLC-load-misses                  #   93.10% of all LL-cache accesses    (39.62%)
     6.143156253         44,257,727      dTLB-loads                                                              (39.62%)
     6.143156253                315      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.68%)
     6.143156253                346      iTLB-load-misses                                                        (22.79%)
     6.143156253         40,164,174      branch-instructions                                                     (22.80%)
     6.143156253             81,706      branch-load-misses                                                      (30.68%)
     6.143156253         45,275,634      cpu-cycles                                                              (40.58%)
     6.143156253        180,983,357      instructions                     #    4.00  insn per cycle              (50.54%)
     6.153281416         43,546,970      L1-dcache-loads                                                         (66.22%)
     6.153281416             34,152      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.09%)
     6.153281416             10,128      l2_rqsts.demand_data_rd_hit                                             (79.02%)
     6.153281416                890      l2_rqsts.demand_data_rd_miss                                            (79.02%)
     6.153281416             12,078      LLC-loads                                                               (33.80%)
     6.153281416             11,664      LLC-load-misses                  #   96.57% of all LL-cache accesses    (23.94%)
     6.153281416         44,817,238      dTLB-loads                                                              (14.07%)
     6.153281416                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.13%)
     6.153281416                321      iTLB-load-misses                                                        (16.78%)
     6.153281416         40,675,908      branch-instructions                                                     (26.65%)
     6.153281416             74,830      branch-load-misses                                                      (36.52%)
     6.153281416         45,939,695      cpu-cycles                                                              (46.39%)
     6.153281416        183,436,676      instructions                     #    3.99  insn per cycle              (56.26%)
     6.163398666         43,933,404      L1-dcache-loads                                                         (79.07%)
     6.163398666             34,192      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.51%)
     6.163398666              9,819      l2_rqsts.demand_data_rd_hit                                             (64.63%)
     6.163398666              1,017      l2_rqsts.demand_data_rd_miss                                            (54.75%)
     6.163398666             12,657      LLC-loads                                                               (11.06%)
     6.163398666             11,905      LLC-load-misses                  #   94.06% of all LL-cache accesses    (15.58%)
     6.163398666         43,721,997      dTLB-loads                                                              (25.45%)
     6.163398666                 62      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.33%)
     6.163398666                338      iTLB-load-misses                                                        (39.54%)
     6.163398666         39,870,018      branch-instructions                                                     (49.42%)
     6.163398666             74,581      branch-load-misses                                                      (59.31%)
     6.163398666         45,711,274      cpu-cycles                                                              (69.19%)
     6.163398666        183,396,259      instructions                     #    4.01  insn per cycle              (79.08%)
     6.173514838         43,655,812      L1-dcache-loads                                                         (55.92%)
     6.173514838             33,949      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     6.173514838              9,411      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     6.173514838                973      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     6.173514838             12,507      LLC-loads                                                               (34.16%)
     6.173514838             11,778      LLC-load-misses                  #   94.17% of all LL-cache accesses    (39.50%)
     6.173514838         42,658,989      dTLB-loads                                                              (39.51%)
     6.173514838                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     6.173514838                359      iTLB-load-misses                                                        (39.50%)
     6.173514838         39,565,210      branch-instructions                                                     (49.38%)
     6.173514838             73,369      branch-load-misses                                                      (59.25%)
     6.173514838         45,100,578      cpu-cycles                                                              (65.87%)
     6.173514838        182,116,362      instructions                     #    4.04  insn per cycle              (65.87%)
     6.183627965         42,172,852      L1-dcache-loads                                                         (50.55%)
     6.183627965             32,894      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     6.183627965              9,543      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     6.183627965                952      l2_rqsts.demand_data_rd_miss                                            (52.72%)
     6.183627965             12,395      LLC-loads                                                               (39.54%)
     6.183627965             11,534      LLC-load-misses                  #   93.05% of all LL-cache accesses    (39.54%)
     6.183627965         42,879,170      dTLB-loads                                                              (39.55%)
     6.183627965                250      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     6.183627965                342      iTLB-load-misses                                                        (37.42%)
     6.183627965         38,165,828      branch-instructions                                                     (37.43%)
     6.183627965             71,460      branch-load-misses                                                      (37.43%)
     6.183627965         43,466,525      cpu-cycles                                                              (40.70%)
     6.183627965        176,783,777      instructions                     #    4.07  insn per cycle              (50.58%)
     6.193770722         42,438,241      L1-dcache-loads                                                         (51.57%)
     6.193770722             33,390      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (61.40%)
     6.193770722              9,461      l2_rqsts.demand_data_rd_hit                                             (71.26%)
     6.193770722              1,346      l2_rqsts.demand_data_rd_miss                                            (78.99%)
     6.193770722             13,517      LLC-loads                                                               (39.50%)
     6.193770722             12,375      LLC-load-misses                  #   91.55% of all LL-cache accesses    (38.62%)
     6.193770722         43,237,453      dTLB-loads                                                              (28.76%)
     6.193770722                 89      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.89%)
     6.193770722                340      iTLB-load-misses                                                        (11.15%)
     6.193770722         39,519,705      branch-instructions                                                     (21.02%)
     6.193770722             72,689      branch-load-misses                                                      (30.90%)
     6.193770722         44,085,107      cpu-cycles                                                              (40.77%)
     6.193770722        177,952,139      instructions                     #    4.04  insn per cycle              (50.64%)
     6.203907116         41,799,597      L1-dcache-loads                                                         (78.92%)
     6.203907116             35,371      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.91%)
     6.203907116              9,864      l2_rqsts.demand_data_rd_hit                                             (78.91%)
     6.203907116              1,786      l2_rqsts.demand_data_rd_miss                                            (69.51%)
     6.203907116             14,066      LLC-loads                                                               (20.23%)
     6.203907116             11,664      LLC-load-misses                  #   82.92% of all LL-cache accesses    (11.25%)
     6.203907116         41,891,191      dTLB-loads                                                              (11.25%)
     6.203907116                170      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.57%)
     6.203907116                328      iTLB-load-misses                                                        (30.45%)
     6.203907116         38,337,798      branch-instructions                                                     (40.30%)
     6.203907116             71,234      branch-load-misses                                                      (50.14%)
     6.203907116         44,124,965      cpu-cycles                                                              (60.00%)
     6.203907116        174,591,969      instructions                     #    3.96  insn per cycle              (69.86%)
     6.214012420         43,613,934      L1-dcache-loads                                                         (70.68%)
     6.214012420             34,165      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (60.89%)
     6.214012420             10,007      l2_rqsts.demand_data_rd_hit                                             (51.00%)
     6.214012420              1,094      l2_rqsts.demand_data_rd_miss                                            (50.52%)
     6.214012420             12,699      LLC-loads                                                               (19.28%)
     6.214012420             11,918      LLC-load-misses                  #   93.85% of all LL-cache accesses    (29.26%)
     6.214012420         43,579,601      dTLB-loads                                                              (39.06%)
     6.214012420                 42      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     6.214012420                356      iTLB-load-misses                                                        (39.60%)
     6.214012420         39,747,725      branch-instructions                                                     (49.50%)
     6.214012420             73,657      branch-load-misses                                                      (59.40%)
     6.214012420         45,340,602      cpu-cycles                                                              (69.30%)
     6.214012420        182,916,904      instructions                     #    4.03  insn per cycle              (79.19%)
     6.224112470         42,041,419      L1-dcache-loads                                                         (50.50%)
     6.224112470             33,108      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.51%)
     6.224112470              9,489      l2_rqsts.demand_data_rd_hit                                             (50.51%)
     6.224112470              1,352      l2_rqsts.demand_data_rd_miss                                            (50.50%)
     6.224112470             12,924      LLC-loads                                                               (39.60%)
     6.224112470             11,891      LLC-load-misses                  #   92.01% of all LL-cache accesses    (39.59%)
     6.224112470         42,096,199      dTLB-loads                                                              (39.59%)
     6.224112470                 25      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     6.224112470                295      iTLB-load-misses                                                        (39.60%)
     6.224112470         38,449,249      branch-instructions                                                     (49.56%)
     6.224112470             71,349      branch-load-misses                                                      (52.06%)
     6.224112470         43,763,572      cpu-cycles                                                              (52.07%)
     6.224112470        175,566,598      instructions                     #    4.01  insn per cycle              (52.07%)
     6.234226499         42,779,521      L1-dcache-loads                                                         (50.61%)
     6.234226499             33,635      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     6.234226499              9,572      l2_rqsts.demand_data_rd_hit                                             (56.76%)
     6.234226499              1,004      l2_rqsts.demand_data_rd_miss                                            (66.63%)
     6.234226499             12,487      LLC-loads                                                               (39.52%)
     6.234226499             11,481      LLC-load-misses                  #   91.94% of all LL-cache accesses    (39.52%)
     6.234226499         42,595,482      dTLB-loads                                                              (39.52%)
     6.234226499                161      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.39%)
     6.234226499                365      iTLB-load-misses                                                        (23.52%)
     6.234226499         38,010,649      branch-instructions                                                     (23.53%)
     6.234226499             72,109      branch-load-misses                                                      (30.85%)
     6.234226499         44,082,070      cpu-cycles                                                              (40.73%)
     6.234226499        178,070,401      instructions                     #    4.04  insn per cycle              (50.61%)
     6.244356021         43,973,554      L1-dcache-loads                                                         (65.47%)
     6.244356021             34,910      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (75.34%)
     6.244356021             10,006      l2_rqsts.demand_data_rd_hit                                             (79.07%)
     6.244356021                994      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     6.244356021             12,254      LLC-loads                                                               (34.56%)
     6.244356021             11,436      LLC-load-misses                  #   93.32% of all LL-cache accesses    (24.68%)
     6.244356021         43,937,242      dTLB-loads                                                              (14.81%)
     6.244356021                 99      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.07%)
     6.244356021                381      iTLB-load-misses                                                        (16.00%)
     6.244356021         40,141,600      branch-instructions                                                     (25.87%)
     6.244356021             74,712      branch-load-misses                                                      (35.75%)
     6.244356021         45,547,500      cpu-cycles                                                              (45.62%)
     6.244356021        184,243,915      instructions                     #    4.05  insn per cycle              (55.50%)
     6.254534560         42,263,258      L1-dcache-loads                                                         (78.53%)
     6.254534560             34,248      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (75.40%)
     6.254534560              9,865      l2_rqsts.demand_data_rd_hit                                             (65.58%)
     6.254534560              1,057      l2_rqsts.demand_data_rd_miss                                            (55.79%)
     6.254534560             13,051      LLC-loads                                                               (11.68%)
     6.254534560             11,641      LLC-load-misses                  #   89.20% of all LL-cache accesses    (14.75%)
     6.254534560         42,638,966      dTLB-loads                                                              (24.56%)
     6.254534560                 61      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.37%)
     6.254534560                333      iTLB-load-misses                                                        (39.26%)
     6.254534560         37,487,589      branch-instructions                                                     (49.07%)
     6.254534560             71,079      branch-load-misses                                                      (58.88%)
     6.254534560         44,137,728      cpu-cycles                                                              (68.70%)
     6.254534560        176,798,635      instructions                     #    4.01  insn per cycle              (78.51%)
     6.264641677         42,812,666      L1-dcache-loads                                                         (57.24%)
     6.264641677             34,845      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.50%)
     6.264641677              9,583      l2_rqsts.demand_data_rd_hit                                             (50.50%)
     6.264641677              2,164      l2_rqsts.demand_data_rd_miss                                            (50.50%)
     6.264641677             13,035      LLC-loads                                                               (32.81%)
     6.264641677             11,750      LLC-load-misses                  #   90.14% of all LL-cache accesses    (39.60%)
     6.264641677         43,131,686      dTLB-loads                                                              (39.60%)
     6.264641677                 90      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
     6.264641677                343      iTLB-load-misses                                                        (39.61%)
     6.264641677         39,174,411      branch-instructions                                                     (49.52%)
     6.264641677             72,296      branch-load-misses                                                      (59.42%)
     6.264641677         44,797,511      cpu-cycles                                                              (67.22%)
     6.264641677        179,123,887      instructions                     #    4.00  insn per cycle              (67.22%)
     6.274758238         43,066,961      L1-dcache-loads                                                         (50.61%)
     6.274758238             33,468      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     6.274758238              9,327      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     6.274758238              1,011      l2_rqsts.demand_data_rd_miss                                            (51.52%)
     6.274758238             13,215      LLC-loads                                                               (39.52%)
     6.274758238             12,557      LLC-load-misses                  #   95.02% of all LL-cache accesses    (39.52%)
     6.274758238         43,540,394      dTLB-loads                                                              (39.51%)
     6.274758238                151      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     6.274758238                308      iTLB-load-misses                                                        (38.62%)
     6.274758238         40,151,211      branch-instructions                                                     (38.63%)
     6.274758238             74,169      branch-load-misses                                                      (38.64%)
     6.274758238         45,569,359      cpu-cycles                                                              (40.74%)
     6.274758238        182,834,163      instructions                     #    4.01  insn per cycle              (50.61%)
     6.284910794         43,537,378      L1-dcache-loads                                                         (50.72%)
     6.284910794             36,130      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (60.07%)
     6.284910794             10,072      l2_rqsts.demand_data_rd_hit                                             (69.92%)
     6.284910794              1,407      l2_rqsts.demand_data_rd_miss                                            (78.87%)
     6.284910794             12,630      LLC-loads                                                               (39.43%)
     6.284910794             11,563      LLC-load-misses                  #   91.55% of all LL-cache accesses    (39.43%)
     6.284910794         42,303,252      dTLB-loads                                                              (30.10%)
     6.284910794                 74      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.25%)
     6.284910794                372      iTLB-load-misses                                                        (11.29%)
     6.284910794         40,407,329      branch-instructions                                                     (21.14%)
     6.284910794             74,873      branch-load-misses                                                      (31.00%)
     6.284910794         46,053,850      cpu-cycles                                                              (40.86%)
     6.284910794        182,989,377      instructions                     #    3.97  insn per cycle              (50.72%)
     6.295008730         43,857,168      L1-dcache-loads                                                         (78.74%)
     6.295008730             35,244      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.23%)
     6.295008730             10,137      l2_rqsts.demand_data_rd_hit                                             (79.24%)
     6.295008730              1,221      l2_rqsts.demand_data_rd_miss                                            (70.80%)
     6.295008730             13,257      LLC-loads                                                               (21.29%)
     6.295008730             11,087      LLC-load-misses                  #   83.63% of all LL-cache accesses    (11.40%)
     6.295008730         42,335,137      dTLB-loads                                                              (10.87%)
     6.295008730                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.27%)
     6.295008730                339      iTLB-load-misses                                                        (29.17%)
     6.295008730         39,350,529      branch-instructions                                                     (39.06%)
     6.295008730             73,125      branch-load-misses                                                      (48.95%)
     6.295008730         45,613,671      cpu-cycles                                                              (58.85%)
     6.295008730        183,347,079      instructions                     #    4.02  insn per cycle              (68.75%)
     6.305106503         42,993,236      L1-dcache-loads                                                         (71.75%)
     6.305106503             35,606      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (61.85%)
     6.305106503              9,843      l2_rqsts.demand_data_rd_hit                                             (51.96%)
     6.305106503              1,951      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     6.305106503             14,489      LLC-loads                                                               (18.32%)
     6.305106503             12,978      LLC-load-misses                  #   89.57% of all LL-cache accesses    (28.21%)
     6.305106503         43,398,274      dTLB-loads                                                              (38.11%)
     6.305106503                169      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     6.305106503                312      iTLB-load-misses                                                        (39.65%)
     6.305106503         39,247,939      branch-instructions                                                     (49.51%)
     6.305106503             73,175      branch-load-misses                                                      (59.42%)
     6.305106503         44,861,873      cpu-cycles                                                              (69.33%)
     6.305106503        180,792,707      instructions                     #    4.03  insn per cycle              (79.22%)
     6.315224052         43,112,498      L1-dcache-loads                                                         (50.61%)
     6.315224052             34,187      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     6.315224052              9,756      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     6.315224052                972      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     6.315224052             12,661      LLC-loads                                                               (39.51%)
     6.315224052             11,797      LLC-load-misses                  #   93.18% of all LL-cache accesses    (39.52%)
     6.315224052         44,055,064      dTLB-loads                                                              (39.52%)
     6.315224052                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     6.315224052                336      iTLB-load-misses                                                        (39.51%)
     6.315224052         39,565,963      branch-instructions                                                     (49.39%)
     6.315224052             72,602      branch-load-misses                                                      (53.11%)
     6.315224052         45,071,606      cpu-cycles                                                              (53.11%)
     6.315224052        180,244,234      instructions                     #    4.00  insn per cycle              (53.12%)
#           time             counts unit events
     6.325350209         43,021,652      L1-dcache-loads                                                         (50.59%)
     6.325350209             35,507      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     6.325350209              9,754      l2_rqsts.demand_data_rd_hit                                             (55.61%)
     6.325350209              1,395      l2_rqsts.demand_data_rd_miss                                            (65.49%)
     6.325350209             13,266      LLC-loads                                                               (39.53%)
     6.325350209             11,561      LLC-load-misses                  #   87.15% of all LL-cache accesses    (39.53%)
     6.325350209         43,858,682      dTLB-loads                                                              (39.54%)
     6.325350209                107      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.53%)
     6.325350209                320      iTLB-load-misses                                                        (24.65%)
     6.325350209         39,853,422      branch-instructions                                                     (24.66%)
     6.325350209             73,867      branch-load-misses                                                      (30.83%)
     6.325350209         44,741,027      cpu-cycles                                                              (40.71%)
     6.325350209        181,321,340      instructions                     #    4.05  insn per cycle              (50.59%)
     6.335474241         43,355,752      L1-dcache-loads                                                         (64.34%)
     6.335474241             35,318      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.18%)
     6.335474241              9,902      l2_rqsts.demand_data_rd_hit                                             (79.03%)
     6.335474241              1,247      l2_rqsts.demand_data_rd_miss                                            (79.03%)
     6.335474241             12,896      LLC-loads                                                               (35.68%)
     6.335474241             11,302      LLC-load-misses                  #   87.64% of all LL-cache accesses    (25.84%)
     6.335474241         42,304,648      dTLB-loads                                                              (15.98%)
     6.335474241                 90      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.11%)
     6.335474241                309      iTLB-load-misses                                                        (14.88%)
     6.335474241         39,759,199      branch-instructions                                                     (24.75%)
     6.335474241             73,085      branch-load-misses                                                      (34.61%)
     6.335474241         45,533,760      cpu-cycles                                                              (44.48%)
     6.335474241        182,484,620      instructions                     #    4.01  insn per cycle              (54.35%)
     6.345578127         41,975,862      L1-dcache-loads                                                         (79.14%)
     6.345578127             34,670      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.40%)
     6.345578127              9,668      l2_rqsts.demand_data_rd_hit                                             (66.53%)
     6.345578127              1,502      l2_rqsts.demand_data_rd_miss                                            (56.65%)
     6.345578127             13,680      LLC-loads                                                               (11.05%)
     6.345578127             11,483      LLC-load-misses                  #   83.94% of all LL-cache accesses    (13.68%)
     6.345578127         41,143,771      dTLB-loads                                                              (23.56%)
     6.345578127                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.43%)
     6.345578127                338      iTLB-load-misses                                                        (39.54%)
     6.345578127         37,602,712      branch-instructions                                                     (49.43%)
     6.345578127             70,041      branch-load-misses                                                      (59.31%)
     6.345578127         43,497,251      cpu-cycles                                                              (69.20%)
     6.345578127        175,539,768      instructions                     #    4.04  insn per cycle              (79.09%)
     6.355686017         42,815,040      L1-dcache-loads                                                         (57.65%)
     6.355686017             35,523      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     6.355686017              9,885      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     6.355686017              1,137      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     6.355686017             12,642      LLC-loads                                                               (32.36%)
     6.355686017             11,910      LLC-load-misses                  #   94.21% of all LL-cache accesses    (39.62%)
     6.355686017         42,599,243      dTLB-loads                                                              (39.63%)
     6.355686017                196      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     6.355686017                343      iTLB-load-misses                                                        (39.62%)
     6.355686017         38,987,799      branch-instructions                                                     (49.52%)
     6.355686017             71,685      branch-load-misses                                                      (59.44%)
     6.355686017         44,654,161      cpu-cycles                                                              (67.67%)
     6.355686017        178,986,846      instructions                     #    4.01  insn per cycle              (67.67%)
     6.365794052         43,062,954      L1-dcache-loads                                                         (50.60%)
     6.365794052             38,602      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.61%)
     6.365794052             13,338      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     6.365794052              1,994      l2_rqsts.demand_data_rd_miss                                            (51.10%)
     6.365794052             13,251      LLC-loads                                                               (39.52%)
     6.365794052             11,928      LLC-load-misses                  #   90.02% of all LL-cache accesses    (39.52%)
     6.365794052         43,421,175      dTLB-loads                                                              (39.51%)
     6.365794052                177      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     6.365794052                350      iTLB-load-misses                                                        (39.05%)
     6.365794052         39,113,612      branch-instructions                                                     (39.06%)
     6.365794052             72,639      branch-load-misses                                                      (39.07%)
     6.365794052         44,593,466      cpu-cycles                                                              (40.73%)
     6.365794052        180,702,034      instructions                     #    4.05  insn per cycle              (50.61%)
     6.375897596         38,697,760      L1-dcache-loads                                                         (50.46%)
     6.375897596             36,497      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (59.97%)
     6.375897596             11,027      l2_rqsts.demand_data_rd_hit                                             (69.75%)
     6.375897596              1,985      l2_rqsts.demand_data_rd_miss                                            (79.13%)
     6.375897596             11,672      LLC-loads                                                               (39.56%)
     6.375897596             10,704      LLC-load-misses                  #   91.71% of all LL-cache accesses    (39.56%)
     6.375897596         40,026,201      dTLB-loads                                                              (30.28%)
     6.375897596                122      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.40%)
     6.375897596                363      iTLB-load-misses                                                        (11.00%)
     6.375897596         35,524,383      branch-instructions                                                     (20.94%)
     6.375897596             65,461      branch-load-misses                                                      (30.80%)
     6.375897596         41,468,423      cpu-cycles                                                              (40.76%)
     6.375897596        161,175,921      instructions                     #    3.89  insn per cycle              (50.57%)
     6.386064393         40,698,313      L1-dcache-loads                                                         (78.32%)
     6.386064393             34,190      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.74%)
     6.386064393              9,948      l2_rqsts.demand_data_rd_hit                                             (78.82%)
     6.386064393              2,000      l2_rqsts.demand_data_rd_miss                                            (71.00%)
     6.386064393             12,842      LLC-loads                                                               (21.76%)
     6.386064393             11,521      LLC-load-misses                  #   89.71% of all LL-cache accesses    (11.89%)
     6.386064393         41,316,993      dTLB-loads                                                              (11.35%)
     6.386064393                277      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.07%)
     6.386064393                307      iTLB-load-misses                                                        (28.95%)
     6.386064393         38,209,739      branch-instructions                                                     (38.76%)
     6.386064393             71,044      branch-load-misses                                                      (48.60%)
     6.386064393         43,513,674      cpu-cycles                                                              (58.45%)
     6.386064393        174,371,989      instructions                     #    4.01  insn per cycle              (68.30%)
     6.396193144         41,698,130      L1-dcache-loads                                                         (72.43%)
     6.396193144             33,737      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.58%)
     6.396193144             10,290      l2_rqsts.demand_data_rd_hit                                             (52.73%)
     6.396193144              1,104      l2_rqsts.demand_data_rd_miss                                            (50.69%)
     6.396193144             12,549      LLC-loads                                                               (17.63%)
     6.396193144             11,567      LLC-load-misses                  #   92.17% of all LL-cache accesses    (27.48%)
     6.396193144         42,414,283      dTLB-loads                                                              (37.34%)
     6.396193144                147      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     6.396193144                319      iTLB-load-misses                                                        (39.45%)
     6.396193144         37,767,458      branch-instructions                                                     (49.31%)
     6.396193144             70,537      branch-load-misses                                                      (59.17%)
     6.396193144         43,800,336      cpu-cycles                                                              (69.03%)
     6.396193144        176,200,787      instructions                     #    4.02  insn per cycle              (78.90%)
     6.406381983         42,499,702      L1-dcache-loads                                                         (50.98%)
     6.406381983             34,657      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.97%)
     6.406381983             10,297      l2_rqsts.demand_data_rd_hit                                             (50.98%)
     6.406381983              1,914      l2_rqsts.demand_data_rd_miss                                            (50.81%)
     6.406381983             13,019      LLC-loads                                                               (39.20%)
     6.406381983             11,255      LLC-load-misses                  #   86.45% of all LL-cache accesses    (39.22%)
     6.406381983         41,415,659      dTLB-loads                                                              (39.20%)
     6.406381983                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.36%)
     6.406381983                358      iTLB-load-misses                                                        (39.36%)
     6.406381983         39,045,477      branch-instructions                                                     (49.21%)
     6.406381983             72,669      branch-load-misses                                                      (54.45%)
     6.406381983         44,690,695      cpu-cycles                                                              (54.46%)
     6.406381983        179,139,711      instructions                     #    4.01  insn per cycle              (54.47%)
     6.416519939         41,057,434      L1-dcache-loads                                                         (50.67%)
     6.416519939             33,801      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
     6.416519939              9,698      l2_rqsts.demand_data_rd_hit                                             (53.99%)
     6.416519939              1,245      l2_rqsts.demand_data_rd_miss                                            (63.85%)
     6.416519939             11,914      LLC-loads                                                               (39.47%)
     6.416519939             11,232      LLC-load-misses                  #   94.28% of all LL-cache accesses    (39.47%)
     6.416519939         40,177,631      dTLB-loads                                                              (39.47%)
     6.416519939                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.18%)
     6.416519939                456      iTLB-load-misses                                                        (26.31%)
     6.416519939         36,749,889      branch-instructions                                                     (26.32%)
     6.416519939             69,033      branch-load-misses                                                      (30.95%)
     6.416519939         42,390,590      cpu-cycles                                                              (40.81%)
     6.416519939        170,440,227      instructions                     #    4.02  insn per cycle              (50.67%)
     6.426660153         42,593,720      L1-dcache-loads                                                         (62.53%)
     6.426660153             34,191      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (72.38%)
     6.426660153             10,021      l2_rqsts.demand_data_rd_hit                                             (78.93%)
     6.426660153              1,253      l2_rqsts.demand_data_rd_miss                                            (78.93%)
     6.426660153             12,306      LLC-loads                                                               (37.51%)
     6.426660153             11,291      LLC-load-misses                  #   91.75% of all LL-cache accesses    (27.65%)
     6.426660153         43,472,928      dTLB-loads                                                              (17.80%)
     6.426660153                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.23%)
     6.426660153                312      iTLB-load-misses                                                        (13.13%)
     6.426660153         38,987,084      branch-instructions                                                     (22.99%)
     6.426660153             71,718      branch-load-misses                                                      (32.84%)
     6.426660153         43,983,366      cpu-cycles                                                              (42.70%)
     6.426660153        178,576,185      instructions                     #    4.06  insn per cycle              (52.56%)
     6.436777944         41,695,173      L1-dcache-loads                                                         (79.02%)
     6.436777944             33,066      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.29%)
     6.436777944              9,482      l2_rqsts.demand_data_rd_hit                                             (68.43%)
     6.436777944              1,167      l2_rqsts.demand_data_rd_miss                                            (58.57%)
     6.436777944             12,827      LLC-loads                                                               (11.21%)
     6.436777944             12,561      LLC-load-misses                  #   97.93% of all LL-cache accesses    (11.81%)
     6.436777944         43,982,866      dTLB-loads                                                              (21.66%)
     6.436777944                402      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.52%)
     6.436777944                400      iTLB-load-misses                                                        (39.47%)
     6.436777944         38,264,874      branch-instructions                                                     (49.35%)
     6.436777944             71,134      branch-load-misses                                                      (59.21%)
     6.436777944         43,685,298      cpu-cycles                                                              (69.07%)
     6.436777944        175,672,409      instructions                     #    4.02  insn per cycle              (78.94%)
     6.446871146         43,306,223      L1-dcache-loads                                                         (59.58%)
     6.446871146             34,717      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.38%)
     6.446871146             10,152      l2_rqsts.demand_data_rd_hit                                             (50.38%)
     6.446871146              1,857      l2_rqsts.demand_data_rd_miss                                            (50.39%)
     6.446871146             12,733      LLC-loads                                                               (30.38%)
     6.446871146             11,369      LLC-load-misses                  #   89.29% of all LL-cache accesses    (39.64%)
     6.446871146         41,669,361      dTLB-loads                                                              (39.64%)
     6.446871146                269      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     6.446871146                363      iTLB-load-misses                                                        (39.64%)
     6.446871146         39,505,649      branch-instructions                                                     (49.54%)
     6.446871146             73,479      branch-load-misses                                                      (59.46%)
     6.446871146         44,992,403      cpu-cycles                                                              (69.37%)
     6.446871146        179,775,072      instructions                     #    4.00  insn per cycle              (69.70%)
     6.456999864         40,393,222      L1-dcache-loads                                                         (50.65%)
     6.456999864             32,102      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     6.456999864              9,337      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     6.456999864              1,279      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     6.456999864             13,361      LLC-loads                                                               (39.48%)
     6.456999864             12,629      LLC-load-misses                  #   94.52% of all LL-cache accesses    (39.53%)
     6.456999864         41,733,041      dTLB-loads                                                              (39.54%)
     6.456999864                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     6.456999864                364      iTLB-load-misses                                                        (39.54%)
     6.456999864         37,016,045      branch-instructions                                                     (41.01%)
     6.456999864             68,477      branch-load-misses                                                      (41.02%)
     6.456999864         42,768,385      cpu-cycles                                                              (41.03%)
     6.456999864        169,510,251      instructions                     #    3.96  insn per cycle              (50.59%)
     6.467117408         43,409,653      L1-dcache-loads                                                         (50.58%)
     6.467117408             34,978      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.89%)
     6.467117408              9,223      l2_rqsts.demand_data_rd_hit                                             (67.78%)
     6.467117408              1,328      l2_rqsts.demand_data_rd_miss                                            (77.69%)
     6.467117408             13,303      LLC-loads                                                               (39.55%)
     6.467117408             11,609      LLC-load-misses                  #   87.27% of all LL-cache accesses    (39.55%)
     6.467117408         40,244,065      dTLB-loads                                                              (32.25%)
     6.467117408                 67      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.34%)
     6.467117408                343      iTLB-load-misses                                                        (12.51%)
     6.467117408         37,581,001      branch-instructions                                                     (20.93%)
     6.467117408             71,399      branch-load-misses                                                      (30.82%)
     6.467117408         44,187,457      cpu-cycles                                                              (40.70%)
     6.467117408        178,709,298      instructions                     #    4.04  insn per cycle              (50.58%)
     6.477256301         40,911,942      L1-dcache-loads                                                         (76.37%)
     6.477256301             33,033      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.93%)
     6.477256301              9,808      l2_rqsts.demand_data_rd_hit                                             (78.93%)
     6.477256301              1,260      l2_rqsts.demand_data_rd_miss                                            (72.98%)
     6.477256301             12,458      LLC-loads                                                               (23.66%)
     6.477256301             11,423      LLC-load-misses                  #   91.69% of all LL-cache accesses    (13.81%)
     6.477256301         43,168,731      dTLB-loads                                                              (11.22%)
     6.477256301                432      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.12%)
     6.477256301                352      iTLB-load-misses                                                        (26.98%)
     6.477256301         36,884,551      branch-instructions                                                     (36.84%)
     6.477256301             66,971      branch-load-misses                                                      (46.70%)
     6.477256301         42,369,552      cpu-cycles                                                              (56.55%)
     6.477256301        169,551,941      instructions                     #    4.00  insn per cycle              (66.42%)
     6.487359027         40,178,214      L1-dcache-loads                                                         (74.22%)
     6.487359027             33,367      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.33%)
     6.487359027              9,950      l2_rqsts.demand_data_rd_hit                                             (54.37%)
     6.487359027              1,622      l2_rqsts.demand_data_rd_miss                                            (50.52%)
     6.487359027             13,604      LLC-loads                                                               (15.85%)
     6.487359027             11,742      LLC-load-misses                  #   86.31% of all LL-cache accesses    (25.74%)
     6.487359027         41,551,118      dTLB-loads                                                              (35.62%)
     6.487359027                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.66%)
     6.487359027                318      iTLB-load-misses                                                        (39.59%)
     6.487359027         36,688,197      branch-instructions                                                     (49.47%)
     6.487359027             67,954      branch-load-misses                                                      (59.37%)
     6.487359027         42,751,539      cpu-cycles                                                              (69.26%)
     6.487359027        171,528,966      instructions                     #    4.01  insn per cycle              (79.16%)
     6.497479553         42,289,133      L1-dcache-loads                                                         (50.63%)
     6.497479553             33,990      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     6.497479553              9,563      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     6.497479553              1,115      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     6.497479553             12,370      LLC-loads                                                               (39.49%)
     6.497479553             11,663      LLC-load-misses                  #   94.28% of all LL-cache accesses    (39.50%)
     6.497479553         42,410,643      dTLB-loads                                                              (39.50%)
     6.497479553                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     6.497479553                394      iTLB-load-misses                                                        (39.49%)
     6.497479553         38,428,838      branch-instructions                                                     (49.37%)
     6.497479553             71,377      branch-load-misses                                                      (55.66%)
     6.497479553         44,231,236      cpu-cycles                                                              (55.67%)
     6.497479553        177,066,420      instructions                     #    4.00  insn per cycle              (55.67%)
     6.507598062         41,985,700      L1-dcache-loads                                                         (50.54%)
     6.507598062             35,157      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.54%)
     6.507598062              8,491      l2_rqsts.demand_data_rd_hit                                             (53.10%)
     6.507598062              2,389      l2_rqsts.demand_data_rd_miss                                            (62.98%)
     6.507598062             13,258      LLC-loads                                                               (39.57%)
     6.507598062             11,077      LLC-load-misses                  #   83.55% of all LL-cache accesses    (39.57%)
     6.507598062         41,733,237      dTLB-loads                                                              (39.57%)
     6.507598062                161      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.04%)
     6.507598062                346      iTLB-load-misses                                                        (27.17%)
     6.507598062         39,264,524      branch-instructions                                                     (27.18%)
     6.507598062             72,133      branch-load-misses                                                      (30.77%)
     6.507598062         43,823,250      cpu-cycles                                                              (40.67%)
     6.507598062        177,084,580      instructions                     #    4.04  insn per cycle              (50.55%)
     6.517741126         42,716,476      L1-dcache-loads                                                         (61.74%)
     6.517741126             34,346      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.58%)
     6.517741126              9,873      l2_rqsts.demand_data_rd_hit                                             (78.90%)
     6.517741126              1,448      l2_rqsts.demand_data_rd_miss                                            (78.89%)
     6.517741126             12,105      LLC-loads                                                               (38.31%)
     6.517741126             11,035      LLC-load-misses                  #   91.16% of all LL-cache accesses    (28.45%)
     6.517741126         41,062,842      dTLB-loads                                                              (18.60%)
     6.517741126                354      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.27%)
     6.517741126                364      iTLB-load-misses                                                        (12.36%)
     6.517741126         40,365,251      branch-instructions                                                     (22.21%)
     6.517741126             73,001      branch-load-misses                                                      (32.06%)
     6.517741126         44,253,657      cpu-cycles                                                              (41.91%)
     6.517741126        177,673,335      instructions                     #    4.01  insn per cycle              (51.77%)
     6.527880390         43,131,523      L1-dcache-loads                                                         (78.91%)
     6.527880390             35,854      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.92%)
     6.527880390             11,233      l2_rqsts.demand_data_rd_hit                                             (69.25%)
     6.527880390              1,434      l2_rqsts.demand_data_rd_miss                                            (59.40%)
     6.527880390             13,213      LLC-loads                                                               (11.23%)
     6.527880390             12,049      LLC-load-misses                  #   91.19% of all LL-cache accesses    (11.23%)
     6.527880390         40,829,154      dTLB-loads                                                              (20.84%)
     6.527880390                 94      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.69%)
     6.527880390                370      iTLB-load-misses                                                        (39.46%)
     6.527880390         38,568,476      branch-instructions                                                     (49.33%)
     6.527880390             71,224      branch-load-misses                                                      (59.20%)
     6.527880390         44,577,531      cpu-cycles                                                              (69.06%)
     6.527880390        179,860,219      instructions                     #    4.03  insn per cycle              (78.92%)
     6.538033710         41,218,011      L1-dcache-loads                                                         (60.80%)
     6.538033710             33,996      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.96%)
     6.538033710             10,129      l2_rqsts.demand_data_rd_hit                                             (50.77%)
     6.538033710              1,132      l2_rqsts.demand_data_rd_miss                                            (50.77%)
     6.538033710             12,732      LLC-loads                                                               (29.31%)
     6.538033710             11,712      LLC-load-misses                  #   91.99% of all LL-cache accesses    (39.15%)
     6.538033710         42,068,449      dTLB-loads                                                              (39.39%)
     6.538033710                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.39%)
     6.538033710                365      iTLB-load-misses                                                        (39.38%)
     6.538033710         37,244,400      branch-instructions                                                     (49.23%)
     6.538033710             68,859      branch-load-misses                                                      (59.07%)
     6.538033710         43,324,162      cpu-cycles                                                              (68.92%)
     6.538033710        173,288,302      instructions                     #    4.00  insn per cycle              (70.73%)
     6.548142697         42,185,091      L1-dcache-loads                                                         (50.54%)
     6.548142697             33,601      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.54%)
     6.548142697              9,917      l2_rqsts.demand_data_rd_hit                                             (50.53%)
     6.548142697              1,446      l2_rqsts.demand_data_rd_miss                                            (50.53%)
     6.548142697             12,938      LLC-loads                                                               (39.57%)
     6.548142697             11,681      LLC-load-misses                  #   90.28% of all LL-cache accesses    (39.57%)
     6.548142697         42,482,810      dTLB-loads                                                              (39.57%)
     6.548142697                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.58%)
     6.548142697                346      iTLB-load-misses                                                        (39.57%)
     6.548142697         38,001,352      branch-instructions                                                     (42.45%)
     6.548142697             70,085      branch-load-misses                                                      (42.46%)
     6.548142697         43,669,617      cpu-cycles                                                              (42.47%)
     6.548142697        176,284,850      instructions                     #    4.04  insn per cycle              (50.54%)
     6.558265471         41,977,919      L1-dcache-loads                                                         (50.66%)
     6.558265471             33,550      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.41%)
     6.558265471              9,303      l2_rqsts.demand_data_rd_hit                                             (66.27%)
     6.558265471              1,593      l2_rqsts.demand_data_rd_miss                                            (76.13%)
     6.558265471             12,722      LLC-loads                                                               (39.49%)
     6.558265471             11,472      LLC-load-misses                  #   90.17% of all LL-cache accesses    (39.48%)
     6.558265471         43,359,159      dTLB-loads                                                              (33.76%)
     6.558265471                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.90%)
     6.558265471                349      iTLB-load-misses                                                        (14.03%)
     6.558265471         39,461,207      branch-instructions                                                     (21.05%)
     6.558265471             72,200      branch-load-misses                                                      (30.91%)
     6.558265471         44,409,308      cpu-cycles                                                              (40.78%)
     6.558265471        175,478,410      instructions                     #    3.95  insn per cycle              (50.80%)
     6.568392450         42,021,955      L1-dcache-loads                                                         (74.94%)
     6.568392450             33,483      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.06%)
     6.568392450              9,575      l2_rqsts.demand_data_rd_hit                                             (78.97%)
     6.568392450              1,693      l2_rqsts.demand_data_rd_miss                                            (74.52%)
     6.568392450             13,327      LLC-loads                                                               (25.17%)
     6.568392450             12,035      LLC-load-misses                  #   90.31% of all LL-cache accesses    (15.22%)
     6.568392450         39,690,372      dTLB-loads                                                              (11.18%)
     6.568392450                160      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.58%)
     6.568392450                436      iTLB-load-misses                                                        (25.44%)
     6.568392450         39,017,458      branch-instructions                                                     (35.30%)
     6.568392450             71,975      branch-load-misses                                                      (45.16%)
     6.568392450         43,990,786      cpu-cycles                                                              (55.04%)
     6.568392450        176,407,739      instructions                     #    4.01  insn per cycle              (64.90%)
     6.578523528         43,265,734      L1-dcache-loads                                                         (75.70%)
     6.578523528             35,082      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.91%)
     6.578523528              6,421      l2_rqsts.demand_data_rd_hit                                             (56.05%)
     6.578523528              2,520      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     6.578523528             13,793      LLC-loads                                                               (14.31%)
     6.578523528             13,559      LLC-load-misses                  #   98.30% of all LL-cache accesses    (24.17%)
     6.578523528         43,713,639      dTLB-loads                                                              (34.04%)
     6.578523528                212      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     6.578523528                351      iTLB-load-misses                                                        (39.51%)
     6.578523528         40,055,280      branch-instructions                                                     (49.39%)
     6.578523528             73,852      branch-load-misses                                                      (59.26%)
     6.578523528         45,165,797      cpu-cycles                                                              (69.14%)
     6.578523528        181,343,073      instructions                     #    4.02  insn per cycle              (79.02%)
#           time             counts unit events
     6.588638839         42,536,012      L1-dcache-loads                                                         (50.57%)
     6.588638839             34,505      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     6.588638839              6,376      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     6.588638839              2,427      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     6.588638839             15,826      LLC-loads                                                               (39.54%)
     6.588638839             15,027      LLC-load-misses                  #   94.95% of all LL-cache accesses    (39.54%)
     6.588638839         40,315,685      dTLB-loads                                                              (39.54%)
     6.588638839                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     6.588638839                336      iTLB-load-misses                                                        (39.53%)
     6.588638839         38,051,404      branch-instructions                                                     (49.41%)
     6.588638839             70,807      branch-load-misses                                                      (57.29%)
     6.588638839         43,897,624      cpu-cycles                                                              (57.30%)
     6.588638839        175,118,745      instructions                     #    3.99  insn per cycle              (57.31%)
     6.598768969         41,758,020      L1-dcache-loads                                                         (50.59%)
     6.598768969             35,049      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     6.598768969             10,284      l2_rqsts.demand_data_rd_hit                                             (51.44%)
     6.598768969              1,387      l2_rqsts.demand_data_rd_miss                                            (61.32%)
     6.598768969             12,318      LLC-loads                                                               (39.53%)
     6.598768969             11,205      LLC-load-misses                  #   90.96% of all LL-cache accesses    (39.53%)
     6.598768969         41,782,886      dTLB-loads                                                              (39.53%)
     6.598768969                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.71%)
     6.598768969                405      iTLB-load-misses                                                        (28.84%)
     6.598768969         36,048,344      branch-instructions                                                     (28.85%)
     6.598768969             67,211      branch-load-misses                                                      (30.86%)
     6.598768969         43,165,117      cpu-cycles                                                              (40.74%)
     6.598768969        172,451,498      instructions                     #    4.00  insn per cycle              (50.61%)
     6.608921253         42,438,686      L1-dcache-loads                                                         (59.98%)
     6.608921253             34,482      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.82%)
     6.608921253              9,677      l2_rqsts.demand_data_rd_hit                                             (78.81%)
     6.608921253              1,469      l2_rqsts.demand_data_rd_miss                                            (78.88%)
     6.608921253             12,772      LLC-loads                                                               (39.44%)
     6.608921253             11,558      LLC-load-misses                  #   90.49% of all LL-cache accesses    (30.21%)
     6.608921253         42,490,424      dTLB-loads                                                              (20.36%)
     6.608921253                132      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.28%)
     6.608921253                353      iTLB-load-misses                                                        (11.33%)
     6.608921253         37,010,451      branch-instructions                                                     (21.18%)
     6.608921253             69,974      branch-load-misses                                                      (30.99%)
     6.608921253         43,509,584      cpu-cycles                                                              (40.85%)
     6.608921253        175,974,878      instructions                     #    4.04  insn per cycle              (50.71%)
     6.619028289         41,856,761      L1-dcache-loads                                                         (79.15%)
     6.619028289             33,527      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.15%)
     6.619028289              9,839      l2_rqsts.demand_data_rd_hit                                             (70.94%)
     6.619028289              1,828      l2_rqsts.demand_data_rd_miss                                            (61.05%)
     6.619028289             10,809      LLC-loads                                                               (11.60%)
     6.619028289             11,329      LLC-load-misses                  #  104.81% of all LL-cache accesses    (10.97%)
     6.619028289         44,185,587      dTLB-loads                                                              (19.13%)
     6.619028289                110      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.01%)
     6.619028289                316      iTLB-load-misses                                                        (38.90%)
     6.619028289         39,591,419      branch-instructions                                                     (48.79%)
     6.619028289             72,945      branch-load-misses                                                      (58.68%)
     6.619028289         44,515,748      cpu-cycles                                                              (68.57%)
     6.619028289        176,895,496      instructions                     #    3.97  insn per cycle              (78.45%)
     6.629134552         42,365,964      L1-dcache-loads                                                         (62.06%)
     6.629134552             34,081      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.20%)
     6.629134552              9,794      l2_rqsts.demand_data_rd_hit                                             (50.52%)
     6.629134552              1,112      l2_rqsts.demand_data_rd_miss                                            (50.52%)
     6.629134552             12,719      LLC-loads                                                               (27.97%)
     6.629134552             11,840      LLC-load-misses                  #   93.09% of all LL-cache accesses    (37.89%)
     6.629134552         41,219,475      dTLB-loads                                                              (39.60%)
     6.629134552                315      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
     6.629134552                383      iTLB-load-misses                                                        (39.59%)
     6.629134552         38,681,164      branch-instructions                                                     (49.49%)
     6.629134552             71,493      branch-load-misses                                                      (59.39%)
     6.629134552         44,214,564      cpu-cycles                                                              (69.29%)
     6.629134552        177,602,855      instructions                     #    4.02  insn per cycle              (72.07%)
     6.639241864         41,667,438      L1-dcache-loads                                                         (50.60%)
     6.639241864             34,052      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     6.639241864              9,560      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     6.639241864              1,664      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     6.639241864             12,142      LLC-loads                                                               (39.52%)
     6.639241864             11,285      LLC-load-misses                  #   92.94% of all LL-cache accesses    (39.51%)
     6.639241864         42,292,273      dTLB-loads                                                              (39.52%)
     6.639241864                225      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     6.639241864                374      iTLB-load-misses                                                        (39.52%)
     6.639241864         38,501,955      branch-instructions                                                     (43.48%)
     6.639241864             70,716      branch-load-misses                                                      (43.48%)
     6.639241864         44,154,400      cpu-cycles                                                              (43.49%)
     6.639241864        177,906,908      instructions                     #    4.03  insn per cycle              (50.60%)
     6.649369471         43,255,597      L1-dcache-loads                                                         (50.58%)
     6.649369471             34,124      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.39%)
     6.649369471             10,193      l2_rqsts.demand_data_rd_hit                                             (65.28%)
     6.649369471              1,250      l2_rqsts.demand_data_rd_miss                                            (75.15%)
     6.649369471             12,896      LLC-loads                                                               (39.55%)
     6.649369471             12,060      LLC-load-misses                  #   93.52% of all LL-cache accesses    (39.54%)
     6.649369471         40,599,354      dTLB-loads                                                              (34.76%)
     6.649369471                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.89%)
     6.649369471                393      iTLB-load-misses                                                        (15.01%)
     6.649369471         38,487,956      branch-instructions                                                     (20.95%)
     6.649369471             71,654      branch-load-misses                                                      (30.83%)
     6.649369471         44,699,547      cpu-cycles                                                              (40.71%)
     6.649369471        180,155,771      instructions                     #    4.03  insn per cycle              (50.59%)
     6.659511497         42,898,453      L1-dcache-loads                                                         (73.77%)
     6.659511497             34,206      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.82%)
     6.659511497             10,128      l2_rqsts.demand_data_rd_hit                                             (78.82%)
     6.659511497              1,263      l2_rqsts.demand_data_rd_miss                                            (75.52%)
     6.659511497             12,525      LLC-loads                                                               (26.27%)
     6.659511497             10,927      LLC-load-misses                  #   87.24% of all LL-cache accesses    (16.43%)
     6.659511497         42,629,444      dTLB-loads                                                              (11.34%)
     6.659511497                274      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.59%)
     6.659511497                360      iTLB-load-misses                                                        (24.43%)
     6.659511497         39,572,636      branch-instructions                                                     (34.27%)
     6.659511497             73,626      branch-load-misses                                                      (44.12%)
     6.659511497         45,314,696      cpu-cycles                                                              (53.96%)
     6.659511497        180,591,710      instructions                     #    3.99  insn per cycle              (63.81%)
     6.669642277         40,517,409      L1-dcache-loads                                                         (76.93%)
     6.669642277             32,483      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.07%)
     6.669642277              9,051      l2_rqsts.demand_data_rd_hit                                             (57.19%)
     6.669642277              2,165      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     6.669642277             16,593      LLC-loads                                                               (13.16%)
     6.669642277             13,665      LLC-load-misses                  #   82.35% of all LL-cache accesses    (23.02%)
     6.669642277         43,405,253      dTLB-loads                                                              (32.88%)
     6.669642277                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     6.669642277                351      iTLB-load-misses                                                        (39.52%)
     6.669642277         37,024,183      branch-instructions                                                     (49.37%)
     6.669642277             68,331      branch-load-misses                                                      (59.24%)
     6.669642277         42,693,686      cpu-cycles                                                              (69.11%)
     6.669642277        170,975,315      instructions                     #    4.00  insn per cycle              (78.98%)
     6.679772843         43,446,885      L1-dcache-loads                                                         (50.63%)
     6.679772843             35,917      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     6.679772843             10,066      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     6.679772843              1,623      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     6.679772843             12,874      LLC-loads                                                               (39.53%)
     6.679772843             11,444      LLC-load-misses                  #   88.89% of all LL-cache accesses    (39.50%)
     6.679772843         43,338,151      dTLB-loads                                                              (39.49%)
     6.679772843                164      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     6.679772843                324      iTLB-load-misses                                                        (39.46%)
     6.679772843         39,945,043      branch-instructions                                                     (49.34%)
     6.679772843             73,219      branch-load-misses                                                      (58.50%)
     6.679772843         45,307,881      cpu-cycles                                                              (58.51%)
     6.679772843        181,585,903      instructions                     #    4.01  insn per cycle              (58.51%)
     6.689896526         41,265,730      L1-dcache-loads                                                         (50.58%)
     6.689896526             32,435      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     6.689896526              9,037      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     6.689896526              1,415      l2_rqsts.demand_data_rd_miss                                            (60.05%)
     6.689896526             12,460      LLC-loads                                                               (39.53%)
     6.689896526             11,429      LLC-load-misses                  #   91.73% of all LL-cache accesses    (39.54%)
     6.689896526         42,127,239      dTLB-loads                                                              (39.53%)
     6.689896526                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     6.689896526                345      iTLB-load-misses                                                        (30.09%)
     6.689896526         38,649,884      branch-instructions                                                     (30.10%)
     6.689896526             71,382      branch-load-misses                                                      (30.83%)
     6.689896526         43,533,431      cpu-cycles                                                              (40.71%)
     6.689896526        174,652,740      instructions                     #    4.01  insn per cycle              (50.63%)
     6.700016856         42,935,396      L1-dcache-loads                                                         (58.92%)
     6.700016856             34,124      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.78%)
     6.700016856              9,869      l2_rqsts.demand_data_rd_hit                                             (78.66%)
     6.700016856              1,383      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     6.700016856             12,117      LLC-loads                                                               (39.53%)
     6.700016856             11,072      LLC-load-misses                  #   91.38% of all LL-cache accesses    (31.25%)
     6.700016856         37,985,268      dTLB-loads                                                              (21.38%)
     6.700016856                 34      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.50%)
     6.700016856                342      iTLB-load-misses                                                        (11.09%)
     6.700016856         38,731,058      branch-instructions                                                     (20.97%)
     6.700016856             72,749      branch-load-misses                                                      (30.84%)
     6.700016856         45,363,910      cpu-cycles                                                              (40.72%)
     6.700016856        180,632,380      instructions                     #    3.98  insn per cycle              (50.61%)
     6.710144454         42,248,298      L1-dcache-loads                                                         (79.01%)
     6.710144454             33,780      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.02%)
     6.710144454              9,663      l2_rqsts.demand_data_rd_hit                                             (71.95%)
     6.710144454              1,059      l2_rqsts.demand_data_rd_miss                                            (62.08%)
     6.710144454             13,532      LLC-loads                                                               (12.71%)
     6.710144454             10,630      LLC-load-misses                  #   78.55% of all LL-cache accesses    (11.12%)
     6.710144454         39,832,058      dTLB-loads                                                              (18.13%)
     6.710144454                325      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.99%)
     6.710144454                330      iTLB-load-misses                                                        (37.87%)
     6.710144454         37,218,759      branch-instructions                                                     (47.73%)
     6.710144454             69,345      branch-load-misses                                                      (57.61%)
     6.710144454         43,475,911      cpu-cycles                                                              (67.48%)
     6.710144454        174,898,996      instructions                     #    4.02  insn per cycle              (77.35%)
     6.720273682         40,540,785      L1-dcache-loads                                                         (63.31%)
     6.720273682             33,063      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.45%)
     6.720273682              9,181      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     6.720273682              1,836      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     6.720273682             12,939      LLC-loads                                                               (26.77%)
     6.720273682             11,715      LLC-load-misses                  #   90.54% of all LL-cache accesses    (36.64%)
     6.720273682         40,654,653      dTLB-loads                                                              (39.49%)
     6.720273682                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     6.720273682                314      iTLB-load-misses                                                        (39.48%)
     6.720273682         37,286,521      branch-instructions                                                     (49.35%)
     6.720273682             69,264      branch-load-misses                                                      (59.22%)
     6.720273682         42,429,991      cpu-cycles                                                              (69.09%)
     6.720273682        169,464,605      instructions                     #    3.99  insn per cycle              (73.27%)
     6.730404890         42,106,541      L1-dcache-loads                                                         (50.64%)
     6.730404890             34,162      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     6.730404890              9,395      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     6.730404890              1,246      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     6.730404890             12,962      LLC-loads                                                               (39.49%)
     6.730404890             12,424      LLC-load-misses                  #   95.85% of all LL-cache accesses    (39.49%)
     6.730404890         42,043,763      dTLB-loads                                                              (39.49%)
     6.730404890                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     6.730404890                359      iTLB-load-misses                                                        (39.50%)
     6.730404890         37,788,328      branch-instructions                                                     (44.94%)
     6.730404890             69,829      branch-load-misses                                                      (44.94%)
     6.730404890         43,366,190      cpu-cycles                                                              (44.95%)
     6.730404890        174,337,992      instructions                     #    4.02  insn per cycle              (50.65%)
     6.740528866         41,758,250      L1-dcache-loads                                                         (50.65%)
     6.740528866             34,196      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.87%)
     6.740528866              9,192      l2_rqsts.demand_data_rd_hit                                             (63.74%)
     6.740528866              1,624      l2_rqsts.demand_data_rd_miss                                            (73.61%)
     6.740528866             13,221      LLC-loads                                                               (39.47%)
     6.740528866             12,108      LLC-load-misses                  #   91.58% of all LL-cache accesses    (39.51%)
     6.740528866         43,300,981      dTLB-loads                                                              (36.29%)
     6.740528866                105      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.42%)
     6.740528866                338      iTLB-load-misses                                                        (16.55%)
     6.740528866         39,098,904      branch-instructions                                                     (20.99%)
     6.740528866             72,817      branch-load-misses                                                      (30.88%)
     6.740528866         44,657,161      cpu-cycles                                                              (40.75%)
     6.740528866        176,717,554      instructions                     #    3.96  insn per cycle              (50.63%)
     6.750661548         42,456,597      L1-dcache-loads                                                         (72.36%)
     6.750661548             33,862      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.95%)
     6.750661548              9,348      l2_rqsts.demand_data_rd_hit                                             (78.95%)
     6.750661548              1,428      l2_rqsts.demand_data_rd_miss                                            (77.02%)
     6.750661548             12,267      LLC-loads                                                               (27.68%)
     6.750661548             11,069      LLC-load-misses                  #   90.23% of all LL-cache accesses    (17.83%)
     6.750661548         39,729,393      dTLB-loads                                                              (11.22%)
     6.750661548                214      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.07%)
     6.750661548                422      iTLB-load-misses                                                        (22.93%)
     6.750661548         39,554,251      branch-instructions                                                     (32.80%)
     6.750661548             72,470      branch-load-misses                                                      (42.65%)
     6.750661548         45,069,061      cpu-cycles                                                              (52.51%)
     6.750661548        180,006,233      instructions                     #    3.99  insn per cycle              (62.37%)
     6.760798324         42,983,352      L1-dcache-loads                                                         (78.29%)
     6.760798324             34,105      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.46%)
     6.760798324              9,734      l2_rqsts.demand_data_rd_hit                                             (58.61%)
     6.760798324              1,716      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     6.760798324             14,205      LLC-loads                                                               (11.78%)
     6.760798324             11,983      LLC-load-misses                  #   84.36% of all LL-cache accesses    (21.65%)
     6.760798324         41,841,653      dTLB-loads                                                              (31.49%)
     6.760798324                253      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     6.760798324                352      iTLB-load-misses                                                        (39.47%)
     6.760798324         39,392,129      branch-instructions                                                     (49.34%)
     6.760798324             72,652      branch-load-misses                                                      (59.21%)
     6.760798324         45,122,775      cpu-cycles                                                              (69.07%)
     6.760798324        179,788,935      instructions                     #    3.98  insn per cycle              (78.94%)
     6.770924946         41,882,299      L1-dcache-loads                                                         (50.62%)
     6.770924946             34,642      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     6.770924946             10,701      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     6.770924946              1,173      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     6.770924946             12,488      LLC-loads                                                               (39.50%)
     6.770924946             11,535      LLC-load-misses                  #   92.37% of all LL-cache accesses    (39.50%)
     6.770924946         40,589,278      dTLB-loads                                                              (39.50%)
     6.770924946                207      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     6.770924946                379      iTLB-load-misses                                                        (39.48%)
     6.770924946         37,782,145      branch-instructions                                                     (49.36%)
     6.770924946             70,246      branch-load-misses                                                      (59.23%)
     6.770924946         43,625,478      cpu-cycles                                                              (59.97%)
     6.770924946        174,149,608      instructions                     #    3.99  insn per cycle              (59.97%)
     6.781045723         42,718,502      L1-dcache-loads                                                         (50.60%)
     6.781045723             34,506      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     6.781045723              9,384      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     6.781045723              1,506      l2_rqsts.demand_data_rd_miss                                            (58.61%)
     6.781045723             13,551      LLC-loads                                                               (39.53%)
     6.781045723             11,991      LLC-load-misses                  #   88.49% of all LL-cache accesses    (39.53%)
     6.781045723         43,969,067      dTLB-loads                                                              (39.53%)
     6.781045723                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     6.781045723                317      iTLB-load-misses                                                        (31.54%)
     6.781045723         38,882,891      branch-instructions                                                     (31.55%)
     6.781045723             71,790      branch-load-misses                                                      (31.56%)
     6.781045723         44,923,605      cpu-cycles                                                              (40.71%)
     6.781045723        180,162,463      instructions                     #    4.01  insn per cycle              (50.59%)
     6.791148277         41,635,877      L1-dcache-loads                                                         (57.56%)
     6.791148277             34,113      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.45%)
     6.791148277              9,851      l2_rqsts.demand_data_rd_hit                                             (77.34%)
     6.791148277              1,445      l2_rqsts.demand_data_rd_miss                                            (79.19%)
     6.791148277             12,525      LLC-loads                                                               (39.60%)
     6.791148277             11,365      LLC-load-misses                  #   90.74% of all LL-cache accesses    (32.58%)
     6.791148277         41,076,581      dTLB-loads                                                              (22.70%)
     6.791148277                 46      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.81%)
     6.791148277                329      iTLB-load-misses                                                        (10.93%)
     6.791148277         36,755,326      branch-instructions                                                     (20.83%)
     6.791148277             68,190      branch-load-misses                                                      (30.73%)
     6.791148277         42,737,844      cpu-cycles                                                              (40.62%)
     6.791148277        171,808,756      instructions                     #    4.02  insn per cycle              (50.51%)
     6.801276916         42,138,180      L1-dcache-loads                                                         (78.92%)
     6.801276916             33,493      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.91%)
     6.801276916              9,418      l2_rqsts.demand_data_rd_hit                                             (73.27%)
     6.801276916              1,540      l2_rqsts.demand_data_rd_miss                                            (63.41%)
     6.801276916             11,466      LLC-loads                                                               (14.10%)
     6.801276916             11,731      LLC-load-misses                  #  102.31% of all LL-cache accesses    (11.25%)
     6.801276916         43,883,209      dTLB-loads                                                              (16.83%)
     6.801276916                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.68%)
     6.801276916                355      iTLB-load-misses                                                        (36.54%)
     6.801276916         40,062,639      branch-instructions                                                     (46.39%)
     6.801276916             73,090      branch-load-misses                                                      (56.25%)
     6.801276916         45,202,745      cpu-cycles                                                              (66.11%)
     6.801276916        179,760,090      instructions                     #    3.98  insn per cycle              (75.98%)
     6.811423546         43,276,398      L1-dcache-loads                                                         (64.75%)
     6.811423546             34,823      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.89%)
     6.811423546              9,853      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     6.811423546              1,259      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     6.811423546             13,436      LLC-loads                                                               (25.34%)
     6.811423546             12,376      LLC-load-misses                  #   92.11% of all LL-cache accesses    (35.20%)
     6.811423546         43,940,002      dTLB-loads                                                              (39.47%)
     6.811423546                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     6.811423546                438      iTLB-load-misses                                                        (39.47%)
     6.811423546         39,471,804      branch-instructions                                                     (49.34%)
     6.811423546             73,318      branch-load-misses                                                      (59.20%)
     6.811423546         45,261,054      cpu-cycles                                                              (69.07%)
     6.811423546        181,830,044      instructions                     #    4.02  insn per cycle              (74.70%)
     6.821546856         43,656,023      L1-dcache-loads                                                         (50.62%)
     6.821546856             33,840      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     6.821546856              9,662      l2_rqsts.demand_data_rd_hit                                             (50.66%)
     6.821546856              1,587      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     6.821546856             12,288      LLC-loads                                                               (39.50%)
     6.821546856             11,111      LLC-load-misses                  #   90.42% of all LL-cache accesses    (39.50%)
     6.821546856         41,605,601      dTLB-loads                                                              (39.47%)
     6.821546856                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     6.821546856                339      iTLB-load-misses                                                        (39.50%)
     6.821546856         39,505,922      branch-instructions                                                     (46.37%)
     6.821546856             72,643      branch-load-misses                                                      (46.38%)
     6.821546856         44,945,708      cpu-cycles                                                              (46.39%)
     6.821546856        181,386,074      instructions                     #    4.04  insn per cycle              (50.64%)
     6.831681866         42,936,659      L1-dcache-loads                                                         (50.70%)
     6.831681866             35,111      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.36%)
     6.831681866             10,036      l2_rqsts.demand_data_rd_hit                                             (62.21%)
     6.831681866              1,271      l2_rqsts.demand_data_rd_miss                                            (72.07%)
     6.831681866             12,078      LLC-loads                                                               (39.45%)
     6.831681866             11,426      LLC-load-misses                  #   94.60% of all LL-cache accesses    (39.44%)
     6.831681866         41,784,301      dTLB-loads                                                              (37.82%)
     6.831681866                143      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.97%)
     6.831681866                535      iTLB-load-misses                                                        (18.11%)
     6.831681866         37,706,220      branch-instructions                                                     (21.12%)
     6.831681866             70,511      branch-load-misses                                                      (30.98%)
     6.831681866         44,511,784      cpu-cycles                                                              (40.84%)
     6.831681866        179,201,849      instructions                     #    4.03  insn per cycle              (50.70%)
     6.841826103         42,118,396      L1-dcache-loads                                                         (70.75%)
     6.841826103             33,881      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.92%)
     6.841826103              9,780      l2_rqsts.demand_data_rd_hit                                             (78.93%)
     6.841826103              1,316      l2_rqsts.demand_data_rd_miss                                            (78.61%)
     6.841826103             12,159      LLC-loads                                                               (29.29%)
     6.841826103             11,027      LLC-load-misses                  #   90.69% of all LL-cache accesses    (19.44%)
     6.841826103         42,551,612      dTLB-loads                                                              (11.23%)
     6.841826103                104      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.49%)
     6.841826103                318      iTLB-load-misses                                                        (21.34%)
     6.841826103         37,000,794      branch-instructions                                                     (31.19%)
     6.841826103             68,721      branch-load-misses                                                      (41.05%)
     6.841826103         43,560,356      cpu-cycles                                                              (50.91%)
     6.841826103        176,341,186      instructions                     #    4.05  insn per cycle              (60.77%)
#           time             counts unit events
     6.851949152         41,339,864      L1-dcache-loads                                                         (79.03%)
     6.851949152             33,636      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.04%)
     6.851949152              9,686      l2_rqsts.demand_data_rd_hit                                             (60.17%)
     6.851949152              1,515      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     6.851949152             13,861      LLC-loads                                                               (11.11%)
     6.851949152             14,138      LLC-load-misses                  #  102.00% of all LL-cache accesses    (20.04%)
     6.851949152         43,726,129      dTLB-loads                                                              (29.90%)
     6.851949152                184      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     6.851949152                394      iTLB-load-misses                                                        (39.52%)
     6.851949152         38,606,321      branch-instructions                                                     (49.39%)
     6.851949152             70,799      branch-load-misses                                                      (59.28%)
     6.851949152         43,966,518      cpu-cycles                                                              (69.15%)
     6.851949152        174,774,444      instructions                     #    3.98  insn per cycle              (79.02%)
     6.862059415         43,697,011      L1-dcache-loads                                                         (51.45%)
     6.862059415             35,006      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
     6.862059415             10,046      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     6.862059415              1,714      l2_rqsts.demand_data_rd_miss                                            (50.51%)
     6.862059415             13,625      LLC-loads                                                               (38.60%)
     6.862059415             12,041      LLC-load-misses                  #   88.37% of all LL-cache accesses    (39.55%)
     6.862059415         42,868,281      dTLB-loads                                                              (39.54%)
     6.862059415                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
     6.862059415                338      iTLB-load-misses                                                        (39.59%)
     6.862059415         39,861,752      branch-instructions                                                     (49.49%)
     6.862059415             73,138      branch-load-misses                                                      (59.40%)
     6.862059415         45,296,064      cpu-cycles                                                              (61.43%)
     6.862059415        182,421,901      instructions                     #    4.03  insn per cycle              (61.44%)
     6.872156385         41,531,850      L1-dcache-loads                                                         (50.53%)
     6.872156385             33,500      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     6.872156385              9,204      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     6.872156385              1,544      l2_rqsts.demand_data_rd_miss                                            (57.30%)
     6.872156385             12,500      LLC-loads                                                               (39.53%)
     6.872156385             12,100      LLC-load-misses                  #   96.80% of all LL-cache accesses    (39.53%)
     6.872156385         43,176,372      dTLB-loads                                                              (39.50%)
     6.872156385                187      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     6.872156385                438      iTLB-load-misses                                                        (32.84%)
     6.872156385         38,855,257      branch-instructions                                                     (32.86%)
     6.872156385             71,850      branch-load-misses                                                      (32.87%)
     6.872156385         44,773,805      cpu-cycles                                                              (40.73%)
     6.872156385        176,911,759      instructions                     #    3.95  insn per cycle              (50.61%)
     6.882309986         43,582,317      L1-dcache-loads                                                         (56.09%)
     6.882309986             35,033      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.91%)
     6.882309986             10,042      l2_rqsts.demand_data_rd_hit                                             (75.76%)
     6.882309986              1,216      l2_rqsts.demand_data_rd_miss                                            (78.93%)
     6.882309986             12,794      LLC-loads                                                               (39.47%)
     6.882309986             11,499      LLC-load-misses                  #   89.88% of all LL-cache accesses    (34.15%)
     6.882309986         40,658,171      dTLB-loads                                                              (24.29%)
     6.882309986                 69      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.44%)
     6.882309986                302      iTLB-load-misses                                                        (11.23%)
     6.882309986         39,137,733      branch-instructions                                                     (21.08%)
     6.882309986             72,694      branch-load-misses                                                      (30.95%)
     6.882309986         45,051,947      cpu-cycles                                                              (40.81%)
     6.882309986        181,406,274      instructions                     #    4.03  insn per cycle              (50.67%)
     6.892454449         42,407,270      L1-dcache-loads                                                         (78.93%)
     6.892454449             34,224      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.93%)
     6.892454449              9,978      l2_rqsts.demand_data_rd_hit                                             (74.93%)
     6.892454449              1,355      l2_rqsts.demand_data_rd_miss                                            (65.08%)
     6.892454449             11,955      LLC-loads                                                               (15.75%)
     6.892454449             10,957      LLC-load-misses                  #   91.65% of all LL-cache accesses    (11.22%)
     6.892454449         41,035,646      dTLB-loads                                                              (15.16%)
     6.892454449                 67      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.02%)
     6.892454449                318      iTLB-load-misses                                                        (34.88%)
     6.892454449         38,642,508      branch-instructions                                                     (44.74%)
     6.892454449             71,402      branch-load-misses                                                      (54.60%)
     6.892454449         44,473,172      cpu-cycles                                                              (64.46%)
     6.892454449        177,867,326      instructions                     #    4.00  insn per cycle              (74.33%)
     6.902585758         41,957,615      L1-dcache-loads                                                         (66.37%)
     6.902585758             33,595      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.52%)
     6.902585758              9,839      l2_rqsts.demand_data_rd_hit                                             (50.66%)
     6.902585758              1,225      l2_rqsts.demand_data_rd_miss                                            (50.66%)
     6.902585758             13,198      LLC-loads                                                               (23.71%)
     6.902585758             11,788      LLC-load-misses                  #   89.32% of all LL-cache accesses    (33.58%)
     6.902585758         42,889,065      dTLB-loads                                                              (39.48%)
     6.902585758                174      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     6.902585758                311      iTLB-load-misses                                                        (39.48%)
     6.902585758         38,836,455      branch-instructions                                                     (49.35%)
     6.902585758             72,097      branch-load-misses                                                      (59.21%)
     6.902585758         44,322,233      cpu-cycles                                                              (69.08%)
     6.902585758        177,127,231      instructions                     #    4.00  insn per cycle              (76.33%)
     6.912712734         42,371,776      L1-dcache-loads                                                         (50.63%)
     6.912712734             35,375      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     6.912712734              9,988      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     6.912712734              1,558      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     6.912712734             12,738      LLC-loads                                                               (39.50%)
     6.912712734             11,586      LLC-load-misses                  #   90.96% of all LL-cache accesses    (39.50%)
     6.912712734         43,419,906      dTLB-loads                                                              (39.51%)
     6.912712734                 58      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     6.912712734                356      iTLB-load-misses                                                        (39.51%)
     6.912712734         39,255,435      branch-instructions                                                     (47.98%)
     6.912712734             72,343      branch-load-misses                                                      (47.99%)
     6.912712734         44,898,109      cpu-cycles                                                              (48.00%)
     6.912712734        179,311,488      instructions                     #    3.99  insn per cycle              (50.63%)
     6.922836824         41,301,704      L1-dcache-loads                                                         (50.63%)
     6.922836824             33,165      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.83%)
     6.922836824              9,787      l2_rqsts.demand_data_rd_hit                                             (60.70%)
     6.922836824              1,506      l2_rqsts.demand_data_rd_miss                                            (70.58%)
     6.922836824             12,511      LLC-loads                                                               (39.50%)
     6.922836824             11,361      LLC-load-misses                  #   90.81% of all LL-cache accesses    (39.51%)
     6.922836824         42,249,857      dTLB-loads                                                              (39.32%)
     6.922836824                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.45%)
     6.922836824                336      iTLB-load-misses                                                        (19.59%)
     6.922836824         38,741,747      branch-instructions                                                     (21.00%)
     6.922836824             69,572      branch-load-misses                                                      (30.87%)
     6.922836824         43,280,598      cpu-cycles                                                              (40.75%)
     6.922836824        173,629,842      instructions                     #    4.01  insn per cycle              (50.63%)
     6.932953568         42,603,542      L1-dcache-loads                                                         (69.43%)
     6.932953568             33,715      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.08%)
     6.932953568              9,765      l2_rqsts.demand_data_rd_hit                                             (79.09%)
     6.932953568              1,424      l2_rqsts.demand_data_rd_miss                                            (79.09%)
     6.932953568             12,917      LLC-loads                                                               (30.60%)
     6.932953568             11,917      LLC-load-misses                  #   92.26% of all LL-cache accesses    (20.73%)
     6.932953568         39,821,958      dTLB-loads                                                              (11.04%)
     6.932953568                 45      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.04%)
     6.932953568                356      iTLB-load-misses                                                        (19.93%)
     6.932953568         39,433,836      branch-instructions                                                     (29.80%)
     6.932953568             72,562      branch-load-misses                                                      (39.68%)
     6.932953568         44,903,274      cpu-cycles                                                              (49.56%)
     6.932953568        180,539,464      instructions                     #    4.02  insn per cycle              (59.44%)
     6.943114465         43,491,957      L1-dcache-loads                                                         (78.74%)
     6.943114465             34,330      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.39%)
     6.943114465             10,093      l2_rqsts.demand_data_rd_hit                                             (61.57%)
     6.943114465              1,324      l2_rqsts.demand_data_rd_miss                                            (51.73%)
     6.943114465             12,096      LLC-loads                                                               (11.43%)
     6.943114465             11,840      LLC-load-misses                  #   97.88% of all LL-cache accesses    (18.72%)
     6.943114465         42,691,091      dTLB-loads                                                              (28.56%)
     6.943114465                109      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.39%)
     6.943114465                398      iTLB-load-misses                                                        (39.37%)
     6.943114465         39,524,468      branch-instructions                                                     (49.21%)
     6.943114465             73,767      branch-load-misses                                                      (59.06%)
     6.943114465         45,241,077      cpu-cycles                                                              (68.91%)
     6.943114465        182,395,567      instructions                     #    4.03  insn per cycle              (78.75%)
     6.953226377         42,461,645      L1-dcache-loads                                                         (53.05%)
     6.953226377             34,661      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
     6.953226377              9,465      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     6.953226377              1,285      l2_rqsts.demand_data_rd_miss                                            (50.56%)
     6.953226377             12,430      LLC-loads                                                               (37.01%)
     6.953226377             11,484      LLC-load-misses                  #   92.39% of all LL-cache accesses    (39.56%)
     6.953226377         41,767,189      dTLB-loads                                                              (39.56%)
     6.953226377                 42      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     6.953226377                364      iTLB-load-misses                                                        (39.54%)
     6.953226377         38,515,727      branch-instructions                                                     (49.44%)
     6.953226377             71,590      branch-load-misses                                                      (59.32%)
     6.953226377         44,557,253      cpu-cycles                                                              (63.02%)
     6.953226377        178,043,055      instructions                     #    4.00  insn per cycle              (63.03%)
     6.963335556         43,291,061      L1-dcache-loads                                                         (50.53%)
     6.963335556             33,936      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.53%)
     6.963335556             10,233      l2_rqsts.demand_data_rd_hit                                             (50.53%)
     6.963335556              1,266      l2_rqsts.demand_data_rd_miss                                            (55.74%)
     6.963335556             12,489      LLC-loads                                                               (39.58%)
     6.963335556             11,503      LLC-load-misses                  #   92.11% of all LL-cache accesses    (39.58%)
     6.963335556         42,958,720      dTLB-loads                                                              (39.58%)
     6.963335556                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     6.963335556                426      iTLB-load-misses                                                        (34.43%)
     6.963335556         39,464,269      branch-instructions                                                     (34.44%)
     6.963335556             73,380      branch-load-misses                                                      (34.45%)
     6.963335556         45,033,182      cpu-cycles                                                              (40.64%)
     6.963335556        181,666,417      instructions                     #    4.03  insn per cycle              (50.53%)
     6.973430917         41,337,174      L1-dcache-loads                                                         (54.73%)
     6.973430917             33,664      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.62%)
     6.973430917              9,461      l2_rqsts.demand_data_rd_hit                                             (74.53%)
     6.973430917              1,285      l2_rqsts.demand_data_rd_miss                                            (79.25%)
     6.973430917             12,239      LLC-loads                                                               (39.62%)
     6.973430917             11,289      LLC-load-misses                  #   92.24% of all LL-cache accesses    (35.40%)
     6.973430917         43,593,193      dTLB-loads                                                              (25.51%)
     6.973430917                 64      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.61%)
     6.973430917                312      iTLB-load-misses                                                        (10.87%)
     6.973430917         37,636,890      branch-instructions                                                     (20.78%)
     6.973430917             69,538      branch-load-misses                                                      (30.68%)
     6.973430917         43,611,975      cpu-cycles                                                              (40.58%)
     6.973430917        173,081,553      instructions                     #    3.97  insn per cycle              (50.49%)
     6.983550793         42,674,963      L1-dcache-loads                                                         (79.01%)
     6.983550793             33,643      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.99%)
     6.983550793              9,564      l2_rqsts.demand_data_rd_hit                                             (76.03%)
     6.983550793              1,307      l2_rqsts.demand_data_rd_miss                                            (66.18%)
     6.983550793             12,433      LLC-loads                                                               (16.87%)
     6.983550793             10,582      LLC-load-misses                  #   85.11% of all LL-cache accesses    (11.29%)
     6.983550793         44,058,504      dTLB-loads                                                              (14.04%)
     6.983550793                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.89%)
     6.983550793                367      iTLB-load-misses                                                        (33.74%)
     6.983550793         39,505,214      branch-instructions                                                     (43.59%)
     6.983550793             73,305      branch-load-misses                                                      (53.44%)
     6.983550793         45,222,582      cpu-cycles                                                              (63.37%)
     6.983550793        180,275,195      instructions                     #    3.99  insn per cycle              (73.15%)
     6.993678337         43,085,534      L1-dcache-loads                                                         (67.35%)
     6.993678337             33,913      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.51%)
     6.993678337              9,586      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     6.993678337              1,392      l2_rqsts.demand_data_rd_miss                                            (50.56%)
     6.993678337             13,338      LLC-loads                                                               (22.64%)
     6.993678337             11,971      LLC-load-misses                  #   89.75% of all LL-cache accesses    (32.47%)
     6.993678337         43,829,112      dTLB-loads                                                              (39.58%)
     6.993678337                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     6.993678337                350      iTLB-load-misses                                                        (39.60%)
     6.993678337         39,500,216      branch-instructions                                                     (49.50%)
     6.993678337             73,033      branch-load-misses                                                      (59.41%)
     6.993678337         44,990,987      cpu-cycles                                                              (69.30%)
     6.993678337        180,321,838      instructions                     #    4.01  insn per cycle              (77.47%)
     7.003770187         42,569,423      L1-dcache-loads                                                         (50.46%)
     7.003770187             34,305      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     7.003770187              9,703      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     7.003770187              1,093      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     7.003770187             12,315      LLC-loads                                                               (39.63%)
     7.003770187             10,930      LLC-load-misses                  #   88.75% of all LL-cache accesses    (39.63%)
     7.003770187         40,864,226      dTLB-loads                                                              (39.62%)
     7.003770187                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     7.003770187                307      iTLB-load-misses                                                        (39.62%)
     7.003770187         37,594,871      branch-instructions                                                     (48.71%)
     7.003770187             69,376      branch-load-misses                                                      (48.72%)
     7.003770187         43,025,205      cpu-cycles                                                              (48.73%)
     7.003770187        172,776,939      instructions                     #    4.02  insn per cycle              (50.47%)
     7.013868716         42,048,220      L1-dcache-loads                                                         (50.48%)
     7.013868716             34,336      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     7.013868716              9,960      l2_rqsts.demand_data_rd_hit                                             (60.29%)
     7.013868716              1,290      l2_rqsts.demand_data_rd_miss                                            (70.19%)
     7.013868716             12,439      LLC-loads                                                               (39.63%)
     7.013868716             11,830      LLC-load-misses                  #   95.10% of all LL-cache accesses    (39.63%)
     7.013868716         43,218,512      dTLB-loads                                                              (39.63%)
     7.013868716                107      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.84%)
     7.013868716                351      iTLB-load-misses                                                        (19.94%)
     7.013868716         38,156,894      branch-instructions                                                     (20.76%)
     7.013868716             72,072      branch-load-misses                                                      (30.66%)
     7.013868716         44,630,102      cpu-cycles                                                              (40.57%)
     7.013868716        177,497,137      instructions                     #    3.98  insn per cycle              (50.48%)
     7.023964273         42,644,239      L1-dcache-loads                                                         (69.26%)
     7.023964273             33,866      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.16%)
     7.023964273              9,818      l2_rqsts.demand_data_rd_hit                                             (79.24%)
     7.023964273              1,196      l2_rqsts.demand_data_rd_miss                                            (79.24%)
     7.023964273             12,828      LLC-loads                                                               (30.77%)
     7.023964273             11,201      LLC-load-misses                  #   87.32% of all LL-cache accesses    (20.87%)
     7.023964273         41,164,578      dTLB-loads                                                              (10.98%)
     7.023964273                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.88%)
     7.023964273                421      iTLB-load-misses                                                        (19.69%)
     7.023964273         38,134,944      branch-instructions                                                     (29.57%)
     7.023964273             71,310      branch-load-misses                                                      (39.48%)
     7.023964273         44,204,216      cpu-cycles                                                              (49.37%)
     7.023964273        178,139,922      instructions                     #    4.03  insn per cycle              (59.27%)
     7.034069423         43,010,665      L1-dcache-loads                                                         (79.17%)
     7.034069423             34,271      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.35%)
     7.034069423             10,001      l2_rqsts.demand_data_rd_hit                                             (61.46%)
     7.034069423              1,525      l2_rqsts.demand_data_rd_miss                                            (51.57%)
     7.034069423             13,469      LLC-loads                                                               (10.96%)
     7.034069423             13,713      LLC-load-misses                  #  101.81% of all LL-cache accesses    (18.73%)
     7.034069423         44,226,602      dTLB-loads                                                              (28.61%)
     7.034069423                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.49%)
     7.034069423                366      iTLB-load-misses                                                        (39.58%)
     7.034069423         39,756,259      branch-instructions                                                     (49.48%)
     7.034069423             72,619      branch-load-misses                                                      (59.37%)
     7.034069423         44,935,223      cpu-cycles                                                              (69.27%)
     7.034069423        181,004,449      instructions                     #    4.03  insn per cycle              (79.16%)
     7.044210565         43,070,305      L1-dcache-loads                                                         (52.75%)
     7.044210565             34,587      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.69%)
     7.044210565             10,178      l2_rqsts.demand_data_rd_hit                                             (50.69%)
     7.044210565                954      l2_rqsts.demand_data_rd_miss                                            (50.69%)
     7.044210565             12,804      LLC-loads                                                               (37.34%)
     7.044210565             11,964      LLC-load-misses                  #   93.44% of all LL-cache accesses    (39.45%)
     7.044210565         42,818,010      dTLB-loads                                                              (39.45%)
     7.044210565                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     7.044210565                372      iTLB-load-misses                                                        (39.45%)
     7.044210565         39,247,302      branch-instructions                                                     (49.31%)
     7.044210565             72,872      branch-load-misses                                                      (59.17%)
     7.044210565         44,875,030      cpu-cycles                                                              (62.69%)
     7.044210565        180,344,725      instructions                     #    4.02  insn per cycle              (62.70%)
     7.054306956         42,057,233      L1-dcache-loads                                                         (50.56%)
     7.054306956             33,149      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     7.054306956              9,308      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     7.054306956              1,377      l2_rqsts.demand_data_rd_miss                                            (55.85%)
     7.054306956             12,598      LLC-loads                                                               (39.55%)
     7.054306956             12,064      LLC-load-misses                  #   95.76% of all LL-cache accesses    (39.55%)
     7.054306956         43,345,529      dTLB-loads                                                              (39.55%)
     7.054306956                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     7.054306956                370      iTLB-load-misses                                                        (34.30%)
     7.054306956         39,193,558      branch-instructions                                                     (34.31%)
     7.054306956             72,934      branch-load-misses                                                      (34.32%)
     7.054306956         44,843,273      cpu-cycles                                                              (40.69%)
     7.054306956        181,650,054      instructions                     #    4.05  insn per cycle              (50.57%)
     7.064447019         43,941,154      L1-dcache-loads                                                         (54.70%)
     7.064447019             34,909      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.57%)
     7.064447019             10,702      l2_rqsts.demand_data_rd_hit                                             (74.44%)
     7.064447019              1,244      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     7.064447019             12,940      LLC-loads                                                               (39.53%)
     7.064447019             11,526      LLC-load-misses                  #   89.07% of all LL-cache accesses    (35.46%)
     7.064447019         41,862,536      dTLB-loads                                                              (25.58%)
     7.064447019                 51      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.69%)
     7.064447019                423      iTLB-load-misses                                                        (11.09%)
     7.064447019         39,297,232      branch-instructions                                                     (20.96%)
     7.064447019             72,393      branch-load-misses                                                      (30.84%)
     7.064447019         45,051,304      cpu-cycles                                                              (40.72%)
     7.064447019        183,275,730      instructions                     #    4.07  insn per cycle              (50.60%)
     7.074544677         42,701,718      L1-dcache-loads                                                         (79.21%)
     7.074544677             33,208      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.22%)
     7.074544677              9,457      l2_rqsts.demand_data_rd_hit                                             (76.10%)
     7.074544677                999      l2_rqsts.demand_data_rd_miss                                            (66.20%)
     7.074544677             12,326      LLC-loads                                                               (16.70%)
     7.074544677             11,615      LLC-load-misses                  #   94.23% of all LL-cache accesses    (10.90%)
     7.074544677         41,701,221      dTLB-loads                                                              (13.97%)
     7.074544677                238      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.86%)
     7.074544677                314      iTLB-load-misses                                                        (33.75%)
     7.074544677         38,780,375      branch-instructions                                                     (43.65%)
     7.074544677             71,776      branch-load-misses                                                      (53.54%)
     7.074544677         44,286,064      cpu-cycles                                                              (63.44%)
     7.074544677        178,245,867      instructions                     #    4.02  insn per cycle              (73.34%)
     7.084674659         42,660,194      L1-dcache-loads                                                         (67.26%)
     7.084674659             33,374      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.40%)
     7.084674659              9,687      l2_rqsts.demand_data_rd_hit                                             (50.72%)
     7.084674659              1,080      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     7.084674659             12,506      LLC-loads                                                               (22.83%)
     7.084674659             11,752      LLC-load-misses                  #   93.97% of all LL-cache accesses    (32.69%)
     7.084674659         44,372,689      dTLB-loads                                                              (39.42%)
     7.084674659                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     7.084674659                329      iTLB-load-misses                                                        (39.49%)
     7.084674659         39,770,535      branch-instructions                                                     (49.36%)
     7.084674659             73,564      branch-load-misses                                                      (59.24%)
     7.084674659         44,855,692      cpu-cycles                                                              (69.11%)
     7.084674659        179,879,404      instructions                     #    4.01  insn per cycle              (77.21%)
     7.094818156         44,271,794      L1-dcache-loads                                                         (50.71%)
     7.094818156             34,992      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.71%)
     7.094818156              9,874      l2_rqsts.demand_data_rd_hit                                             (50.71%)
     7.094818156              1,236      l2_rqsts.demand_data_rd_miss                                            (50.70%)
     7.094818156             12,571      LLC-loads                                                               (39.44%)
     7.094818156             11,925      LLC-load-misses                  #   94.86% of all LL-cache accesses    (39.44%)
     7.094818156         44,043,442      dTLB-loads                                                              (39.43%)
     7.094818156                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.43%)
     7.094818156                355      iTLB-load-misses                                                        (39.44%)
     7.094818156         40,798,554      branch-instructions                                                     (48.93%)
     7.094818156             76,067      branch-load-misses                                                      (48.93%)
     7.094818156         46,246,810      cpu-cycles                                                              (48.94%)
     7.094818156        186,533,149      instructions                     #    4.03  insn per cycle              (50.71%)
     7.104947170         43,870,336      L1-dcache-loads                                                         (50.64%)
     7.104947170             34,743      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     7.104947170             10,248      l2_rqsts.demand_data_rd_hit                                             (59.64%)
     7.104947170              1,068      l2_rqsts.demand_data_rd_miss                                            (69.51%)
     7.104947170             13,162      LLC-loads                                                               (39.49%)
     7.104947170             11,846      LLC-load-misses                  #   90.00% of all LL-cache accesses    (39.49%)
     7.104947170         44,220,185      dTLB-loads                                                              (39.49%)
     7.104947170                288      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.51%)
     7.104947170                382      iTLB-load-misses                                                        (20.65%)
     7.104947170         40,315,256      branch-instructions                                                     (21.02%)
     7.104947170             74,542      branch-load-misses                                                      (30.89%)
     7.104947170         45,801,500      cpu-cycles                                                              (40.77%)
     7.104947170        185,047,176      instructions                     #    4.04  insn per cycle              (50.64%)
#           time             counts unit events
     7.115081400         43,979,591      L1-dcache-loads                                                         (68.23%)
     7.115081400             34,541      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.08%)
     7.115081400             10,133      l2_rqsts.demand_data_rd_hit                                             (78.95%)
     7.115081400                910      l2_rqsts.demand_data_rd_miss                                            (78.95%)
     7.115081400             12,921      LLC-loads                                                               (31.80%)
     7.115081400             12,190      LLC-load-misses                  #   94.34% of all LL-cache accesses    (21.94%)
     7.115081400         43,275,809      dTLB-loads                                                              (12.09%)
     7.115081400                 35      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.20%)
     7.115081400                382      iTLB-load-misses                                                        (18.83%)
     7.115081400         40,822,706      branch-instructions                                                     (28.69%)
     7.115081400             75,379      branch-load-misses                                                      (38.55%)
     7.115081400         45,814,176      cpu-cycles                                                              (48.41%)
     7.115081400        184,756,673      instructions                     #    4.03  insn per cycle              (58.27%)
     7.125232377         44,445,893      L1-dcache-loads                                                         (78.81%)
     7.125232377             34,434      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (72.62%)
     7.125232377             10,400      l2_rqsts.demand_data_rd_hit                                             (62.78%)
     7.125232377              1,080      l2_rqsts.demand_data_rd_miss                                            (52.93%)
     7.125232377             13,026      LLC-loads                                                               (11.36%)
     7.125232377             11,968      LLC-load-misses                  #   91.88% of all LL-cache accesses    (17.50%)
     7.125232377         44,051,071      dTLB-loads                                                              (27.34%)
     7.125232377                 94      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.18%)
     7.125232377                360      iTLB-load-misses                                                        (39.40%)
     7.125232377         40,272,058      branch-instructions                                                     (49.25%)
     7.125232377             74,987      branch-load-misses                                                      (59.10%)
     7.125232377         45,882,501      cpu-cycles                                                              (68.96%)
     7.125232377        185,649,420      instructions                     #    4.05  insn per cycle              (78.81%)
     7.135358802         43,561,295      L1-dcache-loads                                                         (54.29%)
     7.135358802             34,053      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     7.135358802              9,721      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     7.135358802                989      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     7.135358802             12,468      LLC-loads                                                               (35.80%)
     7.135358802             11,931      LLC-load-misses                  #   95.69% of all LL-cache accesses    (39.50%)
     7.135358802         44,490,924      dTLB-loads                                                              (39.50%)
     7.135358802                 45      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     7.135358802                351      iTLB-load-misses                                                        (39.50%)
     7.135358802         39,847,687      branch-instructions                                                     (49.38%)
     7.135358802             73,855      branch-load-misses                                                      (59.26%)
     7.135358802         45,373,385      cpu-cycles                                                              (64.23%)
     7.135358802        183,218,035      instructions                     #    4.04  insn per cycle              (64.24%)
     7.145482026         42,969,396      L1-dcache-loads                                                         (50.60%)
     7.145482026             34,678      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     7.145482026             10,140      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     7.145482026              1,023      l2_rqsts.demand_data_rd_miss                                            (54.32%)
     7.145482026             12,717      LLC-loads                                                               (39.51%)
     7.145482026             12,023      LLC-load-misses                  #   94.54% of all LL-cache accesses    (39.51%)
     7.145482026         42,754,474      dTLB-loads                                                              (39.52%)
     7.145482026                194      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     7.145482026                443      iTLB-load-misses                                                        (35.83%)
     7.145482026         38,366,860      branch-instructions                                                     (35.84%)
     7.145482026             70,918      branch-load-misses                                                      (35.84%)
     7.145482026         44,219,774      cpu-cycles                                                              (40.75%)
     7.145482026        178,962,614      instructions                     #    4.05  insn per cycle              (50.62%)
     7.155607228         42,967,796      L1-dcache-loads                                                         (53.13%)
     7.155607228             34,133      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.99%)
     7.155607228              9,934      l2_rqsts.demand_data_rd_hit                                             (72.87%)
     7.155607228                999      l2_rqsts.demand_data_rd_miss                                            (79.03%)
     7.155607228             12,809      LLC-loads                                                               (39.52%)
     7.155607228             11,879      LLC-load-misses                  #   92.74% of all LL-cache accesses    (37.03%)
     7.155607228         43,689,261      dTLB-loads                                                              (27.16%)
     7.155607228                156      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.29%)
     7.155607228                351      iTLB-load-misses                                                        (11.10%)
     7.155607228         38,901,312      branch-instructions                                                     (20.98%)
     7.155607228             73,522      branch-load-misses                                                      (30.86%)
     7.155607228         44,728,192      cpu-cycles                                                              (40.74%)
     7.155607228        180,282,416      instructions                     #    4.03  insn per cycle              (50.61%)
     7.165733333         44,075,460      L1-dcache-loads                                                         (79.00%)
     7.165733333             34,589      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     7.165733333              9,974      l2_rqsts.demand_data_rd_hit                                             (77.75%)
     7.165733333                960      l2_rqsts.demand_data_rd_miss                                            (67.88%)
     7.165733333             12,634      LLC-loads                                                               (18.52%)
     7.165733333             11,698      LLC-load-misses                  #   92.59% of all LL-cache accesses    (11.14%)
     7.165733333         43,607,727      dTLB-loads                                                              (12.35%)
     7.165733333                 99      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.21%)
     7.165733333                358      iTLB-load-misses                                                        (32.08%)
     7.165733333         39,990,602      branch-instructions                                                     (41.95%)
     7.165733333             73,552      branch-load-misses                                                      (51.81%)
     7.165733333         45,624,528      cpu-cycles                                                              (61.69%)
     7.165733333        184,326,129      instructions                     #    4.04  insn per cycle              (71.56%)
     7.175837987         43,175,427      L1-dcache-loads                                                         (69.00%)
     7.175837987             34,623      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.20%)
     7.175837987             10,490      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     7.175837987              1,188      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     7.175837987             13,072      LLC-loads                                                               (21.00%)
     7.175837987             11,877      LLC-load-misses                  #   90.86% of all LL-cache accesses    (30.95%)
     7.175837987         42,808,582      dTLB-loads                                                              (39.54%)
     7.175837987                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     7.175837987                328      iTLB-load-misses                                                        (39.54%)
     7.175837987         38,975,337      branch-instructions                                                     (49.43%)
     7.175837987             72,187      branch-load-misses                                                      (59.31%)
     7.175837987         44,670,263      cpu-cycles                                                              (69.20%)
     7.175837987        180,066,954      instructions                     #    4.03  insn per cycle              (79.04%)
     7.185945342         42,279,099      L1-dcache-loads                                                         (50.48%)
     7.185945342             33,932      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     7.185945342             10,036      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     7.185945342              1,160      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     7.185945342             12,600      LLC-loads                                                               (39.62%)
     7.185945342             11,794      LLC-load-misses                  #   93.60% of all LL-cache accesses    (39.62%)
     7.185945342         43,276,246      dTLB-loads                                                              (39.62%)
     7.185945342                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     7.185945342                323      iTLB-load-misses                                                        (39.62%)
     7.185945342         38,994,108      branch-instructions                                                     (49.52%)
     7.185945342             72,157      branch-load-misses                                                      (50.42%)
     7.185945342         44,386,447      cpu-cycles                                                              (50.43%)
     7.185945342        178,100,694      instructions                     #    4.01  insn per cycle              (50.49%)
     7.196047738         42,928,697      L1-dcache-loads                                                         (50.50%)
     7.196047738             34,492      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.50%)
     7.196047738             10,203      l2_rqsts.demand_data_rd_hit                                             (58.54%)
     7.196047738                999      l2_rqsts.demand_data_rd_miss                                            (68.44%)
     7.196047738             12,370      LLC-loads                                                               (39.60%)
     7.196047738             11,571      LLC-load-misses                  #   93.54% of all LL-cache accesses    (39.61%)
     7.196047738         42,022,901      dTLB-loads                                                              (39.60%)
     7.196047738                123      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.58%)
     7.196047738                359      iTLB-load-misses                                                        (21.70%)
     7.196047738         37,520,458      branch-instructions                                                     (21.70%)
     7.196047738             70,208      branch-load-misses                                                      (30.71%)
     7.196047738         43,868,753      cpu-cycles                                                              (40.61%)
     7.196047738        177,978,486      instructions                     #    4.06  insn per cycle              (50.51%)
     7.206178425         42,559,747      L1-dcache-loads                                                         (67.25%)
     7.206178425             34,561      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (77.11%)
     7.206178425             11,790      l2_rqsts.demand_data_rd_hit                                             (78.96%)
     7.206178425              1,546      l2_rqsts.demand_data_rd_miss                                            (78.95%)
     7.206178425             13,770      LLC-loads                                                               (32.78%)
     7.206178425             12,843      LLC-load-misses                  #   93.27% of all LL-cache accesses    (22.92%)
     7.206178425         44,815,176      dTLB-loads                                                              (13.06%)
     7.206178425                134      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.19%)
     7.206178425                313      iTLB-load-misses                                                        (17.86%)
     7.206178425         37,995,248      branch-instructions                                                     (27.71%)
     7.206178425             77,106      branch-load-misses                                                      (37.57%)
     7.206178425         44,407,675      cpu-cycles                                                              (47.43%)
     7.206178425        177,262,667      instructions                     #    3.99  insn per cycle              (57.29%)
     7.216326243         44,395,976      L1-dcache-loads                                                         (78.84%)
     7.216326243             34,408      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.58%)
     7.216326243              9,853      l2_rqsts.demand_data_rd_hit                                             (63.73%)
     7.216326243                992      l2_rqsts.demand_data_rd_miss                                            (53.89%)
     7.216326243             12,399      LLC-loads                                                               (11.32%)
     7.216326243             11,602      LLC-load-misses                  #   93.57% of all LL-cache accesses    (16.53%)
     7.216326243         43,988,052      dTLB-loads                                                              (26.38%)
     7.216326243                124      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.22%)
     7.216326243                339      iTLB-load-misses                                                        (39.42%)
     7.216326243         40,670,248      branch-instructions                                                     (49.28%)
     7.216326243             75,837      branch-load-misses                                                      (59.14%)
     7.216326243         46,329,881      cpu-cycles                                                              (68.99%)
     7.216326243        186,551,580      instructions                     #    4.03  insn per cycle              (78.85%)
     7.226455298         44,654,653      L1-dcache-loads                                                         (55.23%)
     7.226455298             34,794      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     7.226455298              9,876      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     7.226455298                975      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     7.226455298             12,684      LLC-loads                                                               (34.85%)
     7.226455298             12,220      LLC-load-misses                  #   96.34% of all LL-cache accesses    (39.49%)
     7.226455298         44,590,400      dTLB-loads                                                              (39.49%)
     7.226455298                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     7.226455298                367      iTLB-load-misses                                                        (39.50%)
     7.226455298         40,767,823      branch-instructions                                                     (49.37%)
     7.226455298             75,736      branch-load-misses                                                      (59.24%)
     7.226455298         46,330,197      cpu-cycles                                                              (65.17%)
     7.226455298        186,941,598      instructions                     #    4.03  insn per cycle              (65.18%)
     7.236585037         43,595,537      L1-dcache-loads                                                         (50.65%)
     7.236585037             34,588      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     7.236585037             10,347      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     7.236585037                946      l2_rqsts.demand_data_rd_miss                                            (53.36%)
     7.236585037             12,542      LLC-loads                                                               (39.48%)
     7.236585037             11,605      LLC-load-misses                  #   92.53% of all LL-cache accesses    (39.47%)
     7.236585037         42,905,157      dTLB-loads                                                              (39.48%)
     7.236585037                157      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.43%)
     7.236585037                336      iTLB-load-misses                                                        (36.83%)
     7.236585037         39,264,505      branch-instructions                                                     (36.84%)
     7.236585037             72,914      branch-load-misses                                                      (36.85%)
     7.236585037         44,844,133      cpu-cycles                                                              (40.80%)
     7.236585037        181,286,720      instructions                     #    4.04  insn per cycle              (50.66%)
     7.246730318         41,998,910      L1-dcache-loads                                                         (51.99%)
     7.246730318             34,754      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (61.84%)
     7.246730318             10,178      l2_rqsts.demand_data_rd_hit                                             (71.70%)
     7.246730318              1,361      l2_rqsts.demand_data_rd_miss                                            (78.89%)
     7.246730318             12,402      LLC-loads                                                               (39.44%)
     7.246730318             11,589      LLC-load-misses                  #   93.44% of all LL-cache accesses    (38.19%)
     7.246730318         43,418,042      dTLB-loads                                                              (28.33%)
     7.246730318                 43      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.48%)
     7.246730318                292      iTLB-load-misses                                                        (11.27%)
     7.246730318         39,447,786      branch-instructions                                                     (21.12%)
     7.246730318             72,362      branch-load-misses                                                      (31.08%)
     7.246730318         43,579,073      cpu-cycles                                                              (40.85%)
     7.246730318        175,059,718      instructions                     #    4.02  insn per cycle              (50.71%)
     7.256868223         42,787,785      L1-dcache-loads                                                         (79.05%)
     7.256868223             33,497      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.90%)
     7.256868223              9,781      l2_rqsts.demand_data_rd_hit                                             (78.88%)
     7.256868223              1,348      l2_rqsts.demand_data_rd_miss                                            (69.14%)
     7.256868223             11,473      LLC-loads                                                               (19.70%)
     7.256868223             11,421      LLC-load-misses                  #   99.55% of all LL-cache accesses    (11.25%)
     7.256868223         43,050,365      dTLB-loads                                                              (11.26%)
     7.256868223                 90      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.98%)
     7.256868223                324      iTLB-load-misses                                                        (30.82%)
     7.256868223         38,632,776      branch-instructions                                                     (40.66%)
     7.256868223             72,485      branch-load-misses                                                      (50.52%)
     7.256868223         45,090,630      cpu-cycles                                                              (60.37%)
     7.256868223        179,540,476      instructions                     #    3.98  insn per cycle              (70.23%)
     7.267034604         41,975,148      L1-dcache-loads                                                         (70.59%)
     7.267034604             33,682      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (60.76%)
     7.267034604              9,860      l2_rqsts.demand_data_rd_hit                                             (50.94%)
     7.267034604              1,479      l2_rqsts.demand_data_rd_miss                                            (50.83%)
     7.267034604             12,798      LLC-loads                                                               (19.53%)
     7.267034604             12,051      LLC-load-misses                  #   94.16% of all LL-cache accesses    (29.36%)
     7.267034604         43,613,644      dTLB-loads                                                              (39.18%)
     7.267034604                190      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.34%)
     7.267034604                368      iTLB-load-misses                                                        (39.35%)
     7.267034604         39,077,875      branch-instructions                                                     (49.19%)
     7.267034604             72,818      branch-load-misses                                                      (59.03%)
     7.267034604         44,607,732      cpu-cycles                                                              (68.87%)
     7.267034604        177,299,531      instructions                     #    3.97  insn per cycle              (78.69%)
     7.277191187         43,945,630      L1-dcache-loads                                                         (50.77%)
     7.277191187             34,194      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.75%)
     7.277191187              9,882      l2_rqsts.demand_data_rd_hit                                             (50.75%)
     7.277191187              1,022      l2_rqsts.demand_data_rd_miss                                            (50.76%)
     7.277191187             12,417      LLC-loads                                                               (39.39%)
     7.277191187             11,716      LLC-load-misses                  #   94.35% of all LL-cache accesses    (39.40%)
     7.277191187         43,584,183      dTLB-loads                                                              (39.40%)
     7.277191187                144      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.40%)
     7.277191187                322      iTLB-load-misses                                                        (39.40%)
     7.277191187         40,132,079      branch-instructions                                                     (49.25%)
     7.277191187             74,620      branch-load-misses                                                      (52.57%)
     7.277191187         45,658,956      cpu-cycles                                                              (52.58%)
     7.277191187        183,604,002      instructions                     #    4.02  insn per cycle              (52.58%)
     7.287321317         43,193,031      L1-dcache-loads                                                         (50.66%)
     7.287321317             33,684      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
     7.287321317              9,939      l2_rqsts.demand_data_rd_hit                                             (55.93%)
     7.287321317              1,164      l2_rqsts.demand_data_rd_miss                                            (65.79%)
     7.287321317             11,858      LLC-loads                                                               (39.47%)
     7.287321317             11,469      LLC-load-misses                  #   96.72% of all LL-cache accesses    (39.46%)
     7.287321317         42,865,333      dTLB-loads                                                              (39.47%)
     7.287321317                207      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.24%)
     7.287321317                475      iTLB-load-misses                                                        (24.38%)
     7.287321317         38,702,086      branch-instructions                                                     (24.39%)
     7.287321317             72,273      branch-load-misses                                                      (30.94%)
     7.287321317         45,295,411      cpu-cycles                                                              (40.81%)
     7.287321317        180,349,440      instructions                     #    3.98  insn per cycle              (50.67%)
     7.297469635         43,687,575      L1-dcache-loads                                                         (64.43%)
     7.297469635             34,416      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.28%)
     7.297469635             10,019      l2_rqsts.demand_data_rd_hit                                             (78.87%)
     7.297469635                897      l2_rqsts.demand_data_rd_miss                                            (78.88%)
     7.297469635             12,424      LLC-loads                                                               (35.60%)
     7.297469635             11,673      LLC-load-misses                  #   93.96% of all LL-cache accesses    (25.75%)
     7.297469635         43,158,328      dTLB-loads                                                              (15.90%)
     7.297469635                 79      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.28%)
     7.297469635                344      iTLB-load-misses                                                        (15.07%)
     7.297469635         39,863,984      branch-instructions                                                     (24.92%)
     7.297469635             73,565      branch-load-misses                                                      (34.78%)
     7.297469635         45,387,611      cpu-cycles                                                              (44.63%)
     7.297469635        182,528,806      instructions                     #    4.02  insn per cycle              (54.48%)
     7.307588693         42,921,302      L1-dcache-loads                                                         (79.05%)
     7.307588693             34,257      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.37%)
     7.307588693              9,958      l2_rqsts.demand_data_rd_hit                                             (66.50%)
     7.307588693              1,216      l2_rqsts.demand_data_rd_miss                                            (56.62%)
     7.307588693             12,749      LLC-loads                                                               (11.08%)
     7.307588693             11,570      LLC-load-misses                  #   90.75% of all LL-cache accesses    (13.72%)
     7.307588693         42,371,806      dTLB-loads                                                              (23.59%)
     7.307588693                143      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.46%)
     7.307588693                321      iTLB-load-misses                                                        (39.53%)
     7.307588693         38,648,642      branch-instructions                                                     (49.41%)
     7.307588693             71,949      branch-load-misses                                                      (59.29%)
     7.307588693         44,572,778      cpu-cycles                                                              (69.17%)
     7.307588693        178,926,919      instructions                     #    4.01  insn per cycle              (79.05%)
     7.317711002         42,689,561      L1-dcache-loads                                                         (57.79%)
     7.317711002             34,101      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     7.317711002              9,988      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     7.317711002              1,239      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     7.317711002             12,668      LLC-loads                                                               (32.28%)
     7.317711002             12,062      LLC-load-misses                  #   95.22% of all LL-cache accesses    (39.52%)
     7.317711002         43,292,877      dTLB-loads                                                              (39.52%)
     7.317711002                278      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     7.317711002                344      iTLB-load-misses                                                        (39.52%)
     7.317711002         39,138,340      branch-instructions                                                     (49.39%)
     7.317711002             73,049      branch-load-misses                                                      (59.27%)
     7.317711002         44,824,165      cpu-cycles                                                              (67.75%)
     7.317711002        179,349,908      instructions                     #    4.00  insn per cycle              (67.76%)
     7.327854882         42,574,699      L1-dcache-loads                                                         (50.71%)
     7.327854882             34,127      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.70%)
     7.327854882              9,760      l2_rqsts.demand_data_rd_hit                                             (50.70%)
     7.327854882                948      l2_rqsts.demand_data_rd_miss                                            (50.73%)
     7.327854882             12,346      LLC-loads                                                               (39.44%)
     7.327854882             11,777      LLC-load-misses                  #   95.39% of all LL-cache accesses    (39.44%)
     7.327854882         44,028,135      dTLB-loads                                                              (39.41%)
     7.327854882                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
     7.327854882                395      iTLB-load-misses                                                        (39.42%)
     7.327854882         39,401,644      branch-instructions                                                     (39.49%)
     7.327854882             73,432      branch-load-misses                                                      (39.50%)
     7.327854882         45,214,997      cpu-cycles                                                              (40.90%)
     7.327854882        180,239,549      instructions                     #    3.99  insn per cycle              (50.75%)
     7.337960239         42,989,597      L1-dcache-loads                                                         (50.51%)
     7.337960239             34,647      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.42%)
     7.337960239             10,139      l2_rqsts.demand_data_rd_hit                                             (69.31%)
     7.337960239              1,283      l2_rqsts.demand_data_rd_miss                                            (79.16%)
     7.337960239             12,245      LLC-loads                                                               (39.59%)
     7.337960239             11,471      LLC-load-misses                  #   93.68% of all LL-cache accesses    (39.59%)
     7.337960239         41,487,975      dTLB-loads                                                              (30.74%)
     7.337960239                115      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.85%)
     7.337960239                392      iTLB-load-misses                                                        (10.95%)
     7.337960239         37,594,240      branch-instructions                                                     (20.78%)
     7.337960239             71,472      branch-load-misses                                                      (30.69%)
     7.337960239         44,197,205      cpu-cycles                                                              (40.59%)
     7.337960239        177,054,810      instructions                     #    4.01  insn per cycle              (50.49%)
     7.348113055         43,227,480      L1-dcache-loads                                                         (77.82%)
     7.348113055             34,511      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.80%)
     7.348113055              9,956      l2_rqsts.demand_data_rd_hit                                             (78.81%)
     7.348113055                983      l2_rqsts.demand_data_rd_miss                                            (71.45%)
     7.348113055             12,685      LLC-loads                                                               (22.21%)
     7.348113055             11,394      LLC-load-misses                  #   89.82% of all LL-cache accesses    (12.37%)
     7.348113055         39,632,413      dTLB-loads                                                              (11.36%)
     7.348113055                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.66%)
     7.348113055                350      iTLB-load-misses                                                        (28.51%)
     7.348113055         38,793,683      branch-instructions                                                     (38.35%)
     7.348113055             72,390      branch-load-misses                                                      (48.19%)
     7.348113055         44,526,126      cpu-cycles                                                              (58.03%)
     7.348113055        180,636,934      instructions                     #    4.06  insn per cycle              (67.88%)
     7.358238495         43,337,207      L1-dcache-loads                                                         (72.86%)
     7.358238495             34,563      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.99%)
     7.358238495             10,194      l2_rqsts.demand_data_rd_hit                                             (53.12%)
     7.358238495              1,244      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     7.358238495             12,889      LLC-loads                                                               (17.23%)
     7.358238495             11,665      LLC-load-misses                  #   90.50% of all LL-cache accesses    (27.10%)
     7.358238495         43,052,143      dTLB-loads                                                              (36.96%)
     7.358238495                149      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     7.358238495                318      iTLB-load-misses                                                        (39.51%)
     7.358238495         39,304,683      branch-instructions                                                     (49.39%)
     7.358238495             72,904      branch-load-misses                                                      (59.26%)
     7.358238495         44,888,075      cpu-cycles                                                              (69.15%)
     7.358238495        181,300,984      instructions                     #    4.04  insn per cycle              (79.02%)
     7.368354851         41,593,579      L1-dcache-loads                                                         (50.57%)
     7.368354851             35,025      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     7.368354851             10,423      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     7.368354851                866      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     7.368354851             12,406      LLC-loads                                                               (39.54%)
     7.368354851             11,493      LLC-load-misses                  #   92.64% of all LL-cache accesses    (39.55%)
     7.368354851         42,507,614      dTLB-loads                                                              (39.55%)
     7.368354851                222      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     7.368354851                333      iTLB-load-misses                                                        (39.57%)
     7.368354851         37,778,845      branch-instructions                                                     (49.43%)
     7.368354851             70,470      branch-load-misses                                                      (54.37%)
     7.368354851         43,197,374      cpu-cycles                                                              (54.39%)
     7.368354851        173,140,056      instructions                     #    4.01  insn per cycle              (54.39%)
#           time             counts unit events
     7.378485514         42,848,818      L1-dcache-loads                                                         (50.64%)
     7.378485514             34,524      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     7.378485514              9,983      l2_rqsts.demand_data_rd_hit                                             (54.33%)
     7.378485514              1,122      l2_rqsts.demand_data_rd_miss                                            (64.20%)
     7.378485514             12,752      LLC-loads                                                               (39.49%)
     7.378485514             11,751      LLC-load-misses                  #   92.15% of all LL-cache accesses    (39.49%)
     7.378485514         43,516,915      dTLB-loads                                                              (39.49%)
     7.378485514                217      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.81%)
     7.378485514                392      iTLB-load-misses                                                        (25.96%)
     7.378485514         39,160,467      branch-instructions                                                     (25.97%)
     7.378485514             73,111      branch-load-misses                                                      (30.91%)
     7.378485514         44,818,944      cpu-cycles                                                              (40.76%)
     7.378485514        179,713,819      instructions                     #    4.01  insn per cycle              (50.63%)
     7.388613078         43,679,361      L1-dcache-loads                                                         (63.09%)
     7.388613078             37,689      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (72.82%)
     7.388613078             11,772      l2_rqsts.demand_data_rd_hit                                             (79.00%)
     7.388613078              1,485      l2_rqsts.demand_data_rd_miss                                            (79.00%)
     7.388613078             12,772      LLC-loads                                                               (36.93%)
     7.388613078             11,694      LLC-load-misses                  #   91.56% of all LL-cache accesses    (27.20%)
     7.388613078         44,609,853      dTLB-loads                                                              (17.34%)
     7.388613078                 35      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.14%)
     7.388613078                347      iTLB-load-misses                                                        (13.53%)
     7.388613078         40,634,705      branch-instructions                                                     (23.40%)
     7.388613078             75,023      branch-load-misses                                                      (33.27%)
     7.388613078         45,887,487      cpu-cycles                                                              (43.13%)
     7.388613078        183,526,329      instructions                     #    4.00  insn per cycle              (53.02%)
     7.398743044         44,703,143      L1-dcache-loads                                                         (78.97%)
     7.398743044             34,537      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (77.81%)
     7.398743044             10,507      l2_rqsts.demand_data_rd_hit                                             (67.95%)
     7.398743044                876      l2_rqsts.demand_data_rd_miss                                            (58.08%)
     7.398743044             12,430      LLC-loads                                                               (11.17%)
     7.398743044             12,278      LLC-load-misses                  #   98.78% of all LL-cache accesses    (12.29%)
     7.398743044         44,787,054      dTLB-loads                                                              (22.15%)
     7.398743044                 90      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.02%)
     7.398743044                357      iTLB-load-misses                                                        (39.49%)
     7.398743044         40,819,344      branch-instructions                                                     (49.36%)
     7.398743044             75,739      branch-load-misses                                                      (59.23%)
     7.398743044         46,345,101      cpu-cycles                                                              (69.10%)
     7.398743044        187,539,694      instructions                     #    4.05  insn per cycle              (78.97%)
     7.408872177         44,038,134      L1-dcache-loads                                                         (59.34%)
     7.408872177             34,734      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     7.408872177             10,100      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     7.408872177              1,105      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     7.408872177             12,495      LLC-loads                                                               (30.75%)
     7.408872177             12,062      LLC-load-misses                  #   96.53% of all LL-cache accesses    (39.49%)
     7.408872177         43,684,330      dTLB-loads                                                              (39.49%)
     7.408872177                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     7.408872177                336      iTLB-load-misses                                                        (39.49%)
     7.408872177         40,110,547      branch-instructions                                                     (49.36%)
     7.408872177             74,533      branch-load-misses                                                      (59.24%)
     7.408872177         45,639,644      cpu-cycles                                                              (69.11%)
     7.408872177        184,022,576      instructions                     #    4.03  insn per cycle              (69.28%)
     7.419002605         43,664,566      L1-dcache-loads                                                         (50.64%)
     7.419002605             34,697      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     7.419002605              9,997      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     7.419002605                935      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     7.419002605             12,921      LLC-loads                                                               (39.49%)
     7.419002605             12,242      LLC-load-misses                  #   94.74% of all LL-cache accesses    (39.48%)
     7.419002605         43,161,954      dTLB-loads                                                              (39.49%)
     7.419002605                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     7.419002605                336      iTLB-load-misses                                                        (39.48%)
     7.419002605         39,937,017      branch-instructions                                                     (40.94%)
     7.419002605             74,418      branch-load-misses                                                      (40.94%)
     7.419002605         45,558,874      cpu-cycles                                                              (40.95%)
     7.419002605        182,981,583      instructions                     #    4.02  insn per cycle              (50.66%)
     7.429126953         42,919,463      L1-dcache-loads                                                         (50.63%)
     7.429126953             33,509      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.85%)
     7.429126953              9,631      l2_rqsts.demand_data_rd_hit                                             (67.72%)
     7.429126953              1,284      l2_rqsts.demand_data_rd_miss                                            (77.60%)
     7.429126953             12,434      LLC-loads                                                               (39.50%)
     7.429126953             11,888      LLC-load-misses                  #   95.61% of all LL-cache accesses    (39.51%)
     7.429126953         43,427,187      dTLB-loads                                                              (32.30%)
     7.429126953                102      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.43%)
     7.429126953                342      iTLB-load-misses                                                        (12.56%)
     7.429126953         38,980,833      branch-instructions                                                     (20.99%)
     7.429126953             73,638      branch-load-misses                                                      (30.87%)
     7.429126953         45,531,589      cpu-cycles                                                              (40.74%)
     7.429126953        182,276,794      instructions                     #    4.00  insn per cycle              (50.62%)
     7.439257806         43,418,097      L1-dcache-loads                                                         (76.39%)
     7.439257806             34,494      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.98%)
     7.439257806              9,883      l2_rqsts.demand_data_rd_hit                                             (79.02%)
     7.439257806              1,299      l2_rqsts.demand_data_rd_miss                                            (73.03%)
     7.439257806             13,529      LLC-loads                                                               (23.64%)
     7.439257806             12,237      LLC-load-misses                  #   90.45% of all LL-cache accesses    (13.83%)
     7.439257806         43,796,776      dTLB-loads                                                              (11.13%)
     7.439257806                410      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.07%)
     7.439257806                419      iTLB-load-misses                                                        (26.93%)
     7.439257806         39,501,071      branch-instructions                                                     (36.80%)
     7.439257806             73,588      branch-load-misses                                                      (46.66%)
     7.439257806         45,280,719      cpu-cycles                                                              (56.52%)
     7.439257806        181,924,089      instructions                     #    4.02  insn per cycle              (66.39%)
     7.449376986         43,305,188      L1-dcache-loads                                                         (74.27%)
     7.449376986             34,262      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.40%)
     7.449376986             10,213      l2_rqsts.demand_data_rd_hit                                             (54.52%)
     7.449376986              1,079      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     7.449376986             12,710      LLC-loads                                                               (15.81%)
     7.449376986             12,008      LLC-load-misses                  #   94.48% of all LL-cache accesses    (25.68%)
     7.449376986         43,699,332      dTLB-loads                                                              (35.56%)
     7.449376986                311      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     7.449376986                298      iTLB-load-misses                                                        (39.53%)
     7.449376986         40,019,021      branch-instructions                                                     (49.41%)
     7.449376986             73,715      branch-load-misses                                                      (59.30%)
     7.449376986         45,195,735      cpu-cycles                                                              (69.18%)
     7.449376986        181,958,253      instructions                     #    4.03  insn per cycle              (79.06%)
     7.459512380         43,551,735      L1-dcache-loads                                                         (50.67%)
     7.459512380             34,601      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     7.459512380             10,323      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     7.459512380              1,194      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     7.459512380             12,887      LLC-loads                                                               (39.47%)
     7.459512380             12,052      LLC-load-misses                  #   93.52% of all LL-cache accesses    (39.47%)
     7.459512380         42,915,639      dTLB-loads                                                              (39.47%)
     7.459512380                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     7.459512380                377      iTLB-load-misses                                                        (39.47%)
     7.459512380         39,281,617      branch-instructions                                                     (49.33%)
     7.459512380             73,487      branch-load-misses                                                      (55.82%)
     7.459512380         45,169,218      cpu-cycles                                                              (55.83%)
     7.459512380        180,949,328      instructions                     #    4.01  insn per cycle              (55.83%)
     7.469603216         43,151,556      L1-dcache-loads                                                         (50.45%)
     7.469603216             33,926      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.45%)
     7.469603216              9,672      l2_rqsts.demand_data_rd_hit                                             (52.99%)
     7.469603216                963      l2_rqsts.demand_data_rd_miss                                            (62.89%)
     7.469603216             12,486      LLC-loads                                                               (39.64%)
     7.469603216             11,643      LLC-load-misses                  #   93.25% of all LL-cache accesses    (39.64%)
     7.469603216         43,324,877      dTLB-loads                                                              (39.64%)
     7.469603216                 99      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.13%)
     7.469603216                337      iTLB-load-misses                                                        (27.23%)
     7.469603216         38,313,306      branch-instructions                                                     (27.24%)
     7.469603216             71,787      branch-load-misses                                                      (30.64%)
     7.469603216         44,453,325      cpu-cycles                                                              (40.55%)
     7.469603216        178,853,196      instructions                     #    4.02  insn per cycle              (50.45%)
     7.479756303         43,662,944      L1-dcache-loads                                                         (61.64%)
     7.479756303             34,113      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.47%)
     7.479756303              9,824      l2_rqsts.demand_data_rd_hit                                             (78.79%)
     7.479756303              1,098      l2_rqsts.demand_data_rd_miss                                            (78.81%)
     7.479756303             12,585      LLC-loads                                                               (38.39%)
     7.479756303             11,763      LLC-load-misses                  #   93.47% of all LL-cache accesses    (28.55%)
     7.479756303         40,875,547      dTLB-loads                                                              (18.71%)
     7.479756303                 52      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.37%)
     7.479756303                389      iTLB-load-misses                                                        (12.34%)
     7.479756303         39,132,514      branch-instructions                                                     (22.18%)
     7.479756303             73,983      branch-load-misses                                                      (32.02%)
     7.479756303         45,252,822      cpu-cycles                                                              (41.86%)
     7.479756303        182,799,911      instructions                     #    4.04  insn per cycle              (51.70%)
     7.489880678         43,309,599      L1-dcache-loads                                                         (79.02%)
     7.489880678             33,993      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.10%)
     7.489880678              9,712      l2_rqsts.demand_data_rd_hit                                             (69.34%)
     7.489880678              1,330      l2_rqsts.demand_data_rd_miss                                            (59.47%)
     7.489880678             12,754      LLC-loads                                                               (11.11%)
     7.489880678             11,499      LLC-load-misses                  #   90.16% of all LL-cache accesses    (11.03%)
     7.489880678         43,000,790      dTLB-loads                                                              (20.74%)
     7.489880678                104      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.61%)
     7.489880678                336      iTLB-load-misses                                                        (39.51%)
     7.489880678         39,762,854      branch-instructions                                                     (49.39%)
     7.489880678             74,262      branch-load-misses                                                      (59.27%)
     7.489880678         45,248,826      cpu-cycles                                                              (69.14%)
     7.489880678        180,751,640      instructions                     #    3.99  insn per cycle              (79.03%)
     7.500016054         42,974,219      L1-dcache-loads                                                         (60.68%)
     7.500016054             34,732      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.84%)
     7.500016054             10,325      l2_rqsts.demand_data_rd_hit                                             (50.72%)
     7.500016054              1,052      l2_rqsts.demand_data_rd_miss                                            (50.72%)
     7.500016054             12,526      LLC-loads                                                               (29.39%)
     7.500016054             11,634      LLC-load-misses                  #   92.88% of all LL-cache accesses    (39.26%)
     7.500016054         43,426,134      dTLB-loads                                                              (39.48%)
     7.500016054                271      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
     7.500016054                393      iTLB-load-misses                                                        (39.41%)
     7.500016054         38,765,938      branch-instructions                                                     (49.29%)
     7.500016054             73,322      branch-load-misses                                                      (59.17%)
     7.500016054         44,927,553      cpu-cycles                                                              (69.04%)
     7.500016054        179,870,200      instructions                     #    4.00  insn per cycle              (70.64%)
     7.510145089         43,797,980      L1-dcache-loads                                                         (50.64%)
     7.510145089             34,603      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     7.510145089              9,783      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     7.510145089              1,242      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     7.510145089             13,189      LLC-loads                                                               (39.49%)
     7.510145089             11,644      LLC-load-misses                  #   88.29% of all LL-cache accesses    (39.50%)
     7.510145089         44,042,287      dTLB-loads                                                              (39.49%)
     7.510145089                313      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     7.510145089                326      iTLB-load-misses                                                        (39.49%)
     7.510145089         39,747,740      branch-instructions                                                     (42.35%)
     7.510145089             74,807      branch-load-misses                                                      (42.36%)
     7.510145089         45,286,906      cpu-cycles                                                              (42.37%)
     7.510145089        182,951,797      instructions                     #    4.04  insn per cycle              (50.64%)
     7.520250080         43,380,670      L1-dcache-loads                                                         (50.58%)
     7.520250080             34,085      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.48%)
     7.520250080              9,788      l2_rqsts.demand_data_rd_hit                                             (66.36%)
     7.520250080                861      l2_rqsts.demand_data_rd_miss                                            (76.24%)
     7.520250080             12,050      LLC-loads                                                               (39.54%)
     7.520250080             11,660      LLC-load-misses                  #   96.76% of all LL-cache accesses    (39.54%)
     7.520250080         42,543,534      dTLB-loads                                                              (33.66%)
     7.520250080                105      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.78%)
     7.520250080                294      iTLB-load-misses                                                        (13.91%)
     7.520250080         39,042,683      branch-instructions                                                     (20.94%)
     7.520250080             74,257      branch-load-misses                                                      (30.82%)
     7.520250080         45,084,633      cpu-cycles                                                              (40.70%)
     7.520250080        181,653,433      instructions                     #    4.03  insn per cycle              (50.58%)
     7.530394916         43,636,180      L1-dcache-loads                                                         (75.00%)
     7.530394916             34,564      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.96%)
     7.530394916              9,845      l2_rqsts.demand_data_rd_hit                                             (78.96%)
     7.530394916              1,163      l2_rqsts.demand_data_rd_miss                                            (74.36%)
     7.530394916             13,016      LLC-loads                                                               (25.03%)
     7.530394916             11,984      LLC-load-misses                  #   92.07% of all LL-cache accesses    (15.17%)
     7.530394916         43,911,636      dTLB-loads                                                              (11.18%)
     7.530394916                279      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.74%)
     7.530394916                375      iTLB-load-misses                                                        (25.60%)
     7.530394916         39,909,719      branch-instructions                                                     (35.46%)
     7.530394916             74,995      branch-load-misses                                                      (45.32%)
     7.530394916         45,508,238      cpu-cycles                                                              (55.19%)
     7.530394916        183,087,275      instructions                     #    4.02  insn per cycle              (65.05%)
     7.540518224         44,108,904      L1-dcache-loads                                                         (75.63%)
     7.540518224             34,751      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.76%)
     7.540518224             10,709      l2_rqsts.demand_data_rd_hit                                             (55.89%)
     7.540518224              1,001      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     7.540518224             13,204      LLC-loads                                                               (14.46%)
     7.540518224             12,007      LLC-load-misses                  #   90.93% of all LL-cache accesses    (24.33%)
     7.540518224         43,856,664      dTLB-loads                                                              (34.20%)
     7.540518224                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     7.540518224                344      iTLB-load-misses                                                        (39.51%)
     7.540518224         40,004,817      branch-instructions                                                     (49.39%)
     7.540518224             75,306      branch-load-misses                                                      (59.27%)
     7.540518224         45,653,953      cpu-cycles                                                              (69.15%)
     7.540518224        184,644,781      instructions                     #    4.04  insn per cycle              (79.03%)
     7.550647831         44,636,106      L1-dcache-loads                                                         (50.64%)
     7.550647831             35,178      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     7.550647831             10,719      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     7.550647831                884      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     7.550647831             12,583      LLC-loads                                                               (39.49%)
     7.550647831             11,775      LLC-load-misses                  #   93.58% of all LL-cache accesses    (39.49%)
     7.550647831         44,746,775      dTLB-loads                                                              (39.49%)
     7.550647831                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     7.550647831                334      iTLB-load-misses                                                        (39.49%)
     7.550647831         40,847,092      branch-instructions                                                     (49.36%)
     7.550647831             76,439      branch-load-misses                                                      (57.19%)
     7.550647831         46,340,771      cpu-cycles                                                              (57.19%)
     7.550647831        187,147,506      instructions                     #    4.04  insn per cycle              (57.20%)
     7.560779025         43,235,235      L1-dcache-loads                                                         (50.63%)
     7.560779025             34,927      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     7.560779025             10,507      l2_rqsts.demand_data_rd_hit                                             (51.46%)
     7.560779025              1,063      l2_rqsts.demand_data_rd_miss                                            (61.32%)
     7.560779025             12,325      LLC-loads                                                               (39.50%)
     7.560779025             11,462      LLC-load-misses                  #   93.00% of all LL-cache accesses    (39.50%)
     7.560779025         42,993,932      dTLB-loads                                                              (39.50%)
     7.560779025                 72      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.70%)
     7.560779025                371      iTLB-load-misses                                                        (28.82%)
     7.560779025         39,244,906      branch-instructions                                                     (28.83%)
     7.560779025             72,829      branch-load-misses                                                      (30.89%)
     7.560779025         44,446,495      cpu-cycles                                                              (40.76%)
     7.560779025        179,299,452      instructions                     #    4.03  insn per cycle              (50.63%)
     7.570951900         43,744,974      L1-dcache-loads                                                         (59.80%)
     7.570951900             35,039      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.61%)
     7.570951900             10,314      l2_rqsts.demand_data_rd_hit                                             (78.64%)
     7.570951900                917      l2_rqsts.demand_data_rd_miss                                            (78.65%)
     7.570951900             12,715      LLC-loads                                                               (39.32%)
     7.570951900             11,754      LLC-load-misses                  #   92.44% of all LL-cache accesses    (30.41%)
     7.570951900         42,898,501      dTLB-loads                                                              (20.58%)
     7.570951900                 95      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.55%)
     7.570951900                364      iTLB-load-misses                                                        (11.53%)
     7.570951900         38,357,890      branch-instructions                                                     (21.40%)
     7.570951900             73,322      branch-load-misses                                                      (31.19%)
     7.570951900         45,039,639      cpu-cycles                                                              (41.02%)
     7.570951900        181,815,445      instructions                     #    4.04  insn per cycle              (50.85%)
     7.581071718         43,781,365      L1-dcache-loads                                                         (79.05%)
     7.581071718             34,460      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.05%)
     7.581071718             10,464      l2_rqsts.demand_data_rd_hit                                             (71.26%)
     7.581071718                926      l2_rqsts.demand_data_rd_miss                                            (61.38%)
     7.581071718             11,974      LLC-loads                                                               (11.99%)
     7.581071718             12,466      LLC-load-misses                  #  104.11% of all LL-cache accesses    (11.09%)
     7.581071718         44,069,469      dTLB-loads                                                              (18.84%)
     7.581071718                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.70%)
     7.581071718                357      iTLB-load-misses                                                        (38.58%)
     7.581071718         40,222,443      branch-instructions                                                     (48.45%)
     7.581071718             74,526      branch-load-misses                                                      (58.33%)
     7.581071718         45,638,390      cpu-cycles                                                              (68.21%)
     7.581071718        183,978,153      instructions                     #    4.03  insn per cycle              (78.08%)
     7.591200008         44,736,267      L1-dcache-loads                                                         (62.58%)
     7.591200008             35,353      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.72%)
     7.591200008             10,279      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     7.591200008                953      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     7.591200008             13,611      LLC-loads                                                               (27.51%)
     7.591200008             12,458      LLC-load-misses                  #   91.53% of all LL-cache accesses    (37.37%)
     7.591200008         44,782,254      dTLB-loads                                                              (39.49%)
     7.591200008                121      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.57%)
     7.591200008                357      iTLB-load-misses                                                        (39.49%)
     7.591200008         40,843,102      branch-instructions                                                     (49.37%)
     7.591200008             75,780      branch-load-misses                                                      (59.24%)
     7.591200008         46,232,729      cpu-cycles                                                              (69.12%)
     7.591200008        187,347,751      instructions                     #    4.05  insn per cycle              (72.53%)
     7.601316884         42,818,937      L1-dcache-loads                                                         (50.58%)
     7.601316884             34,421      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     7.601316884              9,974      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     7.601316884                788      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     7.601316884             13,051      LLC-loads                                                               (39.54%)
     7.601316884             12,244      LLC-load-misses                  #   93.82% of all LL-cache accesses    (39.54%)
     7.601316884         44,678,757      dTLB-loads                                                              (39.54%)
     7.601316884                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     7.601316884                356      iTLB-load-misses                                                        (39.54%)
     7.601316884         38,810,950      branch-instructions                                                     (44.10%)
     7.601316884             72,217      branch-load-misses                                                      (44.11%)
     7.601316884         44,397,277      cpu-cycles                                                              (44.12%)
     7.601316884        179,209,054      instructions                     #    4.04  insn per cycle              (50.59%)
     7.611441351         44,077,314      L1-dcache-loads                                                         (50.61%)
     7.611441351             35,739      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.78%)
     7.611441351             10,388      l2_rqsts.demand_data_rd_hit                                             (64.63%)
     7.611441351              1,163      l2_rqsts.demand_data_rd_miss                                            (74.50%)
     7.611441351             12,437      LLC-loads                                                               (39.52%)
     7.611441351             11,668      LLC-load-misses                  #   93.82% of all LL-cache accesses    (39.49%)
     7.611441351         43,982,231      dTLB-loads                                                              (35.39%)
     7.611441351                144      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.53%)
     7.611441351                357      iTLB-load-misses                                                        (15.65%)
     7.611441351         40,316,147      branch-instructions                                                     (20.98%)
     7.611441351             74,907      branch-load-misses                                                      (30.86%)
     7.611441351         45,771,187      cpu-cycles                                                              (40.73%)
     7.611441351        185,136,558      instructions                     #    4.04  insn per cycle              (50.61%)
     7.621566868         43,232,450      L1-dcache-loads                                                         (73.29%)
     7.621566868             37,667      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.01%)
     7.621566868             12,528      l2_rqsts.demand_data_rd_hit                                             (79.01%)
     7.621566868              1,443      l2_rqsts.demand_data_rd_miss                                            (76.12%)
     7.621566868             12,886      LLC-loads                                                               (26.74%)
     7.621566868             11,576      LLC-load-misses                  #   89.83% of all LL-cache accesses    (16.88%)
     7.621566868         43,806,975      dTLB-loads                                                              (11.13%)
     7.621566868                 92      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.99%)
     7.621566868                331      iTLB-load-misses                                                        (23.85%)
     7.621566868         39,161,972      branch-instructions                                                     (33.72%)
     7.621566868             72,592      branch-load-misses                                                      (43.59%)
     7.621566868         44,943,524      cpu-cycles                                                              (53.46%)
     7.621566868        180,684,385      instructions                     #    4.02  insn per cycle              (63.33%)
     7.631670533         42,867,346      L1-dcache-loads                                                         (77.31%)
     7.631670533             34,186      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.44%)
     7.631670533             10,280      l2_rqsts.demand_data_rd_hit                                             (57.56%)
     7.631670533              1,113      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     7.631670533             13,006      LLC-loads                                                               (12.86%)
     7.631670533             11,890      LLC-load-misses                  #   91.42% of all LL-cache accesses    (22.65%)
     7.631670533         43,726,111      dTLB-loads                                                              (32.52%)
     7.631670533                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     7.631670533                334      iTLB-load-misses                                                        (39.46%)
     7.631670533         39,861,178      branch-instructions                                                     (49.35%)
     7.631670533             74,700      branch-load-misses                                                      (59.24%)
     7.631670533         45,493,714      cpu-cycles                                                              (69.12%)
     7.631670533        180,523,682      instructions                     #    3.97  insn per cycle              (79.01%)
#           time             counts unit events
     7.641813969         42,810,580      L1-dcache-loads                                                         (50.65%)
     7.641813969             34,876      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     7.641813969             10,280      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     7.641813969              1,091      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     7.641813969             12,653      LLC-loads                                                               (39.48%)
     7.641813969             11,649      LLC-load-misses                  #   92.07% of all LL-cache accesses    (39.48%)
     7.641813969         44,001,162      dTLB-loads                                                              (39.48%)
     7.641813969                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     7.641813969                344      iTLB-load-misses                                                        (39.48%)
     7.641813969         39,186,535      branch-instructions                                                     (49.35%)
     7.641813969             72,288      branch-load-misses                                                      (58.81%)
     7.641813969         44,653,801      cpu-cycles                                                              (58.81%)
     7.641813969        179,812,339      instructions                     #    4.03  insn per cycle              (58.82%)
     7.651942334         43,412,128      L1-dcache-loads                                                         (50.63%)
     7.651942334             35,284      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     7.651942334             10,419      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     7.651942334              1,037      l2_rqsts.demand_data_rd_miss                                            (59.68%)
     7.651942334             12,538      LLC-loads                                                               (39.50%)
     7.651942334             11,748      LLC-load-misses                  #   93.70% of all LL-cache accesses    (39.50%)
     7.651942334         43,666,954      dTLB-loads                                                              (39.49%)
     7.651942334                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     7.651942334                331      iTLB-load-misses                                                        (30.47%)
     7.651942334         39,684,710      branch-instructions                                                     (30.48%)
     7.651942334             73,844      branch-load-misses                                                      (30.89%)
     7.651942334         45,116,479      cpu-cycles                                                              (40.76%)
     7.651942334        181,886,588      instructions                     #    4.03  insn per cycle              (50.64%)
     7.662075256         43,108,718      L1-dcache-loads                                                         (58.42%)
     7.662075256             34,581      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.28%)
     7.662075256             10,266      l2_rqsts.demand_data_rd_hit                                             (78.14%)
     7.662075256              1,028      l2_rqsts.demand_data_rd_miss                                            (78.97%)
     7.662075256             12,259      LLC-loads                                                               (39.48%)
     7.662075256             11,356      LLC-load-misses                  #   92.63% of all LL-cache accesses    (31.75%)
     7.662075256         43,983,443      dTLB-loads                                                              (21.89%)
     7.662075256                158      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.02%)
     7.662075256                321      iTLB-load-misses                                                        (11.18%)
     7.662075256         39,491,735      branch-instructions                                                     (21.05%)
     7.662075256             73,183      branch-load-misses                                                      (30.92%)
     7.662075256         44,854,418      cpu-cycles                                                              (40.79%)
     7.662075256        180,662,865      instructions                     #    4.03  insn per cycle              (50.66%)
     7.672184823         43,234,737      L1-dcache-loads                                                         (79.06%)
     7.672184823             34,567      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.05%)
     7.672184823             10,315      l2_rqsts.demand_data_rd_hit                                             (72.48%)
     7.672184823                953      l2_rqsts.demand_data_rd_miss                                            (62.60%)
     7.672184823             12,309      LLC-loads                                                               (13.20%)
     7.672184823             11,439      LLC-load-misses                  #   92.93% of all LL-cache accesses    (11.08%)
     7.672184823         40,571,286      dTLB-loads                                                              (17.62%)
     7.672184823                494      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.49%)
     7.672184823                337      iTLB-load-misses                                                        (37.36%)
     7.672184823         39,166,870      branch-instructions                                                     (47.24%)
     7.672184823             73,436      branch-load-misses                                                      (57.12%)
     7.672184823         45,098,827      cpu-cycles                                                              (67.00%)
     7.672184823        181,512,820      instructions                     #    4.02  insn per cycle              (76.88%)
     7.682302687         42,902,952      L1-dcache-loads                                                         (63.75%)
     7.682302687             33,967      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.88%)
     7.682302687             10,149      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     7.682302687                966      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     7.682302687             12,755      LLC-loads                                                               (26.33%)
     7.682302687             12,162      LLC-load-misses                  #   95.35% of all LL-cache accesses    (36.20%)
     7.682302687         43,794,432      dTLB-loads                                                              (39.53%)
     7.682302687                159      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     7.682302687                351      iTLB-load-misses                                                        (39.54%)
     7.682302687         39,353,233      branch-instructions                                                     (49.42%)
     7.682302687             73,994      branch-load-misses                                                      (59.30%)
     7.682302687         44,971,411      cpu-cycles                                                              (69.20%)
     7.682302687        180,568,589      instructions                     #    4.02  insn per cycle              (73.71%)
     7.692441166         43,300,256      L1-dcache-loads                                                         (50.56%)
     7.692441166             33,872      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     7.692441166              9,503      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     7.692441166              1,172      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     7.692441166             13,238      LLC-loads                                                               (39.49%)
     7.692441166             11,703      LLC-load-misses                  #   88.40% of all LL-cache accesses    (39.57%)
     7.692441166         43,395,740      dTLB-loads                                                              (39.49%)
     7.692441166                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     7.692441166                349      iTLB-load-misses                                                        (39.49%)
     7.692441166         39,667,514      branch-instructions                                                     (45.27%)
     7.692441166             74,369      branch-load-misses                                                      (45.28%)
     7.692441166         45,356,453      cpu-cycles                                                              (45.28%)
     7.692441166        181,830,228      instructions                     #    4.01  insn per cycle              (50.65%)
     7.702566032         43,405,197      L1-dcache-loads                                                         (50.62%)
     7.702566032             34,115      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.52%)
     7.702566032              9,991      l2_rqsts.demand_data_rd_hit                                             (63.39%)
     7.702566032                925      l2_rqsts.demand_data_rd_miss                                            (73.27%)
     7.702566032             11,854      LLC-loads                                                               (39.51%)
     7.702566032             11,428      LLC-load-misses                  #   96.41% of all LL-cache accesses    (39.51%)
     7.702566032         43,995,509      dTLB-loads                                                              (36.63%)
     7.702566032                160      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.76%)
     7.702566032                355      iTLB-load-misses                                                        (16.89%)
     7.702566032         40,595,964      branch-instructions                                                     (20.99%)
     7.702566032             75,036      branch-load-misses                                                      (30.91%)
     7.702566032         45,912,553      cpu-cycles                                                              (40.74%)
     7.702566032        183,317,122      instructions                     #    3.99  insn per cycle              (50.62%)
     7.712697118         43,567,551      L1-dcache-loads                                                         (72.01%)
     7.712697118             34,394      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.97%)
     7.712697118             10,173      l2_rqsts.demand_data_rd_hit                                             (78.97%)
     7.712697118              1,097      l2_rqsts.demand_data_rd_miss                                            (77.36%)
     7.712697118             12,618      LLC-loads                                                               (28.01%)
     7.712697118             11,518      LLC-load-misses                  #   91.28% of all LL-cache accesses    (18.15%)
     7.712697118         43,843,656      dTLB-loads                                                              (11.18%)
     7.712697118                109      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.75%)
     7.712697118                322      iTLB-load-misses                                                        (22.61%)
     7.712697118         38,901,941      branch-instructions                                                     (32.47%)
     7.712697118             72,430      branch-load-misses                                                      (42.33%)
     7.712697118         45,016,789      cpu-cycles                                                              (52.20%)
     7.712697118        181,975,114      instructions                     #    4.04  insn per cycle              (62.07%)
     7.722814564         42,928,391      L1-dcache-loads                                                         (78.60%)
     7.722814564             33,487      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.73%)
     7.722814564              9,518      l2_rqsts.demand_data_rd_hit                                             (58.85%)
     7.722814564              1,122      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     7.722814564             12,140      LLC-loads                                                               (11.48%)
     7.722814564             11,598      LLC-load-misses                  #   95.54% of all LL-cache accesses    (21.36%)
     7.722814564         42,458,268      dTLB-loads                                                              (31.23%)
     7.722814564                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     7.722814564                328      iTLB-load-misses                                                        (39.53%)
     7.722814564         39,456,197      branch-instructions                                                     (49.42%)
     7.722814564             72,970      branch-load-misses                                                      (59.31%)
     7.722814564         44,603,144      cpu-cycles                                                              (69.18%)
     7.722814564        179,974,025      instructions                     #    4.04  insn per cycle              (79.07%)
     7.732911605         42,236,315      L1-dcache-loads                                                         (50.49%)
     7.732911605             34,118      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.50%)
     7.732911605             10,587      l2_rqsts.demand_data_rd_hit                                             (50.49%)
     7.732911605              1,176      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     7.732911605             12,284      LLC-loads                                                               (39.60%)
     7.732911605             11,148      LLC-load-misses                  #   90.75% of all LL-cache accesses    (39.60%)
     7.732911605         43,390,835      dTLB-loads                                                              (39.60%)
     7.732911605                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     7.732911605                318      iTLB-load-misses                                                        (39.62%)
     7.732911605         38,520,790      branch-instructions                                                     (49.50%)
     7.732911605             71,609      branch-load-misses                                                      (59.40%)
     7.732911605         44,151,978      cpu-cycles                                                              (60.00%)
     7.732911605        176,591,448      instructions                     #    4.00  insn per cycle              (60.01%)
     7.743066277         42,735,023      L1-dcache-loads                                                         (50.76%)
     7.743066277             34,246      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.82%)
     7.743066277              9,778      l2_rqsts.demand_data_rd_hit                                             (50.75%)
     7.743066277              1,031      l2_rqsts.demand_data_rd_miss                                            (58.54%)
     7.743066277             12,084      LLC-loads                                                               (39.40%)
     7.743066277             11,690      LLC-load-misses                  #   96.74% of all LL-cache accesses    (39.34%)
     7.743066277         44,024,862      dTLB-loads                                                              (39.40%)
     7.743066277                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
     7.743066277                331      iTLB-load-misses                                                        (31.63%)
     7.743066277         40,105,182      branch-instructions                                                     (31.64%)
     7.743066277             74,206      branch-load-misses                                                      (31.65%)
     7.743066277         45,165,601      cpu-cycles                                                              (40.90%)
     7.743066277        180,887,551      instructions                     #    4.00  insn per cycle              (50.75%)
     7.753191233         42,721,772      L1-dcache-loads                                                         (57.24%)
     7.753191233             33,490      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.11%)
     7.753191233              9,794      l2_rqsts.demand_data_rd_hit                                             (76.98%)
     7.753191233                998      l2_rqsts.demand_data_rd_miss                                            (79.03%)
     7.753191233             12,630      LLC-loads                                                               (39.52%)
     7.753191233             11,571      LLC-load-misses                  #   91.62% of all LL-cache accesses    (32.92%)
     7.753191233         42,860,380      dTLB-loads                                                              (23.05%)
     7.753191233                197      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.18%)
     7.753191233                359      iTLB-load-misses                                                        (11.12%)
     7.753191233         38,983,290      branch-instructions                                                     (20.99%)
     7.753191233             72,866      branch-load-misses                                                      (30.86%)
     7.753191233         44,849,314      cpu-cycles                                                              (40.74%)
     7.753191233        178,127,189      instructions                     #    3.97  insn per cycle              (50.62%)
     7.763285575         43,303,757      L1-dcache-loads                                                         (79.25%)
     7.763285575             34,198      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.25%)
     7.763285575              9,925      l2_rqsts.demand_data_rd_hit                                             (73.56%)
     7.763285575              1,043      l2_rqsts.demand_data_rd_miss                                            (63.66%)
     7.763285575             11,739      LLC-loads                                                               (14.14%)
     7.763285575             10,148      LLC-load-misses                  #   86.45% of all LL-cache accesses    (10.86%)
     7.763285575         41,645,845      dTLB-loads                                                              (16.51%)
     7.763285575                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.40%)
     7.763285575                314      iTLB-load-misses                                                        (36.30%)
     7.763285575         39,587,623      branch-instructions                                                     (46.20%)
     7.763285575             73,797      branch-load-misses                                                      (56.10%)
     7.763285575         44,880,946      cpu-cycles                                                              (66.01%)
     7.763285575        180,803,408      instructions                     #    4.03  insn per cycle              (75.91%)
     7.773400633         42,791,096      L1-dcache-loads                                                         (64.68%)
     7.773400633             33,748      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.82%)
     7.773400633              9,914      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     7.773400633              1,239      l2_rqsts.demand_data_rd_miss                                            (50.73%)
     7.773400633             12,306      LLC-loads                                                               (25.41%)
     7.773400633             11,360      LLC-load-misses                  #   92.31% of all LL-cache accesses    (35.27%)
     7.773400633         41,187,177      dTLB-loads                                                              (39.50%)
     7.773400633                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.39%)
     7.773400633                331      iTLB-load-misses                                                        (39.49%)
     7.773400633         38,439,053      branch-instructions                                                     (49.37%)
     7.773400633             72,451      branch-load-misses                                                      (59.24%)
     7.773400633         44,399,902      cpu-cycles                                                              (69.12%)
     7.773400633        178,615,030      instructions                     #    4.02  insn per cycle              (74.63%)
     7.783537548         42,596,791      L1-dcache-loads                                                         (50.52%)
     7.783537548             33,871      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
     7.783537548              9,562      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     7.783537548              1,325      l2_rqsts.demand_data_rd_miss                                            (50.63%)
     7.783537548             12,361      LLC-loads                                                               (39.50%)
     7.783537548             11,316      LLC-load-misses                  #   91.55% of all LL-cache accesses    (39.60%)
     7.783537548         42,810,898      dTLB-loads                                                              (39.49%)
     7.783537548                 30      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     7.783537548                341      iTLB-load-misses                                                        (39.50%)
     7.783537548         38,431,778      branch-instructions                                                     (46.26%)
     7.783537548             71,842      branch-load-misses                                                      (46.26%)
     7.783537548         44,060,980      cpu-cycles                                                              (46.27%)
     7.783537548        177,148,607      instructions                     #    4.02  insn per cycle              (50.64%)
     7.793660183         43,901,161      L1-dcache-loads                                                         (50.64%)
     7.793660183             39,379      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (52.53%)
     7.793660183             12,300      l2_rqsts.demand_data_rd_hit                                             (62.40%)
     7.793660183              1,591      l2_rqsts.demand_data_rd_miss                                            (72.27%)
     7.793660183             12,196      LLC-loads                                                               (39.50%)
     7.793660183             11,575      LLC-load-misses                  #   94.91% of all LL-cache accesses    (39.50%)
     7.793660183         43,449,030      dTLB-loads                                                              (37.62%)
     7.793660183                140      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.76%)
     7.793660183                380      iTLB-load-misses                                                        (17.89%)
     7.793660183         40,205,230      branch-instructions                                                     (21.03%)
     7.793660183             74,681      branch-load-misses                                                      (30.89%)
     7.793660183         45,646,172      cpu-cycles                                                              (40.76%)
     7.793660183        184,586,269      instructions                     #    4.04  insn per cycle              (50.64%)
     7.803788219         41,498,596      L1-dcache-loads                                                         (71.06%)
     7.803788219             32,835      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.04%)
     7.803788219              9,394      l2_rqsts.demand_data_rd_hit                                             (79.04%)
     7.803788219              1,309      l2_rqsts.demand_data_rd_miss                                            (78.35%)
     7.803788219             12,286      LLC-loads                                                               (28.97%)
     7.803788219             11,514      LLC-load-misses                  #   93.72% of all LL-cache accesses    (19.11%)
     7.803788219         42,380,638      dTLB-loads                                                              (11.12%)
     7.803788219                 42      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.74%)
     7.803788219                351      iTLB-load-misses                                                        (21.61%)
     7.803788219         38,951,875      branch-instructions                                                     (31.48%)
     7.803788219             72,671      branch-load-misses                                                      (41.36%)
     7.803788219         44,334,124      cpu-cycles                                                              (51.22%)
     7.803788219        175,558,217      instructions                     #    3.96  insn per cycle              (61.09%)
     7.813869134         43,149,845      L1-dcache-loads                                                         (79.40%)
     7.813869134             34,001      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.54%)
     7.813869134             10,017      l2_rqsts.demand_data_rd_hit                                             (59.63%)
     7.813869134              1,134      l2_rqsts.demand_data_rd_miss                                            (50.40%)
     7.813869134             13,831      LLC-loads                                                               (10.68%)
     7.813869134             12,014      LLC-load-misses                  #   86.86% of all LL-cache accesses    (20.49%)
     7.813869134         43,523,571      dTLB-loads                                                              (30.40%)
     7.813869134                 93      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.69%)
     7.813869134                345      iTLB-load-misses                                                        (39.69%)
     7.813869134         39,579,365      branch-instructions                                                     (49.61%)
     7.813869134             73,316      branch-load-misses                                                      (59.54%)
     7.813869134         45,098,006      cpu-cycles                                                              (69.46%)
     7.813869134        181,841,065      instructions                     #    4.03  insn per cycle              (79.38%)
     7.823924426         42,719,211      L1-dcache-loads                                                         (50.35%)
     7.823924426             34,590      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.28%)
     7.823924426              9,929      l2_rqsts.demand_data_rd_hit                                             (50.28%)
     7.823924426              1,266      l2_rqsts.demand_data_rd_miss                                            (50.28%)
     7.823924426             12,349      LLC-loads                                                               (39.65%)
     7.823924426             11,184      LLC-load-misses                  #   90.57% of all LL-cache accesses    (39.78%)
     7.823924426         43,379,736      dTLB-loads                                                              (39.78%)
     7.823924426                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.78%)
     7.823924426                364      iTLB-load-misses                                                        (39.78%)
     7.823924426         39,529,134      branch-instructions                                                     (49.73%)
     7.823924426             73,523      branch-load-misses                                                      (59.68%)
     7.823924426         44,708,613      cpu-cycles                                                              (60.37%)
     7.823924426        179,733,404      instructions                     #    4.02  insn per cycle              (60.38%)
     7.834020694         41,991,857      L1-dcache-loads                                                         (50.49%)
     7.834020694             34,798      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.49%)
     7.834020694             10,067      l2_rqsts.demand_data_rd_hit                                             (50.50%)
     7.834020694                956      l2_rqsts.demand_data_rd_miss                                            (58.74%)
     7.834020694             12,589      LLC-loads                                                               (39.61%)
     7.834020694             11,323      LLC-load-misses                  #   89.94% of all LL-cache accesses    (39.61%)
     7.834020694         38,863,771      dTLB-loads                                                              (39.61%)
     7.834020694                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
     7.834020694                302      iTLB-load-misses                                                        (31.38%)
     7.834020694         35,596,617      branch-instructions                                                     (31.39%)
     7.834020694             66,747      branch-load-misses                                                      (31.40%)
     7.834020694         42,344,699      cpu-cycles                                                              (40.61%)
     7.834020694        170,758,450      instructions                     #    4.03  insn per cycle              (50.51%)
     7.844146248         41,061,731      L1-dcache-loads                                                         (57.67%)
     7.844146248             34,484      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.53%)
     7.844146248             10,475      l2_rqsts.demand_data_rd_hit                                             (77.40%)
     7.844146248              1,300      l2_rqsts.demand_data_rd_miss                                            (79.06%)
     7.844146248             12,535      LLC-loads                                                               (39.52%)
     7.844146248             11,690      LLC-load-misses                  #   93.26% of all LL-cache accesses    (32.50%)
     7.844146248         42,526,283      dTLB-loads                                                              (22.63%)
     7.844146248                 39      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.76%)
     7.844146248                370      iTLB-load-misses                                                        (11.07%)
     7.844146248         38,542,398      branch-instructions                                                     (20.95%)
     7.844146248             71,266      branch-load-misses                                                      (30.83%)
     7.844146248         43,832,524      cpu-cycles                                                              (40.71%)
     7.844146248        174,087,534      instructions                     #    3.97  insn per cycle              (51.13%)
     7.854266758         40,208,690      L1-dcache-loads                                                         (78.92%)
     7.854266758             34,370      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.92%)
     7.854266758             10,083      l2_rqsts.demand_data_rd_hit                                             (73.20%)
     7.854266758              1,587      l2_rqsts.demand_data_rd_miss                                            (63.32%)
     7.854266758             12,543      LLC-loads                                                               (14.07%)
     7.854266758             11,480      LLC-load-misses                  #   91.53% of all LL-cache accesses    (11.24%)
     7.854266758         41,911,876      dTLB-loads                                                              (16.88%)
     7.854266758                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.75%)
     7.854266758                349      iTLB-load-misses                                                        (36.63%)
     7.854266758         36,623,768      branch-instructions                                                     (46.51%)
     7.854266758             67,989      branch-load-misses                                                      (56.33%)
     7.854266758         42,447,790      cpu-cycles                                                              (66.14%)
     7.854266758        169,031,489      instructions                     #    3.98  insn per cycle              (76.00%)
     7.864420747         42,698,299      L1-dcache-loads                                                         (64.73%)
     7.864420747             33,884      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.90%)
     7.864420747              9,734      l2_rqsts.demand_data_rd_hit                                             (50.75%)
     7.864420747              1,298      l2_rqsts.demand_data_rd_miss                                            (50.74%)
     7.864420747             12,933      LLC-loads                                                               (25.36%)
     7.864420747             11,605      LLC-load-misses                  #   89.73% of all LL-cache accesses    (35.21%)
     7.864420747         42,693,297      dTLB-loads                                                              (39.41%)
     7.864420747                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
     7.864420747                350      iTLB-load-misses                                                        (39.42%)
     7.864420747         39,507,168      branch-instructions                                                     (49.27%)
     7.864420747             73,637      branch-load-misses                                                      (59.12%)
     7.864420747         44,772,822      cpu-cycles                                                              (68.98%)
     7.864420747        178,511,536      instructions                     #    3.99  insn per cycle              (74.69%)
     7.874570257         43,417,557      L1-dcache-loads                                                         (50.68%)
     7.874570257             34,088      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.68%)
     7.874570257              9,900      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     7.874570257              1,118      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     7.874570257             12,474      LLC-loads                                                               (39.46%)
     7.874570257             11,787      LLC-load-misses                  #   94.49% of all LL-cache accesses    (39.46%)
     7.874570257         43,820,009      dTLB-loads                                                              (39.46%)
     7.874570257                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     7.874570257                359      iTLB-load-misses                                                        (39.47%)
     7.874570257         39,997,037      branch-instructions                                                     (46.52%)
     7.874570257             75,066      branch-load-misses                                                      (46.53%)
     7.874570257         45,439,652      cpu-cycles                                                              (46.54%)
     7.874570257        183,728,388      instructions                     #    4.04  insn per cycle              (50.68%)
     7.884691337         43,914,689      L1-dcache-loads                                                         (50.60%)
     7.884691337             34,045      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.27%)
     7.884691337              9,868      l2_rqsts.demand_data_rd_hit                                             (62.14%)
     7.884691337                969      l2_rqsts.demand_data_rd_miss                                            (72.02%)
     7.884691337             12,211      LLC-loads                                                               (39.53%)
     7.884691337             11,491      LLC-load-misses                  #   94.10% of all LL-cache accesses    (39.52%)
     7.884691337         43,065,819      dTLB-loads                                                              (37.88%)
     7.884691337                307      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.01%)
     7.884691337                330      iTLB-load-misses                                                        (18.14%)
     7.884691337         39,748,657      branch-instructions                                                     (20.96%)
     7.884691337             74,609      branch-load-misses                                                      (30.84%)
     7.884691337         45,602,058      cpu-cycles                                                              (40.72%)
     7.884691337        183,955,101      instructions                     #    4.03  insn per cycle              (50.60%)
     7.894820668         44,235,619      L1-dcache-loads                                                         (70.79%)
     7.894820668             34,753      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.98%)
     7.894820668             10,368      l2_rqsts.demand_data_rd_hit                                             (78.98%)
     7.894820668                928      l2_rqsts.demand_data_rd_miss                                            (78.60%)
     7.894820668             12,379      LLC-loads                                                               (29.24%)
     7.894820668             11,501      LLC-load-misses                  #   92.91% of all LL-cache accesses    (19.38%)
     7.894820668         44,430,781      dTLB-loads                                                              (11.16%)
     7.894820668                139      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.51%)
     7.894820668                327      iTLB-load-misses                                                        (21.37%)
     7.894820668         40,398,299      branch-instructions                                                     (31.23%)
     7.894820668             75,738      branch-load-misses                                                      (41.10%)
     7.894820668         46,101,508      cpu-cycles                                                              (50.97%)
     7.894820668        186,836,218      instructions                     #    4.05  insn per cycle              (60.83%)
#           time             counts unit events
     7.904905210         44,090,223      L1-dcache-loads                                                         (79.33%)
     7.904905210             34,897      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.86%)
     7.904905210              9,852      l2_rqsts.demand_data_rd_hit                                             (59.95%)
     7.904905210              1,330      l2_rqsts.demand_data_rd_miss                                            (50.42%)
     7.904905210             13,796      LLC-loads                                                               (10.76%)
     7.904905210             12,528      LLC-load-misses                  #   90.81% of all LL-cache accesses    (20.19%)
     7.904905210         44,454,276      dTLB-loads                                                              (30.10%)
     7.904905210                171      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.67%)
     7.904905210                378      iTLB-load-misses                                                        (39.67%)
     7.904905210         40,334,380      branch-instructions                                                     (49.58%)
     7.904905210             75,299      branch-load-misses                                                      (59.50%)
     7.904905210         45,789,794      cpu-cycles                                                              (69.42%)
     7.904905210        185,153,259      instructions                     #    4.04  insn per cycle              (79.33%)
     7.915005032         44,226,868      L1-dcache-loads                                                         (50.93%)
     7.915005032             34,960      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.50%)
     7.915005032             10,105      l2_rqsts.demand_data_rd_hit                                             (50.50%)
     7.915005032              1,055      l2_rqsts.demand_data_rd_miss                                            (50.50%)
     7.915005032             12,923      LLC-loads                                                               (39.13%)
     7.915005032             12,058      LLC-load-misses                  #   93.31% of all LL-cache accesses    (39.61%)
     7.915005032         43,534,146      dTLB-loads                                                              (39.60%)
     7.915005032                204      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     7.915005032                328      iTLB-load-misses                                                        (39.61%)
     7.915005032         40,261,342      branch-instructions                                                     (49.51%)
     7.915005032             75,684      branch-load-misses                                                      (59.41%)
     7.915005032         45,849,754      cpu-cycles                                                              (60.90%)
     7.915005032        184,944,491      instructions                     #    4.03  insn per cycle              (60.90%)
     7.925144921         44,552,169      L1-dcache-loads                                                         (50.69%)
     7.925144921             35,028      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.69%)
     7.925144921             10,045      l2_rqsts.demand_data_rd_hit                                             (50.72%)
     7.925144921                963      l2_rqsts.demand_data_rd_miss                                            (57.72%)
     7.925144921             12,557      LLC-loads                                                               (39.45%)
     7.925144921             11,781      LLC-load-misses                  #   93.82% of all LL-cache accesses    (39.45%)
     7.925144921         44,676,008      dTLB-loads                                                              (39.42%)
     7.925144921                179      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     7.925144921                345      iTLB-load-misses                                                        (32.43%)
     7.925144921         40,910,017      branch-instructions                                                     (32.44%)
     7.925144921             75,512      branch-load-misses                                                      (32.45%)
     7.925144921         46,218,635      cpu-cycles                                                              (40.84%)
     7.925144921        186,665,967      instructions                     #    4.04  insn per cycle              (50.70%)
     7.935261746         44,206,614      L1-dcache-loads                                                         (56.51%)
     7.935261746             34,788      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (66.38%)
     7.935261746             10,026      l2_rqsts.demand_data_rd_hit                                             (76.27%)
     7.935261746                863      l2_rqsts.demand_data_rd_miss                                            (79.09%)
     7.935261746             12,291      LLC-loads                                                               (39.55%)
     7.935261746             11,575      LLC-load-misses                  #   94.17% of all LL-cache accesses    (33.64%)
     7.935261746         43,771,234      dTLB-loads                                                              (23.76%)
     7.935261746                410      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.88%)
     7.935261746                353      iTLB-load-misses                                                        (11.04%)
     7.935261746         40,168,596      branch-instructions                                                     (20.93%)
     7.935261746             74,694      branch-load-misses                                                      (30.81%)
     7.935261746         45,588,604      cpu-cycles                                                              (40.69%)
     7.935261746        184,558,690      instructions                     #    4.05  insn per cycle              (50.58%)
     7.945382012         44,303,753      L1-dcache-loads                                                         (79.05%)
     7.945382012             34,728      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.05%)
     7.945382012             10,370      l2_rqsts.demand_data_rd_hit                                             (74.32%)
     7.945382012                884      l2_rqsts.demand_data_rd_miss                                            (64.45%)
     7.945382012             12,212      LLC-loads                                                               (15.06%)
     7.945382012             11,268      LLC-load-misses                  #   92.27% of all LL-cache accesses    (11.09%)
     7.945382012         44,860,612      dTLB-loads                                                              (15.77%)
     7.945382012                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.64%)
     7.945382012                366      iTLB-load-misses                                                        (35.51%)
     7.945382012         40,667,418      branch-instructions                                                     (45.39%)
     7.945382012             76,012      branch-load-misses                                                      (55.26%)
     7.945382012         46,192,627      cpu-cycles                                                              (65.14%)
     7.945382012        186,282,431      instructions                     #    4.03  insn per cycle              (75.02%)
     7.955498732         44,244,072      L1-dcache-loads                                                         (65.63%)
     7.955498732             38,627      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (55.79%)
     7.955498732             10,294      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     7.955498732              1,050      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     7.955498732             13,208      LLC-loads                                                               (24.44%)
     7.955498732             12,171      LLC-load-misses                  #   92.15% of all LL-cache accesses    (34.30%)
     7.955498732         44,465,859      dTLB-loads                                                              (39.48%)
     7.955498732                184      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     7.955498732                346      iTLB-load-misses                                                        (39.49%)
     7.955498732         40,593,886      branch-instructions                                                     (49.36%)
     7.955498732             75,353      branch-load-misses                                                      (59.23%)
     7.955498732         46,076,687      cpu-cycles                                                              (69.10%)
     7.955498732        185,651,892      instructions                     #    4.03  insn per cycle              (75.59%)
     7.965634384         44,052,301      L1-dcache-loads                                                         (50.63%)
     7.965634384             34,981      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     7.965634384             10,052      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     7.965634384              1,013      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     7.965634384             12,404      LLC-loads                                                               (39.52%)
     7.965634384             12,120      LLC-load-misses                  #   97.71% of all LL-cache accesses    (39.52%)
     7.965634384         44,409,215      dTLB-loads                                                              (39.52%)
     7.965634384                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     7.965634384                359      iTLB-load-misses                                                        (39.52%)
     7.965634384         40,326,043      branch-instructions                                                     (47.26%)
     7.965634384             74,859      branch-load-misses                                                      (47.27%)
     7.965634384         45,895,250      cpu-cycles                                                              (47.27%)
     7.965634384        184,899,485      instructions                     #    4.03  insn per cycle              (50.66%)
     7.975773663         44,272,399      L1-dcache-loads                                                         (50.69%)
     7.975773663             34,880      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.54%)
     7.975773663              9,964      l2_rqsts.demand_data_rd_hit                                             (61.40%)
     7.975773663                964      l2_rqsts.demand_data_rd_miss                                            (71.25%)
     7.975773663             12,603      LLC-loads                                                               (39.46%)
     7.975773663             11,775      LLC-load-misses                  #   93.43% of all LL-cache accesses    (39.46%)
     7.975773663         44,464,221      dTLB-loads                                                              (38.62%)
     7.975773663                368      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.77%)
     7.975773663                348      iTLB-load-misses                                                        (18.91%)
     7.975773663         40,679,797      branch-instructions                                                     (21.03%)
     7.975773663             75,717      branch-load-misses                                                      (30.90%)
     7.975773663         45,846,902      cpu-cycles                                                              (40.77%)
     7.975773663        185,472,309      instructions                     #    4.05  insn per cycle              (50.64%)
     7.985900907         44,636,220      L1-dcache-loads                                                         (69.99%)
     7.985900907             34,680      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     7.985900907              9,992      l2_rqsts.demand_data_rd_hit                                             (79.00%)
     7.985900907                911      l2_rqsts.demand_data_rd_miss                                            (79.00%)
     7.985900907             12,592      LLC-loads                                                               (30.03%)
     7.985900907             11,821      LLC-load-misses                  #   93.88% of all LL-cache accesses    (20.17%)
     7.985900907         43,980,098      dTLB-loads                                                              (11.14%)
     7.985900907                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.14%)
     7.985900907                364      iTLB-load-misses                                                        (20.56%)
     7.985900907         40,790,979      branch-instructions                                                     (30.43%)
     7.985900907             75,956      branch-load-misses                                                      (40.30%)
     7.985900907         46,215,310      cpu-cycles                                                              (50.17%)
     7.985900907        187,264,416      instructions                     #    4.05  insn per cycle              (60.04%)
     7.995992983         44,482,037      L1-dcache-loads                                                         (79.27%)
     7.995992983             34,852      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.67%)
     7.995992983             10,191      l2_rqsts.demand_data_rd_hit                                             (60.77%)
     7.995992983              1,030      l2_rqsts.demand_data_rd_miss                                            (50.87%)
     7.995992983             13,387      LLC-loads                                                               (10.84%)
     7.995992983             12,370      LLC-load-misses                  #   92.40% of all LL-cache accesses    (19.39%)
     7.995992983         44,421,362      dTLB-loads                                                              (29.29%)
     7.995992983                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.19%)
     7.995992983                343      iTLB-load-misses                                                        (39.64%)
     7.995992983         40,728,662      branch-instructions                                                     (49.54%)
     7.995992983             75,490      branch-load-misses                                                      (59.45%)
     7.995992983         45,970,527      cpu-cycles                                                              (69.36%)
     7.995992983        186,335,583      instructions                     #    4.05  insn per cycle              (79.27%)
     8.006089457         43,939,352      L1-dcache-loads                                                         (51.76%)
     8.006089457             35,177      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     8.006089457              9,986      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     8.006089457              1,252      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     8.006089457             12,903      LLC-loads                                                               (38.29%)
     8.006089457             12,178      LLC-load-misses                  #   94.38% of all LL-cache accesses    (39.64%)
     8.006089457         44,574,890      dTLB-loads                                                              (39.64%)
     8.006089457                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     8.006089457                375      iTLB-load-misses                                                        (39.64%)
     8.006089457         40,516,161      branch-instructions                                                     (49.54%)
     8.006089457             75,399      branch-load-misses                                                      (59.45%)
     8.006089457         45,715,662      cpu-cycles                                                              (61.73%)
     8.006089457        184,530,537      instructions                     #    4.04  insn per cycle              (61.74%)
     8.016205297         43,415,730      L1-dcache-loads                                                         (50.57%)
     8.016205297             34,274      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     8.016205297              9,722      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     8.016205297              1,052      l2_rqsts.demand_data_rd_miss                                            (57.02%)
     8.016205297             12,614      LLC-loads                                                               (39.54%)
     8.016205297             11,784      LLC-load-misses                  #   93.42% of all LL-cache accesses    (39.54%)
     8.016205297         44,132,126      dTLB-loads                                                              (39.54%)
     8.016205297                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     8.016205297                401      iTLB-load-misses                                                        (33.11%)
     8.016205297         40,377,299      branch-instructions                                                     (33.12%)
     8.016205297             75,614      branch-load-misses                                                      (33.13%)
     8.016205297         45,710,111      cpu-cycles                                                              (40.70%)
     8.016205297        181,748,653      instructions                     #    3.98  insn per cycle              (50.59%)
     8.026331320         44,162,411      L1-dcache-loads                                                         (55.86%)
     8.026331320             34,921      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.72%)
     8.026331320             10,296      l2_rqsts.demand_data_rd_hit                                             (75.60%)
     8.026331320                935      l2_rqsts.demand_data_rd_miss                                            (79.02%)
     8.026331320             12,414      LLC-loads                                                               (39.51%)
     8.026331320             11,732      LLC-load-misses                  #   94.51% of all LL-cache accesses    (34.30%)
     8.026331320         42,594,275      dTLB-loads                                                              (24.42%)
     8.026331320                123      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.56%)
     8.026331320                350      iTLB-load-misses                                                        (11.11%)
     8.026331320         39,456,382      branch-instructions                                                     (20.99%)
     8.026331320             74,457      branch-load-misses                                                      (30.86%)
     8.026331320         45,563,434      cpu-cycles                                                              (40.74%)
     8.026331320        184,371,136      instructions                     #    4.05  insn per cycle              (50.62%)
     8.036452783         43,391,670      L1-dcache-loads                                                         (79.04%)
     8.036452783             34,172      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.04%)
     8.036452783             10,163      l2_rqsts.demand_data_rd_hit                                             (75.01%)
     8.036452783                996      l2_rqsts.demand_data_rd_miss                                            (65.14%)
     8.036452783             12,828      LLC-loads                                                               (15.75%)
     8.036452783             10,891      LLC-load-misses                  #   84.90% of all LL-cache accesses    (11.10%)
     8.036452783         42,841,891      dTLB-loads                                                              (15.08%)
     8.036452783                 52      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.95%)
     8.036452783                344      iTLB-load-misses                                                        (34.82%)
     8.036452783         39,283,557      branch-instructions                                                     (44.70%)
     8.036452783             72,644      branch-load-misses                                                      (54.57%)
     8.036452783         44,820,303      cpu-cycles                                                              (64.45%)
     8.036452783        181,167,667      instructions                     #    4.04  insn per cycle              (74.33%)
     8.046572011         42,744,698      L1-dcache-loads                                                         (66.31%)
     8.046572011             33,206      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.44%)
     8.046572011              9,882      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     8.046572011              1,033      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     8.046572011             12,996      LLC-loads                                                               (23.77%)
     8.046572011             11,866      LLC-load-misses                  #   91.31% of all LL-cache accesses    (33.64%)
     8.046572011         42,557,100      dTLB-loads                                                              (39.53%)
     8.046572011                134      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     8.046572011                303      iTLB-load-misses                                                        (39.53%)
     8.046572011         38,294,602      branch-instructions                                                     (49.41%)
     8.046572011             72,461      branch-load-misses                                                      (59.29%)
     8.046572011         44,324,107      cpu-cycles                                                              (69.17%)
     8.046572011        178,692,808      instructions                     #    4.03  insn per cycle              (76.26%)
     8.056695419         41,684,042      L1-dcache-loads                                                         (50.61%)
     8.056695419             33,447      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     8.056695419              9,674      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     8.056695419              1,031      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     8.056695419             12,731      LLC-loads                                                               (39.51%)
     8.056695419             12,119      LLC-load-misses                  #   95.19% of all LL-cache accesses    (39.48%)
     8.056695419         44,082,736      dTLB-loads                                                              (39.51%)
     8.056695419                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     8.056695419                321      iTLB-load-misses                                                        (39.51%)
     8.056695419         38,769,679      branch-instructions                                                     (47.81%)
     8.056695419             72,441      branch-load-misses                                                      (47.82%)
     8.056695419         44,296,316      cpu-cycles                                                              (47.82%)
     8.056695419        177,786,940      instructions                     #    4.01  insn per cycle              (50.62%)
     8.066813072         43,301,460      L1-dcache-loads                                                         (50.58%)
     8.066813072             34,074      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.05%)
     8.066813072             10,275      l2_rqsts.demand_data_rd_hit                                             (60.92%)
     8.066813072              1,074      l2_rqsts.demand_data_rd_miss                                            (70.81%)
     8.066813072             12,459      LLC-loads                                                               (39.54%)
     8.066813072             11,555      LLC-load-misses                  #   92.74% of all LL-cache accesses    (39.54%)
     8.066813072         43,405,862      dTLB-loads                                                              (39.10%)
     8.066813072                441      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.22%)
     8.066813072                361      iTLB-load-misses                                                        (19.35%)
     8.066813072         40,823,917      branch-instructions                                                     (20.93%)
     8.066813072             75,470      branch-load-misses                                                      (30.82%)
     8.066813072         45,224,006      cpu-cycles                                                              (40.70%)
     8.066813072        182,326,113      instructions                     #    4.03  insn per cycle              (50.58%)
     8.076906817         44,238,062      L1-dcache-loads                                                         (69.83%)
     8.076906817             33,915      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.26%)
     8.076906817              9,866      l2_rqsts.demand_data_rd_hit                                             (79.27%)
     8.076906817                944      l2_rqsts.demand_data_rd_miss                                            (79.27%)
     8.076906817             12,568      LLC-loads                                                               (30.19%)
     8.076906817             12,051      LLC-load-misses                  #   95.89% of all LL-cache accesses    (20.30%)
     8.076906817         42,853,792      dTLB-loads                                                              (10.84%)
     8.076906817                156      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.84%)
     8.076906817                350      iTLB-load-misses                                                        (20.24%)
     8.076906817         40,407,353      branch-instructions                                                     (30.14%)
     8.076906817             75,392      branch-load-misses                                                      (40.04%)
     8.076906817         46,035,981      cpu-cycles                                                              (49.94%)
     8.076906817        185,657,549      instructions                     #    4.03  insn per cycle              (59.84%)
     8.087014304         44,003,903      L1-dcache-loads                                                         (79.16%)
     8.087014304             34,998      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.77%)
     8.087014304             10,520      l2_rqsts.demand_data_rd_hit                                             (60.89%)
     8.087014304              1,045      l2_rqsts.demand_data_rd_miss                                            (51.00%)
     8.087014304             12,886      LLC-loads                                                               (10.97%)
     8.087014304             11,828      LLC-load-misses                  #   91.79% of all LL-cache accesses    (19.30%)
     8.087014304         43,576,322      dTLB-loads                                                              (29.19%)
     8.087014304                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.07%)
     8.087014304                358      iTLB-load-misses                                                        (39.58%)
     8.087014304         40,216,445      branch-instructions                                                     (49.47%)
     8.087014304             74,577      branch-load-misses                                                      (59.36%)
     8.087014304         45,683,937      cpu-cycles                                                              (69.26%)
     8.087014304        184,380,518      instructions                     #    4.04  insn per cycle              (79.15%)
     8.097109994         43,814,099      L1-dcache-loads                                                         (51.99%)
     8.097109994             34,274      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.48%)
     8.097109994              9,899      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     8.097109994                938      l2_rqsts.demand_data_rd_miss                                            (50.48%)
     8.097109994             12,126      LLC-loads                                                               (38.07%)
     8.097109994             11,567      LLC-load-misses                  #   95.39% of all LL-cache accesses    (39.62%)
     8.097109994         42,638,903      dTLB-loads                                                              (39.62%)
     8.097109994                 95      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     8.097109994                340      iTLB-load-misses                                                        (39.62%)
     8.097109994         39,684,643      branch-instructions                                                     (49.53%)
     8.097109994             74,267      branch-load-misses                                                      (59.43%)
     8.097109994         45,199,871      cpu-cycles                                                              (61.96%)
     8.097109994        182,011,736      instructions                     #    4.03  insn per cycle              (61.97%)
     8.107234285         43,471,172      L1-dcache-loads                                                         (50.61%)
     8.107234285             34,442      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     8.107234285             10,058      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     8.107234285              1,139      l2_rqsts.demand_data_rd_miss                                            (56.77%)
     8.107234285             13,137      LLC-loads                                                               (39.51%)
     8.107234285             12,388      LLC-load-misses                  #   94.30% of all LL-cache accesses    (39.51%)
     8.107234285         44,192,369      dTLB-loads                                                              (39.52%)
     8.107234285                237      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     8.107234285                392      iTLB-load-misses                                                        (33.37%)
     8.107234285         39,872,533      branch-instructions                                                     (33.37%)
     8.107234285             74,464      branch-load-misses                                                      (33.38%)
     8.107234285         45,307,280      cpu-cycles                                                              (40.74%)
     8.107234285        183,637,101      instructions                     #    4.05  insn per cycle              (50.62%)
     8.117354371         43,855,704      L1-dcache-loads                                                         (55.60%)
     8.117354371             34,362      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.48%)
     8.117354371             12,336      l2_rqsts.demand_data_rd_hit                                             (75.36%)
     8.117354371              1,298      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     8.117354371             13,504      LLC-loads                                                               (39.53%)
     8.117354371             12,670      LLC-load-misses                  #   93.82% of all LL-cache accesses    (34.54%)
     8.117354371         43,901,386      dTLB-loads                                                              (24.67%)
     8.117354371                283      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.80%)
     8.117354371                361      iTLB-load-misses                                                        (11.07%)
     8.117354371         39,694,207      branch-instructions                                                     (20.95%)
     8.117354371             74,619      branch-load-misses                                                      (30.83%)
     8.117354371         45,273,966      cpu-cycles                                                              (40.71%)
     8.117354371        182,860,926      instructions                     #    4.04  insn per cycle              (50.59%)
     8.127472614         42,109,184      L1-dcache-loads                                                         (79.06%)
     8.127472614             33,144      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.06%)
     8.127472614              9,582      l2_rqsts.demand_data_rd_hit                                             (75.22%)
     8.127472614                976      l2_rqsts.demand_data_rd_miss                                            (65.35%)
     8.127472614             12,058      LLC-loads                                                               (15.96%)
     8.127472614             10,945      LLC-load-misses                  #   90.77% of all LL-cache accesses    (11.07%)
     8.127472614         43,464,315      dTLB-loads                                                              (14.86%)
     8.127472614                 76      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.74%)
     8.127472614                320      iTLB-load-misses                                                        (34.61%)
     8.127472614         37,743,457      branch-instructions                                                     (44.49%)
     8.127472614             71,070      branch-load-misses                                                      (54.36%)
     8.127472614         43,776,878      cpu-cycles                                                              (64.24%)
     8.127472614        175,629,811      instructions                     #    4.01  insn per cycle              (74.12%)
     8.137593766         44,128,923      L1-dcache-loads                                                         (66.52%)
     8.137593766             34,787      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.65%)
     8.137593766             10,309      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     8.137593766                982      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     8.137593766             12,811      LLC-loads                                                               (23.57%)
     8.137593766             11,875      LLC-load-misses                  #   92.69% of all LL-cache accesses    (33.44%)
     8.137593766         43,461,996      dTLB-loads                                                              (39.52%)
     8.137593766                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     8.137593766                316      iTLB-load-misses                                                        (39.52%)
     8.137593766         40,247,737      branch-instructions                                                     (49.40%)
     8.137593766             74,832      branch-load-misses                                                      (59.28%)
     8.137593766         45,670,944      cpu-cycles                                                              (69.16%)
     8.137593766        183,930,567      instructions                     #    4.03  insn per cycle              (76.47%)
     8.147709115         44,306,944      L1-dcache-loads                                                         (50.57%)
     8.147709115             34,748      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     8.147709115             10,169      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     8.147709115                959      l2_rqsts.demand_data_rd_miss                                            (50.57%)
     8.147709115             12,606      LLC-loads                                                               (39.54%)
     8.147709115             11,706      LLC-load-misses                  #   92.86% of all LL-cache accesses    (39.54%)
     8.147709115         44,289,284      dTLB-loads                                                              (39.54%)
     8.147709115                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     8.147709115                336      iTLB-load-misses                                                        (39.54%)
     8.147709115         40,437,271      branch-instructions                                                     (47.98%)
     8.147709115             75,661      branch-load-misses                                                      (47.99%)
     8.147709115         45,873,194      cpu-cycles                                                              (48.00%)
     8.147709115        185,485,145      instructions                     #    4.04  insn per cycle              (50.58%)
     8.157839686         44,543,013      L1-dcache-loads                                                         (50.64%)
     8.157839686             34,789      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.85%)
     8.157839686             10,032      l2_rqsts.demand_data_rd_hit                                             (60.71%)
     8.157839686              1,042      l2_rqsts.demand_data_rd_miss                                            (70.58%)
     8.157839686             12,219      LLC-loads                                                               (39.49%)
     8.157839686             11,574      LLC-load-misses                  #   94.72% of all LL-cache accesses    (39.49%)
     8.157839686         43,426,272      dTLB-loads                                                              (39.31%)
     8.157839686                125      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.44%)
     8.157839686                383      iTLB-load-misses                                                        (19.58%)
     8.157839686         40,213,960      branch-instructions                                                     (21.03%)
     8.157839686             75,746      branch-load-misses                                                      (30.90%)
     8.157839686         46,050,502      cpu-cycles                                                              (40.77%)
     8.157839686        186,043,718      instructions                     #    4.04  insn per cycle              (50.64%)
#           time             counts unit events
     8.167943304         44,418,027      L1-dcache-loads                                                         (69.50%)
     8.167943304             34,686      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.19%)
     8.167943304             10,096      l2_rqsts.demand_data_rd_hit                                             (79.19%)
     8.167943304                906      l2_rqsts.demand_data_rd_miss                                            (79.19%)
     8.167943304             12,682      LLC-loads                                                               (30.52%)
     8.167943304             11,845      LLC-load-misses                  #   93.40% of all LL-cache accesses    (20.62%)
     8.167943304         42,599,450      dTLB-loads                                                              (10.93%)
     8.167943304                256      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.93%)
     8.167943304                375      iTLB-load-misses                                                        (19.96%)
     8.167943304         40,292,382      branch-instructions                                                     (29.85%)
     8.167943304             75,511      branch-load-misses                                                      (39.74%)
     8.167943304         45,963,053      cpu-cycles                                                              (49.63%)
     8.167943304        185,972,880      instructions                     #    4.05  insn per cycle              (59.52%)
     8.178036147         43,521,150      L1-dcache-loads                                                         (79.26%)
     8.178036147             34,095      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.09%)
     8.178036147              9,877      l2_rqsts.demand_data_rd_hit                                             (61.19%)
     8.178036147                951      l2_rqsts.demand_data_rd_miss                                            (51.29%)
     8.178036147             12,565      LLC-loads                                                               (10.85%)
     8.178036147             11,616      LLC-load-misses                  #   92.45% of all LL-cache accesses    (18.97%)
     8.178036147         43,784,872      dTLB-loads                                                              (28.87%)
     8.178036147                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.77%)
     8.178036147                358      iTLB-load-misses                                                        (39.63%)
     8.178036147         39,932,847      branch-instructions                                                     (49.54%)
     8.178036147             74,475      branch-load-misses                                                      (59.44%)
     8.178036147         45,142,646      cpu-cycles                                                              (69.35%)
     8.178036147        182,749,121      instructions                     #    4.05  insn per cycle              (79.26%)
     8.188130433         43,122,500      L1-dcache-loads                                                         (52.20%)
     8.188130433             33,925      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     8.188130433              9,661      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     8.188130433              1,077      l2_rqsts.demand_data_rd_miss                                            (50.47%)
     8.188130433             12,848      LLC-loads                                                               (37.86%)
     8.188130433             11,790      LLC-load-misses                  #   91.77% of all LL-cache accesses    (39.63%)
     8.188130433         43,168,268      dTLB-loads                                                              (39.63%)
     8.188130433                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     8.188130433                345      iTLB-load-misses                                                        (39.63%)
     8.188130433         39,178,145      branch-instructions                                                     (49.53%)
     8.188130433             73,785      branch-load-misses                                                      (59.44%)
     8.188130433         44,798,984      cpu-cycles                                                              (62.17%)
     8.188130433        180,400,239      instructions                     #    4.03  insn per cycle              (62.17%)
     8.198224627         40,476,571      L1-dcache-loads                                                         (50.47%)
     8.198224627             35,231      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.47%)
     8.198224627             10,207      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     8.198224627              1,471      l2_rqsts.demand_data_rd_miss                                            (56.74%)
     8.198224627             12,060      LLC-loads                                                               (39.62%)
     8.198224627             11,243      LLC-load-misses                  #   93.23% of all LL-cache accesses    (39.62%)
     8.198224627         41,500,067      dTLB-loads                                                              (39.63%)
     8.198224627                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     8.198224627                314      iTLB-load-misses                                                        (33.38%)
     8.198224627         37,465,636      branch-instructions                                                     (33.39%)
     8.198224627             70,202      branch-load-misses                                                      (33.39%)
     8.198224627         43,263,054      cpu-cycles                                                              (40.59%)
     8.198224627        168,879,939      instructions                     #    3.90  insn per cycle              (50.50%)
     8.208340272         41,123,663      L1-dcache-loads                                                         (55.66%)
     8.208340272             33,363      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.53%)
     8.208340272              9,775      l2_rqsts.demand_data_rd_hit                                             (75.40%)
     8.208340272              1,145      l2_rqsts.demand_data_rd_miss                                            (79.01%)
     8.208340272             12,433      LLC-loads                                                               (39.51%)
     8.208340272             11,693      LLC-load-misses                  #   94.05% of all LL-cache accesses    (34.50%)
     8.208340272         43,828,227      dTLB-loads                                                              (24.63%)
     8.208340272                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.76%)
     8.208340272                440      iTLB-load-misses                                                        (11.12%)
     8.208340272         35,799,840      branch-instructions                                                     (21.00%)
     8.208340272             69,482      branch-load-misses                                                      (30.87%)
     8.208340272         42,201,101      cpu-cycles                                                              (40.75%)
     8.208340272        171,230,650      instructions                     #    4.06  insn per cycle              (50.62%)
     8.218477906         44,002,929      L1-dcache-loads                                                         (79.00%)
     8.218477906             34,732      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.00%)
     8.218477906             10,205      l2_rqsts.demand_data_rd_hit                                             (75.22%)
     8.218477906              1,075      l2_rqsts.demand_data_rd_miss                                            (65.26%)
     8.218477906             12,674      LLC-loads                                                               (15.99%)
     8.218477906             11,616      LLC-load-misses                  #   91.65% of all LL-cache accesses    (11.14%)
     8.218477906         43,734,069      dTLB-loads                                                              (14.87%)
     8.218477906                250      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.73%)
     8.218477906                351      iTLB-load-misses                                                        (34.70%)
     8.218477906         39,974,530      branch-instructions                                                     (44.47%)
     8.218477906             74,954      branch-load-misses                                                      (54.34%)
     8.218477906         45,772,031      cpu-cycles                                                              (64.21%)
     8.218477906        184,862,250      instructions                     #    4.04  insn per cycle              (74.08%)
     8.228568014         43,593,483      L1-dcache-loads                                                         (66.43%)
     8.228568014             34,204      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.57%)
     8.228568014              9,717      l2_rqsts.demand_data_rd_hit                                             (50.45%)
     8.228568014                959      l2_rqsts.demand_data_rd_miss                                            (50.45%)
     8.228568014             12,577      LLC-loads                                                               (23.59%)
     8.228568014             11,672      LLC-load-misses                  #   92.80% of all LL-cache accesses    (33.52%)
     8.228568014         43,028,248      dTLB-loads                                                              (39.64%)
     8.228568014                196      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     8.228568014                360      iTLB-load-misses                                                        (39.64%)
     8.228568014         39,734,079      branch-instructions                                                     (49.55%)
     8.228568014             75,172      branch-load-misses                                                      (59.46%)
     8.228568014         45,717,979      cpu-cycles                                                              (69.37%)
     8.228568014        182,101,919      instructions                     #    3.98  insn per cycle              (76.44%)
     8.238689922         43,320,954      L1-dcache-loads                                                         (50.60%)
     8.238689922             34,244      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
     8.238689922             10,021      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     8.238689922                960      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     8.238689922             12,366      LLC-loads                                                               (39.52%)
     8.238689922             11,386      LLC-load-misses                  #   92.08% of all LL-cache accesses    (39.52%)
     8.238689922         43,297,868      dTLB-loads                                                              (39.52%)
     8.238689922                118      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     8.238689922                331      iTLB-load-misses                                                        (39.52%)
     8.238689922         39,080,376      branch-instructions                                                     (47.76%)
     8.238689922             74,064      branch-load-misses                                                      (47.77%)
     8.238689922         44,864,852      cpu-cycles                                                              (47.78%)
     8.238689922        179,569,006      instructions                     #    4.00  insn per cycle              (50.61%)
     8.248818286         43,685,979      L1-dcache-loads                                                         (50.63%)
     8.248818286             34,936      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.05%)
     8.248818286             10,151      l2_rqsts.demand_data_rd_hit                                             (60.91%)
     8.248818286              1,110      l2_rqsts.demand_data_rd_miss                                            (70.78%)
     8.248818286             12,559      LLC-loads                                                               (39.50%)
     8.248818286             11,441      LLC-load-misses                  #   91.10% of all LL-cache accesses    (39.51%)
     8.248818286         43,234,893      dTLB-loads                                                              (39.11%)
     8.248818286                102      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.24%)
     8.248818286                335      iTLB-load-misses                                                        (19.37%)
     8.248818286         39,457,036      branch-instructions                                                     (21.02%)
     8.248818286             74,447      branch-load-misses                                                      (30.97%)
     8.248818286         45,630,964      cpu-cycles                                                              (40.76%)
     8.248818286        182,996,387      instructions                     #    4.01  insn per cycle              (50.63%)
     8.258904682         43,217,926      L1-dcache-loads                                                         (69.83%)
     8.258904682             33,568      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.32%)
     8.258904682             10,034      l2_rqsts.demand_data_rd_hit                                             (79.32%)
     8.258904682                869      l2_rqsts.demand_data_rd_miss                                            (79.32%)
     8.258904682             12,487      LLC-loads                                                               (30.19%)
     8.258904682             11,574      LLC-load-misses                  #   92.69% of all LL-cache accesses    (20.29%)
     8.258904682         43,673,508      dTLB-loads                                                              (10.77%)
     8.258904682                 74      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.78%)
     8.258904682                341      iTLB-load-misses                                                        (20.20%)
     8.258904682         39,375,814      branch-instructions                                                     (30.11%)
     8.258904682             74,419      branch-load-misses                                                      (40.02%)
     8.258904682         45,423,037      cpu-cycles                                                              (49.93%)
     8.258904682        181,108,646      instructions                     #    3.99  insn per cycle              (59.84%)
     8.268999623         43,379,257      L1-dcache-loads                                                         (79.25%)
     8.268999623             34,004      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.71%)
     8.268999623             10,074      l2_rqsts.demand_data_rd_hit                                             (60.82%)
     8.268999623                991      l2_rqsts.demand_data_rd_miss                                            (50.92%)
     8.268999623             12,232      LLC-loads                                                               (10.86%)
     8.268999623             11,907      LLC-load-misses                  #   97.34% of all LL-cache accesses    (19.35%)
     8.268999623         43,695,132      dTLB-loads                                                              (29.25%)
     8.268999623                 79      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.14%)
     8.268999623                353      iTLB-load-misses                                                        (39.62%)
     8.268999623         39,923,426      branch-instructions                                                     (49.53%)
     8.268999623             75,451      branch-load-misses                                                      (59.43%)
     8.268999623         45,983,708      cpu-cycles                                                              (69.34%)
     8.268999623        182,018,096      instructions                     #    3.96  insn per cycle              (79.25%)
     8.279091250         43,520,168      L1-dcache-loads                                                         (51.82%)
     8.279091250             34,077      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     8.279091250              9,756      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     8.279091250                984      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     8.279091250             12,779      LLC-loads                                                               (38.22%)
     8.279091250             11,910      LLC-load-misses                  #   93.20% of all LL-cache accesses    (39.64%)
     8.279091250         43,693,463      dTLB-loads                                                              (39.64%)
     8.279091250                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     8.279091250                340      iTLB-load-misses                                                        (39.64%)
     8.279091250         39,911,869      branch-instructions                                                     (49.55%)
     8.279091250             75,471      branch-load-misses                                                      (59.46%)
     8.279091250         45,921,316      cpu-cycles                                                              (61.80%)
     8.279091250        182,542,045      instructions                     #    3.98  insn per cycle              (61.81%)
     8.289215666         43,981,501      L1-dcache-loads                                                         (50.62%)
     8.289215666             39,157      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.61%)
     8.289215666             13,171      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     8.289215666              1,378      l2_rqsts.demand_data_rd_miss                                            (56.96%)
     8.289215666             12,753      LLC-loads                                                               (39.51%)
     8.289215666             12,302      LLC-load-misses                  #   96.46% of all LL-cache accesses    (39.51%)
     8.289215666         44,518,257      dTLB-loads                                                              (39.51%)
     8.289215666                118      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     8.289215666                352      iTLB-load-misses                                                        (33.18%)
     8.289215666         40,516,492      branch-instructions                                                     (33.19%)
     8.289215666             76,225      branch-load-misses                                                      (33.20%)
     8.289215666         46,150,540      cpu-cycles                                                              (40.74%)
     8.289215666        185,069,545      instructions                     #    4.01  insn per cycle              (50.62%)
     8.299334662         44,661,756      L1-dcache-loads                                                         (55.79%)
     8.299334662             34,942      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.67%)
     8.299334662             10,323      l2_rqsts.demand_data_rd_hit                                             (75.55%)
     8.299334662                823      l2_rqsts.demand_data_rd_miss                                            (79.08%)
     8.299334662             12,909      LLC-loads                                                               (39.54%)
     8.299334662             12,202      LLC-load-misses                  #   94.52% of all LL-cache accesses    (34.35%)
     8.299334662         44,315,475      dTLB-loads                                                              (24.48%)
     8.299334662                246      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.60%)
     8.299334662                379      iTLB-load-misses                                                        (11.06%)
     8.299334662         40,184,227      branch-instructions                                                     (20.94%)
     8.299334662             75,600      branch-load-misses                                                      (30.83%)
     8.299334662         46,125,599      cpu-cycles                                                              (40.71%)
     8.299334662        186,398,931      instructions                     #    4.04  insn per cycle              (50.59%)
     8.309452758         44,446,628      L1-dcache-loads                                                         (79.06%)
     8.309452758             34,561      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.06%)
     8.309452758             10,075      l2_rqsts.demand_data_rd_hit                                             (75.04%)
     8.309452758                850      l2_rqsts.demand_data_rd_miss                                            (65.16%)
     8.309452758             12,279      LLC-loads                                                               (15.76%)
     8.309452758             11,697      LLC-load-misses                  #   95.26% of all LL-cache accesses    (11.07%)
     8.309452758         43,633,262      dTLB-loads                                                              (15.06%)
     8.309452758                228      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.93%)
     8.309452758                341      iTLB-load-misses                                                        (34.80%)
     8.309452758         40,298,805      branch-instructions                                                     (44.68%)
     8.309452758             79,849      branch-load-misses                                                      (54.55%)
     8.309452758         45,935,377      cpu-cycles                                                              (64.43%)
     8.309452758        185,928,466      instructions                     #    4.05  insn per cycle              (74.31%)
     8.319572012         44,265,419      L1-dcache-loads                                                         (66.31%)
     8.319572012             34,888      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.44%)
     8.319572012             10,538      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     8.319572012                915      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     8.319572012             13,100      LLC-loads                                                               (23.77%)
     8.319572012             12,422      LLC-load-misses                  #   94.82% of all LL-cache accesses    (33.64%)
     8.319572012         44,259,245      dTLB-loads                                                              (39.53%)
     8.319572012                179      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     8.319572012                359      iTLB-load-misses                                                        (39.52%)
     8.319572012         40,518,595      branch-instructions                                                     (49.41%)
     8.319572012             75,988      branch-load-misses                                                      (59.29%)
     8.319572012         46,103,069      cpu-cycles                                                              (69.17%)
     8.319572012        185,544,615      instructions                     #    4.02  insn per cycle              (76.26%)
     8.329688960         42,347,755      L1-dcache-loads                                                         (50.58%)
     8.329688960             34,345      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
     8.329688960              9,996      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     8.329688960              1,006      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     8.329688960             12,628      LLC-loads                                                               (39.54%)
     8.329688960             11,826      LLC-load-misses                  #   93.65% of all LL-cache accesses    (39.54%)
     8.329688960         43,314,314      dTLB-loads                                                              (39.54%)
     8.329688960                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     8.329688960                328      iTLB-load-misses                                                        (39.54%)
     8.329688960         39,536,366      branch-instructions                                                     (47.78%)
     8.329688960             74,315      branch-load-misses                                                      (47.79%)
     8.329688960         45,140,496      cpu-cycles                                                              (47.79%)
     8.329688960        181,374,624      instructions                     #    4.02  insn per cycle              (50.59%)
     8.339819463         43,819,943      L1-dcache-loads                                                         (50.64%)
     8.339819463             35,006      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.04%)
     8.339819463             10,486      l2_rqsts.demand_data_rd_hit                                             (60.91%)
     8.339819463                973      l2_rqsts.demand_data_rd_miss                                            (70.78%)
     8.339819463             11,997      LLC-loads                                                               (39.50%)
     8.339819463             10,955      LLC-load-misses                  #   91.31% of all LL-cache accesses    (39.50%)
     8.339819463         40,686,407      dTLB-loads                                                              (39.11%)
     8.339819463                167      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.24%)
     8.339819463                330      iTLB-load-misses                                                        (19.38%)
     8.339819463         37,689,910      branch-instructions                                                     (21.03%)
     8.339819463             72,031      branch-load-misses                                                      (30.90%)
     8.339819463         44,591,161      cpu-cycles                                                              (40.77%)
     8.339819463        181,092,509      instructions                     #    4.06  insn per cycle              (50.64%)
     8.349902599         41,754,033      L1-dcache-loads                                                         (69.84%)
     8.349902599             33,069      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.35%)
     8.349902599              9,848      l2_rqsts.demand_data_rd_hit                                             (79.35%)
     8.349902599                927      l2_rqsts.demand_data_rd_miss                                            (79.35%)
     8.349902599             13,374      LLC-loads                                                               (30.18%)
     8.349902599             12,272      LLC-load-misses                  #   91.76% of all LL-cache accesses    (20.27%)
     8.349902599         44,186,144      dTLB-loads                                                              (10.75%)
     8.349902599                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.74%)
     8.349902599                307      iTLB-load-misses                                                        (20.20%)
     8.349902599         37,017,626      branch-instructions                                                     (30.10%)
     8.349902599             69,394      branch-load-misses                                                      (40.01%)
     8.349902599         42,445,525      cpu-cycles                                                              (49.93%)
     8.349902599        173,155,113      instructions                     #    4.08  insn per cycle              (59.84%)
     8.360004187         43,923,725      L1-dcache-loads                                                         (79.17%)
     8.360004187             34,910      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.75%)
     8.360004187             10,233      l2_rqsts.demand_data_rd_hit                                             (60.87%)
     8.360004187              1,019      l2_rqsts.demand_data_rd_miss                                            (50.99%)
     8.360004187             13,494      LLC-loads                                                               (11.01%)
     8.360004187             12,598      LLC-load-misses                  #   93.36% of all LL-cache accesses    (19.34%)
     8.360004187         44,552,982      dTLB-loads                                                              (29.21%)
     8.360004187                176      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.10%)
     8.360004187                346      iTLB-load-misses                                                        (39.55%)
     8.360004187         40,755,585      branch-instructions                                                     (49.44%)
     8.360004187             76,393      branch-load-misses                                                      (59.33%)
     8.360004187         46,266,618      cpu-cycles                                                              (69.22%)
     8.360004187        186,435,154      instructions                     #    4.03  insn per cycle              (79.12%)
     8.370114744         41,741,271      L1-dcache-loads                                                         (51.98%)
     8.370114744             35,197      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.49%)
     8.370114744              9,975      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     8.370114744                909      l2_rqsts.demand_data_rd_miss                                            (50.49%)
     8.370114744             13,019      LLC-loads                                                               (38.04%)
     8.370114744             11,924      LLC-load-misses                  #   91.59% of all LL-cache accesses    (39.61%)
     8.370114744         43,140,337      dTLB-loads                                                              (39.61%)
     8.370114744                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     8.370114744                315      iTLB-load-misses                                                        (39.61%)
     8.370114744         38,195,519      branch-instructions                                                     (49.51%)
     8.370114744             71,696      branch-load-misses                                                      (59.41%)
     8.370114744         44,162,749      cpu-cycles                                                              (61.98%)
     8.370114744        175,966,237      instructions                     #    3.98  insn per cycle              (61.99%)
     8.380232595         44,028,936      L1-dcache-loads                                                         (50.58%)
     8.380232595             34,526      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     8.380232595              9,963      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     8.380232595                849      l2_rqsts.demand_data_rd_miss                                            (56.76%)
     8.380232595             12,244      LLC-loads                                                               (39.54%)
     8.380232595             11,687      LLC-load-misses                  #   95.45% of all LL-cache accesses    (39.54%)
     8.380232595         44,524,059      dTLB-loads                                                              (39.54%)
     8.380232595                220      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     8.380232595                320      iTLB-load-misses                                                        (33.37%)
     8.380232595         40,459,244      branch-instructions                                                     (33.38%)
     8.380232595             75,478      branch-load-misses                                                      (33.39%)
     8.380232595         45,853,688      cpu-cycles                                                              (40.71%)
     8.380232595        184,831,710      instructions                     #    4.03  insn per cycle              (50.59%)
     8.390345290         43,588,438      L1-dcache-loads                                                         (55.62%)
     8.390345290             34,571      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.50%)
     8.390345290             10,138      l2_rqsts.demand_data_rd_hit                                             (75.37%)
     8.390345290                973      l2_rqsts.demand_data_rd_miss                                            (79.07%)
     8.390345290             12,353      LLC-loads                                                               (39.53%)
     8.390345290             11,760      LLC-load-misses                  #   95.20% of all LL-cache accesses    (34.52%)
     8.390345290         43,853,255      dTLB-loads                                                              (24.65%)
     8.390345290                 47      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.78%)
     8.390345290                352      iTLB-load-misses                                                        (11.07%)
     8.390345290         39,502,573      branch-instructions                                                     (20.95%)
     8.390345290             74,538      branch-load-misses                                                      (30.83%)
     8.390345290         45,491,124      cpu-cycles                                                              (40.71%)
     8.390345290        181,783,510      instructions                     #    4.00  insn per cycle              (50.59%)
     8.400462593         43,384,235      L1-dcache-loads                                                         (79.01%)
     8.400462593             34,149      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.04%)
     8.400462593              9,840      l2_rqsts.demand_data_rd_hit                                             (75.22%)
     8.400462593              1,225      l2_rqsts.demand_data_rd_miss                                            (65.35%)
     8.400462593             12,254      LLC-loads                                                               (15.97%)
     8.400462593             10,292      LLC-load-misses                  #   83.99% of all LL-cache accesses    (11.14%)
     8.400462593         42,168,808      dTLB-loads                                                              (14.88%)
     8.400462593                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.74%)
     8.400462593                361      iTLB-load-misses                                                        (34.61%)
     8.400462593         39,607,248      branch-instructions                                                     (44.48%)
     8.400462593             75,097      branch-load-misses                                                      (54.35%)
     8.400462593         45,554,644      cpu-cycles                                                              (64.22%)
     8.400462593        182,916,563      instructions                     #    4.02  insn per cycle              (74.10%)
     8.410590846         43,286,427      L1-dcache-loads                                                         (66.53%)
     8.410590846             34,002      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.68%)
     8.410590846              9,643      l2_rqsts.demand_data_rd_hit                                             (50.66%)
     8.410590846              1,277      l2_rqsts.demand_data_rd_miss                                            (50.66%)
     8.410590846             13,881      LLC-loads                                                               (23.51%)
     8.410590846             12,714      LLC-load-misses                  #   91.59% of all LL-cache accesses    (33.37%)
     8.410590846         44,362,340      dTLB-loads                                                              (39.48%)
     8.410590846                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     8.410590846                336      iTLB-load-misses                                                        (39.48%)
     8.410590846         40,057,447      branch-instructions                                                     (49.35%)
     8.410590846             75,342      branch-load-misses                                                      (59.22%)
     8.410590846         45,484,112      cpu-cycles                                                              (69.09%)
     8.410590846        182,344,280      instructions                     #    4.01  insn per cycle              (76.53%)
     8.420719988         43,611,620      L1-dcache-loads                                                         (50.66%)
     8.420719988             34,347      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     8.420719988             10,158      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     8.420719988              1,195      l2_rqsts.demand_data_rd_miss                                            (50.76%)
     8.420719988             12,329      LLC-loads                                                               (39.52%)
     8.420719988             11,401      LLC-load-misses                  #   92.47% of all LL-cache accesses    (39.51%)
     8.420719988         41,793,203      dTLB-loads                                                              (39.51%)
     8.420719988                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.36%)
     8.420719988                341      iTLB-load-misses                                                        (39.50%)
     8.420719988         39,806,470      branch-instructions                                                     (48.16%)
     8.420719988             74,659      branch-load-misses                                                      (48.16%)
     8.420719988         45,409,265      cpu-cycles                                                              (48.17%)
     8.420719988        182,479,097      instructions                     #    4.02  insn per cycle              (50.61%)
#           time             counts unit events
     8.430860815         42,412,250      L1-dcache-loads                                                         (50.68%)
     8.430860815             33,648      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     8.430860815             10,021      l2_rqsts.demand_data_rd_hit                                             (60.46%)
     8.430860815              1,147      l2_rqsts.demand_data_rd_miss                                            (70.32%)
     8.430860815             12,033      LLC-loads                                                               (39.46%)
     8.430860815             11,506      LLC-load-misses                  #   95.62% of all LL-cache accesses    (39.47%)
     8.430860815         43,293,814      dTLB-loads                                                              (39.48%)
     8.430860815                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.70%)
     8.430860815                332      iTLB-load-misses                                                        (19.84%)
     8.430860815         39,165,722      branch-instructions                                                     (21.07%)
     8.430860815             74,489      branch-load-misses                                                      (30.93%)
     8.430860815         45,107,681      cpu-cycles                                                              (40.87%)
     8.430860815        180,457,782      instructions                     #    4.00  insn per cycle              (50.67%)
     8.440972711         43,741,788      L1-dcache-loads                                                         (69.21%)
     8.440972711             34,273      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.10%)
     8.440972711              9,869      l2_rqsts.demand_data_rd_hit                                             (79.16%)
     8.440972711                903      l2_rqsts.demand_data_rd_miss                                            (79.17%)
     8.440972711             12,100      LLC-loads                                                               (30.82%)
     8.440972711             11,427      LLC-load-misses                  #   94.44% of all LL-cache accesses    (20.93%)
     8.440972711         44,341,278      dTLB-loads                                                              (11.05%)
     8.440972711                145      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.96%)
     8.440972711                340      iTLB-load-misses                                                        (19.68%)
     8.440972711         39,507,879      branch-instructions                                                     (29.57%)
     8.440972711             74,493      branch-load-misses                                                      (39.45%)
     8.440972711         45,475,398      cpu-cycles                                                              (49.34%)
     8.440972711        183,297,349      instructions                     #    4.03  insn per cycle              (59.23%)
     8.451073543         43,918,729      L1-dcache-loads                                                         (79.20%)
     8.451073543             37,483      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (71.41%)
     8.451073543             12,581      l2_rqsts.demand_data_rd_hit                                             (61.52%)
     8.451073543              1,009      l2_rqsts.demand_data_rd_miss                                            (51.63%)
     8.451073543             13,453      LLC-loads                                                               (10.91%)
     8.451073543             12,547      LLC-load-misses                  #   93.27% of all LL-cache accesses    (18.66%)
     8.451073543         43,932,117      dTLB-loads                                                              (28.55%)
     8.451073543                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.44%)
     8.451073543                358      iTLB-load-misses                                                        (39.60%)
     8.451073543         40,609,208      branch-instructions                                                     (49.50%)
     8.451073543             75,945      branch-load-misses                                                      (59.41%)
     8.451073543         45,915,522      cpu-cycles                                                              (69.30%)
     8.451073543        184,924,555      instructions                     #    4.03  insn per cycle              (79.21%)
     8.461167587         43,270,181      L1-dcache-loads                                                         (52.60%)
     8.461167587             33,793      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.49%)
     8.461167587             10,077      l2_rqsts.demand_data_rd_hit                                             (50.54%)
     8.461167587              1,068      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     8.461167587             13,036      LLC-loads                                                               (37.40%)
     8.461167587             11,855      LLC-load-misses                  #   90.94% of all LL-cache accesses    (39.54%)
     8.461167587         43,866,473      dTLB-loads                                                              (39.54%)
     8.461167587                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     8.461167587                330      iTLB-load-misses                                                        (39.58%)
     8.461167587         39,722,082      branch-instructions                                                     (49.47%)
     8.461167587             74,328      branch-load-misses                                                      (59.32%)
     8.461167587         45,461,224      cpu-cycles                                                              (62.68%)
     8.461167587        181,952,805      instructions                     #    4.00  insn per cycle              (62.68%)
     8.471300066         42,948,140      L1-dcache-loads                                                         (50.69%)
     8.471300066             34,362      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.71%)
     8.471300066              9,975      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     8.471300066                915      l2_rqsts.demand_data_rd_miss                                            (56.04%)
     8.471300066             12,399      LLC-loads                                                               (39.48%)
     8.471300066             12,000      LLC-load-misses                  #   96.78% of all LL-cache accesses    (39.48%)
     8.471300066         42,894,188      dTLB-loads                                                              (39.49%)
     8.471300066                144      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     8.471300066                383      iTLB-load-misses                                                        (34.13%)
     8.471300066         38,592,399      branch-instructions                                                     (34.14%)
     8.471300066             72,980      branch-load-misses                                                      (34.18%)
     8.471300066         44,532,009      cpu-cycles                                                              (40.71%)
     8.471300066        179,732,569      instructions                     #    4.04  insn per cycle              (50.59%)
     8.481417078         44,058,510      L1-dcache-loads                                                         (54.87%)
     8.481417078             34,654      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.72%)
     8.481417078             10,042      l2_rqsts.demand_data_rd_hit                                             (74.60%)
     8.481417078                895      l2_rqsts.demand_data_rd_miss                                            (79.09%)
     8.481417078             12,559      LLC-loads                                                               (39.55%)
     8.481417078             11,904      LLC-load-misses                  #   94.78% of all LL-cache accesses    (35.30%)
     8.481417078         43,929,306      dTLB-loads                                                              (25.42%)
     8.481417078                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.54%)
     8.481417078                371      iTLB-load-misses                                                        (11.04%)
     8.481417078         39,596,402      branch-instructions                                                     (20.92%)
     8.481417078             74,804      branch-load-misses                                                      (30.81%)
     8.481417078         45,699,406      cpu-cycles                                                              (40.69%)
     8.481417078        183,784,383      instructions                     #    4.02  insn per cycle              (50.58%)
     8.491533922         44,155,914      L1-dcache-loads                                                         (79.13%)
     8.491533922             34,176      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.04%)
     8.491533922              9,897      l2_rqsts.demand_data_rd_hit                                             (75.98%)
     8.491533922                919      l2_rqsts.demand_data_rd_miss                                            (66.11%)
     8.491533922             12,879      LLC-loads                                                               (16.73%)
     8.491533922             12,137      LLC-load-misses                  #   94.24% of all LL-cache accesses    (11.10%)
     8.491533922         43,765,215      dTLB-loads                                                              (14.11%)
     8.491533922                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.98%)
     8.491533922                336      iTLB-load-misses                                                        (33.85%)
     8.491533922         39,878,026      branch-instructions                                                     (43.72%)
     8.491533922             74,724      branch-load-misses                                                      (53.60%)
     8.491533922         45,721,810      cpu-cycles                                                              (63.47%)
     8.491533922        184,786,266      instructions                     #    4.04  insn per cycle              (73.35%)
     8.501659928         43,432,038      L1-dcache-loads                                                         (67.21%)
     8.501659928             33,694      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.42%)
     8.501659928              9,727      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     8.501659928              1,108      l2_rqsts.demand_data_rd_miss                                            (50.59%)
     8.501659928             12,994      LLC-loads                                                               (22.79%)
     8.501659928             11,934      LLC-load-misses                  #   91.84% of all LL-cache accesses    (32.66%)
     8.501659928         44,744,788      dTLB-loads                                                              (39.53%)
     8.501659928                134      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     8.501659928                328      iTLB-load-misses                                                        (39.53%)
     8.501659928         39,958,240      branch-instructions                                                     (49.47%)
     8.501659928             74,534      branch-load-misses                                                      (59.29%)
     8.501659928         45,306,426      cpu-cycles                                                              (69.17%)
     8.501659928        182,184,317      instructions                     #    4.02  insn per cycle              (77.25%)
     8.511774687         43,418,973      L1-dcache-loads                                                         (50.56%)
     8.511774687             34,459      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
     8.511774687             10,004      l2_rqsts.demand_data_rd_hit                                             (50.57%)
     8.511774687              1,156      l2_rqsts.demand_data_rd_miss                                            (50.56%)
     8.511774687             12,303      LLC-loads                                                               (39.55%)
     8.511774687             11,741      LLC-load-misses                  #   95.43% of all LL-cache accesses    (39.55%)
     8.511774687         43,953,571      dTLB-loads                                                              (39.55%)
     8.511774687                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     8.511774687                364      iTLB-load-misses                                                        (39.55%)
     8.511774687         39,621,400      branch-instructions                                                     (48.75%)
     8.511774687             74,004      branch-load-misses                                                      (48.75%)
     8.511774687         45,178,887      cpu-cycles                                                              (48.76%)
     8.511774687        181,704,225      instructions                     #    4.02  insn per cycle              (50.57%)
     8.521879300         43,291,490      L1-dcache-loads                                                         (50.52%)
     8.521879300             34,963      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.52%)
     8.521879300             10,130      l2_rqsts.demand_data_rd_hit                                             (60.10%)
     8.521879300              1,062      l2_rqsts.demand_data_rd_miss                                            (69.99%)
     8.521879300             12,420      LLC-loads                                                               (39.59%)
     8.521879300             11,701      LLC-load-misses                  #   94.21% of all LL-cache accesses    (39.59%)
     8.521879300         43,589,005      dTLB-loads                                                              (39.59%)
     8.521879300                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.02%)
     8.521879300                357      iTLB-load-misses                                                        (20.14%)
     8.521879300         39,686,667      branch-instructions                                                     (20.84%)
     8.521879300             74,276      branch-load-misses                                                      (30.73%)
     8.521879300         45,458,103      cpu-cycles                                                              (40.63%)
     8.521879300        182,337,114      instructions                     #    4.01  insn per cycle              (50.53%)
     8.531984664         44,469,480      L1-dcache-loads                                                         (69.06%)
     8.531984664             34,918      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.96%)
     8.531984664             10,306      l2_rqsts.demand_data_rd_hit                                             (79.27%)
     8.531984664                878      l2_rqsts.demand_data_rd_miss                                            (79.27%)
     8.531984664             12,548      LLC-loads                                                               (30.97%)
     8.531984664             11,690      LLC-load-misses                  #   93.16% of all LL-cache accesses    (21.07%)
     8.531984664         43,694,928      dTLB-loads                                                              (11.17%)
     8.531984664                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.84%)
     8.531984664                344      iTLB-load-misses                                                        (19.47%)
     8.531984664         40,377,253      branch-instructions                                                     (29.37%)
     8.531984664             76,308      branch-load-misses                                                      (39.27%)
     8.531984664         46,073,357      cpu-cycles                                                              (49.17%)
     8.531984664        186,304,175      instructions                     #    4.04  insn per cycle              (59.07%)
     8.542075330         43,956,224      L1-dcache-loads                                                         (79.28%)
     8.542075330             35,528      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.50%)
     8.542075330              6,807      l2_rqsts.demand_data_rd_hit                                             (61.59%)
     8.542075330              2,259      l2_rqsts.demand_data_rd_miss                                            (51.69%)
     8.542075330             12,933      LLC-loads                                                               (10.82%)
     8.542075330             11,554      LLC-load-misses                  #   89.34% of all LL-cache accesses    (18.56%)
     8.542075330         43,330,209      dTLB-loads                                                              (28.47%)
     8.542075330                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.37%)
     8.542075330                345      iTLB-load-misses                                                        (39.64%)
     8.542075330         39,892,710      branch-instructions                                                     (49.55%)
     8.542075330             74,893      branch-load-misses                                                      (59.46%)
     8.542075330         45,632,892      cpu-cycles                                                              (69.37%)
     8.542075330        183,681,010      instructions                     #    4.03  insn per cycle              (79.28%)
     8.552184466         42,672,453      L1-dcache-loads                                                         (52.70%)
     8.552184466             35,107      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     8.552184466              6,749      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     8.552184466              2,322      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     8.552184466             15,935      LLC-loads                                                               (37.37%)
     8.552184466             15,653      LLC-load-misses                  #   98.23% of all LL-cache accesses    (39.52%)
     8.552184466         43,834,889      dTLB-loads                                                              (39.53%)
     8.552184466                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     8.552184466                341      iTLB-load-misses                                                        (39.52%)
     8.552184466         39,694,541      branch-instructions                                                     (49.46%)
     8.552184466             74,046      branch-load-misses                                                      (59.29%)
     8.552184466         45,101,382      cpu-cycles                                                              (62.66%)
     8.552184466        179,995,633      instructions                     #    3.99  insn per cycle              (62.66%)
     8.562310406         43,086,683      L1-dcache-loads                                                         (50.60%)
     8.562310406             34,883      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
     8.562310406              6,690      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     8.562310406              2,157      l2_rqsts.demand_data_rd_miss                                            (55.90%)
     8.562310406             15,426      LLC-loads                                                               (39.49%)
     8.562310406             14,949      LLC-load-misses                  #   96.91% of all LL-cache accesses    (39.49%)
     8.562310406         43,570,825      dTLB-loads                                                              (39.49%)
     8.562310406                415      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     8.562310406                417      iTLB-load-misses                                                        (34.25%)
     8.562310406         39,282,075      branch-instructions                                                     (34.26%)
     8.562310406             73,272      branch-load-misses                                                      (34.27%)
     8.562310406         45,129,460      cpu-cycles                                                              (40.77%)
     8.562310406        180,711,234      instructions                     #    4.00  insn per cycle              (50.64%)
     8.572432172         42,227,555      L1-dcache-loads                                                         (54.76%)
     8.572432172             34,734      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.59%)
     8.572432172              6,525      l2_rqsts.demand_data_rd_hit                                             (74.47%)
     8.572432172              2,336      l2_rqsts.demand_data_rd_miss                                            (79.09%)
     8.572432172             15,757      LLC-loads                                                               (39.54%)
     8.572432172             15,198      LLC-load-misses                  #   96.45% of all LL-cache accesses    (35.43%)
     8.572432172         41,879,539      dTLB-loads                                                              (25.55%)
     8.572432172                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.68%)
     8.572432172                371      iTLB-load-misses                                                        (11.04%)
     8.572432172         38,755,270      branch-instructions                                                     (20.93%)
     8.572432172             72,316      branch-load-misses                                                      (30.81%)
     8.572432172         44,631,150      cpu-cycles                                                              (40.69%)
     8.572432172        176,950,118      instructions                     #    3.96  insn per cycle              (50.58%)
     8.582553931         44,002,612      L1-dcache-loads                                                         (79.10%)
     8.582553931             35,417      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.09%)
     8.582553931              7,057      l2_rqsts.demand_data_rd_hit                                             (76.12%)
     8.582553931              2,412      l2_rqsts.demand_data_rd_miss                                            (66.25%)
     8.582553931             15,455      LLC-loads                                                               (16.87%)
     8.582553931             14,839      LLC-load-misses                  #   96.01% of all LL-cache accesses    (11.11%)
     8.582553931         43,698,811      dTLB-loads                                                              (13.97%)
     8.582553931                 58      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.84%)
     8.582553931                367      iTLB-load-misses                                                        (33.71%)
     8.582553931         40,318,203      branch-instructions                                                     (43.58%)
     8.582553931             75,527      branch-load-misses                                                      (53.45%)
     8.582553931         45,829,315      cpu-cycles                                                              (63.33%)
     8.582553931        184,847,967      instructions                     #    4.03  insn per cycle              (73.20%)
     8.592671257         44,353,010      L1-dcache-loads                                                         (67.37%)
     8.592671257             35,324      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.54%)
     8.592671257              7,539      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     8.592671257              2,036      l2_rqsts.demand_data_rd_miss                                            (50.57%)
     8.592671257             16,331      LLC-loads                                                               (22.62%)
     8.592671257             15,268      LLC-load-misses                  #   93.49% of all LL-cache accesses    (32.49%)
     8.592671257         43,783,015      dTLB-loads                                                              (39.54%)
     8.592671257                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     8.592671257                379      iTLB-load-misses                                                        (39.55%)
     8.592671257         40,491,381      branch-instructions                                                     (49.43%)
     8.592671257             75,923      branch-load-misses                                                      (59.32%)
     8.592671257         46,164,490      cpu-cycles                                                              (69.21%)
     8.592671257        185,669,863      instructions                     #    4.02  insn per cycle              (77.41%)
     8.602791658         42,575,071      L1-dcache-loads                                                         (50.59%)
     8.602791658             35,680      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     8.602791658              6,966      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     8.602791658              2,595      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     8.602791658             15,999      LLC-loads                                                               (39.51%)
     8.602791658             15,260      LLC-load-misses                  #   95.38% of all LL-cache accesses    (39.51%)
     8.602791658         42,486,585      dTLB-loads                                                              (39.51%)
     8.602791658                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     8.602791658                349      iTLB-load-misses                                                        (39.50%)
     8.602791658         38,558,281      branch-instructions                                                     (48.94%)
     8.602791658             72,223      branch-load-misses                                                      (48.94%)
     8.602791658         44,277,817      cpu-cycles                                                              (48.95%)
     8.602791658        177,216,354      instructions                     #    4.00  insn per cycle              (50.63%)
     8.612898816         43,520,402      L1-dcache-loads                                                         (50.49%)
     8.612898816             35,172      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.48%)
     8.612898816              9,540      l2_rqsts.demand_data_rd_hit                                             (59.95%)
     8.612898816              1,328      l2_rqsts.demand_data_rd_miss                                            (69.86%)
     8.612898816             12,568      LLC-loads                                                               (39.65%)
     8.612898816             12,150      LLC-load-misses                  #   96.67% of all LL-cache accesses    (39.65%)
     8.612898816         43,355,119      dTLB-loads                                                              (39.65%)
     8.612898816                 62      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.16%)
     8.612898816                325      iTLB-load-misses                                                        (20.26%)
     8.612898816         39,455,754      branch-instructions                                                     (20.71%)
     8.612898816             74,218      branch-load-misses                                                      (30.62%)
     8.612898816         45,495,135      cpu-cycles                                                              (40.53%)
     8.612898816        181,689,510      instructions                     #    3.99  insn per cycle              (50.44%)
     8.622995940         42,695,699      L1-dcache-loads                                                         (68.96%)
     8.622995940             34,193      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.85%)
     8.622995940              9,975      l2_rqsts.demand_data_rd_hit                                             (79.24%)
     8.622995940                966      l2_rqsts.demand_data_rd_miss                                            (79.24%)
     8.622995940             12,166      LLC-loads                                                               (31.07%)
     8.622995940             11,704      LLC-load-misses                  #   96.20% of all LL-cache accesses    (21.17%)
     8.622995940         43,395,427      dTLB-loads                                                              (11.28%)
     8.622995940                 46      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.87%)
     8.622995940                330      iTLB-load-misses                                                        (19.38%)
     8.622995940         38,898,288      branch-instructions                                                     (29.28%)
     8.622995940             73,366      branch-load-misses                                                      (39.17%)
     8.622995940         44,338,932      cpu-cycles                                                              (49.07%)
     8.622995940        178,334,875      instructions                     #    4.02  insn per cycle              (58.97%)
     8.633093745         44,316,551      L1-dcache-loads                                                         (79.23%)
     8.633093745             35,020      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.63%)
     8.633093745             10,495      l2_rqsts.demand_data_rd_hit                                             (61.73%)
     8.633093745                908      l2_rqsts.demand_data_rd_miss                                            (51.84%)
     8.633093745             12,960      LLC-loads                                                               (10.89%)
     8.633093745             11,881      LLC-load-misses                  #   91.67% of all LL-cache accesses    (18.44%)
     8.633093745         44,103,499      dTLB-loads                                                              (28.33%)
     8.633093745                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.23%)
     8.633093745                348      iTLB-load-misses                                                        (39.61%)
     8.633093745         40,529,230      branch-instructions                                                     (49.51%)
     8.633093745             76,414      branch-load-misses                                                      (59.42%)
     8.633093745         46,079,062      cpu-cycles                                                              (69.33%)
     8.633093745        185,618,430      instructions                     #    4.03  insn per cycle              (79.23%)
     8.643185515         43,726,314      L1-dcache-loads                                                         (52.76%)
     8.643185515             34,492      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     8.643185515             10,202      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     8.643185515              1,018      l2_rqsts.demand_data_rd_miss                                            (50.45%)
     8.643185515             12,773      LLC-loads                                                               (37.29%)
     8.643185515             12,367      LLC-load-misses                  #   96.82% of all LL-cache accesses    (39.64%)
     8.643185515         43,500,063      dTLB-loads                                                              (39.64%)
     8.643185515                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     8.643185515                340      iTLB-load-misses                                                        (39.64%)
     8.643185515         39,797,256      branch-instructions                                                     (49.55%)
     8.643185515             75,448      branch-load-misses                                                      (59.46%)
     8.643185515         45,549,051      cpu-cycles                                                              (62.73%)
     8.643185515        183,289,639      instructions                     #    4.02  insn per cycle              (62.74%)
     8.653279896         44,315,909      L1-dcache-loads                                                         (50.47%)
     8.653279896             34,702      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.47%)
     8.653279896              9,923      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     8.653279896                980      l2_rqsts.demand_data_rd_miss                                            (56.20%)
     8.653279896             12,419      LLC-loads                                                               (39.63%)
     8.653279896             11,728      LLC-load-misses                  #   94.44% of all LL-cache accesses    (39.63%)
     8.653279896         43,097,820      dTLB-loads                                                              (39.62%)
     8.653279896                 58      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     8.653279896                383      iTLB-load-misses                                                        (33.91%)
     8.653279896         40,361,203      branch-instructions                                                     (33.92%)
     8.653279896             75,773      branch-load-misses                                                      (33.93%)
     8.653279896         45,783,785      cpu-cycles                                                              (40.57%)
     8.653279896        185,239,264      instructions                     #    4.05  insn per cycle              (50.47%)
     8.663372253         44,433,188      L1-dcache-loads                                                         (55.31%)
     8.663372253             35,236      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.21%)
     8.663372253              9,829      l2_rqsts.demand_data_rd_hit                                             (75.11%)
     8.663372253                973      l2_rqsts.demand_data_rd_miss                                            (79.28%)
     8.663372253             12,739      LLC-loads                                                               (39.64%)
     8.663372253             12,086      LLC-load-misses                  #   94.87% of all LL-cache accesses    (34.82%)
     8.663372253         44,485,847      dTLB-loads                                                              (24.91%)
     8.663372253                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.01%)
     8.663372253                350      iTLB-load-misses                                                        (10.83%)
     8.663372253         40,607,692      branch-instructions                                                     (20.73%)
     8.663372253             75,994      branch-load-misses                                                      (30.64%)
     8.663372253         46,060,534      cpu-cycles                                                              (40.55%)
     8.663372253        186,344,839      instructions                     #    4.05  insn per cycle              (50.46%)
     8.673488367         42,588,936      L1-dcache-loads                                                         (78.99%)
     8.673488367             36,987      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.99%)
     8.673488367             10,551      l2_rqsts.demand_data_rd_hit                                             (75.43%)
     8.673488367              2,346      l2_rqsts.demand_data_rd_miss                                            (65.57%)
     8.673488367             14,030      LLC-loads                                                               (16.20%)
     8.673488367             12,045      LLC-load-misses                  #   85.85% of all LL-cache accesses    (11.20%)
     8.673488367         42,425,180      dTLB-loads                                                              (14.67%)
     8.673488367                 36      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.53%)
     8.673488367                308      iTLB-load-misses                                                        (34.38%)
     8.673488367         39,872,747      branch-instructions                                                     (44.24%)
     8.673488367             74,662      branch-load-misses                                                      (54.10%)
     8.673488367         45,515,546      cpu-cycles                                                              (63.97%)
     8.673488367        183,628,408      instructions                     #    4.03  insn per cycle              (73.94%)
     8.683650564         29,014,539      L1-dcache-loads                                                         (66.87%)
     8.683650564             49,532      L1-dcache-load-misses            #    0.17% of all L1-dcache accesses   (57.00%)
     8.683650564             13,958      l2_rqsts.demand_data_rd_hit                                             (50.72%)
     8.683650564              4,926      l2_rqsts.demand_data_rd_miss                                            (50.75%)
     8.683650564             13,368      LLC-loads                                                               (23.21%)
     8.683650564              9,967      LLC-load-misses                  #   74.56% of all LL-cache accesses    (33.06%)
     8.683650564         32,018,342      dTLB-loads                                                              (39.46%)
     8.683650564                182      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
     8.683650564                273      iTLB-load-misses                                                        (39.43%)
     8.683650564         24,054,549      branch-instructions                                                     (49.26%)
     8.683650564             46,601      branch-load-misses                                                      (59.11%)
     8.683650564         41,901,477      cpu-cycles                                                              (68.91%)
     8.683650564        124,205,348      instructions                     #    2.96  insn per cycle              (76.84%)
#           time             counts unit events
     8.693799026         33,754,413      L1-dcache-loads                                                         (50.88%)
     8.693799026             44,471      L1-dcache-load-misses            #    0.13% of all L1-dcache accesses   (50.77%)
     8.693799026             14,198      l2_rqsts.demand_data_rd_hit                                             (50.91%)
     8.693799026              5,635      l2_rqsts.demand_data_rd_miss                                            (50.77%)
     8.693799026             14,195      LLC-loads                                                               (39.28%)
     8.693799026              7,949      LLC-load-misses                  #   56.00% of all LL-cache accesses    (39.39%)
     8.693799026         23,817,630      dTLB-loads                                                              (39.24%)
     8.693799026                258      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.39%)
     8.693799026                332      iTLB-load-misses                                                        (39.39%)
     8.693799026         30,975,982      branch-instructions                                                     (48.81%)
     8.693799026             59,281      branch-load-misses                                                      (48.82%)
     8.693799026         43,390,772      cpu-cycles                                                              (48.83%)
     8.693799026        141,603,763      instructions                     #    3.26  insn per cycle              (50.79%)
     8.703963671         33,034,685      L1-dcache-loads                                                         (50.79%)
     8.703963671             45,846      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.91%)
     8.703963671             13,223      l2_rqsts.demand_data_rd_hit                                             (59.55%)
     8.703963671              4,381      l2_rqsts.demand_data_rd_miss                                            (69.39%)
     8.703963671             12,967      LLC-loads                                                               (39.39%)
     8.703963671              9,265      LLC-load-misses                  #   71.45% of all LL-cache accesses    (39.22%)
     8.703963671         24,976,466      dTLB-loads                                                              (39.39%)
     8.703963671                362      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.64%)
     8.703963671                322      iTLB-load-misses                                                        (20.79%)
     8.703963671         20,626,768      branch-instructions                                                     (21.22%)
     8.703963671             50,984      branch-load-misses                                                      (31.06%)
     8.703963671         42,174,961      cpu-cycles                                                              (40.91%)
     8.703963671        129,321,149      instructions                     #    3.07  insn per cycle              (50.78%)
     8.714696339         34,187,354      L1-dcache-loads                                                         (64.22%)
     8.714696339             44,423      L1-dcache-load-misses            #    0.13% of all L1-dcache accesses   (73.49%)
     8.714696339             12,496      l2_rqsts.demand_data_rd_hit                                             (74.48%)
     8.714696339              2,977      l2_rqsts.demand_data_rd_miss                                            (74.50%)
     8.714696339             12,158      LLC-loads                                                               (35.86%)
     8.714696339             11,060      LLC-load-misses                  #   90.97% of all LL-cache accesses    (26.61%)
     8.714696339         38,820,359      dTLB-loads                                                              (17.32%)
     8.714696339                190      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.29%)
     8.714696339                233      iTLB-load-misses                                                        (17.53%)
     8.714696339         23,150,553      branch-instructions                                                     (26.83%)
     8.714696339             51,366      branch-load-misses                                                      (36.15%)
     8.714696339         44,855,444      cpu-cycles                                                              (45.41%)
     8.714696339        138,539,982      instructions                     #    3.09  insn per cycle              (54.75%)
     8.724954925         31,101,397      L1-dcache-loads                                                         (78.01%)
     8.724954925             45,220      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (78.02%)
     8.724954925             11,616      l2_rqsts.demand_data_rd_hit                                             (69.23%)
     8.724954925              3,914      l2_rqsts.demand_data_rd_miss                                            (59.49%)
     8.724954925             13,244      LLC-loads                                                               (12.25%)
     8.724954925              8,486      LLC-load-misses                  #   64.07% of all LL-cache accesses    (12.16%)
     8.724954925         24,098,455      dTLB-loads                                                              (20.90%)
     8.724954925                199      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.64%)
     8.724954925                233      iTLB-load-misses                                                        (39.02%)
     8.724954925         21,838,238      branch-instructions                                                     (48.80%)
     8.724954925             42,514      branch-load-misses                                                      (58.57%)
     8.724954925         43,131,486      cpu-cycles                                                              (68.34%)
     8.724954925        119,080,988      instructions                     #    2.76  insn per cycle              (78.11%)
     8.735117041         31,570,547      L1-dcache-loads                                                         (61.59%)
     8.735117041             50,538      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (51.77%)
     8.735117041             13,665      l2_rqsts.demand_data_rd_hit                                             (50.82%)
     8.735117041              5,904      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     8.735117041             11,855      LLC-loads                                                               (28.51%)
     8.735117041             11,067      LLC-load-misses                  #   93.35% of all LL-cache accesses    (38.34%)
     8.735117041         43,236,934      dTLB-loads                                                              (39.35%)
     8.735117041                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.36%)
     8.735117041                291      iTLB-load-misses                                                        (39.49%)
     8.735117041         33,961,872      branch-instructions                                                     (49.21%)
     8.735117041             61,458      branch-load-misses                                                      (59.05%)
     8.735117041         44,794,651      cpu-cycles                                                              (68.89%)
     8.735117041        139,070,777      instructions                     #    3.10  insn per cycle              (71.54%)
     8.745270179         37,927,653      L1-dcache-loads                                                         (50.85%)
     8.745270179             46,355      L1-dcache-load-misses            #    0.12% of all L1-dcache accesses   (50.75%)
     8.745270179             12,048      l2_rqsts.demand_data_rd_hit                                             (50.74%)
     8.745270179              5,213      l2_rqsts.demand_data_rd_miss                                            (50.73%)
     8.745270179             13,829      LLC-loads                                                               (39.31%)
     8.745270179             12,127      LLC-load-misses                  #   87.69% of all LL-cache accesses    (39.40%)
     8.745270179         44,777,343      dTLB-loads                                                              (39.42%)
     8.745270179                215      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
     8.745270179                334      iTLB-load-misses                                                        (39.42%)
     8.745270179         40,724,402      branch-instructions                                                     (43.53%)
     8.745270179             76,751      branch-load-misses                                                      (43.54%)
     8.745270179         46,383,294      cpu-cycles                                                              (43.55%)
     8.745270179        175,656,716      instructions                     #    3.79  insn per cycle              (50.75%)
     8.755407955         35,214,207      L1-dcache-loads                                                         (50.71%)
     8.755407955             47,414      L1-dcache-load-misses            #    0.13% of all L1-dcache accesses   (55.12%)
     8.755407955             12,775      l2_rqsts.demand_data_rd_hit                                             (64.98%)
     8.755407955              6,885      l2_rqsts.demand_data_rd_miss                                            (74.83%)
     8.755407955             16,258      LLC-loads                                                               (39.44%)
     8.755407955              9,842      LLC-load-misses                  #   60.54% of all LL-cache accesses    (39.43%)
     8.755407955         37,206,504      dTLB-loads                                                              (35.05%)
     8.755407955                170      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.20%)
     8.755407955                345      iTLB-load-misses                                                        (15.36%)
     8.755407955         39,535,472      branch-instructions                                                     (21.11%)
     8.755407955             75,895      branch-load-misses                                                      (30.97%)
     8.755407955         45,446,994      cpu-cycles                                                              (40.87%)
     8.755407955        161,658,652      instructions                     #    3.56  insn per cycle              (50.71%)
     8.765578661         43,860,671      L1-dcache-loads                                                         (73.24%)
     8.765578661             34,378      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.68%)
     8.765578661             10,756      l2_rqsts.demand_data_rd_hit                                             (78.69%)
     8.765578661              2,327      l2_rqsts.demand_data_rd_miss                                            (75.96%)
     8.765578661             12,704      LLC-loads                                                               (26.82%)
     8.765578661              8,126      LLC-load-misses                  #   63.96% of all LL-cache accesses    (16.98%)
     8.765578661         32,084,458      dTLB-loads                                                              (11.52%)
     8.765578661                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.17%)
     8.765578661                333      iTLB-load-misses                                                        (23.99%)
     8.765578661         40,149,775      branch-instructions                                                     (33.81%)
     8.765578661             74,992      branch-load-misses                                                      (43.63%)
     8.765578661         45,657,606      cpu-cycles                                                              (53.45%)
     8.765578661        184,104,869      instructions                     #    4.03  insn per cycle              (63.27%)
     8.775744314         39,297,909      L1-dcache-loads                                                         (77.56%)
     8.775744314             36,621      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (67.75%)
     8.775744314              9,950      l2_rqsts.demand_data_rd_hit                                             (57.92%)
     8.775744314              1,871      l2_rqsts.demand_data_rd_miss                                            (50.82%)
     8.775744314             17,318      LLC-loads                                                               (12.53%)
     8.775744314              7,491      LLC-load-misses                  #   43.26% of all LL-cache accesses    (22.36%)
     8.775744314         24,272,356      dTLB-loads                                                              (32.18%)
     8.775744314                348      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.36%)
     8.775744314                335      iTLB-load-misses                                                        (39.36%)
     8.775744314         30,795,573      branch-instructions                                                     (49.20%)
     8.775744314             61,417      branch-load-misses                                                      (59.04%)
     8.775744314         44,662,676      cpu-cycles                                                              (68.88%)
     8.775744314        155,813,685      instructions                     #    3.49  insn per cycle              (78.72%)
     8.785918645         25,038,884      L1-dcache-loads                                                         (50.92%)
     8.785918645             52,221      L1-dcache-load-misses            #    0.21% of all L1-dcache accesses   (50.90%)
     8.785918645             11,983      l2_rqsts.demand_data_rd_hit                                             (50.96%)
     8.785918645              4,661      l2_rqsts.demand_data_rd_miss                                            (50.97%)
     8.785918645             12,526      LLC-loads                                                               (39.21%)
     8.785918645             11,632      LLC-load-misses                  #   92.86% of all LL-cache accesses    (39.22%)
     8.785918645         39,138,376      dTLB-loads                                                              (39.24%)
     8.785918645                135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.23%)
     8.785918645                262      iTLB-load-misses                                                        (39.23%)
     8.785918645         26,258,423      branch-instructions                                                     (49.04%)
     8.785918645             50,204      branch-load-misses                                                      (58.84%)
     8.785918645         44,747,794      cpu-cycles                                                              (59.76%)
     8.785918645        116,098,397      instructions                     #    2.59  insn per cycle              (59.77%)
     8.796090336         41,679,428      L1-dcache-loads                                                         (50.77%)
     8.796090336             38,081      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.76%)
     8.796090336             10,514      l2_rqsts.demand_data_rd_hit                                             (50.70%)
     8.796090336              2,188      l2_rqsts.demand_data_rd_miss                                            (58.26%)
     8.796090336             12,385      LLC-loads                                                               (39.44%)
     8.796090336             11,337      LLC-load-misses                  #   91.54% of all LL-cache accesses    (39.44%)
     8.796090336         44,471,543      dTLB-loads                                                              (39.44%)
     8.796090336                207      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     8.796090336                329      iTLB-load-misses                                                        (31.90%)
     8.796090336         40,602,721      branch-instructions                                                     (31.91%)
     8.796090336             76,008      branch-load-misses                                                      (31.92%)
     8.796090336         46,063,530      cpu-cycles                                                              (40.86%)
     8.796090336        175,983,929      instructions                     #    3.82  insn per cycle              (50.70%)
     8.806224793         27,184,327      L1-dcache-loads                                                         (56.94%)
     8.806224793             53,608      L1-dcache-load-misses            #    0.20% of all L1-dcache accesses   (66.79%)
     8.806224793             13,093      l2_rqsts.demand_data_rd_hit                                             (76.63%)
     8.806224793              7,080      l2_rqsts.demand_data_rd_miss                                            (78.91%)
     8.806224793             14,332      LLC-loads                                                               (39.44%)
     8.806224793             12,502      LLC-load-misses                  #   87.23% of all LL-cache accesses    (33.24%)
     8.806224793         43,826,212      dTLB-loads                                                              (23.40%)
     8.806224793                184      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.55%)
     8.806224793                364      iTLB-load-misses                                                        (11.26%)
     8.806224793         31,527,285      branch-instructions                                                     (21.13%)
     8.806224793             55,478      branch-load-misses                                                      (30.99%)
     8.806224793         45,233,493      cpu-cycles                                                              (40.85%)
     8.806224793        120,986,809      instructions                     #    2.67  insn per cycle              (50.71%)
     8.816386410         41,296,007      L1-dcache-loads                                                         (78.75%)
     8.816386410             41,491      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (78.75%)
     8.816386410             11,759      l2_rqsts.demand_data_rd_hit                                             (74.11%)
     8.816386410              4,352      l2_rqsts.demand_data_rd_miss                                            (64.28%)
     8.816386410             16,446      LLC-loads                                                               (15.07%)
     8.816386410              9,846      LLC-load-misses                  #   59.87% of all LL-cache accesses    (11.44%)
     8.816386410         44,854,490      dTLB-loads                                                              (16.01%)
     8.816386410                135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.84%)
     8.816386410                358      iTLB-load-misses                                                        (35.67%)
     8.816386410         41,100,586      branch-instructions                                                     (45.50%)
     8.816386410             76,748      branch-load-misses                                                      (55.34%)
     8.816386410         46,310,762      cpu-cycles                                                              (65.17%)
     8.816386410        183,210,139      instructions                     #    3.96  insn per cycle              (75.23%)
     8.826534759         43,653,096      L1-dcache-loads                                                         (65.77%)
     8.826534759             35,233      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.94%)
     8.826534759             10,509      l2_rqsts.demand_data_rd_hit                                             (50.74%)
     8.826534759              3,726      l2_rqsts.demand_data_rd_miss                                            (50.74%)
     8.826534759             16,755      LLC-loads                                                               (24.31%)
     8.826534759              8,892      LLC-load-misses                  #   53.07% of all LL-cache accesses    (34.16%)
     8.826534759         32,888,852      dTLB-loads                                                              (39.41%)
     8.826534759                131      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
     8.826534759                393      iTLB-load-misses                                                        (39.41%)
     8.826534759         39,480,147      branch-instructions                                                     (49.27%)
     8.826534759             74,437      branch-load-misses                                                      (59.12%)
     8.826534759         45,464,623      cpu-cycles                                                              (68.98%)
     8.826534759        181,990,219      instructions                     #    4.00  insn per cycle              (75.73%)
     8.836701423         33,407,031      L1-dcache-loads                                                         (50.81%)
     8.836701423             44,554      L1-dcache-load-misses            #    0.13% of all L1-dcache accesses   (50.81%)
     8.836701423             11,234      l2_rqsts.demand_data_rd_hit                                             (50.81%)
     8.836701423              1,821      l2_rqsts.demand_data_rd_miss                                            (50.83%)
     8.836701423             12,571      LLC-loads                                                               (39.36%)
     8.836701423              8,961      LLC-load-misses                  #   71.28% of all LL-cache accesses    (39.36%)
     8.836701423         25,739,492      dTLB-loads                                                              (39.36%)
     8.836701423                282      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.33%)
     8.836701423                317      iTLB-load-misses                                                        (39.33%)
     8.836701423         26,218,070      branch-instructions                                                     (47.70%)
     8.836701423             51,071      branch-load-misses                                                      (47.71%)
     8.836701423         45,228,119      cpu-cycles                                                              (47.72%)
     8.836701423        123,937,810      instructions                     #    2.74  insn per cycle              (50.82%)
     8.846853599         42,753,392      L1-dcache-loads                                                         (50.75%)
     8.846853599             34,819      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.78%)
     8.846853599             10,104      l2_rqsts.demand_data_rd_hit                                             (60.54%)
     8.846853599              1,077      l2_rqsts.demand_data_rd_miss                                            (70.38%)
     8.846853599             12,806      LLC-loads                                                               (39.37%)
     8.846853599             12,352      LLC-load-misses                  #   96.45% of all LL-cache accesses    (39.37%)
     8.846853599         43,724,930      dTLB-loads                                                              (39.38%)
     8.846853599                 74      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.65%)
     8.846853599                332      iTLB-load-misses                                                        (19.82%)
     8.846853599         38,593,338      branch-instructions                                                     (21.28%)
     8.846853599             73,952      branch-load-misses                                                      (31.12%)
     8.846853599         45,057,820      cpu-cycles                                                              (40.96%)
     8.846853599        179,743,062      instructions                     #    3.99  insn per cycle              (50.80%)
     8.857002921         25,896,233      L1-dcache-loads                                                         (69.01%)
     8.857002921             48,590      L1-dcache-load-misses            #    0.19% of all L1-dcache accesses   (78.83%)
     8.857002921             11,723      l2_rqsts.demand_data_rd_hit                                             (78.90%)
     8.857002921              5,295      l2_rqsts.demand_data_rd_miss                                            (78.90%)
     8.857002921             12,494      LLC-loads                                                               (31.05%)
     8.857002921             11,107      LLC-load-misses                  #   88.90% of all LL-cache accesses    (21.21%)
     8.857002921         40,108,422      dTLB-loads                                                              (11.35%)
     8.857002921                 97      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.26%)
     8.857002921                249      iTLB-load-misses                                                        (19.61%)
     8.857002921         21,440,647      branch-instructions                                                     (29.45%)
     8.857002921             41,699      branch-load-misses                                                      (39.33%)
     8.857002921         41,808,709      cpu-cycles                                                              (49.16%)
     8.857002921         99,221,326      instructions                     #    2.37  insn per cycle              (59.02%)
     8.867131959         33,413,908      L1-dcache-loads                                                         (79.01%)
     8.867131959             42,631      L1-dcache-load-misses            #    0.13% of all L1-dcache accesses   (71.82%)
     8.867131959             12,395      l2_rqsts.demand_data_rd_hit                                             (61.96%)
     8.867131959              5,632      l2_rqsts.demand_data_rd_miss                                            (52.09%)
     8.867131959             13,993      LLC-loads                                                               (11.15%)
     8.867131959             10,735      LLC-load-misses                  #   76.72% of all LL-cache accesses    (18.26%)
     8.867131959         40,402,741      dTLB-loads                                                              (28.12%)
     8.867131959                 57      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.97%)
     8.867131959                331      iTLB-load-misses                                                        (39.48%)
     8.867131959         36,854,822      branch-instructions                                                     (49.35%)
     8.867131959             68,547      branch-load-misses                                                      (59.32%)
     8.867131959         42,010,694      cpu-cycles                                                              (69.12%)
     8.867131959        149,552,169      instructions                     #    3.56  insn per cycle              (78.98%)
     8.877289677         40,685,266      L1-dcache-loads                                                         (53.46%)
     8.877289677             35,648      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.81%)
     8.877289677             11,159      l2_rqsts.demand_data_rd_hit                                             (50.80%)
     8.877289677              5,571      l2_rqsts.demand_data_rd_miss                                            (50.81%)
     8.877289677             14,729      LLC-loads                                                               (36.63%)
     8.877289677              9,066      LLC-load-misses                  #   61.55% of all LL-cache accesses    (39.35%)
     8.877289677         37,232,964      dTLB-loads                                                              (39.36%)
     8.877289677                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.38%)
     8.877289677                347      iTLB-load-misses                                                        (39.38%)
     8.877289677         37,140,552      branch-instructions                                                     (49.23%)
     8.877289677             70,343      branch-load-misses                                                      (59.08%)
     8.877289677         42,293,059      cpu-cycles                                                              (63.43%)
     8.877289677        169,886,165      instructions                     #    4.02  insn per cycle              (63.44%)
     8.887415416         37,951,142      L1-dcache-loads                                                         (50.60%)
     8.887415416             36,762      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.61%)
     8.887415416             11,732      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     8.887415416              3,065      l2_rqsts.demand_data_rd_miss                                            (54.96%)
     8.887415416             12,997      LLC-loads                                                               (39.53%)
     8.887415416              7,954      LLC-load-misses                  #   61.20% of all LL-cache accesses    (39.53%)
     8.887415416         29,340,199      dTLB-loads                                                              (39.49%)
     8.887415416                149      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     8.887415416                320      iTLB-load-misses                                                        (35.20%)
     8.887415416         31,445,900      branch-instructions                                                     (35.22%)
     8.887415416             60,067      branch-load-misses                                                      (35.23%)
     8.887415416         41,859,216      cpu-cycles                                                              (40.74%)
     8.887415416        151,994,963      instructions                     #    3.63  insn per cycle              (50.62%)
     8.897565187         39,568,841      L1-dcache-loads                                                         (53.62%)
     8.897565187             35,212      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (63.45%)
     8.897565187             10,389      l2_rqsts.demand_data_rd_hit                                             (73.31%)
     8.897565187              1,964      l2_rqsts.demand_data_rd_miss                                            (78.84%)
     8.897565187             12,295      LLC-loads                                                               (39.45%)
     8.897565187             10,796      LLC-load-misses                  #   87.81% of all LL-cache accesses    (36.59%)
     8.897565187         34,509,648      dTLB-loads                                                              (26.74%)
     8.897565187                 94      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.88%)
     8.897565187                424      iTLB-load-misses                                                        (11.32%)
     8.897565187         34,726,859      branch-instructions                                                     (21.15%)
     8.897565187             68,051      branch-load-misses                                                      (31.00%)
     8.897565187         42,169,015      cpu-cycles                                                              (40.84%)
     8.897565187        163,628,868      instructions                     #    3.88  insn per cycle              (50.77%)
     8.907714129         37,910,395      L1-dcache-loads                                                         (78.73%)
     8.907714129             33,906      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.75%)
     8.907714129              9,809      l2_rqsts.demand_data_rd_hit                                             (77.43%)
     8.907714129              1,282      l2_rqsts.demand_data_rd_miss                                            (67.61%)
     8.907714129             11,623      LLC-loads                                                               (18.41%)
     8.907714129             10,575      LLC-load-misses                  #   90.98% of all LL-cache accesses    (11.44%)
     8.907714129         26,039,547      dTLB-loads                                                              (12.67%)
     8.907714129                151      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.50%)
     8.907714129                306      iTLB-load-misses                                                        (32.32%)
     8.907714129         32,259,840      branch-instructions                                                     (42.16%)
     8.907714129             62,920      branch-load-misses                                                      (51.99%)
     8.907714129         42,244,107      cpu-cycles                                                              (61.84%)
     8.907714129        156,727,641      instructions                     #    3.71  insn per cycle              (71.68%)
     8.917858484         37,313,830      L1-dcache-loads                                                         (69.08%)
     8.917858484             37,795      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (59.25%)
     8.917858484             11,807      l2_rqsts.demand_data_rd_hit                                             (50.73%)
     8.917858484              3,060      l2_rqsts.demand_data_rd_miss                                            (50.72%)
     8.917858484             12,063      LLC-loads                                                               (20.99%)
     8.917858484             10,805      LLC-load-misses                  #   89.57% of all LL-cache accesses    (30.85%)
     8.917858484         41,408,347      dTLB-loads                                                              (39.42%)
     8.917858484                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
     8.917858484                304      iTLB-load-misses                                                        (39.43%)
     8.917858484         34,296,616      branch-instructions                                                     (49.30%)
     8.917858484             64,402      branch-load-misses                                                      (59.15%)
     8.917858484         42,210,696      cpu-cycles                                                              (69.00%)
     8.917858484        158,454,164      instructions                     #    3.75  insn per cycle              (78.86%)
     8.928025706         40,443,652      L1-dcache-loads                                                         (50.81%)
     8.928025706             33,446      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.79%)
     8.928025706              9,559      l2_rqsts.demand_data_rd_hit                                             (50.80%)
     8.928025706              1,995      l2_rqsts.demand_data_rd_miss                                            (50.77%)
     8.928025706             12,259      LLC-loads                                                               (39.36%)
     8.928025706             11,162      LLC-load-misses                  #   91.05% of all LL-cache accesses    (39.37%)
     8.928025706         40,967,721      dTLB-loads                                                              (39.37%)
     8.928025706                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.38%)
     8.928025706                319      iTLB-load-misses                                                        (39.39%)
     8.928025706         37,599,260      branch-instructions                                                     (49.23%)
     8.928025706             70,737      branch-load-misses                                                      (50.99%)
     8.928025706         42,937,951      cpu-cycles                                                              (51.00%)
     8.928025706        171,499,806      instructions                     #    3.99  insn per cycle              (51.00%)
     8.938152966         39,331,249      L1-dcache-loads                                                         (50.59%)
     8.938152966             37,917      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.64%)
     8.938152966             10,848      l2_rqsts.demand_data_rd_hit                                             (57.56%)
     8.938152966              2,532      l2_rqsts.demand_data_rd_miss                                            (67.44%)
     8.938152966             13,067      LLC-loads                                                               (39.49%)
     8.938152966             12,080      LLC-load-misses                  #   92.45% of all LL-cache accesses    (39.55%)
     8.938152966         39,150,855      dTLB-loads                                                              (39.50%)
     8.938152966                 61      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.59%)
     8.938152966                334      iTLB-load-misses                                                        (22.73%)
     8.938152966         36,420,258      branch-instructions                                                     (22.74%)
     8.938152966             69,771      branch-load-misses                                                      (30.86%)
     8.938152966         43,259,276      cpu-cycles                                                              (40.75%)
     8.938152966        171,938,773      instructions                     #    3.97  insn per cycle              (50.62%)
     8.948305071         42,034,805      L1-dcache-loads                                                         (66.00%)
     8.948305071             33,622      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (75.84%)
     8.948305071              9,733      l2_rqsts.demand_data_rd_hit                                             (78.78%)
     8.948305071              1,389      l2_rqsts.demand_data_rd_miss                                            (78.81%)
     8.948305071             12,407      LLC-loads                                                               (34.04%)
     8.948305071              9,734      LLC-load-misses                  #   78.46% of all LL-cache accesses    (24.20%)
     8.948305071         29,860,377      dTLB-loads                                                              (14.36%)
     8.948305071                 35      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.37%)
     8.948305071                347      iTLB-load-misses                                                        (16.69%)
     8.948305071         38,408,427      branch-instructions                                                     (26.53%)
     8.948305071             71,990      branch-load-misses                                                      (36.37%)
     8.948305071         43,685,678      cpu-cycles                                                              (46.19%)
     8.948305071        175,923,191      instructions                     #    4.03  insn per cycle              (56.04%)
#           time             counts unit events
     8.958460260         41,901,760      L1-dcache-loads                                                         (78.84%)
     8.958460260             33,779      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.90%)
     8.958460260             10,017      l2_rqsts.demand_data_rd_hit                                             (65.07%)
     8.958460260                976      l2_rqsts.demand_data_rd_miss                                            (55.22%)
     8.958460260             14,847      LLC-loads                                                               (11.34%)
     8.958460260             11,992      LLC-load-misses                  #   80.77% of all LL-cache accesses    (15.19%)
     8.958460260         39,737,293      dTLB-loads                                                              (25.04%)
     8.958460260                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.88%)
     8.958460260                317      iTLB-load-misses                                                        (39.40%)
     8.958460260         37,744,843      branch-instructions                                                     (49.26%)
     8.958460260             71,490      branch-load-misses                                                      (59.15%)
     8.958460260         43,446,754      cpu-cycles                                                              (68.97%)
     8.958460260        174,913,296      instructions                     #    4.03  insn per cycle              (78.82%)
     8.968594049         37,352,071      L1-dcache-loads                                                         (56.62%)
     8.968594049             39,250      L1-dcache-load-misses            #    0.11% of all L1-dcache accesses   (50.69%)
     8.968594049             10,104      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     8.968594049              2,351      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     8.968594049             12,968      LLC-loads                                                               (33.46%)
     8.968594049             12,305      LLC-load-misses                  #   94.89% of all LL-cache accesses    (39.44%)
     8.968594049         43,870,082      dTLB-loads                                                              (39.44%)
     8.968594049                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     8.968594049                326      iTLB-load-misses                                                        (39.46%)
     8.968594049         34,860,964      branch-instructions                                                     (49.28%)
     8.968594049             66,033      branch-load-misses                                                      (59.15%)
     8.968594049         43,033,186      cpu-cycles                                                              (66.58%)
     8.968594049        160,319,454      instructions                     #    3.73  insn per cycle              (66.59%)
     8.978754123         41,517,983      L1-dcache-loads                                                         (50.75%)
     8.978754123             34,036      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.75%)
     8.978754123             10,039      l2_rqsts.demand_data_rd_hit                                             (50.74%)
     8.978754123              1,604      l2_rqsts.demand_data_rd_miss                                            (51.72%)
     8.978754123             12,126      LLC-loads                                                               (39.41%)
     8.978754123             11,408      LLC-load-misses                  #   94.08% of all LL-cache accesses    (39.42%)
     8.978754123         41,740,833      dTLB-loads                                                              (39.41%)
     8.978754123                279      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
     8.978754123                338      iTLB-load-misses                                                        (38.46%)
     8.978754123         38,516,421      branch-instructions                                                     (38.47%)
     8.978754123             72,680      branch-load-misses                                                      (38.48%)
     8.978754123         44,263,285      cpu-cycles                                                              (40.90%)
     8.978754123        172,825,397      instructions                     #    3.90  insn per cycle              (50.75%)
     8.988905395         38,032,155      L1-dcache-loads                                                         (50.86%)
     8.988905395             38,845      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (59.99%)
     8.988905395             10,937      l2_rqsts.demand_data_rd_hit                                             (69.81%)
     8.988905395              2,169      l2_rqsts.demand_data_rd_miss                                            (78.65%)
     8.988905395             12,496      LLC-loads                                                               (39.31%)
     8.988905395             11,254      LLC-load-misses                  #   90.06% of all LL-cache accesses    (39.33%)
     8.988905395         42,716,940      dTLB-loads                                                              (30.21%)
     8.988905395                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.40%)
     8.988905395                399      iTLB-load-misses                                                        (11.53%)
     8.988905395         38,622,905      branch-instructions                                                     (21.35%)
     8.988905395             73,693      branch-load-misses                                                      (31.19%)
     8.988905395         44,594,195      cpu-cycles                                                              (41.04%)
     8.988905395        162,920,790      instructions                     #    3.65  insn per cycle              (50.87%)
     8.999052936         43,075,392      L1-dcache-loads                                                         (78.33%)
     8.999052936             37,530      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.01%)
     8.999052936             12,206      l2_rqsts.demand_data_rd_hit                                             (79.03%)
     8.999052936              2,384      l2_rqsts.demand_data_rd_miss                                            (71.07%)
     8.999052936             13,511      LLC-loads                                                               (21.71%)
     8.999052936              9,142      LLC-load-misses                  #   67.66% of all LL-cache accesses    (11.86%)
     8.999052936         40,433,255      dTLB-loads                                                              (11.12%)
     8.999052936                157      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.01%)
     8.999052936                332      iTLB-load-misses                                                        (28.87%)
     8.999052936         39,104,444      branch-instructions                                                     (38.74%)
     8.999052936             72,923      branch-load-misses                                                      (48.60%)
     8.999052936         44,989,509      cpu-cycles                                                              (58.47%)
     8.999052936        180,206,977      instructions                     #    4.01  insn per cycle              (68.34%)
     9.009189818         40,725,235      L1-dcache-loads                                                         (72.31%)
     9.009189818             33,546      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.46%)
     9.009189818             10,013      l2_rqsts.demand_data_rd_hit                                             (52.53%)
     9.009189818              1,690      l2_rqsts.demand_data_rd_miss                                            (50.71%)
     9.009189818             13,452      LLC-loads                                                               (17.77%)
     9.009189818             11,744      LLC-load-misses                  #   87.30% of all LL-cache accesses    (27.62%)
     9.009189818         37,395,998      dTLB-loads                                                              (37.48%)
     9.009189818                207      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     9.009189818                321      iTLB-load-misses                                                        (39.45%)
     9.009189818         36,571,154      branch-instructions                                                     (49.31%)
     9.009189818             69,304      branch-load-misses                                                      (59.19%)
     9.009189818         42,707,782      cpu-cycles                                                              (69.05%)
     9.009189818        169,682,667      instructions                     #    3.97  insn per cycle              (78.91%)
     9.019324800         38,099,068      L1-dcache-loads                                                         (50.66%)
     9.019324800             32,907      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.67%)
     9.019324800              9,294      l2_rqsts.demand_data_rd_hit                                             (50.69%)
     9.019324800              1,410      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     9.019324800             12,241      LLC-loads                                                               (39.51%)
     9.019324800             11,079      LLC-load-misses                  #   90.51% of all LL-cache accesses    (39.47%)
     9.019324800         39,211,938      dTLB-loads                                                              (39.47%)
     9.019324800                114      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     9.019324800                312      iTLB-load-misses                                                        (39.40%)
     9.019324800         34,140,769      branch-instructions                                                     (49.26%)
     9.019324800             63,981      branch-load-misses                                                      (54.01%)
     9.019324800         42,472,783      cpu-cycles                                                              (54.02%)
     9.019324800        154,937,721      instructions                     #    3.65  insn per cycle              (54.03%)
     9.029492877         41,969,600      L1-dcache-loads                                                         (50.81%)
     9.029492877             32,919      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.81%)
     9.029492877              9,349      l2_rqsts.demand_data_rd_hit                                             (54.36%)
     9.029492877              1,515      l2_rqsts.demand_data_rd_miss                                            (64.19%)
     9.029492877             12,092      LLC-loads                                                               (39.36%)
     9.029492877             11,680      LLC-load-misses                  #   96.59% of all LL-cache accesses    (39.36%)
     9.029492877         43,286,545      dTLB-loads                                                              (39.37%)
     9.029492877                231      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.84%)
     9.029492877                326      iTLB-load-misses                                                        (26.01%)
     9.029492877         39,932,610      branch-instructions                                                     (26.02%)
     9.029492877             74,125      branch-load-misses                                                      (31.13%)
     9.029492877         44,678,687      cpu-cycles                                                              (40.96%)
     9.029492877        177,334,047      instructions                     #    3.97  insn per cycle              (50.79%)
     9.039635728         38,737,598      L1-dcache-loads                                                         (62.74%)
     9.039635728             37,784      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (72.59%)
     9.039635728             10,419      l2_rqsts.demand_data_rd_hit                                             (78.87%)
     9.039635728              2,155      l2_rqsts.demand_data_rd_miss                                            (78.92%)
     9.039635728             12,273      LLC-loads                                                               (37.30%)
     9.039635728             11,165      LLC-load-misses                  #   90.97% of all LL-cache accesses    (27.45%)
     9.039635728         40,471,316      dTLB-loads                                                              (17.60%)
     9.039635728                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.28%)
     9.039635728                479      iTLB-load-misses                                                        (13.35%)
     9.039635728         38,084,804      branch-instructions                                                     (23.20%)
     9.039635728             65,635      branch-load-misses                                                      (33.08%)
     9.039635728         42,982,752      cpu-cycles                                                              (42.93%)
     9.039635728        159,332,271      instructions                     #    3.71  insn per cycle              (52.77%)
     9.049778373         40,928,176      L1-dcache-loads                                                         (78.86%)
     9.049778373             36,927      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.11%)
     9.049778373             11,020      l2_rqsts.demand_data_rd_hit                                             (68.27%)
     9.049778373              2,141      l2_rqsts.demand_data_rd_miss                                            (58.42%)
     9.049778373             13,727      LLC-loads                                                               (11.30%)
     9.049778373             12,417      LLC-load-misses                  #   90.46% of all LL-cache accesses    (11.98%)
     9.049778373         43,623,090      dTLB-loads                                                              (21.83%)
     9.049778373                 59      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.67%)
     9.049778373                344      iTLB-load-misses                                                        (39.42%)
     9.049778373         40,113,220      branch-instructions                                                     (49.28%)
     9.049778373             75,526      branch-load-misses                                                      (59.13%)
     9.049778373         45,840,778      cpu-cycles                                                              (68.99%)
     9.049778373        180,807,400      instructions                     #    3.94  insn per cycle              (78.87%)
     9.059912095         41,607,492      L1-dcache-loads                                                         (59.82%)
     9.059912095             34,441      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.71%)
     9.059912095             10,327      l2_rqsts.demand_data_rd_hit                                             (50.71%)
     9.059912095              1,447      l2_rqsts.demand_data_rd_miss                                            (50.73%)
     9.059912095             12,768      LLC-loads                                                               (30.29%)
     9.059912095             11,646      LLC-load-misses                  #   91.21% of all LL-cache accesses    (39.44%)
     9.059912095         39,215,541      dTLB-loads                                                              (39.44%)
     9.059912095                 45      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
     9.059912095                327      iTLB-load-misses                                                        (39.41%)
     9.059912095         37,193,215      branch-instructions                                                     (49.26%)
     9.059912095             70,798      branch-load-misses                                                      (59.12%)
     9.059912095         43,588,379      cpu-cycles                                                              (68.98%)
     9.059912095        172,947,605      instructions                     #    3.97  insn per cycle              (69.76%)
     9.070088140         41,554,997      L1-dcache-loads                                                         (50.81%)
     9.070088140             33,975      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.84%)
     9.070088140              9,666      l2_rqsts.demand_data_rd_hit                                             (50.84%)
     9.070088140              1,243      l2_rqsts.demand_data_rd_miss                                            (50.83%)
     9.070088140             12,673      LLC-loads                                                               (39.35%)
     9.070088140             10,969      LLC-load-misses                  #   86.55% of all LL-cache accesses    (39.34%)
     9.070088140         37,823,563      dTLB-loads                                                              (39.32%)
     9.070088140                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.32%)
     9.070088140                320      iTLB-load-misses                                                        (39.31%)
     9.070088140         35,576,212      branch-instructions                                                     (41.76%)
     9.070088140             67,228      branch-load-misses                                                      (41.78%)
     9.070088140         42,860,995      cpu-cycles                                                              (41.79%)
     9.070088140        167,356,521      instructions                     #    3.90  insn per cycle              (50.85%)
     9.080324839         40,584,093      L1-dcache-loads                                                         (51.08%)
     9.080324839             33,305      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.29%)
     9.080324839              9,689      l2_rqsts.demand_data_rd_hit                                             (66.07%)
     9.080324839              1,783      l2_rqsts.demand_data_rd_miss                                            (75.84%)
     9.080324839             12,705      LLC-loads                                                               (39.13%)
     9.080324839             10,846      LLC-load-misses                  #   85.37% of all LL-cache accesses    (39.16%)
     9.080324839         37,181,633      dTLB-loads                                                              (33.98%)
     9.080324839                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.21%)
     9.080324839                325      iTLB-load-misses                                                        (14.45%)
     9.080324839         34,821,850      branch-instructions                                                     (21.80%)
     9.080324839             66,906      branch-load-misses                                                      (31.56%)
     9.080324839         43,098,441      cpu-cycles                                                              (41.33%)
     9.080324839        166,692,525      instructions                     #    3.87  insn per cycle              (51.11%)
     9.090497831         34,516,295      L1-dcache-loads                                                         (74.03%)
     9.090497831             44,585      L1-dcache-load-misses            #    0.13% of all L1-dcache accesses   (78.60%)
     9.090497831             13,270      l2_rqsts.demand_data_rd_hit                                             (78.63%)
     9.090497831              3,108      l2_rqsts.demand_data_rd_miss                                            (75.12%)
     9.090497831             12,076      LLC-loads                                                               (26.03%)
     9.090497831             10,813      LLC-load-misses                  #   89.54% of all LL-cache accesses    (16.26%)
     9.090497831         39,545,468      dTLB-loads                                                              (11.55%)
     9.090497831                 40      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.96%)
     9.090497831                298      iTLB-load-misses                                                        (24.81%)
     9.090497831         27,384,320      branch-instructions                                                     (34.59%)
     9.090497831             56,174      branch-load-misses                                                      (44.39%)
     9.090497831         42,248,712      cpu-cycles                                                              (54.22%)
     9.090497831        142,977,053      instructions                     #    3.38  insn per cycle              (64.04%)
     9.100608594         38,521,955      L1-dcache-loads                                                         (76.72%)
     9.100608594             37,060      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (66.84%)
     9.100608594             11,364      l2_rqsts.demand_data_rd_hit                                             (56.97%)
     9.100608594              2,931      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     9.100608594             12,060      LLC-loads                                                               (13.32%)
     9.100608594             11,161      LLC-load-misses                  #   92.55% of all LL-cache accesses    (23.20%)
     9.100608594         40,188,237      dTLB-loads                                                              (33.08%)
     9.100608594                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     9.100608594                313      iTLB-load-misses                                                        (39.58%)
     9.100608594         36,475,878      branch-instructions                                                     (49.47%)
     9.100608594             66,600      branch-load-misses                                                      (59.39%)
     9.100608594         42,068,587      cpu-cycles                                                              (69.27%)
     9.100608594        162,077,325      instructions                     #    3.85  insn per cycle              (79.17%)
     9.110775015         38,442,599      L1-dcache-loads                                                         (50.82%)
     9.110775015             43,343      L1-dcache-load-misses            #    0.11% of all L1-dcache accesses   (50.85%)
     9.110775015             14,712      l2_rqsts.demand_data_rd_hit                                             (50.84%)
     9.110775015              2,940      l2_rqsts.demand_data_rd_miss                                            (50.87%)
     9.110775015             12,784      LLC-loads                                                               (39.35%)
     9.110775015             11,565      LLC-load-misses                  #   90.46% of all LL-cache accesses    (39.33%)
     9.110775015         38,236,940      dTLB-loads                                                              (39.33%)
     9.110775015                 66      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.29%)
     9.110775015                294      iTLB-load-misses                                                        (39.32%)
     9.110775015         36,308,432      branch-instructions                                                     (49.17%)
     9.110775015             66,341      branch-load-misses                                                      (58.34%)
     9.110775015         42,281,981      cpu-cycles                                                              (58.35%)
     9.110775015        161,836,649      instructions                     #    3.83  insn per cycle              (58.36%)
     9.120939599         32,125,026      L1-dcache-loads                                                         (50.81%)
     9.120939599             48,188      L1-dcache-load-misses            #    0.15% of all L1-dcache accesses   (50.80%)
     9.120939599             13,707      l2_rqsts.demand_data_rd_hit                                             (50.83%)
     9.120939599              3,738      l2_rqsts.demand_data_rd_miss                                            (59.70%)
     9.120939599             12,497      LLC-loads                                                               (39.34%)
     9.120939599             11,595      LLC-load-misses                  #   92.78% of all LL-cache accesses    (39.34%)
     9.120939599         39,045,464      dTLB-loads                                                              (39.34%)
     9.120939599                137      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.35%)
     9.120939599                294      iTLB-load-misses                                                        (30.51%)
     9.120939599         31,465,452      branch-instructions                                                     (30.53%)
     9.120939599             60,804      branch-load-misses                                                      (31.22%)
     9.120939599         42,008,189      cpu-cycles                                                              (41.05%)
     9.120939599        134,684,682      instructions                     #    3.21  insn per cycle              (50.86%)
     9.131129530         36,843,499      L1-dcache-loads                                                         (58.08%)
     9.131129530             43,315      L1-dcache-load-misses            #    0.12% of all L1-dcache accesses   (67.86%)
     9.131129530             14,113      l2_rqsts.demand_data_rd_hit                                             (77.66%)
     9.131129530              4,081      l2_rqsts.demand_data_rd_miss                                            (78.58%)
     9.131129530             13,480      LLC-loads                                                               (39.26%)
     9.131129530             11,099      LLC-load-misses                  #   82.34% of all LL-cache accesses    (32.19%)
     9.131129530         37,153,421      dTLB-loads                                                              (22.40%)
     9.131129530                150      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.60%)
     9.131129530                525      iTLB-load-misses                                                        (11.62%)
     9.131129530         32,185,325      branch-instructions                                                     (21.44%)
     9.131129530             61,336      branch-load-misses                                                      (31.25%)
     9.131129530         42,194,839      cpu-cycles                                                              (41.07%)
     9.131129530        154,092,563      instructions                     #    3.65  insn per cycle              (50.89%)
     9.141287818         38,672,447      L1-dcache-loads                                                         (78.70%)
     9.141287818             35,769      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.71%)
     9.141287818             10,928      l2_rqsts.demand_data_rd_hit                                             (73.21%)
     9.141287818              2,475      l2_rqsts.demand_data_rd_miss                                            (63.38%)
     9.141287818             11,955      LLC-loads                                                               (14.22%)
     9.141287818             10,834      LLC-load-misses                  #   90.62% of all LL-cache accesses    (11.48%)
     9.141287818         40,024,987      dTLB-loads                                                              (16.90%)
     9.141287818                 97      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.73%)
     9.141287818                303      iTLB-load-misses                                                        (36.56%)
     9.141287818         36,203,950      branch-instructions                                                     (46.41%)
     9.141287818             66,069      branch-load-misses                                                      (56.24%)
     9.141287818         42,229,988      cpu-cycles                                                              (66.07%)
     9.141287818        161,453,450      instructions                     #    3.82  insn per cycle              (75.88%)
     9.151441971         40,148,254      L1-dcache-loads                                                         (64.91%)
     9.151441971             34,378      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (55.08%)
     9.151441971             10,141      l2_rqsts.demand_data_rd_hit                                             (50.74%)
     9.151441971              1,819      l2_rqsts.demand_data_rd_miss                                            (50.74%)
     9.151441971             12,038      LLC-loads                                                               (25.19%)
     9.151441971             11,028      LLC-load-misses                  #   91.61% of all LL-cache accesses    (35.01%)
     9.151441971         40,102,245      dTLB-loads                                                              (39.41%)
     9.151441971                208      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.40%)
     9.151441971                309      iTLB-load-misses                                                        (39.40%)
     9.151441971         36,874,107      branch-instructions                                                     (49.26%)
     9.151441971             69,466      branch-load-misses                                                      (59.11%)
     9.151441971         42,390,525      cpu-cycles                                                              (68.96%)
     9.151441971        168,425,046      instructions                     #    3.97  insn per cycle              (74.87%)
     9.161603758         39,434,045      L1-dcache-loads                                                         (50.76%)
     9.161603758             39,768      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.80%)
     9.161603758             10,978      l2_rqsts.demand_data_rd_hit                                             (50.79%)
     9.161603758              2,015      l2_rqsts.demand_data_rd_miss                                            (50.80%)
     9.161603758             12,216      LLC-loads                                                               (39.41%)
     9.161603758             11,324      LLC-load-misses                  #   92.70% of all LL-cache accesses    (39.39%)
     9.161603758         41,122,379      dTLB-loads                                                              (39.37%)
     9.161603758                309      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.36%)
     9.161603758                332      iTLB-load-misses                                                        (39.34%)
     9.161603758         36,492,831      branch-instructions                                                     (46.77%)
     9.161603758             68,786      branch-load-misses                                                      (46.78%)
     9.161603758         42,751,685      cpu-cycles                                                              (46.79%)
     9.161603758        167,559,901      instructions                     #    3.92  insn per cycle              (50.75%)
     9.171727796         41,412,293      L1-dcache-loads                                                         (50.61%)
     9.171727796             34,613      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.89%)
     9.171727796             10,160      l2_rqsts.demand_data_rd_hit                                             (61.75%)
     9.171727796              1,567      l2_rqsts.demand_data_rd_miss                                            (71.62%)
     9.171727796             12,907      LLC-loads                                                               (39.51%)
     9.171727796             11,645      LLC-load-misses                  #   90.22% of all LL-cache accesses    (39.51%)
     9.171727796         39,922,475      dTLB-loads                                                              (38.29%)
     9.171727796                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.41%)
     9.171727796                296      iTLB-load-misses                                                        (18.56%)
     9.171727796         36,823,545      branch-instructions                                                     (20.99%)
     9.171727796             70,508      branch-load-misses                                                      (30.87%)
     9.171727796         42,978,288      cpu-cycles                                                              (40.74%)
     9.171727796        172,531,637      instructions                     #    4.01  insn per cycle              (50.62%)
     9.181916961         39,875,301      L1-dcache-loads                                                         (69.97%)
     9.181916961             36,841      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.51%)
     9.181916961             10,623      l2_rqsts.demand_data_rd_hit                                             (78.47%)
     9.181916961              1,364      l2_rqsts.demand_data_rd_miss                                            (78.52%)
     9.181916961             12,103      LLC-loads                                                               (30.07%)
     9.181916961             10,825      LLC-load-misses                  #   89.44% of all LL-cache accesses    (20.28%)
     9.181916961         41,756,826      dTLB-loads                                                              (11.69%)
     9.181916961                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.73%)
     9.181916961                360      iTLB-load-misses                                                        (20.82%)
     9.181916961         35,387,243      branch-instructions                                                     (30.64%)
     9.181916961             65,576      branch-load-misses                                                      (40.43%)
     9.181916961         42,261,873      cpu-cycles                                                              (50.22%)
     9.181916961        164,608,999      instructions                     #    3.89  insn per cycle              (60.03%)
     9.192040192         41,160,672      L1-dcache-loads                                                         (79.03%)
     9.192040192             35,376      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (70.96%)
     9.192040192              9,993      l2_rqsts.demand_data_rd_hit                                             (61.08%)
     9.192040192              1,438      l2_rqsts.demand_data_rd_miss                                            (51.22%)
     9.192040192             12,162      LLC-loads                                                               (11.12%)
     9.192040192             11,330      LLC-load-misses                  #   93.16% of all LL-cache accesses    (19.12%)
     9.192040192         40,895,394      dTLB-loads                                                              (28.98%)
     9.192040192                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.86%)
     9.192040192                316      iTLB-load-misses                                                        (39.50%)
     9.192040192         36,133,781      branch-instructions                                                     (49.38%)
     9.192040192             68,861      branch-load-misses                                                      (59.26%)
     9.192040192         42,802,237      cpu-cycles                                                              (69.14%)
     9.192040192        171,855,381      instructions                     #    4.02  insn per cycle              (79.05%)
     9.202162286         40,391,581      L1-dcache-loads                                                         (52.40%)
     9.202162286             35,282      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.61%)
     9.202162286             10,769      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     9.202162286              1,472      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     9.202162286             12,402      LLC-loads                                                               (37.65%)
     9.202162286             11,557      LLC-load-misses                  #   93.19% of all LL-cache accesses    (39.52%)
     9.202162286         41,989,948      dTLB-loads                                                              (39.51%)
     9.202162286                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     9.202162286                316      iTLB-load-misses                                                        (39.52%)
     9.202162286         37,088,003      branch-instructions                                                     (49.39%)
     9.202162286             70,435      branch-load-misses                                                      (59.27%)
     9.202162286         42,896,602      cpu-cycles                                                              (62.39%)
     9.202162286        169,457,097      instructions                     #    3.95  insn per cycle              (62.40%)
     9.212310646         41,112,826      L1-dcache-loads                                                         (50.75%)
     9.212310646             36,868      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.84%)
     9.212310646             11,123      l2_rqsts.demand_data_rd_hit                                             (50.77%)
     9.212310646              2,762      l2_rqsts.demand_data_rd_miss                                            (56.08%)
     9.212310646             13,232      LLC-loads                                                               (39.41%)
     9.212310646             11,658      LLC-load-misses                  #   88.10% of all LL-cache accesses    (39.32%)
     9.212310646         42,467,338      dTLB-loads                                                              (39.38%)
     9.212310646                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
     9.212310646                372      iTLB-load-misses                                                        (34.11%)
     9.212310646         39,408,108      branch-instructions                                                     (34.12%)
     9.212310646             74,039      branch-load-misses                                                      (34.13%)
     9.212310646         44,866,060      cpu-cycles                                                              (40.92%)
     9.212310646        175,423,084      instructions                     #    3.91  insn per cycle              (50.75%)
#           time             counts unit events
     9.222444480         42,420,966      L1-dcache-loads                                                         (54.70%)
     9.222444480             35,871      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.55%)
     9.222444480             10,601      l2_rqsts.demand_data_rd_hit                                             (74.39%)
     9.222444480              1,631      l2_rqsts.demand_data_rd_miss                                            (78.89%)
     9.222444480             12,589      LLC-loads                                                               (39.46%)
     9.222444480             11,206      LLC-load-misses                  #   89.01% of all LL-cache accesses    (35.51%)
     9.222444480         36,784,778      dTLB-loads                                                              (25.68%)
     9.222444480                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.83%)
     9.222444480                389      iTLB-load-misses                                                        (11.28%)
     9.222444480         38,945,844      branch-instructions                                                     (21.14%)
     9.222444480             74,003      branch-load-misses                                                      (31.03%)
     9.222444480         44,338,482      cpu-cycles                                                              (40.86%)
     9.222444480        175,094,542      instructions                     #    3.95  insn per cycle              (50.71%)
     9.232679742         42,498,899      L1-dcache-loads                                                         (78.15%)
     9.232679742             35,048      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.24%)
     9.232679742             10,412      l2_rqsts.demand_data_rd_hit                                             (76.51%)
     9.232679742              1,277      l2_rqsts.demand_data_rd_miss                                            (66.75%)
     9.232679742             12,679      LLC-loads                                                               (17.86%)
     9.232679742             11,888      LLC-load-misses                  #   93.76% of all LL-cache accesses    (12.03%)
     9.232679742         39,455,947      dTLB-loads                                                              (13.64%)
     9.232679742                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.40%)
     9.232679742                340      iTLB-load-misses                                                        (33.17%)
     9.232679742         38,089,818      branch-instructions                                                     (42.94%)
     9.232679742             71,865      branch-load-misses                                                      (52.72%)
     9.232679742         44,188,222      cpu-cycles                                                              (62.49%)
     9.232679742        176,601,640      instructions                     #    4.00  insn per cycle              (72.28%)
     9.242790630         41,727,670      L1-dcache-loads                                                         (68.53%)
     9.242790630             34,940      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (58.68%)
     9.242790630             10,498      l2_rqsts.demand_data_rd_hit                                             (50.55%)
     9.242790630              1,475      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     9.242790630             12,629      LLC-loads                                                               (21.50%)
     9.242790630             11,243      LLC-load-misses                  #   89.03% of all LL-cache accesses    (31.41%)
     9.242790630         40,974,530      dTLB-loads                                                              (39.57%)
     9.242790630                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
     9.242790630                323      iTLB-load-misses                                                        (39.57%)
     9.242790630         36,703,674      branch-instructions                                                     (49.47%)
     9.242790630             69,819      branch-load-misses                                                      (59.36%)
     9.242790630         43,409,836      cpu-cycles                                                              (69.25%)
     9.242790630        173,327,009      instructions                     #    3.99  insn per cycle              (78.54%)
     9.252873123         41,484,235      L1-dcache-loads                                                         (50.41%)
     9.252873123             34,868      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.41%)
     9.252873123             10,727      l2_rqsts.demand_data_rd_hit                                             (50.41%)
     9.252873123              1,330      l2_rqsts.demand_data_rd_miss                                            (50.42%)
     9.252873123             12,086      LLC-loads                                                               (39.67%)
     9.252873123             11,401      LLC-load-misses                  #   94.33% of all LL-cache accesses    (39.67%)
     9.252873123         41,811,665      dTLB-loads                                                              (39.67%)
     9.252873123                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.67%)
     9.252873123                315      iTLB-load-misses                                                        (39.66%)
     9.252873123         37,307,166      branch-instructions                                                     (49.59%)
     9.252873123             69,396      branch-load-misses                                                      (49.81%)
     9.252873123         42,809,893      cpu-cycles                                                              (49.82%)
     9.252873123        170,980,919      instructions                     #    3.99  insn per cycle              (50.42%)
     9.262998185         36,556,663      L1-dcache-loads                                                         (50.65%)
     9.262998185             40,024      L1-dcache-load-misses            #    0.11% of all L1-dcache accesses   (50.63%)
     9.262998185             10,317      l2_rqsts.demand_data_rd_hit                                             (59.07%)
     9.262998185              5,091      l2_rqsts.demand_data_rd_miss                                            (68.93%)
     9.262998185             11,847      LLC-loads                                                               (39.48%)
     9.262998185             11,124      LLC-load-misses                  #   93.90% of all LL-cache accesses    (39.49%)
     9.262998185         42,257,177      dTLB-loads                                                              (39.50%)
     9.262998185                 67      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.10%)
     9.262998185                339      iTLB-load-misses                                                        (21.23%)
     9.262998185         38,028,140      branch-instructions                                                     (21.24%)
     9.262998185             70,342      branch-load-misses                                                      (30.95%)
     9.262998185         43,409,947      cpu-cycles                                                              (40.79%)
     9.262998185        157,826,195      instructions                     #    3.64  insn per cycle              (50.68%)
     9.273142184         40,753,106      L1-dcache-loads                                                         (67.65%)
     9.273142184             34,699      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (77.47%)
     9.273142184             10,644      l2_rqsts.demand_data_rd_hit                                             (78.89%)
     9.273142184              1,410      l2_rqsts.demand_data_rd_miss                                            (78.89%)
     9.273142184             12,323      LLC-loads                                                               (32.39%)
     9.273142184             11,212      LLC-load-misses                  #   90.98% of all LL-cache accesses    (22.57%)
     9.273142184         41,570,956      dTLB-loads                                                              (12.72%)
     9.273142184                133      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.27%)
     9.273142184                329      iTLB-load-misses                                                        (18.24%)
     9.273142184         38,122,717      branch-instructions                                                     (28.09%)
     9.273142184             71,646      branch-load-misses                                                      (37.93%)
     9.273142184         43,834,653      cpu-cycles                                                              (47.79%)
     9.273142184        174,116,291      instructions                     #    3.97  insn per cycle              (57.64%)
     9.283295547         43,581,207      L1-dcache-loads                                                         (78.81%)
     9.283295547             35,276      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.26%)
     9.283295547             10,685      l2_rqsts.demand_data_rd_hit                                             (63.42%)
     9.283295547              1,075      l2_rqsts.demand_data_rd_miss                                            (53.58%)
     9.283295547             13,520      LLC-loads                                                               (11.35%)
     9.283295547             11,576      LLC-load-misses                  #   85.62% of all LL-cache accesses    (16.84%)
     9.283295547         43,578,720      dTLB-loads                                                              (26.68%)
     9.283295547                 79      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.52%)
     9.283295547                334      iTLB-load-misses                                                        (39.41%)
     9.283295547         40,245,294      branch-instructions                                                     (49.26%)
     9.283295547             74,471      branch-load-misses                                                      (59.11%)
     9.283295547         45,386,689      cpu-cycles                                                              (68.96%)
     9.283295547        182,600,426      instructions                     #    4.02  insn per cycle              (78.82%)
     9.293419411         44,089,823      L1-dcache-loads                                                         (54.93%)
     9.293419411             35,315      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     9.293419411             10,545      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     9.293419411              1,314      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     9.293419411             13,027      LLC-loads                                                               (35.15%)
     9.293419411             10,864      LLC-load-misses                  #   83.40% of all LL-cache accesses    (39.49%)
     9.293419411         40,226,754      dTLB-loads                                                              (39.48%)
     9.293419411                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     9.293419411                362      iTLB-load-misses                                                        (39.50%)
     9.293419411         39,137,885      branch-instructions                                                     (49.38%)
     9.293419411             74,199      branch-load-misses                                                      (59.26%)
     9.293419411         45,264,552      cpu-cycles                                                              (64.89%)
     9.293419411        180,549,173      instructions                     #    3.99  insn per cycle              (64.89%)
     9.303541999         41,535,654      L1-dcache-loads                                                         (50.65%)
     9.303541999             34,720      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
     9.303541999             10,021      l2_rqsts.demand_data_rd_hit                                             (50.65%)
     9.303541999              1,098      l2_rqsts.demand_data_rd_miss                                            (53.64%)
     9.303541999             12,843      LLC-loads                                                               (39.47%)
     9.303541999             11,916      LLC-load-misses                  #   92.78% of all LL-cache accesses    (39.47%)
     9.303541999         43,141,307      dTLB-loads                                                              (39.48%)
     9.303541999                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     9.303541999                320      iTLB-load-misses                                                        (36.53%)
     9.303541999         37,529,952      branch-instructions                                                     (36.54%)
     9.303541999             70,570      branch-load-misses                                                      (36.55%)
     9.303541999         43,766,700      cpu-cycles                                                              (40.80%)
     9.303541999        176,146,852      instructions                     #    4.02  insn per cycle              (50.67%)
     9.313706390         39,729,202      L1-dcache-loads                                                         (52.26%)
     9.313706390             36,444      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (62.09%)
     9.313706390             10,592      l2_rqsts.demand_data_rd_hit                                             (71.93%)
     9.313706390              1,954      l2_rqsts.demand_data_rd_miss                                            (78.78%)
     9.313706390             12,537      LLC-loads                                                               (39.40%)
     9.313706390             11,367      LLC-load-misses                  #   90.67% of all LL-cache accesses    (37.95%)
     9.313706390         43,455,170      dTLB-loads                                                              (28.12%)
     9.313706390                 87      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.28%)
     9.313706390                307      iTLB-load-misses                                                        (11.39%)
     9.313706390         38,452,515      branch-instructions                                                     (21.23%)
     9.313706390             67,741      branch-load-misses                                                      (31.10%)
     9.313706390         42,628,673      cpu-cycles                                                              (40.94%)
     9.313706390        166,088,135      instructions                     #    3.90  insn per cycle              (50.77%)
     9.323846264         40,965,682      L1-dcache-loads                                                         (78.85%)
     9.323846264             36,907      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.86%)
     9.323846264             10,984      l2_rqsts.demand_data_rd_hit                                             (78.78%)
     9.323846264              2,387      l2_rqsts.demand_data_rd_miss                                            (69.00%)
     9.323846264             13,860      LLC-loads                                                               (19.77%)
     9.323846264             12,578      LLC-load-misses                  #   90.75% of all LL-cache accesses    (11.37%)
     9.323846264         43,647,799      dTLB-loads                                                              (11.39%)
     9.323846264                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.11%)
     9.323846264                345      iTLB-load-misses                                                        (30.94%)
     9.323846264         39,546,790      branch-instructions                                                     (40.79%)
     9.323846264             73,398      branch-load-misses                                                      (50.63%)
     9.323846264         44,238,286      cpu-cycles                                                              (60.48%)
     9.323846264        173,048,058      instructions                     #    3.91  insn per cycle              (70.31%)
     9.333993097         42,683,076      L1-dcache-loads                                                         (70.37%)
     9.333993097             34,832      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (60.52%)
     9.333993097             10,261      l2_rqsts.demand_data_rd_hit                                             (50.70%)
     9.333993097              1,342      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     9.333993097             12,758      LLC-loads                                                               (19.65%)
     9.333993097             11,538      LLC-load-misses                  #   90.44% of all LL-cache accesses    (29.51%)
     9.333993097         42,325,722      dTLB-loads                                                              (39.38%)
     9.333993097                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     9.333993097                334      iTLB-load-misses                                                        (39.49%)
     9.333993097         39,076,070      branch-instructions                                                     (49.37%)
     9.333993097             73,036      branch-load-misses                                                      (59.25%)
     9.333993097         44,788,382      cpu-cycles                                                              (69.12%)
     9.333993097        178,958,563      instructions                     #    4.00  insn per cycle              (79.00%)
     9.344100310         41,762,482      L1-dcache-loads                                                         (50.53%)
     9.344100310             34,973      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.55%)
     9.344100310              9,874      l2_rqsts.demand_data_rd_hit                                             (50.54%)
     9.344100310              1,881      l2_rqsts.demand_data_rd_miss                                            (50.54%)
     9.344100310             13,570      LLC-loads                                                               (39.57%)
     9.344100310             12,513      LLC-load-misses                  #   92.21% of all LL-cache accesses    (39.56%)
     9.344100310         40,796,347      dTLB-loads                                                              (39.56%)
     9.344100310                166      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
     9.344100310                341      iTLB-load-misses                                                        (39.58%)
     9.344100310         37,967,495      branch-instructions                                                     (49.47%)
     9.344100310             70,737      branch-load-misses                                                      (51.94%)
     9.344100310         43,376,032      cpu-cycles                                                              (51.95%)
     9.344100310        174,458,714      instructions                     #    4.02  insn per cycle              (51.96%)
     9.354241201         42,465,488      L1-dcache-loads                                                         (50.69%)
     9.354241201             35,082      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.69%)
     9.354241201              9,867      l2_rqsts.demand_data_rd_hit                                             (56.76%)
     9.354241201              1,001      l2_rqsts.demand_data_rd_miss                                            (66.70%)
     9.354241201             12,605      LLC-loads                                                               (39.45%)
     9.354241201             11,134      LLC-load-misses                  #   88.33% of all LL-cache accesses    (39.45%)
     9.354241201         39,993,480      dTLB-loads                                                              (39.46%)
     9.354241201                105      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.32%)
     9.354241201                360      iTLB-load-misses                                                        (23.56%)
     9.354241201         36,812,313      branch-instructions                                                     (23.57%)
     9.354241201             71,203      branch-load-misses                                                      (30.98%)
     9.354241201         43,964,872      cpu-cycles                                                              (40.84%)
     9.354241201        176,548,185      instructions                     #    4.02  insn per cycle              (50.70%)
     9.364378236         43,550,509      L1-dcache-loads                                                         (65.23%)
     9.364378236             35,070      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (75.08%)
     9.364378236             10,374      l2_rqsts.demand_data_rd_hit                                             (78.86%)
     9.364378236              1,047      l2_rqsts.demand_data_rd_miss                                            (78.88%)
     9.364378236             12,587      LLC-loads                                                               (34.80%)
     9.364378236             11,625      LLC-load-misses                  #   92.36% of all LL-cache accesses    (24.95%)
     9.364378236         41,861,139      dTLB-loads                                                              (15.11%)
     9.364378236                327      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.29%)
     9.364378236                346      iTLB-load-misses                                                        (15.87%)
     9.364378236         40,521,907      branch-instructions                                                     (25.72%)
     9.364378236             75,944      branch-load-misses                                                      (35.57%)
     9.364378236         46,168,497      cpu-cycles                                                              (45.42%)
     9.364378236        182,926,767      instructions                     #    3.96  insn per cycle              (55.28%)
     9.374499447         41,604,759      L1-dcache-loads                                                         (79.03%)
     9.374499447             35,779      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (75.57%)
     9.374499447             10,918      l2_rqsts.demand_data_rd_hit                                             (65.70%)
     9.374499447              1,370      l2_rqsts.demand_data_rd_miss                                            (55.82%)
     9.374499447             13,350      LLC-loads                                                               (11.12%)
     9.374499447             11,572      LLC-load-misses                  #   86.68% of all LL-cache accesses    (14.52%)
     9.374499447         40,402,070      dTLB-loads                                                              (24.39%)
     9.374499447                 64      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.25%)
     9.374499447                326      iTLB-load-misses                                                        (39.52%)
     9.374499447         37,344,465      branch-instructions                                                     (49.40%)
     9.374499447             69,998      branch-load-misses                                                      (59.27%)
     9.374499447         43,368,752      cpu-cycles                                                              (69.15%)
     9.374499447        174,115,147      instructions                     #    4.01  insn per cycle              (79.02%)
     9.384638683         43,707,454      L1-dcache-loads                                                         (57.08%)
     9.384638683             35,633      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.76%)
     9.384638683             10,342      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     9.384638683              1,269      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     9.384638683             12,357      LLC-loads                                                               (33.00%)
     9.384638683             11,926      LLC-load-misses                  #   96.51% of all LL-cache accesses    (39.37%)
     9.384638683         43,811,535      dTLB-loads                                                              (39.46%)
     9.384638683                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     9.384638683                339      iTLB-load-misses                                                        (39.47%)
     9.384638683         40,328,353      branch-instructions                                                     (49.33%)
     9.384638683             74,854      branch-load-misses                                                      (59.20%)
     9.384638683         45,547,281      cpu-cycles                                                              (67.03%)
     9.384638683        182,965,641      instructions                     #    4.02  insn per cycle              (67.04%)
     9.394771149         43,369,301      L1-dcache-loads                                                         (50.69%)
     9.394771149             36,154      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.69%)
     9.394771149             10,975      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     9.394771149              2,661      l2_rqsts.demand_data_rd_miss                                            (51.47%)
     9.394771149             13,188      LLC-loads                                                               (39.44%)
     9.394771149             11,744      LLC-load-misses                  #   89.05% of all LL-cache accesses    (39.45%)
     9.394771149         40,499,300      dTLB-loads                                                              (39.45%)
     9.394771149                114      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.39%)
     9.394771149                327      iTLB-load-misses                                                        (38.76%)
     9.394771149         39,316,731      branch-instructions                                                     (38.77%)
     9.394771149             73,632      branch-load-misses                                                      (38.78%)
     9.394771149         44,892,288      cpu-cycles                                                              (40.82%)
     9.394771149        181,276,610      instructions                     #    4.04  insn per cycle              (50.68%)
     9.404896159         43,735,593      L1-dcache-loads                                                         (50.58%)
     9.404896159             35,655      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (60.07%)
     9.404896159             10,761      l2_rqsts.demand_data_rd_hit                                             (69.85%)
     9.404896159              1,410      l2_rqsts.demand_data_rd_miss                                            (79.00%)
     9.404896159             13,260      LLC-loads                                                               (39.49%)
     9.404896159             11,796      LLC-load-misses                  #   88.96% of all LL-cache accesses    (39.49%)
     9.404896159         41,495,769      dTLB-loads                                                              (30.18%)
     9.404896159                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.31%)
     9.404896159                358      iTLB-load-misses                                                        (11.15%)
     9.404896159         39,036,950      branch-instructions                                                     (21.03%)
     9.404896159             73,253      branch-load-misses                                                      (30.90%)
     9.404896159         44,930,673      cpu-cycles                                                              (40.77%)
     9.404896159        181,470,626      instructions                     #    4.04  insn per cycle              (50.64%)
     9.415048071         43,402,625      L1-dcache-loads                                                         (78.51%)
     9.415048071             35,175      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.87%)
     9.415048071             10,864      l2_rqsts.demand_data_rd_hit                                             (78.94%)
     9.415048071              1,292      l2_rqsts.demand_data_rd_miss                                            (70.92%)
     9.415048071             13,279      LLC-loads                                                               (21.56%)
     9.415048071             11,982      LLC-load-misses                  #   90.23% of all LL-cache accesses    (11.70%)
     9.415048071         43,312,717      dTLB-loads                                                              (11.20%)
     9.415048071                114      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.16%)
     9.415048071                347      iTLB-load-misses                                                        (29.03%)
     9.415048071         39,556,782      branch-instructions                                                     (38.89%)
     9.415048071             73,956      branch-load-misses                                                      (48.76%)
     9.415048071         45,183,514      cpu-cycles                                                              (58.63%)
     9.415048071        182,081,687      instructions                     #    4.03  insn per cycle              (68.50%)
     9.425147521         41,525,508      L1-dcache-loads                                                         (72.15%)
     9.425147521             34,086      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.25%)
     9.425147521             10,174      l2_rqsts.demand_data_rd_hit                                             (52.36%)
     9.425147521              1,201      l2_rqsts.demand_data_rd_miss                                            (50.50%)
     9.425147521             12,983      LLC-loads                                                               (17.92%)
     9.425147521             12,011      LLC-load-misses                  #   92.51% of all LL-cache accesses    (27.81%)
     9.425147521         43,666,431      dTLB-loads                                                              (37.71%)
     9.425147521                148      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
     9.425147521                345      iTLB-load-misses                                                        (39.61%)
     9.425147521         39,230,366      branch-instructions                                                     (49.51%)
     9.425147521             73,195      branch-load-misses                                                      (59.41%)
     9.425147521         44,432,634      cpu-cycles                                                              (69.31%)
     9.425147521        175,505,524      instructions                     #    3.95  insn per cycle              (79.21%)
     9.435272071         43,245,925      L1-dcache-loads                                                         (50.66%)
     9.435272071             34,779      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
     9.435272071             10,188      l2_rqsts.demand_data_rd_hit                                             (50.61%)
     9.435272071              1,084      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     9.435272071             13,078      LLC-loads                                                               (39.47%)
     9.435272071             11,982      LLC-load-misses                  #   91.62% of all LL-cache accesses    (39.51%)
     9.435272071         43,931,266      dTLB-loads                                                              (39.51%)
     9.435272071                121      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     9.435272071                334      iTLB-load-misses                                                        (39.51%)
     9.435272071         39,809,805      branch-instructions                                                     (49.39%)
     9.435272071             74,514      branch-load-misses                                                      (53.51%)
     9.435272071         45,366,990      cpu-cycles                                                              (53.52%)
     9.435272071        182,202,813      instructions                     #    4.02  insn per cycle              (53.53%)
     9.445401431         41,988,168      L1-dcache-loads                                                         (50.65%)
     9.445401431             40,888      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.65%)
     9.445401431             10,959      l2_rqsts.demand_data_rd_hit                                             (55.15%)
     9.445401431              4,266      l2_rqsts.demand_data_rd_miss                                            (65.01%)
     9.445401431             12,618      LLC-loads                                                               (39.48%)
     9.445401431             11,985      LLC-load-misses                  #   94.98% of all LL-cache accesses    (39.48%)
     9.445401431         44,221,885      dTLB-loads                                                              (39.49%)
     9.445401431                165      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.01%)
     9.445401431                361      iTLB-load-misses                                                        (25.14%)
     9.445401431         40,299,916      branch-instructions                                                     (25.15%)
     9.445401431             74,669      branch-load-misses                                                      (30.93%)
     9.445401431         45,779,763      cpu-cycles                                                              (40.78%)
     9.445401431        182,116,129      instructions                     #    3.98  insn per cycle              (50.65%)
     9.455507685         42,895,636      L1-dcache-loads                                                         (63.85%)
     9.455507685             34,863      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.86%)
     9.455507685             10,481      l2_rqsts.demand_data_rd_hit                                             (79.09%)
     9.455507685              1,920      l2_rqsts.demand_data_rd_miss                                            (79.09%)
     9.455507685             13,184      LLC-loads                                                               (36.22%)
     9.455507685             11,380      LLC-load-misses                  #   86.32% of all LL-cache accesses    (26.21%)
     9.455507685         35,737,159      dTLB-loads                                                              (16.49%)
     9.455507685                153      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.11%)
     9.455507685                348      iTLB-load-misses                                                        (14.34%)
     9.455507685         39,458,826      branch-instructions                                                     (24.21%)
     9.455507685             73,322      branch-load-misses                                                      (34.07%)
     9.455507685         45,235,890      cpu-cycles                                                              (43.94%)
     9.455507685        180,005,093      instructions                     #    3.98  insn per cycle              (53.80%)
     9.465762925         43,241,493      L1-dcache-loads                                                         (78.06%)
     9.465762925             35,119      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (77.17%)
     9.465762925             10,448      l2_rqsts.demand_data_rd_hit                                             (67.42%)
     9.465762925              1,161      l2_rqsts.demand_data_rd_miss                                            (57.67%)
     9.465762925             13,608      LLC-loads                                                               (12.21%)
     9.465762925             11,840      LLC-load-misses                  #   87.01% of all LL-cache accesses    (13.00%)
     9.465762925         42,170,316      dTLB-loads                                                              (22.74%)
     9.465762925                381      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.49%)
     9.465762925                374      iTLB-load-misses                                                        (39.02%)
     9.465762925         39,280,687      branch-instructions                                                     (48.78%)
     9.465762925             74,305      branch-load-misses                                                      (58.55%)
     9.465762925         45,321,882      cpu-cycles                                                              (68.32%)
     9.465762925        180,905,633      instructions                     #    3.99  insn per cycle              (78.09%)
     9.475895115         42,124,628      L1-dcache-loads                                                         (59.57%)
     9.475895115             35,862      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.64%)
     9.475895115             11,135      l2_rqsts.demand_data_rd_hit                                             (50.64%)
     9.475895115              1,261      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     9.475895115             12,314      LLC-loads                                                               (30.49%)
     9.475895115             11,298      LLC-load-misses                  #   91.75% of all LL-cache accesses    (39.50%)
     9.475895115         40,807,031      dTLB-loads                                                              (39.49%)
     9.475895115                162      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
     9.475895115                331      iTLB-load-misses                                                        (39.49%)
     9.475895115         37,235,694      branch-instructions                                                     (49.36%)
     9.475895115             70,583      branch-load-misses                                                      (59.22%)
     9.475895115         43,910,466      cpu-cycles                                                              (69.09%)
     9.475895115        174,240,152      instructions                     #    3.97  insn per cycle              (69.56%)
#           time             counts unit events
     9.486005979         42,151,127      L1-dcache-loads                                                         (50.53%)
     9.486005979             40,521      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.53%)
     9.486005979             10,537      l2_rqsts.demand_data_rd_hit                                             (50.53%)
     9.486005979              5,143      l2_rqsts.demand_data_rd_miss                                            (50.51%)
     9.486005979             12,660      LLC-loads                                                               (39.58%)
     9.486005979             11,882      LLC-load-misses                  #   93.85% of all LL-cache accesses    (39.58%)
     9.486005979         44,024,152      dTLB-loads                                                              (39.58%)
     9.486005979                133      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.58%)
     9.486005979                353      iTLB-load-misses                                                        (39.60%)
     9.486005979         39,123,517      branch-instructions                                                     (41.09%)
     9.486005979             73,361      branch-load-misses                                                      (41.09%)
     9.486005979         44,793,117      cpu-cycles                                                              (41.10%)
     9.486005979        175,513,407      instructions                     #    3.92  insn per cycle              (50.53%)
     9.496111319         43,837,213      L1-dcache-loads                                                         (50.51%)
     9.496111319             35,364      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.93%)
     9.496111319             10,106      l2_rqsts.demand_data_rd_hit                                             (67.82%)
     9.496111319              1,092      l2_rqsts.demand_data_rd_miss                                            (77.71%)
     9.496111319             12,799      LLC-loads                                                               (39.59%)
     9.496111319             11,580      LLC-load-misses                  #   90.48% of all LL-cache accesses    (39.60%)
     9.496111319         42,825,869      dTLB-loads                                                              (32.20%)
     9.496111319                 76      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.31%)
     9.496111319                321      iTLB-load-misses                                                        (12.43%)
     9.496111319         38,220,503      branch-instructions                                                     (20.83%)
     9.496111319             71,716      branch-load-misses                                                      (30.73%)
     9.496111319         44,418,191      cpu-cycles                                                              (40.63%)
     9.496111319        179,150,563      instructions                     #    4.03  insn per cycle              (50.52%)
     9.506224421         43,420,769      L1-dcache-loads                                                         (76.64%)
     9.506224421             36,393      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.10%)
     9.506224421             10,660      l2_rqsts.demand_data_rd_hit                                             (79.10%)
     9.506224421              1,471      l2_rqsts.demand_data_rd_miss                                            (72.83%)
     9.506224421             12,908      LLC-loads                                                               (23.40%)
     9.506224421             11,369      LLC-load-misses                  #   88.08% of all LL-cache accesses    (13.53%)
     9.506224421         43,718,367      dTLB-loads                                                              (11.04%)
     9.506224421                173      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.26%)
     9.506224421                350      iTLB-load-misses                                                        (27.13%)
     9.506224421         40,187,219      branch-instructions                                                     (37.01%)
     9.506224421             74,861      branch-load-misses                                                      (46.90%)
     9.506224421         45,588,211      cpu-cycles                                                              (56.78%)
     9.506224421        183,133,564      instructions                     #    4.02  insn per cycle              (66.67%)
     9.516344081         43,985,561      L1-dcache-loads                                                         (73.97%)
     9.516344081             35,230      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.10%)
     9.516344081             10,282      l2_rqsts.demand_data_rd_hit                                             (54.24%)
     9.516344081              1,105      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     9.516344081             13,393      LLC-loads                                                               (16.12%)
     9.516344081             12,484      LLC-load-misses                  #   93.21% of all LL-cache accesses    (25.98%)
     9.516344081         44,804,052      dTLB-loads                                                              (35.85%)
     9.516344081                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     9.516344081                351      iTLB-load-misses                                                        (39.50%)
     9.516344081         40,629,517      branch-instructions                                                     (49.38%)
     9.516344081             80,130      branch-load-misses                                                      (59.34%)
     9.516344081         46,046,338      cpu-cycles                                                              (69.12%)
     9.516344081        184,799,269      instructions                     #    4.01  insn per cycle              (79.00%)
     9.526471534         43,606,720      L1-dcache-loads                                                         (50.59%)
     9.526471534             34,815      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     9.526471534             10,397      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     9.526471534              1,268      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     9.526471534             12,820      LLC-loads                                                               (39.53%)
     9.526471534             11,727      LLC-load-misses                  #   91.47% of all LL-cache accesses    (39.53%)
     9.526471534         42,913,974      dTLB-loads                                                              (39.53%)
     9.526471534                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     9.526471534                321      iTLB-load-misses                                                        (39.52%)
     9.526471534         39,924,719      branch-instructions                                                     (49.41%)
     9.526471534             75,073      branch-load-misses                                                      (55.50%)
     9.526471534         45,479,273      cpu-cycles                                                              (55.51%)
     9.526471534        182,797,535      instructions                     #    4.02  insn per cycle              (55.52%)
     9.536585563         43,917,990      L1-dcache-loads                                                         (50.60%)
     9.536585563             35,376      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     9.536585563             10,145      l2_rqsts.demand_data_rd_hit                                             (53.23%)
     9.536585563              1,077      l2_rqsts.demand_data_rd_miss                                            (63.10%)
     9.536585563             12,802      LLC-loads                                                               (39.52%)
     9.536585563             12,191      LLC-load-misses                  #   95.23% of all LL-cache accesses    (39.53%)
     9.536585563         44,324,334      dTLB-loads                                                              (39.53%)
     9.536585563                257      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.92%)
     9.536585563                384      iTLB-load-misses                                                        (27.05%)
     9.536585563         40,091,294      branch-instructions                                                     (27.06%)
     9.536585563             76,216      branch-load-misses                                                      (30.85%)
     9.536585563         45,843,974      cpu-cycles                                                              (40.72%)
     9.536585563        184,261,977      instructions                     #    4.02  insn per cycle              (50.60%)
     9.546722862         43,495,826      L1-dcache-loads                                                         (61.86%)
     9.546722862             36,089      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.73%)
     9.546722862             10,906      l2_rqsts.demand_data_rd_hit                                             (78.98%)
     9.546722862              1,238      l2_rqsts.demand_data_rd_miss                                            (78.98%)
     9.546722862             12,552      LLC-loads                                                               (38.16%)
     9.546722862             11,448      LLC-load-misses                  #   91.20% of all LL-cache accesses    (28.29%)
     9.546722862         43,527,067      dTLB-loads                                                              (18.42%)
     9.546722862                188      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.17%)
     9.546722862                424      iTLB-load-misses                                                        (12.47%)
     9.546722862         40,014,193      branch-instructions                                                     (22.34%)
     9.546722862             75,259      branch-load-misses                                                      (32.21%)
     9.546722862         45,670,875      cpu-cycles                                                              (42.08%)
     9.546722862        183,794,323      instructions                     #    4.02  insn per cycle              (51.95%)
     9.556839824         44,106,738      L1-dcache-loads                                                         (79.08%)
     9.556839824             36,505      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.87%)
     9.556839824             11,066      l2_rqsts.demand_data_rd_hit                                             (68.99%)
     9.556839824              1,187      l2_rqsts.demand_data_rd_miss                                            (59.11%)
     9.556839824             13,295      LLC-loads                                                               (11.06%)
     9.556839824             12,228      LLC-load-misses                  #   91.97% of all LL-cache accesses    (11.22%)
     9.556839824         44,666,665      dTLB-loads                                                              (21.09%)
     9.556839824                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.97%)
     9.556839824                361      iTLB-load-misses                                                        (39.54%)
     9.556839824         40,788,377      branch-instructions                                                     (49.43%)
     9.556839824             76,295      branch-load-misses                                                      (59.31%)
     9.556839824         46,177,041      cpu-cycles                                                              (69.20%)
     9.556839824        185,556,398      instructions                     #    4.02  insn per cycle              (79.08%)
     9.566950446         43,712,914      L1-dcache-loads                                                         (60.22%)
     9.566950446             37,497      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.55%)
     9.566950446             11,320      l2_rqsts.demand_data_rd_hit                                             (50.54%)
     9.566950446              1,380      l2_rqsts.demand_data_rd_miss                                            (50.55%)
     9.566950446             13,640      LLC-loads                                                               (29.84%)
     9.566950446             12,250      LLC-load-misses                  #   89.81% of all LL-cache accesses    (39.57%)
     9.566950446         43,561,687      dTLB-loads                                                              (39.57%)
     9.566950446                 90      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.57%)
     9.566950446                346      iTLB-load-misses                                                        (39.56%)
     9.566950446         39,858,110      branch-instructions                                                     (49.46%)
     9.566950446             74,808      branch-load-misses                                                      (59.34%)
     9.566950446         45,659,075      cpu-cycles                                                              (69.23%)
     9.566950446        182,911,670      instructions                     #    4.01  insn per cycle              (70.18%)
     9.577051046         43,834,715      L1-dcache-loads                                                         (50.50%)
     9.577051046             36,756      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.51%)
     9.577051046             11,406      l2_rqsts.demand_data_rd_hit                                             (50.50%)
     9.577051046              1,235      l2_rqsts.demand_data_rd_miss                                            (50.49%)
     9.577051046             13,162      LLC-loads                                                               (39.60%)
     9.577051046             12,129      LLC-load-misses                  #   92.15% of all LL-cache accesses    (39.59%)
     9.577051046         44,011,437      dTLB-loads                                                              (39.60%)
     9.577051046                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
     9.577051046                335      iTLB-load-misses                                                        (39.60%)
     9.577051046         40,004,762      branch-instructions                                                     (41.54%)
     9.577051046             75,092      branch-load-misses                                                      (41.60%)
     9.577051046         45,487,178      cpu-cycles                                                              (41.61%)
     9.577051046        183,969,073      instructions                     #    4.04  insn per cycle              (50.55%)
     9.587160214         42,721,593      L1-dcache-loads                                                         (50.56%)
     9.587160214             34,658      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.44%)
     9.587160214              9,964      l2_rqsts.demand_data_rd_hit                                             (67.32%)
     9.587160214              1,410      l2_rqsts.demand_data_rd_miss                                            (77.20%)
     9.587160214             12,657      LLC-loads                                                               (39.68%)
     9.587160214             11,373      LLC-load-misses                  #   89.86% of all LL-cache accesses    (39.56%)
     9.587160214         42,004,514      dTLB-loads                                                              (32.71%)
     9.587160214                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.83%)
     9.587160214                389      iTLB-load-misses                                                        (12.83%)
     9.587160214         37,928,691      branch-instructions                                                     (20.80%)
     9.587160214             72,148      branch-load-misses                                                      (30.73%)
     9.587160214         44,317,936      cpu-cycles                                                              (40.52%)
     9.587160214        178,443,572      instructions                     #    4.03  insn per cycle              (50.41%)
     9.597313936         44,250,878      L1-dcache-loads                                                         (75.83%)
     9.597313936             35,561      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.83%)
     9.597313936             10,577      l2_rqsts.demand_data_rd_hit                                             (78.83%)
     9.597313936              1,055      l2_rqsts.demand_data_rd_miss                                            (73.45%)
     9.597313936             13,457      LLC-loads                                                               (24.20%)
     9.597313936             12,548      LLC-load-misses                  #   93.25% of all LL-cache accesses    (14.36%)
     9.597313936         43,946,821      dTLB-loads                                                              (11.33%)
     9.597313936                 84      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.65%)
     9.597313936                328      iTLB-load-misses                                                        (26.50%)
     9.597313936         40,171,430      branch-instructions                                                     (36.35%)
     9.597313936             75,478      branch-load-misses                                                      (46.19%)
     9.597313936         45,926,000      cpu-cycles                                                              (56.04%)
     9.597313936        185,300,209      instructions                     #    4.03  insn per cycle              (65.88%)
     9.607412703         42,586,156      L1-dcache-loads                                                         (74.78%)
     9.607412703             36,185      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (64.89%)
     9.607412703             10,915      l2_rqsts.demand_data_rd_hit                                             (54.99%)
     9.607412703              1,330      l2_rqsts.demand_data_rd_miss                                            (50.49%)
     9.607412703             12,915      LLC-loads                                                               (15.28%)
     9.607412703             12,099      LLC-load-misses                  #   93.68% of all LL-cache accesses    (25.17%)
     9.607412703         44,512,810      dTLB-loads                                                              (35.07%)
     9.607412703                159      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
     9.607412703                320      iTLB-load-misses                                                        (39.62%)
     9.607412703         39,769,025      branch-instructions                                                     (49.52%)
     9.607412703             74,595      branch-load-misses                                                      (59.42%)
     9.607412703         45,512,849      cpu-cycles                                                              (69.33%)
     9.607412703        181,806,770      instructions                     #    3.99  insn per cycle              (79.23%)
     9.617529672         44,118,422      L1-dcache-loads                                                         (50.58%)
     9.617529672             35,732      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
     9.617529672             10,463      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     9.617529672              1,136      l2_rqsts.demand_data_rd_miss                                            (50.58%)
     9.617529672             12,667      LLC-loads                                                               (39.53%)
     9.617529672             11,520      LLC-load-misses                  #   90.94% of all LL-cache accesses    (39.54%)
     9.617529672         43,651,461      dTLB-loads                                                              (39.54%)
     9.617529672                290      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
     9.617529672                336      iTLB-load-misses                                                        (39.54%)
     9.617529672         40,388,086      branch-instructions                                                     (49.43%)
     9.617529672             75,311      branch-load-misses                                                      (56.09%)
     9.617529672         45,770,383      cpu-cycles                                                              (56.10%)
     9.617529672        184,690,098      instructions                     #    4.04  insn per cycle              (56.11%)
     9.627653440         41,314,691      L1-dcache-loads                                                         (50.62%)
     9.627653440             40,035      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.62%)
     9.627653440             10,976      l2_rqsts.demand_data_rd_hit                                             (52.64%)
     9.627653440              4,349      l2_rqsts.demand_data_rd_miss                                            (62.51%)
     9.627653440             12,405      LLC-loads                                                               (39.51%)
     9.627653440             11,621      LLC-load-misses                  #   93.68% of all LL-cache accesses    (39.51%)
     9.627653440         44,138,304      dTLB-loads                                                              (39.51%)
     9.627653440                175      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.51%)
     9.627653440                354      iTLB-load-misses                                                        (27.64%)
     9.627653440         39,818,990      branch-instructions                                                     (27.65%)
     9.627653440             71,559      branch-load-misses                                                      (30.87%)
     9.627653440         45,736,801      cpu-cycles                                                              (40.75%)
     9.627653440        174,186,751      instructions                     #    3.81  insn per cycle              (50.63%)
     9.637776865         44,267,024      L1-dcache-loads                                                         (61.26%)
     9.637776865             35,716      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.12%)
     9.637776865             10,519      l2_rqsts.demand_data_rd_hit                                             (78.97%)
     9.637776865              1,268      l2_rqsts.demand_data_rd_miss                                            (78.97%)
     9.637776865             12,986      LLC-loads                                                               (38.77%)
     9.637776865             11,574      LLC-load-misses                  #   89.13% of all LL-cache accesses    (28.91%)
     9.637776865         42,750,254      dTLB-loads                                                              (19.04%)
     9.637776865                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.18%)
     9.637776865                371      iTLB-load-misses                                                        (11.85%)
     9.637776865         40,252,313      branch-instructions                                                     (21.72%)
     9.637776865             75,695      branch-load-misses                                                      (31.58%)
     9.637776865         45,758,207      cpu-cycles                                                              (41.44%)
     9.637776865        184,958,494      instructions                     #    4.04  insn per cycle              (51.30%)
     9.647902537         44,477,822      L1-dcache-loads                                                         (79.09%)
     9.647902537             35,521      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.09%)
     9.647902537             11,022      l2_rqsts.demand_data_rd_hit                                             (69.62%)
     9.647902537                939      l2_rqsts.demand_data_rd_miss                                            (59.74%)
     9.647902537             13,298      LLC-loads                                                               (11.04%)
     9.647902537             12,446      LLC-load-misses                  #   93.59% of all LL-cache accesses    (11.04%)
     9.647902537         43,925,578      dTLB-loads                                                              (20.46%)
     9.647902537                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.34%)
     9.647902537                333      iTLB-load-misses                                                        (39.54%)
     9.647902537         40,280,599      branch-instructions                                                     (49.43%)
     9.647902537             75,688      branch-load-misses                                                      (59.31%)
     9.647902537         45,957,842      cpu-cycles                                                              (69.20%)
     9.647902537        186,159,967      instructions                     #    4.05  insn per cycle              (79.09%)
     9.657994171         42,607,688      L1-dcache-loads                                                         (60.77%)
     9.657994171             35,928      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.86%)
     9.657994171             10,953      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     9.657994171              1,050      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     9.657994171             12,336      LLC-loads                                                               (29.28%)
     9.657994171             11,899      LLC-load-misses                  #   96.46% of all LL-cache accesses    (39.19%)
     9.657994171         42,954,480      dTLB-loads                                                              (39.65%)
     9.657994171                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
     9.657994171                340      iTLB-load-misses                                                        (39.64%)
     9.657994171         38,553,006      branch-instructions                                                     (49.56%)
     9.657994171             73,087      branch-load-misses                                                      (59.46%)
     9.657994171         44,885,419      cpu-cycles                                                              (69.37%)
     9.657994171        178,242,860      instructions                     #    3.97  insn per cycle              (70.75%)
     9.668087444         44,007,990      L1-dcache-loads                                                         (50.46%)
     9.668087444             34,866      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.46%)
     9.668087444             10,344      l2_rqsts.demand_data_rd_hit                                             (50.46%)
     9.668087444              1,054      l2_rqsts.demand_data_rd_miss                                            (50.46%)
     9.668087444             12,556      LLC-loads                                                               (39.63%)
     9.668087444             11,789      LLC-load-misses                  #   93.89% of all LL-cache accesses    (39.63%)
     9.668087444         44,181,840      dTLB-loads                                                              (39.63%)
     9.668087444                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     9.668087444                340      iTLB-load-misses                                                        (39.63%)
     9.668087444         40,291,774      branch-instructions                                                     (41.93%)
     9.668087444             75,665      branch-load-misses                                                      (41.94%)
     9.668087444         45,961,226      cpu-cycles                                                              (41.95%)
     9.668087444        185,222,864      instructions                     #    4.03  insn per cycle              (50.48%)
     9.678234963         42,324,134      L1-dcache-loads                                                         (50.73%)
     9.678234963             35,867      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.88%)
     9.678234963             10,268      l2_rqsts.demand_data_rd_hit                                             (66.73%)
     9.678234963              1,237      l2_rqsts.demand_data_rd_miss                                            (76.58%)
     9.678234963             13,148      LLC-loads                                                               (39.42%)
     9.678234963             12,316      LLC-load-misses                  #   93.67% of all LL-cache accesses    (39.42%)
     9.678234963         42,853,977      dTLB-loads                                                              (33.30%)
     9.678234963                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.45%)
     9.678234963                279      iTLB-load-misses                                                        (13.61%)
     9.678234963         38,396,884      branch-instructions                                                     (21.18%)
     9.678234963             71,001      branch-load-misses                                                      (31.05%)
     9.678234963         43,980,970      cpu-cycles                                                              (40.89%)
     9.678234963        176,598,074      instructions                     #    4.02  insn per cycle              (50.74%)
     9.688365773         43,398,076      L1-dcache-loads                                                         (75.29%)
     9.688365773             35,697      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.99%)
     9.688365773             10,683      l2_rqsts.demand_data_rd_hit                                             (78.99%)
     9.688365773              1,241      l2_rqsts.demand_data_rd_miss                                            (74.10%)
     9.688365773             13,183      LLC-loads                                                               (24.74%)
     9.688365773             11,380      LLC-load-misses                  #   86.32% of all LL-cache accesses    (14.88%)
     9.688365773         40,961,911      dTLB-loads                                                              (11.16%)
     9.688365773                162      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.99%)
     9.688365773                317      iTLB-load-misses                                                        (25.86%)
     9.688365773         39,627,598      branch-instructions                                                     (35.72%)
     9.688365773             74,566      branch-load-misses                                                      (45.59%)
     9.688365773         45,269,240      cpu-cycles                                                              (55.46%)
     9.688365773        182,407,080      instructions                     #    4.03  insn per cycle              (65.33%)
     9.698460358         43,030,812      L1-dcache-loads                                                         (75.28%)
     9.698460358             34,144      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.38%)
     9.698460358              9,652      l2_rqsts.demand_data_rd_hit                                             (55.48%)
     9.698460358              1,192      l2_rqsts.demand_data_rd_miss                                            (50.48%)
     9.698460358             12,755      LLC-loads                                                               (14.79%)
     9.698460358             11,745      LLC-load-misses                  #   92.08% of all LL-cache accesses    (24.68%)
     9.698460358         43,549,356      dTLB-loads                                                              (34.58%)
     9.698460358                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
     9.698460358                307      iTLB-load-misses                                                        (39.63%)
     9.698460358         39,547,527      branch-instructions                                                     (49.53%)
     9.698460358             74,023      branch-load-misses                                                      (59.44%)
     9.698460358         45,235,865      cpu-cycles                                                              (69.34%)
     9.698460358        181,263,146      instructions                     #    4.01  insn per cycle              (79.25%)
     9.708596652         44,070,452      L1-dcache-loads                                                         (50.67%)
     9.708596652             35,997      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
     9.708596652             10,619      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     9.708596652              1,081      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     9.708596652             13,231      LLC-loads                                                               (39.47%)
     9.708596652             12,351      LLC-load-misses                  #   93.35% of all LL-cache accesses    (39.47%)
     9.708596652         43,393,954      dTLB-loads                                                              (39.46%)
     9.708596652                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     9.708596652                362      iTLB-load-misses                                                        (39.46%)
     9.708596652         40,162,601      branch-instructions                                                     (49.32%)
     9.708596652             75,840      branch-load-misses                                                      (56.63%)
     9.708596652         45,974,337      cpu-cycles                                                              (56.64%)
     9.708596652        184,179,907      instructions                     #    4.01  insn per cycle              (56.65%)
     9.718721328         42,826,563      L1-dcache-loads                                                         (50.62%)
     9.718721328             35,094      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     9.718721328             10,857      l2_rqsts.demand_data_rd_hit                                             (51.97%)
     9.718721328              1,065      l2_rqsts.demand_data_rd_miss                                            (61.84%)
     9.718721328             12,503      LLC-loads                                                               (39.51%)
     9.718721328             11,743      LLC-load-misses                  #   93.92% of all LL-cache accesses    (39.51%)
     9.718721328         44,507,428      dTLB-loads                                                              (39.51%)
     9.718721328                282      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.17%)
     9.718721328                339      iTLB-load-misses                                                        (28.30%)
     9.718721328         40,537,909      branch-instructions                                                     (28.31%)
     9.718721328             76,053      branch-load-misses                                                      (30.87%)
     9.718721328         46,156,624      cpu-cycles                                                              (40.74%)
     9.718721328        185,886,179      instructions                     #    4.03  insn per cycle              (50.62%)
     9.728830049         38,301,757      L1-dcache-loads                                                         (60.72%)
     9.728830049             35,813      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (70.59%)
     9.728830049             10,501      l2_rqsts.demand_data_rd_hit                                             (79.10%)
     9.728830049              1,876      l2_rqsts.demand_data_rd_miss                                            (78.91%)
     9.728830049             12,400      LLC-loads                                                               (39.32%)
     9.728830049             11,531      LLC-load-misses                  #   92.99% of all LL-cache accesses    (29.45%)
     9.728830049         44,350,581      dTLB-loads                                                              (19.57%)
     9.728830049                208      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.04%)
     9.728830049                324      iTLB-load-misses                                                        (11.42%)
     9.728830049         32,207,243      branch-instructions                                                     (21.12%)
     9.728830049             62,860      branch-load-misses                                                      (30.99%)
     9.728830049         39,572,669      cpu-cycles                                                              (40.90%)
     9.728830049        155,536,230      instructions                     #    3.93  insn per cycle              (50.75%)
     9.738967835         42,138,456      L1-dcache-loads                                                         (78.93%)
     9.738967835             34,752      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.94%)
     9.738967835             10,557      l2_rqsts.demand_data_rd_hit                                             (70.15%)
     9.738967835              1,386      l2_rqsts.demand_data_rd_miss                                            (60.29%)
     9.738967835             12,331      LLC-loads                                                               (11.20%)
     9.738967835             11,617      LLC-load-misses                  #   94.21% of all LL-cache accesses    (11.20%)
     9.738967835         43,625,964      dTLB-loads                                                              (19.93%)
     9.738967835                114      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.79%)
     9.738967835                352      iTLB-load-misses                                                        (39.48%)
     9.738967835         39,882,241      branch-instructions                                                     (49.34%)
     9.738967835             74,951      branch-load-misses                                                      (59.21%)
     9.738967835         45,284,634      cpu-cycles                                                              (69.09%)
     9.738967835        176,836,181      instructions                     #    3.90  insn per cycle              (78.97%)
#           time             counts unit events
     9.749108115         42,061,160      L1-dcache-loads                                                         (61.62%)
     9.749108115             34,150      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.77%)
     9.749108115              9,945      l2_rqsts.demand_data_rd_hit                                             (50.69%)
     9.749108115              1,229      l2_rqsts.demand_data_rd_miss                                            (50.69%)
     9.749108115             13,001      LLC-loads                                                               (28.47%)
     9.749108115             12,122      LLC-load-misses                  #   93.24% of all LL-cache accesses    (38.33%)
     9.749108115         42,932,765      dTLB-loads                                                              (39.45%)
     9.749108115                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     9.749108115                314      iTLB-load-misses                                                        (39.45%)
     9.749108115         38,867,629      branch-instructions                                                     (49.32%)
     9.749108115             72,850      branch-load-misses                                                      (59.18%)
     9.749108115         44,601,414      cpu-cycles                                                              (69.05%)
     9.749108115        177,571,869      instructions                     #    3.98  insn per cycle              (71.57%)
     9.759242714         42,253,849      L1-dcache-loads                                                         (50.67%)
     9.759242714             33,440      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.68%)
     9.759242714             10,011      l2_rqsts.demand_data_rd_hit                                             (50.69%)
     9.759242714              1,497      l2_rqsts.demand_data_rd_miss                                            (50.70%)
     9.759242714             12,944      LLC-loads                                                               (39.46%)
     9.759242714             11,589      LLC-load-misses                  #   89.53% of all LL-cache accesses    (39.45%)
     9.759242714         40,026,218      dTLB-loads                                                              (39.44%)
     9.759242714                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.44%)
     9.759242714                329      iTLB-load-misses                                                        (39.43%)
     9.759242714         37,695,553      branch-instructions                                                     (43.33%)
     9.759242714             71,046      branch-load-misses                                                      (43.34%)
     9.759242714         43,629,430      cpu-cycles                                                              (43.35%)
     9.759242714        174,318,587      instructions                     #    4.00  insn per cycle              (50.70%)
     9.769414934         42,936,364      L1-dcache-loads                                                         (50.77%)
     9.769414934             34,475      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.20%)
     9.769414934              9,877      l2_rqsts.demand_data_rd_hit                                             (65.02%)
     9.769414934              1,128      l2_rqsts.demand_data_rd_miss                                            (74.85%)
     9.769414934             12,540      LLC-loads                                                               (39.35%)
     9.769414934             11,685      LLC-load-misses                  #   93.18% of all LL-cache accesses    (39.42%)
     9.769414934         42,177,320      dTLB-loads                                                              (35.01%)
     9.769414934                107      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.18%)
     9.769414934                390      iTLB-load-misses                                                        (15.35%)
     9.769414934         37,680,260      branch-instructions                                                     (21.31%)
     9.769414934             72,289      branch-load-misses                                                      (31.15%)
     9.769414934         44,728,472      cpu-cycles                                                              (40.98%)
     9.769414934        179,101,313      instructions                     #    4.00  insn per cycle              (50.82%)
     9.779549640         42,904,927      L1-dcache-loads                                                         (73.47%)
     9.779549640             34,366      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.94%)
     9.779549640             10,015      l2_rqsts.demand_data_rd_hit                                             (78.94%)
     9.779549640              1,066      l2_rqsts.demand_data_rd_miss                                            (75.89%)
     9.779549640             12,202      LLC-loads                                                               (26.56%)
     9.779549640             11,293      LLC-load-misses                  #   92.55% of all LL-cache accesses    (16.70%)
     9.779549640         41,171,741      dTLB-loads                                                              (11.21%)
     9.779549640                 77      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.21%)
     9.779549640                324      iTLB-load-misses                                                        (24.07%)
     9.779549640         38,574,304      branch-instructions                                                     (33.93%)
     9.779549640             73,216      branch-load-misses                                                      (43.79%)
     9.779549640         44,356,302      cpu-cycles                                                              (53.65%)
     9.779549640        179,174,470      instructions                     #    4.04  insn per cycle              (63.51%)
     9.789669987         42,029,629      L1-dcache-loads                                                         (77.16%)
     9.789669987             33,973      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.29%)
     9.789669987              9,893      l2_rqsts.demand_data_rd_hit                                             (57.41%)
     9.789669987              1,361      l2_rqsts.demand_data_rd_miss                                            (50.60%)
     9.789669987             12,636      LLC-loads                                                               (12.92%)
     9.789669987             11,455      LLC-load-misses                  #   90.65% of all LL-cache accesses    (22.79%)
     9.789669987         43,460,447      dTLB-loads                                                              (32.67%)
     9.789669987                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     9.789669987                306      iTLB-load-misses                                                        (39.53%)
     9.789669987         39,024,978      branch-instructions                                                     (49.41%)
     9.789669987             72,291      branch-load-misses                                                      (59.30%)
     9.789669987         44,254,404      cpu-cycles                                                              (69.17%)
     9.789669987        176,592,042      instructions                     #    3.99  insn per cycle              (79.05%)
     9.799803992         42,929,148      L1-dcache-loads                                                         (50.66%)
     9.799803992             39,254      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.66%)
     9.799803992             10,138      l2_rqsts.demand_data_rd_hit                                             (50.66%)
     9.799803992              5,340      l2_rqsts.demand_data_rd_miss                                            (50.65%)
     9.799803992             12,806      LLC-loads                                                               (39.47%)
     9.799803992             11,830      LLC-load-misses                  #   92.38% of all LL-cache accesses    (39.48%)
     9.799803992         44,421,367      dTLB-loads                                                              (39.48%)
     9.799803992                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
     9.799803992                324      iTLB-load-misses                                                        (39.48%)
     9.799803992         39,155,040      branch-instructions                                                     (49.35%)
     9.799803992             73,970      branch-load-misses                                                      (58.71%)
     9.799803992         46,128,720      cpu-cycles                                                              (58.72%)
     9.799803992        180,927,435      instructions                     #    3.92  insn per cycle              (58.72%)
     9.809949076         43,215,552      L1-dcache-loads                                                         (50.72%)
     9.809949076             37,448      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.71%)
     9.809949076             10,779      l2_rqsts.demand_data_rd_hit                                             (50.72%)
     9.809949076              1,360      l2_rqsts.demand_data_rd_miss                                            (59.68%)
     9.809949076             12,863      LLC-loads                                                               (39.42%)
     9.809949076             11,798      LLC-load-misses                  #   91.72% of all LL-cache accesses    (39.43%)
     9.809949076         43,548,564      dTLB-loads                                                              (39.43%)
     9.809949076                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.43%)
     9.809949076                344      iTLB-load-misses                                                        (30.49%)
     9.809949076         39,073,488      branch-instructions                                                     (30.50%)
     9.809949076             73,282      branch-load-misses                                                      (31.01%)
     9.809949076         45,286,640      cpu-cycles                                                              (40.86%)
     9.809949076        181,576,690      instructions                     #    4.01  insn per cycle              (50.72%)
     9.820042125         43,190,463      L1-dcache-loads                                                         (58.59%)
     9.820042125             34,294      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.48%)
     9.820042125             10,092      l2_rqsts.demand_data_rd_hit                                             (78.38%)
     9.820042125              1,117      l2_rqsts.demand_data_rd_miss                                            (79.28%)
     9.820042125             12,719      LLC-loads                                                               (39.64%)
     9.820042125             11,672      LLC-load-misses                  #   91.77% of all LL-cache accesses    (31.54%)
     9.820042125         41,240,909      dTLB-loads                                                              (21.64%)
     9.820042125                374      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.74%)
     9.820042125                369      iTLB-load-misses                                                        (10.83%)
     9.820042125         39,283,434      branch-instructions                                                     (20.74%)
     9.820042125             73,654      branch-load-misses                                                      (30.64%)
     9.820042125         45,383,306      cpu-cycles                                                              (40.55%)
     9.820042125        182,759,194      instructions                     #    4.03  insn per cycle              (50.46%)
     9.830171178         43,653,826      L1-dcache-loads                                                         (78.98%)
     9.830171178             34,478      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.98%)
     9.830171178             10,071      l2_rqsts.demand_data_rd_hit                                             (72.17%)
     9.830171178              1,104      l2_rqsts.demand_data_rd_miss                                            (62.31%)
     9.830171178             12,832      LLC-loads                                                               (12.96%)
     9.830171178             12,289      LLC-load-misses                  #   95.77% of all LL-cache accesses    (11.16%)
     9.830171178         43,644,308      dTLB-loads                                                              (17.93%)
     9.830171178                179      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.79%)
     9.830171178                358      iTLB-load-misses                                                        (37.65%)
     9.830171178         39,830,784      branch-instructions                                                     (47.52%)
     9.830171178             74,764      branch-load-misses                                                      (57.39%)
     9.830171178         45,395,387      cpu-cycles                                                              (67.25%)
     9.830171178        182,795,544      instructions                     #    4.03  insn per cycle              (77.12%)
     9.840289908         40,242,379      L1-dcache-loads                                                         (63.53%)
     9.840289908             34,095      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.67%)
     9.840289908             10,396      l2_rqsts.demand_data_rd_hit                                             (50.60%)
     9.840289908              1,193      l2_rqsts.demand_data_rd_miss                                            (50.61%)
     9.840289908             12,834      LLC-loads                                                               (26.54%)
     9.840289908             11,852      LLC-load-misses                  #   92.35% of all LL-cache accesses    (36.41%)
     9.840289908         42,150,286      dTLB-loads                                                              (39.51%)
     9.840289908                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
     9.840289908                336      iTLB-load-misses                                                        (39.52%)
     9.840289908         36,396,632      branch-instructions                                                     (49.39%)
     9.840289908             69,014      branch-load-misses                                                      (59.25%)
     9.840289908         42,387,939      cpu-cycles                                                              (69.13%)
     9.840289908        168,901,084      instructions                     #    3.98  insn per cycle              (73.50%)
     9.850432524         42,948,538      L1-dcache-loads                                                         (50.69%)
     9.850432524             34,402      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.68%)
     9.850432524             10,070      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     9.850432524              1,103      l2_rqsts.demand_data_rd_miss                                            (50.68%)
     9.850432524             11,977      LLC-loads                                                               (39.46%)
     9.850432524             11,419      LLC-load-misses                  #   95.34% of all LL-cache accesses    (39.46%)
     9.850432524         42,885,662      dTLB-loads                                                              (39.46%)
     9.850432524                202      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     9.850432524                337      iTLB-load-misses                                                        (39.46%)
     9.850432524         39,562,881      branch-instructions                                                     (45.16%)
     9.850432524             74,406      branch-load-misses                                                      (45.17%)
     9.850432524         44,955,062      cpu-cycles                                                              (45.18%)
     9.850432524        181,248,092      instructions                     #    4.03  insn per cycle              (50.68%)
     9.860571800         42,437,516      L1-dcache-loads                                                         (50.76%)
     9.860571800             38,108      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (53.51%)
     9.860571800             10,697      l2_rqsts.demand_data_rd_hit                                             (63.36%)
     9.860571800              2,096      l2_rqsts.demand_data_rd_miss                                            (73.21%)
     9.860571800             12,637      LLC-loads                                                               (39.38%)
     9.860571800             11,268      LLC-load-misses                  #   89.17% of all LL-cache accesses    (39.43%)
     9.860571800         42,974,836      dTLB-loads                                                              (36.67%)
     9.860571800                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.82%)
     9.860571800                335      iTLB-load-misses                                                        (16.98%)
     9.860571800         39,796,921      branch-instructions                                                     (21.15%)
     9.860571800             75,027      branch-load-misses                                                      (31.01%)
     9.860571800         45,447,056      cpu-cycles                                                              (40.87%)
     9.860571800        181,033,130      instructions                     #    3.98  insn per cycle              (50.74%)
     9.870703634         43,637,376      L1-dcache-loads                                                         (71.90%)
     9.870703634             34,176      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.91%)
     9.870703634             10,349      l2_rqsts.demand_data_rd_hit                                             (78.91%)
     9.870703634              1,195      l2_rqsts.demand_data_rd_miss                                            (77.49%)
     9.870703634             12,953      LLC-loads                                                               (28.19%)
     9.870703634             11,561      LLC-load-misses                  #   89.25% of all LL-cache accesses    (18.33%)
     9.870703634         41,830,983      dTLB-loads                                                              (11.24%)
     9.870703634                 63      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.61%)
     9.870703634                311      iTLB-load-misses                                                        (22.46%)
     9.870703634         39,743,728      branch-instructions                                                     (32.32%)
     9.870703634             74,261      branch-load-misses                                                      (42.17%)
     9.870703634         45,260,060      cpu-cycles                                                              (52.03%)
     9.870703634        182,734,770      instructions                     #    4.04  insn per cycle              (61.89%)
     9.880843132         44,559,441      L1-dcache-loads                                                         (78.75%)
     9.880843132             35,071      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.95%)
     9.880843132             10,362      l2_rqsts.demand_data_rd_hit                                             (59.08%)
     9.880843132              1,127      l2_rqsts.demand_data_rd_miss                                            (50.64%)
     9.880843132             13,367      LLC-loads                                                               (11.28%)
     9.880843132             12,013      LLC-load-misses                  #   89.87% of all LL-cache accesses    (21.14%)
     9.880843132         44,063,775      dTLB-loads                                                              (31.01%)
     9.880843132                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
     9.880843132                359      iTLB-load-misses                                                        (39.50%)
     9.880843132         40,425,023      branch-instructions                                                     (49.38%)
     9.880843132             75,987      branch-load-misses                                                      (59.25%)
     9.880843132         45,940,557      cpu-cycles                                                              (69.13%)
     9.880843132        186,010,822      instructions                     #    4.05  insn per cycle              (79.00%)
     9.890978906         43,719,592      L1-dcache-loads                                                         (50.67%)
     9.890978906             35,279      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     9.890978906             10,225      l2_rqsts.demand_data_rd_hit                                             (50.67%)
     9.890978906              1,063      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     9.890978906             12,938      LLC-loads                                                               (39.46%)
     9.890978906             12,121      LLC-load-misses                  #   93.69% of all LL-cache accesses    (39.46%)
     9.890978906         44,360,979      dTLB-loads                                                              (39.47%)
     9.890978906                385      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
     9.890978906                339      iTLB-load-misses                                                        (39.47%)
     9.890978906         40,133,499      branch-instructions                                                     (49.33%)
     9.890978906             75,207      branch-load-misses                                                      (59.19%)
     9.890978906         45,682,715      cpu-cycles                                                              (60.42%)
     9.890978906        183,776,722      instructions                     #    4.02  insn per cycle              (60.43%)
     9.901098755         43,992,935      L1-dcache-loads                                                         (50.59%)
     9.901098755             34,435      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.59%)
     9.901098755              9,865      l2_rqsts.demand_data_rd_hit                                             (50.59%)
     9.901098755              1,051      l2_rqsts.demand_data_rd_miss                                            (58.10%)
     9.901098755             12,562      LLC-loads                                                               (39.53%)
     9.901098755             11,823      LLC-load-misses                  #   94.12% of all LL-cache accesses    (39.53%)
     9.901098755         43,906,152      dTLB-loads                                                              (39.53%)
     9.901098755                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
     9.901098755                393      iTLB-load-misses                                                        (32.04%)
     9.901098755         39,831,134      branch-instructions                                                     (32.05%)
     9.901098755             74,506      branch-load-misses                                                      (32.06%)
     9.901098755         45,344,591      cpu-cycles                                                              (40.72%)
     9.901098755        183,515,918      instructions                     #    4.05  insn per cycle              (50.60%)
     9.911225879         42,987,153      L1-dcache-loads                                                         (56.91%)
     9.911225879             35,628      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (66.77%)
     9.911225879             10,430      l2_rqsts.demand_data_rd_hit                                             (76.64%)
     9.911225879              1,212      l2_rqsts.demand_data_rd_miss                                            (79.01%)
     9.911225879             13,208      LLC-loads                                                               (39.51%)
     9.911225879             12,068      LLC-load-misses                  #   91.37% of all LL-cache accesses    (33.25%)
     9.911225879         44,563,731      dTLB-loads                                                              (23.38%)
     9.911225879                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.52%)
     9.911225879                323      iTLB-load-misses                                                        (11.14%)
     9.911225879         38,309,049      branch-instructions                                                     (21.01%)
     9.911225879             73,916      branch-load-misses                                                      (30.88%)
     9.911225879         45,027,793      cpu-cycles                                                              (40.76%)
     9.911225879        180,393,020      instructions                     #    4.01  insn per cycle              (50.63%)
     9.921356378         44,179,182      L1-dcache-loads                                                         (78.98%)
     9.921356378             35,676      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.97%)
     9.921356378             10,508      l2_rqsts.demand_data_rd_hit                                             (73.99%)
     9.921356378              1,189      l2_rqsts.demand_data_rd_miss                                            (64.13%)
     9.921356378             13,633      LLC-loads                                                               (14.78%)
     9.921356378             12,686      LLC-load-misses                  #   93.05% of all LL-cache accesses    (11.18%)
     9.921356378         43,967,223      dTLB-loads                                                              (16.11%)
     9.921356378                130      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.97%)
     9.921356378                332      iTLB-load-misses                                                        (35.83%)
     9.921356378         40,464,796      branch-instructions                                                     (45.70%)
     9.921356378             75,371      branch-load-misses                                                      (55.56%)
     9.921356378         45,935,817      cpu-cycles                                                              (65.43%)
     9.921356378        185,705,685      instructions                     #    4.04  insn per cycle              (75.30%)
     9.931480322         44,521,404      L1-dcache-loads                                                         (65.38%)
     9.931480322             35,143      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.51%)
     9.931480322             10,875      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     9.931480322              1,066      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     9.931480322             12,716      LLC-loads                                                               (24.71%)
     9.931480322             11,897      LLC-load-misses                  #   93.56% of all LL-cache accesses    (34.58%)
     9.931480322         44,093,823      dTLB-loads                                                              (39.51%)
     9.931480322                237      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     9.931480322                326      iTLB-load-misses                                                        (39.51%)
     9.931480322         40,398,137      branch-instructions                                                     (49.39%)
     9.931480322             75,850      branch-load-misses                                                      (59.27%)
     9.931480322         45,975,678      cpu-cycles                                                              (69.14%)
     9.931480322        185,701,518      instructions                     #    4.04  insn per cycle              (75.32%)
     9.941613693         44,293,679      L1-dcache-loads                                                         (50.66%)
     9.941613693             34,992      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.66%)
     9.941613693             10,258      l2_rqsts.demand_data_rd_hit                                             (50.66%)
     9.941613693              1,318      l2_rqsts.demand_data_rd_miss                                            (50.67%)
     9.941613693             13,198      LLC-loads                                                               (39.48%)
     9.941613693             12,126      LLC-load-misses                  #   91.88% of all LL-cache accesses    (39.47%)
     9.941613693         43,650,331      dTLB-loads                                                              (39.47%)
     9.941613693                347      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
     9.941613693                380      iTLB-load-misses                                                        (39.47%)
     9.941613693         40,470,334      branch-instructions                                                     (46.95%)
     9.941613693             75,241      branch-load-misses                                                      (46.96%)
     9.941613693         46,028,624      cpu-cycles                                                              (46.97%)
     9.941613693        185,656,898      instructions                     #    4.03  insn per cycle              (50.67%)
     9.951742236         44,395,625      L1-dcache-loads                                                         (50.64%)
     9.951742236             34,604      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (51.80%)
     9.951742236             10,034      l2_rqsts.demand_data_rd_hit                                             (61.67%)
     9.951742236                953      l2_rqsts.demand_data_rd_miss                                            (71.53%)
     9.951742236             12,319      LLC-loads                                                               (39.50%)
     9.951742236             11,435      LLC-load-misses                  #   92.82% of all LL-cache accesses    (39.50%)
     9.951742236         44,590,671      dTLB-loads                                                              (38.35%)
     9.951742236                235      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.49%)
     9.951742236                332      iTLB-load-misses                                                        (18.62%)
     9.951742236         40,270,717      branch-instructions                                                     (21.02%)
     9.951742236             75,892      branch-load-misses                                                      (30.89%)
     9.951742236         46,021,917      cpu-cycles                                                              (40.76%)
     9.951742236        185,848,282      instructions                     #    4.04  insn per cycle              (50.63%)
     9.961840054         43,864,538      L1-dcache-loads                                                         (70.50%)
     9.961840054             35,688      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.23%)
     9.961840054             10,125      l2_rqsts.demand_data_rd_hit                                             (79.22%)
     9.961840054              1,008      l2_rqsts.demand_data_rd_miss                                            (79.03%)
     9.961840054             12,430      LLC-loads                                                               (29.52%)
     9.961840054             11,640      LLC-load-misses                  #   93.64% of all LL-cache accesses    (19.63%)
     9.961840054         44,402,225      dTLB-loads                                                              (10.89%)
     9.961840054                 18      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.05%)
     9.961840054                339      iTLB-load-misses                                                        (20.94%)
     9.961840054         39,593,043      branch-instructions                                                     (30.84%)
     9.961840054             73,898      branch-load-misses                                                      (40.73%)
     9.961840054         45,661,624      cpu-cycles                                                              (50.63%)
     9.961840054        183,291,098      instructions                     #    4.01  insn per cycle              (60.52%)
     9.971980099         44,227,005      L1-dcache-loads                                                         (78.90%)
     9.971980099             35,810      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.21%)
     9.971980099             11,136      l2_rqsts.demand_data_rd_hit                                             (60.35%)
     9.971980099              1,331      l2_rqsts.demand_data_rd_miss                                            (50.70%)
     9.971980099             13,088      LLC-loads                                                               (11.25%)
     9.971980099             11,841      LLC-load-misses                  #   90.47% of all LL-cache accesses    (19.90%)
     9.971980099         44,262,213      dTLB-loads                                                              (29.75%)
     9.971980099                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     9.971980099                334      iTLB-load-misses                                                        (39.45%)
     9.971980099         40,765,420      branch-instructions                                                     (49.31%)
     9.971980099             76,195      branch-load-misses                                                      (59.17%)
     9.971980099         46,232,870      cpu-cycles                                                              (69.04%)
     9.971980099        185,655,973      instructions                     #    4.02  insn per cycle              (78.90%)
     9.982105008         44,460,982      L1-dcache-loads                                                         (51.78%)
     9.982105008             35,134      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
     9.982105008             10,326      l2_rqsts.demand_data_rd_hit                                             (50.62%)
     9.982105008              1,070      l2_rqsts.demand_data_rd_miss                                            (50.62%)
     9.982105008             12,642      LLC-loads                                                               (38.29%)
     9.982105008             16,275      LLC-load-misses                  #  128.74% of all LL-cache accesses    (39.51%)
     9.982105008         42,439,086      dTLB-loads                                                              (39.51%)
     9.982105008                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     9.982105008                336      iTLB-load-misses                                                        (39.51%)
     9.982105008         39,385,670      branch-instructions                                                     (49.38%)
     9.982105008             74,054      branch-load-misses                                                      (59.26%)
     9.982105008         46,119,663      cpu-cycles                                                              (61.73%)
     9.982105008        181,690,190      instructions                     #    3.94  insn per cycle              (61.74%)
     9.992232860         42,281,320      L1-dcache-loads                                                         (50.60%)
     9.992232860             35,308      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
     9.992232860             10,840      l2_rqsts.demand_data_rd_hit                                             (50.68%)
     9.992232860              1,426      l2_rqsts.demand_data_rd_miss                                            (56.85%)
     9.992232860             13,305      LLC-loads                                                               (39.52%)
     9.992232860             11,949      LLC-load-misses                  #   89.81% of all LL-cache accesses    (39.52%)
     9.992232860         44,085,115      dTLB-loads                                                              (39.45%)
     9.992232860                306      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
     9.992232860                432      iTLB-load-misses                                                        (33.29%)
     9.992232860         39,814,742      branch-instructions                                                     (33.30%)
     9.992232860             75,015      branch-load-misses                                                      (33.31%)
     9.992232860         45,540,486      cpu-cycles                                                              (40.72%)
     9.992232860        178,638,533      instructions                     #    3.92  insn per cycle              (50.61%)
    10.002350295         44,105,276      L1-dcache-loads                                                         (55.59%)
    10.002350295             35,054      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.46%)
    10.002350295             10,118      l2_rqsts.demand_data_rd_hit                                             (75.34%)
    10.002350295              1,066      l2_rqsts.demand_data_rd_miss                                            (79.04%)
    10.002350295             12,590      LLC-loads                                                               (39.52%)
    10.002350295             11,884      LLC-load-misses                  #   94.39% of all LL-cache accesses    (34.56%)
    10.002350295         44,542,459      dTLB-loads                                                              (24.69%)
    10.002350295                533      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.82%)
    10.002350295                369      iTLB-load-misses                                                        (11.10%)
    10.002350295         39,867,461      branch-instructions                                                     (20.98%)
    10.002350295             74,676      branch-load-misses                                                      (30.85%)
    10.002350295         45,605,040      cpu-cycles                                                              (40.73%)
    10.002350295        184,173,334      instructions                     #    4.04  insn per cycle              (50.61%)
#           time             counts unit events
    10.012492820         44,393,481      L1-dcache-loads                                                         (78.93%)
    10.012492820             35,335      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.93%)
    10.012492820             10,484      l2_rqsts.demand_data_rd_hit                                             (75.30%)
    10.012492820              1,150      l2_rqsts.demand_data_rd_miss                                            (65.44%)
    10.012492820             12,656      LLC-loads                                                               (16.13%)
    10.012492820             11,443      LLC-load-misses                  #   90.42% of all LL-cache accesses    (11.23%)
    10.012492820         43,551,240      dTLB-loads                                                              (14.81%)
    10.012492820                 56      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.66%)
    10.012492820                382      iTLB-load-misses                                                        (34.52%)
    10.012492820         40,313,105      branch-instructions                                                     (44.38%)
    10.012492820             75,556      branch-load-misses                                                      (54.24%)
    10.012492820         45,927,381      cpu-cycles                                                              (64.10%)
    10.012492820        185,630,407      instructions                     #    4.04  insn per cycle              (73.97%)
    10.022608010         43,944,355      L1-dcache-loads                                                         (66.70%)
    10.022608010             34,452      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (56.82%)
    10.022608010             10,024      l2_rqsts.demand_data_rd_hit                                             (50.58%)
    10.022608010              1,057      l2_rqsts.demand_data_rd_miss                                            (50.57%)
    10.022608010             12,814      LLC-loads                                                               (23.38%)
    10.022608010             12,108      LLC-load-misses                  #   94.49% of all LL-cache accesses    (33.26%)
    10.022608010         44,775,277      dTLB-loads                                                              (39.54%)
    10.022608010                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
    10.022608010                341      iTLB-load-misses                                                        (39.55%)
    10.022608010         40,506,301      branch-instructions                                                     (49.43%)
    10.022608010             75,918      branch-load-misses                                                      (59.32%)
    10.022608010         45,968,797      cpu-cycles                                                              (69.20%)
    10.022608010        184,550,013      instructions                     #    4.01  insn per cycle              (76.65%)
    10.032719254         41,790,847      L1-dcache-loads                                                         (50.60%)
    10.032719254             34,562      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
    10.032719254              9,442      l2_rqsts.demand_data_rd_hit                                             (50.60%)
    10.032719254              1,545      l2_rqsts.demand_data_rd_miss                                            (50.60%)
    10.032719254             12,763      LLC-loads                                                               (39.52%)
    10.032719254             11,760      LLC-load-misses                  #   92.14% of all LL-cache accesses    (39.52%)
    10.032719254         43,854,779      dTLB-loads                                                              (39.52%)
    10.032719254                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
    10.032719254                414      iTLB-load-misses                                                        (39.52%)
    10.032719254         39,456,382      branch-instructions                                                     (48.15%)
    10.032719254             74,063      branch-load-misses                                                      (48.16%)
    10.032719254         45,062,576      cpu-cycles                                                              (48.17%)
    10.032719254        181,343,798      instructions                     #    4.02  insn per cycle              (50.61%)
    10.042854701         43,098,356      L1-dcache-loads                                                         (50.63%)
    10.042854701             34,597      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
    10.042854701             10,025      l2_rqsts.demand_data_rd_hit                                             (60.53%)
    10.042854701              1,472      l2_rqsts.demand_data_rd_miss                                            (70.40%)
    10.042854701             12,930      LLC-loads                                                               (39.50%)
    10.042854701             11,773      LLC-load-misses                  #   91.05% of all LL-cache accesses    (39.50%)
    10.042854701         42,793,709      dTLB-loads                                                              (39.49%)
    10.042854701                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.66%)
    10.042854701                338      iTLB-load-misses                                                        (19.79%)
    10.042854701         39,287,042      branch-instructions                                                     (21.04%)
    10.042854701             73,589      branch-load-misses                                                      (30.91%)
    10.042854701         45,286,887      cpu-cycles                                                              (40.78%)
    10.042854701        182,600,606      instructions                     #    4.03  insn per cycle              (50.66%)
    10.052991291         43,308,281      L1-dcache-loads                                                         (69.12%)
    10.052991291             34,383      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.93%)
    10.052991291             10,173      l2_rqsts.demand_data_rd_hit                                             (78.93%)
    10.052991291              1,247      l2_rqsts.demand_data_rd_miss                                            (78.94%)
    10.052991291             12,410      LLC-loads                                                               (30.91%)
    10.052991291             11,573      LLC-load-misses                  #   93.26% of all LL-cache accesses    (21.06%)
    10.052991291         41,394,889      dTLB-loads                                                              (11.21%)
    10.052991291                 62      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.18%)
    10.052991291                299      iTLB-load-misses                                                        (19.69%)
    10.052991291         40,056,967      branch-instructions                                                     (29.54%)
    10.052991291             75,241      branch-load-misses                                                      (39.41%)
    10.052991291         45,054,353      cpu-cycles                                                              (49.27%)
    10.052991291        182,339,414      instructions                     #    4.05  insn per cycle              (59.13%)
    10.063130553         43,441,357      L1-dcache-loads                                                         (78.89%)
    10.063130553             34,752      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.70%)
    10.063130553             10,001      l2_rqsts.demand_data_rd_hit                                             (61.85%)
    10.063130553              1,248      l2_rqsts.demand_data_rd_miss                                            (52.00%)
    10.063130553             14,146      LLC-loads                                                               (11.25%)
    10.063130553             12,153      LLC-load-misses                  #   85.91% of all LL-cache accesses    (18.41%)
    10.063130553         40,744,425      dTLB-loads                                                              (28.25%)
    10.063130553                104      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.10%)
    10.063130553                380      iTLB-load-misses                                                        (39.45%)
    10.063130553         38,844,139      branch-instructions                                                     (49.31%)
    10.063130553             73,220      branch-load-misses                                                      (59.18%)
    10.063130553         44,797,734      cpu-cycles                                                              (69.04%)
    10.063130553        181,592,429      instructions                     #    4.05  insn per cycle              (78.90%)
    10.073270751         41,633,866      L1-dcache-loads                                                         (53.35%)
    10.073270751             33,368      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.70%)
    10.073270751              9,449      l2_rqsts.demand_data_rd_hit                                             (50.69%)
    10.073270751              1,416      l2_rqsts.demand_data_rd_miss                                            (50.69%)
    10.073270751             12,770      LLC-loads                                                               (36.74%)
    10.073270751             12,090      LLC-load-misses                  #   94.68% of all LL-cache accesses    (39.44%)
    10.073270751         44,161,463      dTLB-loads                                                              (39.45%)
    10.073270751                114      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
    10.073270751                342      iTLB-load-misses                                                        (39.45%)
    10.073270751         38,373,558      branch-instructions                                                     (49.32%)
    10.073270751             71,832      branch-load-misses                                                      (59.18%)
    10.073270751         43,952,426      cpu-cycles                                                              (63.29%)
    10.073270751        175,821,646      instructions                     #    4.00  insn per cycle              (63.30%)
    10.083392984         43,401,824      L1-dcache-loads                                                         (50.60%)
    10.083392984             37,704      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.60%)
    10.083392984             10,106      l2_rqsts.demand_data_rd_hit                                             (50.60%)
    10.083392984              2,203      l2_rqsts.demand_data_rd_miss                                            (55.19%)
    10.083392984             13,240      LLC-loads                                                               (39.52%)
    10.083392984             12,114      LLC-load-misses                  #   91.50% of all LL-cache accesses    (39.52%)
    10.083392984         43,503,156      dTLB-loads                                                              (39.52%)
    10.083392984                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
    10.083392984                349      iTLB-load-misses                                                        (34.95%)
    10.083392984         40,046,520      branch-instructions                                                     (34.96%)
    10.083392984             74,972      branch-load-misses                                                      (34.97%)
    10.083392984         45,712,207      cpu-cycles                                                              (40.73%)
    10.083392984        183,560,257      instructions                     #    4.02  insn per cycle              (50.61%)
    10.093518812         41,713,006      L1-dcache-loads                                                         (54.01%)
    10.093518812             33,697      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (63.87%)
    10.093518812              9,509      l2_rqsts.demand_data_rd_hit                                             (73.74%)
    10.093518812              1,327      l2_rqsts.demand_data_rd_miss                                            (79.02%)
    10.093518812             12,487      LLC-loads                                                               (39.50%)
    10.093518812             11,959      LLC-load-misses                  #   95.77% of all LL-cache accesses    (36.16%)
    10.093518812         44,228,387      dTLB-loads                                                              (26.29%)
    10.093518812                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.43%)
    10.093518812                377      iTLB-load-misses                                                        (11.13%)
    10.093518812         39,318,282      branch-instructions                                                     (21.01%)
    10.093518812             73,155      branch-load-misses                                                      (30.88%)
    10.093518812         44,567,684      cpu-cycles                                                              (40.76%)
    10.093518812        174,317,191      instructions                     #    3.91  insn per cycle              (50.63%)
    10.103664911         43,285,457      L1-dcache-loads                                                         (78.85%)
    10.103664911             34,285      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.85%)
    10.103664911             10,009      l2_rqsts.demand_data_rd_hit                                             (76.93%)
    10.103664911              1,323      l2_rqsts.demand_data_rd_miss                                            (67.08%)
    10.103664911             13,733      LLC-loads                                                               (17.82%)
    10.103664911             10,958      LLC-load-misses                  #   79.79% of all LL-cache accesses    (11.32%)
    10.103664911         43,733,708      dTLB-loads                                                              (13.18%)
    10.103664911                121      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.03%)
    10.103664911                380      iTLB-load-misses                                                        (32.87%)
    10.103664911         38,938,671      branch-instructions                                                     (42.72%)
    10.103664911             72,818      branch-load-misses                                                      (52.57%)
    10.103664911         44,683,162      cpu-cycles                                                              (62.42%)
    10.103664911        180,584,329      instructions                     #    4.04  insn per cycle              (72.28%)
    10.113772258         42,792,243      L1-dcache-loads                                                         (68.39%)
    10.113772258             33,653      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (58.53%)
    10.113772258              9,388      l2_rqsts.demand_data_rd_hit                                             (50.59%)
    10.113772258              1,449      l2_rqsts.demand_data_rd_miss                                            (50.62%)
    10.113772258             12,993      LLC-loads                                                               (21.65%)
    10.113772258             11,901      LLC-load-misses                  #   91.60% of all LL-cache accesses    (31.52%)
    10.113772258         44,236,068      dTLB-loads                                                              (39.50%)
    10.113772258                245      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
    10.113772258                359      iTLB-load-misses                                                        (39.51%)
    10.113772258         40,786,224      branch-instructions                                                     (49.39%)
    10.113772258             75,676      branch-load-misses                                                      (59.27%)
    10.113772258         45,037,049      cpu-cycles                                                              (69.15%)
    10.113772258        180,139,026      instructions                     #    4.00  insn per cycle              (78.39%)
    10.123889899         41,849,324      L1-dcache-loads                                                         (50.65%)
    10.123889899             33,669      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
    10.123889899             10,074      l2_rqsts.demand_data_rd_hit                                             (50.63%)
    10.123889899              1,071      l2_rqsts.demand_data_rd_miss                                            (50.60%)
    10.123889899             12,534      LLC-loads                                                               (39.57%)
    10.123889899             11,732      LLC-load-misses                  #   93.60% of all LL-cache accesses    (39.52%)
    10.123889899         42,617,875      dTLB-loads                                                              (39.51%)
    10.123889899                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
    10.123889899                377      iTLB-load-misses                                                        (39.50%)
    10.123889899         37,779,778      branch-instructions                                                     (49.40%)
    10.123889899             71,084      branch-load-misses                                                      (49.90%)
    10.123889899         43,127,786      cpu-cycles                                                              (49.90%)
    10.123889899        173,189,124      instructions                     #    4.02  insn per cycle              (50.54%)
    10.134037203         43,496,131      L1-dcache-loads                                                         (50.65%)
    10.134037203             34,262      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
    10.134037203             10,137      l2_rqsts.demand_data_rd_hit                                             (58.76%)
    10.134037203                961      l2_rqsts.demand_data_rd_miss                                            (68.63%)
    10.134037203             12,526      LLC-loads                                                               (39.49%)
    10.134037203             11,788      LLC-load-misses                  #   94.11% of all LL-cache accesses    (39.49%)
    10.134037203         43,924,386      dTLB-loads                                                              (39.49%)
    10.134037203                143      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.39%)
    10.134037203                390      iTLB-load-misses                                                        (21.53%)
    10.134037203         39,403,503      branch-instructions                                                     (21.54%)
    10.134037203             74,252      branch-load-misses                                                      (30.91%)
    10.134037203         45,411,466      cpu-cycles                                                              (40.78%)
    10.134037203        182,591,017      instructions                     #    4.02  insn per cycle              (50.65%)
    10.144172790         42,251,228      L1-dcache-loads                                                         (67.33%)
    10.144172790             33,593      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (77.18%)
    10.144172790              9,592      l2_rqsts.demand_data_rd_hit                                             (78.94%)
    10.144172790              1,018      l2_rqsts.demand_data_rd_miss                                            (78.93%)
    10.144172790             12,435      LLC-loads                                                               (32.70%)
    10.144172790             11,316      LLC-load-misses                  #   91.00% of all LL-cache accesses    (22.84%)
    10.144172790         45,118,651      dTLB-loads                                                              (12.98%)
    10.144172790                 26      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.22%)
    10.144172790                456      iTLB-load-misses                                                        (17.95%)
    10.144172790         37,545,124      branch-instructions                                                     (27.81%)
    10.144172790             71,111      branch-load-misses                                                      (37.66%)
    10.144172790         43,563,970      cpu-cycles                                                              (47.55%)
    10.144172790        175,967,966      instructions                     #    4.04  insn per cycle              (57.38%)
    10.154296841         44,402,437      L1-dcache-loads                                                         (79.02%)
    10.154296841             34,609      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.45%)
    10.154296841             10,306      l2_rqsts.demand_data_rd_hit                                             (63.58%)
    10.154296841              1,057      l2_rqsts.demand_data_rd_miss                                            (53.71%)
    10.154296841             12,997      LLC-loads                                                               (11.12%)
    10.154296841             12,691      LLC-load-misses                  #   97.65% of all LL-cache accesses    (16.64%)
    10.154296841         44,428,404      dTLB-loads                                                              (26.51%)
    10.154296841                159      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.38%)
    10.154296841                359      iTLB-load-misses                                                        (39.51%)
    10.154296841         40,794,694      branch-instructions                                                     (49.39%)
    10.154296841             76,368      branch-load-misses                                                      (59.27%)
    10.154296841         46,143,105      cpu-cycles                                                              (69.15%)
    10.154296841        186,611,957      instructions                     #    4.04  insn per cycle              (79.02%)
    10.164413283         44,501,544      L1-dcache-loads                                                         (54.88%)
    10.164413283             34,920      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
    10.164413283             10,000      l2_rqsts.demand_data_rd_hit                                             (50.58%)
    10.164413283              1,045      l2_rqsts.demand_data_rd_miss                                            (50.58%)
    10.164413283             12,653      LLC-loads                                                               (35.20%)
    10.164413283             11,957      LLC-load-misses                  #   94.50% of all LL-cache accesses    (39.54%)
    10.164413283         44,367,310      dTLB-loads                                                              (39.54%)
    10.164413283                 83      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
    10.164413283                359      iTLB-load-misses                                                        (39.53%)
    10.164413283         40,539,957      branch-instructions                                                     (49.42%)
    10.164413283             76,094      branch-load-misses                                                      (59.31%)
    10.164413283         46,017,640      cpu-cycles                                                              (64.83%)
    10.164413283        185,936,529      instructions                     #    4.04  insn per cycle              (64.83%)
    10.174523904         43,004,310      L1-dcache-loads                                                         (50.58%)
    10.174523904             39,084      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.61%)
    10.174523904             10,516      l2_rqsts.demand_data_rd_hit                                             (50.61%)
    10.174523904              3,250      l2_rqsts.demand_data_rd_miss                                            (53.78%)
    10.174523904             12,674      LLC-loads                                                               (39.51%)
    10.174523904             11,986      LLC-load-misses                  #   94.57% of all LL-cache accesses    (39.51%)
    10.174523904         43,665,182      dTLB-loads                                                              (39.51%)
    10.174523904                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
    10.174523904                349      iTLB-load-misses                                                        (36.36%)
    10.174523904         39,352,794      branch-instructions                                                     (36.37%)
    10.174523904             73,958      branch-load-misses                                                      (36.38%)
    10.174523904         44,911,348      cpu-cycles                                                              (40.75%)
    10.174523904        179,348,908      instructions                     #    3.99  insn per cycle              (50.62%)
    10.184669477         41,940,557      L1-dcache-loads                                                         (52.58%)
    10.184669477             34,000      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.41%)
    10.184669477              9,794      l2_rqsts.demand_data_rd_hit                                             (72.27%)
    10.184669477              1,172      l2_rqsts.demand_data_rd_miss                                            (78.97%)
    10.184669477             12,528      LLC-loads                                                               (39.49%)
    10.184669477             11,574      LLC-load-misses                  #   92.39% of all LL-cache accesses    (37.62%)
    10.184669477         42,033,704      dTLB-loads                                                              (27.75%)
    10.184669477                223      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.89%)
    10.184669477                411      iTLB-load-misses                                                        (11.18%)
    10.184669477         36,222,076      branch-instructions                                                     (21.05%)
    10.184669477             69,454      branch-load-misses                                                      (30.92%)
    10.184669477         43,210,521      cpu-cycles                                                              (40.79%)
    10.184669477        173,406,378      instructions                     #    4.01  insn per cycle              (50.66%)
    10.194798060         42,684,255      L1-dcache-loads                                                         (78.98%)
    10.194798060             33,461      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.98%)
    10.194798060              9,698      l2_rqsts.demand_data_rd_hit                                             (78.36%)
    10.194798060                978      l2_rqsts.demand_data_rd_miss                                            (68.50%)
    10.194798060             12,232      LLC-loads                                                               (19.15%)
    10.194798060             11,575      LLC-load-misses                  #   94.63% of all LL-cache accesses    (11.15%)
    10.194798060         40,848,611      dTLB-loads                                                              (11.73%)
    10.194798060                166      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.59%)
    10.194798060                349      iTLB-load-misses                                                        (31.46%)
    10.194798060         38,658,398      branch-instructions                                                     (41.32%)
    10.194798060             72,413      branch-load-misses                                                      (51.18%)
    10.194798060         44,414,382      cpu-cycles                                                              (61.05%)
    10.194798060        178,814,378      instructions                     #    4.03  insn per cycle              (70.92%)
    10.204950304         42,720,751      L1-dcache-loads                                                         (69.82%)
    10.204950304             34,392      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.98%)
    10.204950304             10,140      l2_rqsts.demand_data_rd_hit                                             (50.75%)
    10.204950304              1,473      l2_rqsts.demand_data_rd_miss                                            (50.75%)
    10.204950304             12,390      LLC-loads                                                               (20.29%)
    10.204950304             11,457      LLC-load-misses                  #   92.47% of all LL-cache accesses    (30.13%)
    10.204950304         42,902,064      dTLB-loads                                                              (39.40%)
    10.204950304                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
    10.204950304                365      iTLB-load-misses                                                        (39.40%)
    10.204950304         38,716,695      branch-instructions                                                     (49.25%)
    10.204950304             73,222      branch-load-misses                                                      (59.10%)
    10.204950304         44,406,013      cpu-cycles                                                              (68.95%)
    10.204950304        179,979,683      instructions                     #    4.05  insn per cycle              (78.79%)
    10.215055693         44,272,872      L1-dcache-loads                                                         (50.52%)
    10.215055693             34,989      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.52%)
    10.215055693             10,313      l2_rqsts.demand_data_rd_hit                                             (50.52%)
    10.215055693              1,152      l2_rqsts.demand_data_rd_miss                                            (50.52%)
    10.215055693             13,459      LLC-loads                                                               (39.59%)
    10.215055693             12,267      LLC-load-misses                  #   91.14% of all LL-cache accesses    (39.58%)
    10.215055693         44,683,781      dTLB-loads                                                              (39.59%)
    10.215055693                121      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.58%)
    10.215055693                328      iTLB-load-misses                                                        (39.59%)
    10.215055693         40,567,949      branch-instructions                                                     (49.48%)
    10.215055693             75,978      branch-load-misses                                                      (51.47%)
    10.215055693         46,088,057      cpu-cycles                                                              (51.48%)
    10.215055693        185,941,256      instructions                     #    4.03  insn per cycle              (51.48%)
    10.225188076         44,465,539      L1-dcache-loads                                                         (50.65%)
    10.225188076             34,879      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
    10.225188076             10,196      l2_rqsts.demand_data_rd_hit                                             (57.28%)
    10.225188076                977      l2_rqsts.demand_data_rd_miss                                            (67.14%)
    10.225188076             12,443      LLC-loads                                                               (39.48%)
    10.225188076             11,805      LLC-load-misses                  #   94.87% of all LL-cache accesses    (39.48%)
    10.225188076         44,471,369      dTLB-loads                                                              (39.48%)
    10.225188076                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.88%)
    10.225188076                338      iTLB-load-misses                                                        (23.01%)
    10.225188076         40,661,493      branch-instructions                                                     (23.02%)
    10.225188076             74,870      branch-load-misses                                                      (30.92%)
    10.225188076         45,897,097      cpu-cycles                                                              (40.79%)
    10.225188076        186,281,884      instructions                     #    4.06  insn per cycle              (50.66%)
    10.235313505         44,138,177      L1-dcache-loads                                                         (65.91%)
    10.235313505             34,550      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (75.78%)
    10.235313505             10,102      l2_rqsts.demand_data_rd_hit                                             (79.02%)
    10.235313505                937      l2_rqsts.demand_data_rd_miss                                            (79.02%)
    10.235313505             12,630      LLC-loads                                                               (34.12%)
    10.235313505             11,592      LLC-load-misses                  #   91.78% of all LL-cache accesses    (24.25%)
    10.235313505         44,722,889      dTLB-loads                                                              (14.38%)
    10.235313505                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.12%)
    10.235313505                327      iTLB-load-misses                                                        (16.48%)
    10.235313505         40,098,745      branch-instructions                                                     (26.37%)
    10.235313505             74,483      branch-load-misses                                                      (36.21%)
    10.235313505         45,669,463      cpu-cycles                                                              (46.08%)
    10.235313505        184,808,109      instructions                     #    4.05  insn per cycle              (55.95%)
    10.245448376         44,503,808      L1-dcache-loads                                                         (78.93%)
    10.245448376             34,609      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.87%)
    10.245448376             10,323      l2_rqsts.demand_data_rd_hit                                             (65.01%)
    10.245448376                895      l2_rqsts.demand_data_rd_miss                                            (55.15%)
    10.245448376             13,480      LLC-loads                                                               (11.22%)
    10.245448376             12,255      LLC-load-misses                  #   90.91% of all LL-cache accesses    (15.24%)
    10.245448376         43,938,957      dTLB-loads                                                              (25.10%)
    10.245448376                117      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.96%)
    10.245448376                352      iTLB-load-misses                                                        (39.47%)
    10.245448376         40,231,294      branch-instructions                                                     (49.33%)
    10.245448376             75,701      branch-load-misses                                                      (59.20%)
    10.245448376         45,940,017      cpu-cycles                                                              (69.07%)
    10.245448376        185,847,726      instructions                     #    4.05  insn per cycle              (78.93%)
    10.255545379         33,845,807      L1-dcache-loads                                                         (56.28%)
    10.255545379             47,112      L1-dcache-load-misses            #    0.14% of all L1-dcache accesses   (50.50%)
    10.255545379             12,052      l2_rqsts.demand_data_rd_hit                                             (50.50%)
    10.255545379              6,526      l2_rqsts.demand_data_rd_miss                                            (50.59%)
    10.255545379             14,250      LLC-loads                                                               (33.77%)
    10.255545379              9,577      LLC-load-misses                  #   67.21% of all LL-cache accesses    (39.61%)
    10.255545379         28,955,524      dTLB-loads                                                              (39.59%)
    10.255545379                567      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    10.255545379                414      iTLB-load-misses                                                        (39.57%)
    10.255545379         31,330,985      branch-instructions                                                     (49.47%)
    10.255545379             57,949      branch-load-misses                                                      (59.36%)
    10.255545379         41,607,833      cpu-cycles                                                              (66.27%)
    10.255545379        135,837,081      instructions                     #    3.26  insn per cycle              (66.28%)
    10.265693663         40,038,482      L1-dcache-loads                                                         (50.79%)
    10.265693663             36,404      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.79%)
    10.265693663              9,970      l2_rqsts.demand_data_rd_hit                                             (50.76%)
    10.265693663              2,126      l2_rqsts.demand_data_rd_miss                                            (52.24%)
    10.265693663             12,674      LLC-loads                                                               (39.41%)
    10.265693663             10,596      LLC-load-misses                  #   83.60% of all LL-cache accesses    (39.37%)
    10.265693663         37,859,416      dTLB-loads                                                              (39.38%)
    10.265693663                116      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.40%)
    10.265693663                316      iTLB-load-misses                                                        (37.92%)
    10.265693663         37,096,261      branch-instructions                                                     (37.93%)
    10.265693663             70,042      branch-load-misses                                                      (37.94%)
    10.265693663         43,212,166      cpu-cycles                                                              (40.92%)
    10.265693663        167,876,743      instructions                     #    3.88  insn per cycle              (50.74%)
#           time             counts unit events
    10.275852191         36,357,417      L1-dcache-loads                                                         (50.78%)
    10.275852191             38,935      L1-dcache-load-misses            #    0.11% of all L1-dcache accesses   (60.54%)
    10.275852191             11,679      l2_rqsts.demand_data_rd_hit                                             (70.37%)
    10.275852191              3,094      l2_rqsts.demand_data_rd_miss                                            (78.76%)
    10.275852191             13,040      LLC-loads                                                               (39.35%)
    10.275852191             11,235      LLC-load-misses                  #   86.16% of all LL-cache accesses    (39.37%)
    10.275852191         40,042,412      dTLB-loads                                                              (29.66%)
    10.275852191                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.83%)
    10.275852191                419      iTLB-load-misses                                                        (11.44%)
    10.275852191         37,450,609      branch-instructions                                                     (21.28%)
    10.275852191             68,076      branch-load-misses                                                      (31.14%)
    10.275852191         42,519,030      cpu-cycles                                                              (41.02%)
    10.275852191        153,800,641      instructions                     #    3.62  insn per cycle              (50.83%)
    10.286010837         42,025,966      L1-dcache-loads                                                         (78.80%)
    10.286010837             36,503      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.91%)
    10.286010837             11,468      l2_rqsts.demand_data_rd_hit                                             (78.93%)
    10.286010837              2,142      l2_rqsts.demand_data_rd_miss                                            (70.54%)
    10.286010837             14,188      LLC-loads                                                               (21.24%)
    10.286010837             10,912      LLC-load-misses                  #   76.91% of all LL-cache accesses    (11.38%)
    10.286010837         40,203,498      dTLB-loads                                                              (11.23%)
    10.286010837                 97      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.56%)
    10.286010837                340      iTLB-load-misses                                                        (29.41%)
    10.286010837         37,836,153      branch-instructions                                                     (39.27%)
    10.286010837             70,309      branch-load-misses                                                      (49.12%)
    10.286010837         43,733,822      cpu-cycles                                                              (58.97%)
    10.286010837        174,899,065      instructions                     #    4.00  insn per cycle              (68.84%)
    10.296112422         43,645,859      L1-dcache-loads                                                         (71.78%)
    10.296112422             34,563      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (61.90%)
    10.296112422             10,308      l2_rqsts.demand_data_rd_hit                                             (52.01%)
    10.296112422              1,177      l2_rqsts.demand_data_rd_miss                                            (50.51%)
    10.296112422             13,908      LLC-loads                                                               (18.29%)
    10.296112422             12,058      LLC-load-misses                  #   86.70% of all LL-cache accesses    (28.17%)
    10.296112422         40,986,338      dTLB-loads                                                              (38.06%)
    10.296112422                204      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
    10.296112422                308      iTLB-load-misses                                                        (39.59%)
    10.296112422         39,353,018      branch-instructions                                                     (49.49%)
    10.296112422             73,747      branch-load-misses                                                      (59.39%)
    10.296112422         45,015,105      cpu-cycles                                                              (69.29%)
    10.296112422        182,410,586      instructions                     #    4.05  insn per cycle              (79.19%)
    10.306237580         43,836,136      L1-dcache-loads                                                         (50.62%)
    10.306237580             34,613      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
    10.306237580             10,101      l2_rqsts.demand_data_rd_hit                                             (50.61%)
    10.306237580                991      l2_rqsts.demand_data_rd_miss                                            (50.62%)
    10.306237580             12,734      LLC-loads                                                               (39.51%)
    10.306237580             11,850      LLC-load-misses                  #   93.06% of all LL-cache accesses    (39.51%)
    10.306237580         44,130,136      dTLB-loads                                                              (39.51%)
    10.306237580                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
    10.306237580                356      iTLB-load-misses                                                        (39.51%)
    10.306237580         39,961,620      branch-instructions                                                     (49.38%)
    10.306237580             74,139      branch-load-misses                                                      (53.17%)
    10.306237580         45,391,054      cpu-cycles                                                              (53.17%)
    10.306237580        182,993,912      instructions                     #    4.03  insn per cycle              (53.18%)
    10.316354928         44,130,387      L1-dcache-loads                                                         (50.58%)
    10.316354928             34,703      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
    10.316354928             10,156      l2_rqsts.demand_data_rd_hit                                             (55.57%)
    10.316354928              1,515      l2_rqsts.demand_data_rd_miss                                            (65.44%)
    10.316354928             13,316      LLC-loads                                                               (39.54%)
    10.316354928             12,220      LLC-load-misses                  #   91.77% of all LL-cache accesses    (39.54%)
    10.316354928         43,699,132      dTLB-loads                                                              (39.53%)
    10.316354928                112      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.58%)
    10.316354928                344      iTLB-load-misses                                                        (24.70%)
    10.316354928         39,838,936      branch-instructions                                                     (24.71%)
    10.316354928             74,711      branch-load-misses                                                      (30.82%)
    10.316354928         45,496,496      cpu-cycles                                                              (40.70%)
    10.316354928        184,529,809      instructions                     #    4.06  insn per cycle              (50.58%)
    10.326488223         44,401,295      L1-dcache-loads                                                         (64.21%)
    10.326488223             34,570      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (74.07%)
    10.326488223             10,026      l2_rqsts.demand_data_rd_hit                                             (78.96%)
    10.326488223                918      l2_rqsts.demand_data_rd_miss                                            (78.96%)
    10.326488223             12,589      LLC-loads                                                               (35.82%)
    10.326488223             11,665      LLC-load-misses                  #   92.66% of all LL-cache accesses    (25.96%)
    10.326488223         44,705,802      dTLB-loads                                                              (16.10%)
    10.326488223                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.19%)
    10.326488223                330      iTLB-load-misses                                                        (14.81%)
    10.326488223         40,682,839      branch-instructions                                                     (24.67%)
    10.326488223             76,120      branch-load-misses                                                      (34.53%)
    10.326488223         46,058,694      cpu-cycles                                                              (44.39%)
    10.326488223        185,933,058      instructions                     #    4.04  insn per cycle              (54.26%)
    10.336613360         44,722,033      L1-dcache-loads                                                         (79.01%)
    10.336613360             35,108      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.57%)
    10.336613360             10,277      l2_rqsts.demand_data_rd_hit                                             (66.70%)
    10.336613360              1,173      l2_rqsts.demand_data_rd_miss                                            (56.83%)
    10.336613360             13,069      LLC-loads                                                               (11.13%)
    10.336613360             11,569      LLC-load-misses                  #   88.52% of all LL-cache accesses    (13.53%)
    10.336613360         44,672,354      dTLB-loads                                                              (23.39%)
    10.336613360                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.26%)
    10.336613360                356      iTLB-load-misses                                                        (39.50%)
    10.336613360         40,779,564      branch-instructions                                                     (49.38%)
    10.336613360             76,193      branch-load-misses                                                      (59.26%)
    10.336613360         46,316,533      cpu-cycles                                                              (69.13%)
    10.336613360        187,223,285      instructions                     #    4.04  insn per cycle              (79.01%)
    10.346741292         44,749,016      L1-dcache-loads                                                         (58.06%)
    10.346741292             35,312      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
    10.346741292             10,490      l2_rqsts.demand_data_rd_hit                                             (50.65%)
    10.346741292              1,259      l2_rqsts.demand_data_rd_miss                                            (50.64%)
    10.346741292             12,360      LLC-loads                                                               (32.03%)
    10.346741292             11,374      LLC-load-misses                  #   92.02% of all LL-cache accesses    (39.49%)
    10.346741292         42,776,362      dTLB-loads                                                              (39.48%)
    10.346741292                134      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
    10.346741292                339      iTLB-load-misses                                                        (39.49%)
    10.346741292         40,578,338      branch-instructions                                                     (49.37%)
    10.346741292             76,668      branch-load-misses                                                      (59.24%)
    10.346741292         46,081,933      cpu-cycles                                                              (67.99%)
    10.346741292        186,459,727      instructions                     #    4.05  insn per cycle              (68.00%)
    10.356862448         43,995,952      L1-dcache-loads                                                         (50.61%)
    10.356862448             40,188      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.61%)
    10.356862448             10,944      l2_rqsts.demand_data_rd_hit                                             (50.61%)
    10.356862448              2,716      l2_rqsts.demand_data_rd_miss                                            (50.61%)
    10.356862448             12,283      LLC-loads                                                               (39.51%)
    10.356862448             11,910      LLC-load-misses                  #   96.96% of all LL-cache accesses    (39.51%)
    10.356862448         44,656,612      dTLB-loads                                                              (39.51%)
    10.356862448                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
    10.356862448                364      iTLB-load-misses                                                        (39.51%)
    10.356862448         40,716,705      branch-instructions                                                     (39.61%)
    10.356862448             76,302      branch-load-misses                                                      (39.62%)
    10.356862448         45,932,811      cpu-cycles                                                              (40.80%)
    10.356862448        184,531,866      instructions                     #    4.02  insn per cycle              (50.66%)
    10.366966585         44,467,127      L1-dcache-loads                                                         (50.49%)
    10.366966585             35,113      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (59.35%)
    10.366966585             10,341      l2_rqsts.demand_data_rd_hit                                             (69.24%)
    10.366966585                970      l2_rqsts.demand_data_rd_miss                                            (79.14%)
    10.366966585             12,758      LLC-loads                                                               (39.61%)
    10.366966585             11,837      LLC-load-misses                  #   92.78% of all LL-cache accesses    (39.62%)
    10.366966585         41,947,423      dTLB-loads                                                              (30.78%)
    10.366966585                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.89%)
    10.366966585                318      iTLB-load-misses                                                        (10.99%)
    10.366966585         37,265,971      branch-instructions                                                     (20.80%)
    10.366966585             72,987      branch-load-misses                                                      (30.70%)
    10.366966585         44,824,888      cpu-cycles                                                              (40.55%)
    10.366966585        181,140,616      instructions                     #    4.04  insn per cycle              (50.45%)
    10.377063326         43,083,793      L1-dcache-loads                                                         (78.19%)
    10.377063326             33,627      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.23%)
    10.377063326              9,586      l2_rqsts.demand_data_rd_hit                                             (79.24%)
    10.377063326              1,002      l2_rqsts.demand_data_rd_miss                                            (71.35%)
    10.377063326             12,021      LLC-loads                                                               (21.84%)
    10.377063326             11,764      LLC-load-misses                  #   97.86% of all LL-cache accesses    (11.94%)
    10.377063326         42,038,831      dTLB-loads                                                              (10.88%)
    10.377063326                106      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.72%)
    10.377063326                335      iTLB-load-misses                                                        (28.62%)
    10.377063326         38,626,221      branch-instructions                                                     (38.51%)
    10.377063326             73,221      branch-load-misses                                                      (48.41%)
    10.377063326         44,526,851      cpu-cycles                                                              (58.31%)
    10.377063326        180,050,458      instructions                     #    4.04  insn per cycle              (68.21%)
    10.387195484         44,708,167      L1-dcache-loads                                                         (72.38%)
    10.387195484             34,759      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (62.52%)
    10.387195484             10,388      l2_rqsts.demand_data_rd_hit                                             (52.66%)
    10.387195484              1,069      l2_rqsts.demand_data_rd_miss                                            (50.66%)
    10.387195484             12,626      LLC-loads                                                               (17.72%)
    10.387195484             11,909      LLC-load-misses                  #   94.32% of all LL-cache accesses    (27.57%)
    10.387195484         44,119,448      dTLB-loads                                                              (37.44%)
    10.387195484                205      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
    10.387195484                362      iTLB-load-misses                                                        (39.48%)
    10.387195484         40,996,571      branch-instructions                                                     (49.35%)
    10.387195484             76,467      branch-load-misses                                                      (59.22%)
    10.387195484         46,265,886      cpu-cycles                                                              (69.09%)
    10.387195484        187,360,027      instructions                     #    4.05  insn per cycle              (78.96%)
    10.397318647         44,389,010      L1-dcache-loads                                                         (50.61%)
    10.397318647             35,599      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.61%)
    10.397318647             10,043      l2_rqsts.demand_data_rd_hit                                             (50.61%)
    10.397318647              1,365      l2_rqsts.demand_data_rd_miss                                            (50.61%)
    10.397318647             14,148      LLC-loads                                                               (39.53%)
    10.397318647             12,231      LLC-load-misses                  #   86.45% of all LL-cache accesses    (39.51%)
    10.397318647         42,286,759      dTLB-loads                                                              (39.51%)
    10.397318647                179      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
    10.397318647                329      iTLB-load-misses                                                        (39.49%)
    10.397318647         40,369,827      branch-instructions                                                     (49.37%)
    10.397318647             75,694      branch-load-misses                                                      (53.95%)
    10.397318647         46,011,708      cpu-cycles                                                              (53.96%)
    10.397318647        185,244,239      instructions                     #    4.03  insn per cycle              (53.97%)
    10.407437180         42,218,543      L1-dcache-loads                                                         (50.62%)
    10.407437180             40,934      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.64%)
    10.407437180             10,963      l2_rqsts.demand_data_rd_hit                                             (54.73%)
    10.407437180              2,939      l2_rqsts.demand_data_rd_miss                                            (64.60%)
    10.407437180             14,913      LLC-loads                                                               (39.51%)
    10.407437180             12,410      LLC-load-misses                  #   83.22% of all LL-cache accesses    (39.50%)
    10.407437180         42,795,300      dTLB-loads                                                              (39.49%)
    10.407437180                471      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.42%)
    10.407437180                442      iTLB-load-misses                                                        (25.56%)
    10.407437180         38,278,570      branch-instructions                                                     (25.57%)
    10.407437180             72,381      branch-load-misses                                                      (30.87%)
    10.407437180         45,328,977      cpu-cycles                                                              (40.74%)
    10.407437180        176,672,201      instructions                     #    3.90  insn per cycle              (50.64%)
    10.417578833         43,078,478      L1-dcache-loads                                                         (63.33%)
    10.417578833             35,100      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (73.18%)
    10.417578833             10,081      l2_rqsts.demand_data_rd_hit                                             (78.95%)
    10.417578833              1,664      l2_rqsts.demand_data_rd_miss                                            (78.96%)
    10.417578833             14,177      LLC-loads                                                               (36.70%)
    10.417578833             11,660      LLC-load-misses                  #   82.25% of all LL-cache accesses    (26.84%)
    10.417578833         40,937,897      dTLB-loads                                                              (16.98%)
    10.417578833                142      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.21%)
    10.417578833                395      iTLB-load-misses                                                        (13.92%)
    10.417578833         39,428,475      branch-instructions                                                     (23.78%)
    10.417578833             73,930      branch-load-misses                                                      (33.64%)
    10.417578833         45,001,494      cpu-cycles                                                              (43.50%)
    10.417578833        182,305,938      instructions                     #    4.05  insn per cycle              (53.36%)
    10.427694824         41,321,604      L1-dcache-loads                                                         (79.08%)
    10.427694824             35,597      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (77.44%)
    10.427694824             10,283      l2_rqsts.demand_data_rd_hit                                             (67.56%)
    10.427694824              1,780      l2_rqsts.demand_data_rd_miss                                            (57.68%)
    10.427694824             14,488      LLC-loads                                                               (11.08%)
    10.427694824             12,631      LLC-load-misses                  #   87.18% of all LL-cache accesses    (12.64%)
    10.427694824         42,111,094      dTLB-loads                                                              (22.52%)
    10.427694824                138      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.40%)
    10.427694824                339      iTLB-load-misses                                                        (39.52%)
    10.427694824         38,804,418      branch-instructions                                                     (49.40%)
    10.427694824             70,922      branch-load-misses                                                      (59.30%)
    10.427694824         43,270,126      cpu-cycles                                                              (69.17%)
    10.427694824        173,553,365      instructions                     #    4.01  insn per cycle              (79.05%)
    10.437814686         40,728,770      L1-dcache-loads                                                         (58.86%)
    10.437814686             38,042      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.64%)
    10.437814686             10,322      l2_rqsts.demand_data_rd_hit                                             (50.64%)
    10.437814686              1,430      l2_rqsts.demand_data_rd_miss                                            (50.63%)
    10.437814686             13,032      LLC-loads                                                               (31.21%)
    10.437814686             11,927      LLC-load-misses                  #   91.52% of all LL-cache accesses    (39.50%)
    10.437814686         41,826,669      dTLB-loads                                                              (39.50%)
    10.437814686                119      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
    10.437814686                400      iTLB-load-misses                                                        (39.50%)
    10.437814686         37,337,979      branch-instructions                                                     (49.36%)
    10.437814686             69,180      branch-load-misses                                                      (59.24%)
    10.437814686         44,065,546      cpu-cycles                                                              (68.81%)
    10.437814686        169,973,008      instructions                     #    3.86  insn per cycle              (68.82%)
    10.447953216         42,292,301      L1-dcache-loads                                                         (50.65%)
    10.447953216             38,814      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.64%)
    10.447953216             10,540      l2_rqsts.demand_data_rd_hit                                             (50.63%)
    10.447953216              1,951      l2_rqsts.demand_data_rd_miss                                            (50.61%)
    10.447953216             13,072      LLC-loads                                                               (39.48%)
    10.447953216             11,949      LLC-load-misses                  #   91.41% of all LL-cache accesses    (39.49%)
    10.447953216         44,882,863      dTLB-loads                                                              (39.49%)
    10.447953216                184      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    10.447953216                402      iTLB-load-misses                                                        (39.51%)
    10.447953216         39,502,569      branch-instructions                                                     (40.47%)
    10.447953216             74,018      branch-load-misses                                                      (40.47%)
    10.447953216         45,885,841      cpu-cycles                                                              (40.78%)
    10.447953216        180,974,601      instructions                     #    3.94  insn per cycle              (50.64%)
    10.458055628         42,101,413      L1-dcache-loads                                                         (50.52%)
    10.458055628             37,587      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (58.48%)
    10.458055628             10,579      l2_rqsts.demand_data_rd_hit                                             (68.36%)
    10.458055628              2,384      l2_rqsts.demand_data_rd_miss                                            (78.25%)
    10.458055628             13,990      LLC-loads                                                               (39.59%)
    10.458055628             11,991      LLC-load-misses                  #   85.71% of all LL-cache accesses    (39.58%)
    10.458055628         42,154,267      dTLB-loads                                                              (31.66%)
    10.458055628                146      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.77%)
    10.458055628                327      iTLB-load-misses                                                        (11.89%)
    10.458055628         39,643,775      branch-instructions                                                     (20.83%)
    10.458055628             73,655      branch-load-misses                                                      (30.73%)
    10.458055628         45,407,154      cpu-cycles                                                              (40.62%)
    10.458055628        176,938,398      instructions                     #    3.90  insn per cycle              (50.53%)
    10.468156940         43,318,396      L1-dcache-loads                                                         (77.28%)
    10.468156940             36,123      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.22%)
    10.468156940             10,821      l2_rqsts.demand_data_rd_hit                                             (79.23%)
    10.468156940              2,125      l2_rqsts.demand_data_rd_miss                                            (72.26%)
    10.468156940             13,460      LLC-loads                                                               (22.75%)
    10.468156940             10,223      LLC-load-misses                  #   75.95% of all LL-cache accesses    (12.86%)
    10.468156940         41,062,573      dTLB-loads                                                              (10.89%)
    10.468156940                 89      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.81%)
    10.468156940                389      iTLB-load-misses                                                        (27.71%)
    10.468156940         40,143,275      branch-instructions                                                     (37.60%)
    10.468156940             75,323      branch-load-misses                                                      (47.49%)
    10.468156940         45,588,335      cpu-cycles                                                              (57.40%)
    10.468156940        181,804,945      instructions                     #    3.99  insn per cycle              (67.29%)
    10.478252649         39,895,585      L1-dcache-loads                                                         (73.20%)
    10.478252649             35,241      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (63.31%)
    10.478252649             10,319      l2_rqsts.demand_data_rd_hit                                             (53.43%)
    10.478252649              1,471      l2_rqsts.demand_data_rd_miss                                            (50.51%)
    10.478252649             14,263      LLC-loads                                                               (16.85%)
    10.478252649             11,800      LLC-load-misses                  #   82.73% of all LL-cache accesses    (26.75%)
    10.478252649         37,227,070      dTLB-loads                                                              (36.64%)
    10.478252649                181      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
    10.478252649                381      iTLB-load-misses                                                        (39.60%)
    10.478252649         34,389,927      branch-instructions                                                     (49.48%)
    10.478252649             66,018      branch-load-misses                                                      (59.37%)
    10.478252649         42,046,968      cpu-cycles                                                              (69.27%)
    10.478252649        164,905,115      instructions                     #    3.92  insn per cycle              (79.20%)
    10.488398732         38,721,731      L1-dcache-loads                                                         (50.76%)
    10.488398732             39,211      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.76%)
    10.488398732             11,409      l2_rqsts.demand_data_rd_hit                                             (50.75%)
    10.488398732              3,070      l2_rqsts.demand_data_rd_miss                                            (50.75%)
    10.488398732             13,295      LLC-loads                                                               (39.39%)
    10.488398732             11,876      LLC-load-misses                  #   89.33% of all LL-cache accesses    (39.38%)
    10.488398732         42,374,116      dTLB-loads                                                              (39.41%)
    10.488398732                137      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.41%)
    10.488398732                347      iTLB-load-misses                                                        (39.41%)
    10.488398732         35,881,936      branch-instructions                                                     (49.27%)
    10.488398732             67,285      branch-load-misses                                                      (54.75%)
    10.488398732         43,348,897      cpu-cycles                                                              (54.76%)
    10.488398732        165,384,683      instructions                     #    3.82  insn per cycle              (54.76%)
    10.498533814         42,591,871      L1-dcache-loads                                                         (50.66%)
    10.498533814             34,488      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.65%)
    10.498533814              9,961      l2_rqsts.demand_data_rd_hit                                             (53.76%)
    10.498533814              1,023      l2_rqsts.demand_data_rd_miss                                            (63.62%)
    10.498533814             13,296      LLC-loads                                                               (39.49%)
    10.498533814             11,921      LLC-load-misses                  #   89.66% of all LL-cache accesses    (39.48%)
    10.498533814         42,907,976      dTLB-loads                                                              (39.49%)
    10.498533814                227      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.41%)
    10.498533814                350      iTLB-load-misses                                                        (26.53%)
    10.498533814         39,289,060      branch-instructions                                                     (26.54%)
    10.498533814             73,886      branch-load-misses                                                      (30.91%)
    10.498533814         45,235,247      cpu-cycles                                                              (40.77%)
    10.498533814        178,984,918      instructions                     #    3.96  insn per cycle              (50.64%)
    10.508659428         40,914,243      L1-dcache-loads                                                         (62.39%)
    10.508659428             38,068      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (72.25%)
    10.508659428             10,717      l2_rqsts.demand_data_rd_hit                                             (78.98%)
    10.508659428              2,180      l2_rqsts.demand_data_rd_miss                                            (79.01%)
    10.508659428             12,743      LLC-loads                                                               (37.64%)
    10.508659428             12,010      LLC-load-misses                  #   94.25% of all LL-cache accesses    (27.78%)
    10.508659428         43,980,948      dTLB-loads                                                              (17.92%)
    10.508659428                223      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.16%)
    10.508659428                363      iTLB-load-misses                                                        (12.94%)
    10.508659428         40,098,330      branch-instructions                                                     (22.81%)
    10.508659428             71,639      branch-load-misses                                                      (32.71%)
    10.508659428         45,409,175      cpu-cycles                                                              (42.57%)
    10.508659428        169,174,277      instructions                     #    3.73  insn per cycle              (52.43%)
    10.518811022         42,435,754      L1-dcache-loads                                                         (78.93%)
    10.518811022             37,280      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.41%)
    10.518811022             10,302      l2_rqsts.demand_data_rd_hit                                             (68.54%)
    10.518811022              2,117      l2_rqsts.demand_data_rd_miss                                            (58.69%)
    10.518811022             14,435      LLC-loads                                                               (11.22%)
    10.518811022             11,971      LLC-load-misses                  #   82.93% of all LL-cache accesses    (11.70%)
    10.518811022         44,400,483      dTLB-loads                                                              (21.55%)
    10.518811022                152      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.42%)
    10.518811022                415      iTLB-load-misses                                                        (39.45%)
    10.518811022         39,015,179      branch-instructions                                                     (49.32%)
    10.518811022             72,878      branch-load-misses                                                      (59.17%)
    10.518811022         45,122,122      cpu-cycles                                                              (69.07%)
    10.518811022        180,951,777      instructions                     #    4.01  insn per cycle              (78.90%)
    10.528885204         42,800,877      L1-dcache-loads                                                         (59.82%)
    10.528885204             37,223      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.42%)
    10.528885204             11,140      l2_rqsts.demand_data_rd_hit                                             (50.43%)
    10.528885204              2,897      l2_rqsts.demand_data_rd_miss                                            (50.42%)
    10.528885204             14,963      LLC-loads                                                               (30.22%)
    10.528885204             12,022      LLC-load-misses                  #   80.34% of all LL-cache accesses    (39.67%)
    10.528885204         42,912,941      dTLB-loads                                                              (39.66%)
    10.528885204                 95      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
    10.528885204                322      iTLB-load-misses                                                        (39.63%)
    10.528885204         39,728,669      branch-instructions                                                     (49.54%)
    10.528885204             73,428      branch-load-misses                                                      (59.47%)
    10.528885204         45,181,834      cpu-cycles                                                              (69.37%)
    10.528885204        179,885,937      instructions                     #    3.98  insn per cycle              (69.84%)
#           time             counts unit events
    10.539005863         42,152,874      L1-dcache-loads                                                         (50.53%)
    10.539005863             42,361      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.57%)
    10.539005863             11,174      l2_rqsts.demand_data_rd_hit                                             (50.56%)
    10.539005863              2,583      l2_rqsts.demand_data_rd_miss                                            (50.56%)
    10.539005863             13,586      LLC-loads                                                               (39.56%)
    10.539005863             11,792      LLC-load-misses                  #   86.80% of all LL-cache accesses    (39.59%)
    10.539005863         40,218,912      dTLB-loads                                                              (39.55%)
    10.539005863                224      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
    10.539005863                449      iTLB-load-misses                                                        (39.56%)
    10.539005863         37,219,308      branch-instructions                                                     (41.06%)
    10.539005863             69,808      branch-load-misses                                                      (41.07%)
    10.539005863         43,860,364      cpu-cycles                                                              (41.08%)
    10.539005863        173,383,004      instructions                     #    3.95  insn per cycle              (50.50%)
    10.549104602         43,208,876      L1-dcache-loads                                                         (50.50%)
    10.549104602             35,680      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.96%)
    10.549104602             10,031      l2_rqsts.demand_data_rd_hit                                             (67.86%)
    10.549104602              1,549      l2_rqsts.demand_data_rd_miss                                            (77.76%)
    10.549104602             12,920      LLC-loads                                                               (39.61%)
    10.549104602             11,746      LLC-load-misses                  #   90.91% of all LL-cache accesses    (39.62%)
    10.549104602         42,214,319      dTLB-loads                                                              (32.16%)
    10.549104602                130      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.27%)
    10.549104602                379      iTLB-load-misses                                                        (12.37%)
    10.549104602         39,740,532      branch-instructions                                                     (20.78%)
    10.549104602             74,753      branch-load-misses                                                      (30.67%)
    10.549104602         45,622,111      cpu-cycles                                                              (40.57%)
    10.549104602        184,533,208      instructions                     #    4.04  insn per cycle              (50.48%)
    10.559204350         41,646,744      L1-dcache-loads                                                         (76.79%)
    10.559204350             36,888      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.21%)
    10.559204350             10,567      l2_rqsts.demand_data_rd_hit                                             (79.21%)
    10.559204350              1,747      l2_rqsts.demand_data_rd_miss                                            (72.71%)
    10.559204350             13,748      LLC-loads                                                               (23.24%)
    10.559204350             11,472      LLC-load-misses                  #   83.44% of all LL-cache accesses    (13.48%)
    10.559204350         40,674,420      dTLB-loads                                                              (11.05%)
    10.559204350                127      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.31%)
    10.559204350                426      iTLB-load-misses                                                        (27.20%)
    10.559204350         37,418,309      branch-instructions                                                     (37.06%)
    10.559204350             70,284      branch-load-misses                                                      (46.95%)
    10.559204350         44,581,233      cpu-cycles                                                              (56.84%)
    10.559204350        173,804,413      instructions                     #    3.90  insn per cycle              (66.70%)
    10.569328239         42,089,920      L1-dcache-loads                                                         (73.75%)
    10.569328239             38,671      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (63.88%)
    10.569328239             10,937      l2_rqsts.demand_data_rd_hit                                             (54.00%)
    10.569328239              2,797      l2_rqsts.demand_data_rd_miss                                            (50.61%)
    10.569328239             13,962      LLC-loads                                                               (16.34%)
    10.569328239             12,387      LLC-load-misses                  #   88.72% of all LL-cache accesses    (26.09%)
    10.569328239         43,775,247      dTLB-loads                                                              (35.98%)
    10.569328239                174      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
    10.569328239                358      iTLB-load-misses                                                        (39.59%)
    10.569328239         39,930,293      branch-instructions                                                     (49.49%)
    10.569328239             74,462      branch-load-misses                                                      (59.38%)
    10.569328239         45,394,327      cpu-cycles                                                              (69.30%)
    10.569328239        176,681,287      instructions                     #    3.89  insn per cycle              (79.15%)
    10.579436047         42,082,056      L1-dcache-loads                                                         (50.59%)
    10.579436047             36,164      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.58%)
    10.579436047             10,527      l2_rqsts.demand_data_rd_hit                                             (50.61%)
    10.579436047              2,230      l2_rqsts.demand_data_rd_miss                                            (50.61%)
    10.579436047             13,354      LLC-loads                                                               (39.52%)
    10.579436047             11,580      LLC-load-misses                  #   86.72% of all LL-cache accesses    (39.51%)
    10.579436047         39,715,799      dTLB-loads                                                              (39.52%)
    10.579436047                344      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    10.579436047                394      iTLB-load-misses                                                        (39.51%)
    10.579436047         38,011,723      branch-instructions                                                     (49.39%)
    10.579436047             71,995      branch-load-misses                                                      (55.28%)
    10.579436047         44,242,676      cpu-cycles                                                              (55.28%)
    10.579436047        174,912,729      instructions                     #    3.95  insn per cycle              (55.29%)
    10.589571122         43,347,754      L1-dcache-loads                                                         (50.61%)
    10.589571122             37,649      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.63%)
    10.589571122             11,575      l2_rqsts.demand_data_rd_hit                                             (53.45%)
    10.589571122              2,593      l2_rqsts.demand_data_rd_miss                                            (63.30%)
    10.589571122             14,269      LLC-loads                                                               (39.52%)
    10.589571122             11,758      LLC-load-misses                  #   82.40% of all LL-cache accesses    (39.51%)
    10.589571122         42,205,523      dTLB-loads                                                              (39.50%)
    10.589571122                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.72%)
    10.589571122                346      iTLB-load-misses                                                        (26.85%)
    10.589571122         39,412,674      branch-instructions                                                     (26.86%)
    10.589571122             74,064      branch-load-misses                                                      (30.86%)
    10.589571122         45,545,113      cpu-cycles                                                              (40.74%)
    10.589571122        180,125,190      instructions                     #    3.95  insn per cycle              (50.61%)
    10.599686308         43,144,117      L1-dcache-loads                                                         (62.11%)
    10.599686308             35,994      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (71.98%)
    10.599686308             10,478      l2_rqsts.demand_data_rd_hit                                             (79.04%)
    10.599686308              1,705      l2_rqsts.demand_data_rd_miss                                            (79.04%)
    10.599686308             13,064      LLC-loads                                                               (37.92%)
    10.599686308             12,027      LLC-load-misses                  #   92.06% of all LL-cache accesses    (28.05%)
    10.599686308         44,646,836      dTLB-loads                                                              (18.17%)
    10.599686308                135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.10%)
    10.599686308                355      iTLB-load-misses                                                        (12.65%)
    10.599686308         37,588,558      branch-instructions                                                     (22.53%)
    10.599686308             72,330      branch-load-misses                                                      (32.40%)
    10.599686308         44,573,960      cpu-cycles                                                              (42.26%)
    10.599686308        179,653,493      instructions                     #    4.03  insn per cycle              (52.14%)
    10.609788818         41,738,282      L1-dcache-loads                                                         (79.27%)
    10.609788818             37,010      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.53%)
    10.609788818             10,377      l2_rqsts.demand_data_rd_hit                                             (68.65%)
    10.609788818              1,750      l2_rqsts.demand_data_rd_miss                                            (58.79%)
    10.609788818             13,410      LLC-loads                                                               (10.95%)
    10.609788818             11,573      LLC-load-misses                  #   86.30% of all LL-cache accesses    (11.48%)
    10.609788818         41,745,967      dTLB-loads                                                              (21.40%)
    10.609788818                172      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.26%)
    10.609788818                358      iTLB-load-misses                                                        (39.58%)
    10.609788818         37,670,837      branch-instructions                                                     (49.46%)
    10.609788818             71,265      branch-load-misses                                                      (59.35%)
    10.609788818         45,096,965      cpu-cycles                                                              (69.18%)
    10.609788818        175,233,364      instructions                     #    3.89  insn per cycle              (79.07%)
    10.619872428         41,347,799      L1-dcache-loads                                                         (59.62%)
    10.619872428             39,143      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.41%)
    10.619872428             10,681      l2_rqsts.demand_data_rd_hit                                             (50.40%)
    10.619872428              2,142      l2_rqsts.demand_data_rd_miss                                            (50.36%)
    10.619872428             12,791      LLC-loads                                                               (30.34%)
    10.619872428             11,859      LLC-load-misses                  #   92.71% of all LL-cache accesses    (39.72%)
    10.619872428         43,790,488      dTLB-loads                                                              (39.73%)
    10.619872428                233      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.75%)
    10.619872428                407      iTLB-load-misses                                                        (39.74%)
    10.619872428         37,912,165      branch-instructions                                                     (49.69%)
    10.619872428             70,998      branch-load-misses                                                      (59.54%)
    10.619872428         45,120,069      cpu-cycles                                                              (69.57%)
    10.619872428        174,417,659      instructions                     #    3.87  insn per cycle              (69.84%)
    10.630023896         43,299,069      L1-dcache-loads                                                         (50.74%)
    10.630023896             35,619      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.74%)
    10.630023896             10,625      l2_rqsts.demand_data_rd_hit                                             (50.76%)
    10.630023896              1,988      l2_rqsts.demand_data_rd_miss                                            (50.74%)
    10.630023896             13,683      LLC-loads                                                               (39.41%)
    10.630023896             12,075      LLC-load-misses                  #   88.25% of all LL-cache accesses    (39.41%)
    10.630023896         44,608,039      dTLB-loads                                                              (39.40%)
    10.630023896                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.40%)
    10.630023896                375      iTLB-load-misses                                                        (39.41%)
    10.630023896         40,358,879      branch-instructions                                                     (41.07%)
    10.630023896             75,208      branch-load-misses                                                      (41.13%)
    10.630023896         45,842,470      cpu-cycles                                                              (41.14%)
    10.630023896        182,022,737      instructions                     #    3.97  insn per cycle              (50.69%)
    10.640122086         41,156,185      L1-dcache-loads                                                         (50.49%)
    10.640122086             38,820      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (57.80%)
    10.640122086             10,603      l2_rqsts.demand_data_rd_hit                                             (67.69%)
    10.640122086              2,522      l2_rqsts.demand_data_rd_miss                                            (77.62%)
    10.640122086             13,332      LLC-loads                                                               (39.60%)
    10.640122086             11,712      LLC-load-misses                  #   87.85% of all LL-cache accesses    (39.62%)
    10.640122086         41,491,893      dTLB-loads                                                              (32.33%)
    10.640122086                223      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.41%)
    10.640122086                558      iTLB-load-misses                                                        (12.54%)
    10.640122086         36,947,640      branch-instructions                                                     (20.79%)
    10.640122086             69,268      branch-load-misses                                                      (30.69%)
    10.640122086         44,360,528      cpu-cycles                                                              (40.59%)
    10.640122086        175,080,719      instructions                     #    3.95  insn per cycle              (50.49%)
    10.650218748         43,306,371      L1-dcache-loads                                                         (76.67%)
    10.650218748             35,529      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.24%)
    10.650218748              9,982      l2_rqsts.demand_data_rd_hit                                             (79.25%)
    10.650218748              1,511      l2_rqsts.demand_data_rd_miss                                            (72.89%)
    10.650218748             13,207      LLC-loads                                                               (23.37%)
    10.650218748             11,906      LLC-load-misses                  #   90.15% of all LL-cache accesses    (13.48%)
    10.650218748         43,677,298      dTLB-loads                                                              (10.87%)
    10.650218748                163      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.18%)
    10.650218748                347      iTLB-load-misses                                                        (27.07%)
    10.650218748         40,568,715      branch-instructions                                                     (36.96%)
    10.650218748             74,990      branch-load-misses                                                      (46.86%)
    10.650218748         45,597,020      cpu-cycles                                                              (56.76%)
    10.650218748        184,237,676      instructions                     #    4.04  insn per cycle              (66.66%)
    10.660312315         42,830,902      L1-dcache-loads                                                         (73.81%)
    10.660312315             35,684      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (63.91%)
    10.660312315              9,938      l2_rqsts.demand_data_rd_hit                                             (54.02%)
    10.660312315              1,198      l2_rqsts.demand_data_rd_miss                                            (50.47%)
    10.660312315             14,556      LLC-loads                                                               (16.25%)
    10.660312315             12,012      LLC-load-misses                  #   82.52% of all LL-cache accesses    (26.14%)
    10.660312315         40,430,373      dTLB-loads                                                              (36.05%)
    10.660312315                325      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
    10.660312315                461      iTLB-load-misses                                                        (39.62%)
    10.660312315         38,015,017      branch-instructions                                                     (49.52%)
    10.660312315             72,120      branch-load-misses                                                      (59.42%)
    10.660312315         44,650,161      cpu-cycles                                                              (69.32%)
    10.660312315        178,998,381      instructions                     #    4.01  insn per cycle              (79.23%)
    10.670416004         41,418,754      L1-dcache-loads                                                         (50.50%)
    10.670416004             37,878      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.50%)
    10.670416004             10,790      l2_rqsts.demand_data_rd_hit                                             (50.50%)
    10.670416004              2,146      l2_rqsts.demand_data_rd_miss                                            (50.51%)
    10.670416004             13,869      LLC-loads                                                               (39.61%)
    10.670416004             12,062      LLC-load-misses                  #   86.97% of all LL-cache accesses    (39.60%)
    10.670416004         42,674,210      dTLB-loads                                                              (39.60%)
    10.670416004                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
    10.670416004                325      iTLB-load-misses                                                        (39.60%)
    10.670416004         37,860,254      branch-instructions                                                     (49.50%)
    10.670416004             70,981      branch-load-misses                                                      (55.05%)
    10.670416004         44,825,026      cpu-cycles                                                              (55.05%)
    10.670416004        173,413,127      instructions                     #    3.87  insn per cycle              (55.06%)
    10.680507563         41,712,902      L1-dcache-loads                                                         (50.46%)
    10.680507563             38,081      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.44%)
    10.680507563             10,342      l2_rqsts.demand_data_rd_hit                                             (53.93%)
    10.680507563              1,622      l2_rqsts.demand_data_rd_miss                                            (63.83%)
    10.680507563             12,543      LLC-loads                                                               (39.64%)
    10.680507563             11,472      LLC-load-misses                  #   91.46% of all LL-cache accesses    (39.64%)
    10.680507563         43,248,364      dTLB-loads                                                              (39.66%)
    10.680507563                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.18%)
    10.680507563                384      iTLB-load-misses                                                        (26.28%)
    10.680507563         38,562,931      branch-instructions                                                     (26.29%)
    10.680507563             72,811      branch-load-misses                                                      (30.65%)
    10.680507563         44,890,583      cpu-cycles                                                              (40.56%)
    10.680507563        176,295,336      instructions                     #    3.93  insn per cycle              (50.47%)
    10.690638447         42,413,583      L1-dcache-loads                                                         (62.72%)
    10.690638447             37,755      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (72.60%)
    10.690638447             10,542      l2_rqsts.demand_data_rd_hit                                             (78.98%)
    10.690638447              2,390      l2_rqsts.demand_data_rd_miss                                            (78.98%)
    10.690638447             14,829      LLC-loads                                                               (37.30%)
    10.690638447             13,754      LLC-load-misses                  #   92.75% of all LL-cache accesses    (27.43%)
    10.690638447         43,513,027      dTLB-loads                                                              (17.58%)
    10.690638447                161      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.18%)
    10.690638447                353      iTLB-load-misses                                                        (13.31%)
    10.690638447         40,039,818      branch-instructions                                                     (23.17%)
    10.690638447             74,462      branch-load-misses                                                      (33.03%)
    10.690638447         45,684,295      cpu-cycles                                                              (42.91%)
    10.690638447        177,070,408      instructions                     #    3.88  insn per cycle              (52.78%)
    10.700748843         43,190,568      L1-dcache-loads                                                         (79.03%)
    10.700748843             36,205      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.04%)
    10.700748843             10,374      l2_rqsts.demand_data_rd_hit                                             (68.15%)
    10.700748843              1,709      l2_rqsts.demand_data_rd_miss                                            (58.33%)
    10.700748843             13,592      LLC-loads                                                               (11.10%)
    10.700748843             13,279      LLC-load-misses                  #   97.70% of all LL-cache accesses    (12.05%)
    10.700748843         44,490,767      dTLB-loads                                                              (21.90%)
    10.700748843                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.78%)
    10.700748843                359      iTLB-load-misses                                                        (39.45%)
    10.700748843         39,848,388      branch-instructions                                                     (49.34%)
    10.700748843             74,763      branch-load-misses                                                      (59.21%)
    10.700748843         45,689,466      cpu-cycles                                                              (69.09%)
    10.700748843        181,468,268      instructions                     #    3.97  insn per cycle              (78.96%)
    10.710895885         44,520,932      L1-dcache-loads                                                         (59.53%)
    10.710895885             36,115      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
    10.710895885             10,763      l2_rqsts.demand_data_rd_hit                                             (50.69%)
    10.710895885              2,231      l2_rqsts.demand_data_rd_miss                                            (50.69%)
    10.710895885             15,289      LLC-loads                                                               (30.57%)
    10.710895885             11,779      LLC-load-misses                  #   77.04% of all LL-cache accesses    (39.47%)
    10.710895885         40,486,040      dTLB-loads                                                              (39.49%)
    10.710895885                212      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
    10.710895885                352      iTLB-load-misses                                                        (39.48%)
    10.710895885         40,513,732      branch-instructions                                                     (49.35%)
    10.710895885             76,178      branch-load-misses                                                      (59.22%)
    10.710895885         46,065,936      cpu-cycles                                                              (69.10%)
    10.710895885        186,166,757      instructions                     #    4.04  insn per cycle              (69.52%)
    10.721002886         39,821,144      L1-dcache-loads                                                         (50.53%)
    10.721002886             44,245      L1-dcache-load-misses            #    0.11% of all L1-dcache accesses   (50.52%)
    10.721002886             11,772      l2_rqsts.demand_data_rd_hit                                             (50.51%)
    10.721002886              3,355      l2_rqsts.demand_data_rd_miss                                            (50.52%)
    10.721002886             15,725      LLC-loads                                                               (39.57%)
    10.721002886             12,189      LLC-load-misses                  #   77.51% of all LL-cache accesses    (39.57%)
    10.721002886         42,805,929      dTLB-loads                                                              (39.59%)
    10.721002886                234      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
    10.721002886                416      iTLB-load-misses                                                        (39.58%)
    10.721002886         36,311,531      branch-instructions                                                     (41.05%)
    10.721002886             68,271      branch-load-misses                                                      (41.06%)
    10.721002886         44,025,253      cpu-cycles                                                              (41.06%)
    10.721002886        166,943,812      instructions                     #    3.79  insn per cycle              (50.55%)
    10.731103240         43,641,987      L1-dcache-loads                                                         (50.48%)
    10.731103240             34,788      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.98%)
    10.731103240              9,952      l2_rqsts.demand_data_rd_hit                                             (67.89%)
    10.731103240              1,583      l2_rqsts.demand_data_rd_miss                                            (77.78%)
    10.731103240             13,637      LLC-loads                                                               (39.62%)
    10.731103240             11,946      LLC-load-misses                  #   87.60% of all LL-cache accesses    (39.63%)
    10.731103240         43,705,908      dTLB-loads                                                              (32.13%)
    10.731103240                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.24%)
    10.731103240                388      iTLB-load-misses                                                        (12.35%)
    10.731103240         39,371,655      branch-instructions                                                     (20.79%)
    10.731103240             73,441      branch-load-misses                                                      (30.69%)
    10.731103240         45,184,173      cpu-cycles                                                              (40.59%)
    10.731103240        181,304,792      instructions                     #    4.01  insn per cycle              (50.49%)
    10.741225606         40,297,645      L1-dcache-loads                                                         (76.63%)
    10.741225606             38,760      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (79.01%)
    10.741225606             10,023      l2_rqsts.demand_data_rd_hit                                             (79.01%)
    10.741225606              3,487      l2_rqsts.demand_data_rd_miss                                            (72.78%)
    10.741225606             15,117      LLC-loads                                                               (23.42%)
    10.741225606             14,683      LLC-load-misses                  #   97.13% of all LL-cache accesses    (13.56%)
    10.741225606         44,124,893      dTLB-loads                                                              (11.15%)
    10.741225606                 46      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.31%)
    10.741225606                323      iTLB-load-misses                                                        (27.18%)
    10.741225606         39,303,143      branch-instructions                                                     (37.05%)
    10.741225606             71,591      branch-load-misses                                                      (46.92%)
    10.741225606         44,698,571      cpu-cycles                                                              (56.78%)
    10.741225606        167,935,325      instructions                     #    3.76  insn per cycle              (66.71%)
    10.751353838         43,124,197      L1-dcache-loads                                                         (73.99%)
    10.751353838             38,077      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (64.13%)
    10.751353838             11,436      l2_rqsts.demand_data_rd_hit                                             (54.27%)
    10.751353838              2,354      l2_rqsts.demand_data_rd_miss                                            (50.63%)
    10.751353838             12,923      LLC-loads                                                               (16.07%)
    10.751353838             11,903      LLC-load-misses                  #   92.11% of all LL-cache accesses    (25.95%)
    10.751353838         41,993,040      dTLB-loads                                                              (35.81%)
    10.751353838                354      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
    10.751353838                402      iTLB-load-misses                                                        (39.51%)
    10.751353838         38,737,094      branch-instructions                                                     (49.40%)
    10.751353838             73,226      branch-load-misses                                                      (59.27%)
    10.751353838         45,475,245      cpu-cycles                                                              (69.15%)
    10.751353838        180,763,464      instructions                     #    3.97  insn per cycle              (79.03%)
    10.761476510         41,610,384      L1-dcache-loads                                                         (50.64%)
    10.761476510             37,145      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.62%)
    10.761476510             10,555      l2_rqsts.demand_data_rd_hit                                             (50.63%)
    10.761476510              1,825      l2_rqsts.demand_data_rd_miss                                            (50.60%)
    10.761476510             12,945      LLC-loads                                                               (39.49%)
    10.761476510             11,788      LLC-load-misses                  #   91.06% of all LL-cache accesses    (39.51%)
    10.761476510         43,934,686      dTLB-loads                                                              (39.49%)
    10.761476510                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    10.761476510                389      iTLB-load-misses                                                        (39.52%)
    10.761476510         39,245,948      branch-instructions                                                     (49.38%)
    10.761476510             73,598      branch-load-misses                                                      (55.56%)
    10.761476510         45,205,727      cpu-cycles                                                              (55.57%)
    10.761476510        179,753,400      instructions                     #    3.98  insn per cycle              (55.58%)
    10.771619433         42,713,834      L1-dcache-loads                                                         (50.68%)
    10.771619433             36,455      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.69%)
    10.771619433             11,038      l2_rqsts.demand_data_rd_hit                                             (53.06%)
    10.771619433              3,178      l2_rqsts.demand_data_rd_miss                                            (62.91%)
    10.771619433             14,786      LLC-loads                                                               (39.46%)
    10.771619433             10,576      LLC-load-misses                  #   71.53% of all LL-cache accesses    (39.47%)
    10.771619433         36,787,345      dTLB-loads                                                              (39.44%)
    10.771619433                180      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.11%)
    10.771619433                374      iTLB-load-misses                                                        (27.26%)
    10.771619433         35,642,712      branch-instructions                                                     (27.27%)
    10.771619433             68,668      branch-load-misses                                                      (30.97%)
    10.771619433         43,686,737      cpu-cycles                                                              (40.82%)
    10.771619433        172,137,869      instructions                     #    3.94  insn per cycle              (50.69%)
    10.781753071         42,766,470      L1-dcache-loads                                                         (61.60%)
    10.781753071             36,538      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (71.46%)
    10.781753071             10,567      l2_rqsts.demand_data_rd_hit                                             (78.97%)
    10.781753071              1,909      l2_rqsts.demand_data_rd_miss                                            (78.98%)
    10.781753071             13,435      LLC-loads                                                               (38.44%)
    10.781753071             11,879      LLC-load-misses                  #   88.42% of all LL-cache accesses    (28.57%)
    10.781753071         42,672,839      dTLB-loads                                                              (18.71%)
    10.781753071                 44      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.17%)
    10.781753071                328      iTLB-load-misses                                                        (12.18%)
    10.781753071         39,002,474      branch-instructions                                                     (22.06%)
    10.781753071             73,370      branch-load-misses                                                      (31.90%)
    10.781753071         44,521,839      cpu-cycles                                                              (41.78%)
    10.781753071        178,197,020      instructions                     #    4.00  insn per cycle              (51.63%)
    10.791860450         42,029,994      L1-dcache-loads                                                         (79.04%)
    10.791860450             37,805      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.04%)
    10.791860450             10,198      l2_rqsts.demand_data_rd_hit                                             (69.28%)
    10.791860450              1,905      l2_rqsts.demand_data_rd_miss                                            (59.42%)
    10.791860450             15,598      LLC-loads                                                               (11.09%)
    10.791860450             11,752      LLC-load-misses                  #   75.34% of all LL-cache accesses    (11.08%)
    10.791860450         42,446,848      dTLB-loads                                                              (20.80%)
    10.791860450                143      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.67%)
    10.791860450                435      iTLB-load-misses                                                        (39.53%)
    10.791860450         37,751,456      branch-instructions                                                     (49.40%)
    10.791860450             71,110      branch-load-misses                                                      (59.29%)
    10.791860450         45,075,898      cpu-cycles                                                              (69.19%)
    10.791860450        176,261,895      instructions                     #    3.91  insn per cycle              (79.04%)
#           time             counts unit events
    10.802023563         42,196,885      L1-dcache-loads                                                         (60.71%)
    10.802023563             41,318      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.88%)
    10.802023563             11,348      l2_rqsts.demand_data_rd_hit                                             (50.74%)
    10.802023563              2,698      l2_rqsts.demand_data_rd_miss                                            (50.74%)
    10.802023563             12,881      LLC-loads                                                               (29.39%)
    10.802023563             11,974      LLC-load-misses                  #   92.96% of all LL-cache accesses    (39.23%)
    10.802023563         44,475,843      dTLB-loads                                                              (39.41%)
    10.802023563                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
    10.802023563                355      iTLB-load-misses                                                        (39.42%)
    10.802023563         39,905,112      branch-instructions                                                     (49.28%)
    10.802023563             74,904      branch-load-misses                                                      (59.12%)
    10.802023563         45,963,663      cpu-cycles                                                              (68.98%)
    10.802023563        178,389,486      instructions                     #    3.88  insn per cycle              (70.64%)
    10.812122049         39,698,514      L1-dcache-loads                                                         (50.56%)
    10.812122049             39,833      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.54%)
    10.812122049             11,580      l2_rqsts.demand_data_rd_hit                                             (50.51%)
    10.812122049              2,752      l2_rqsts.demand_data_rd_miss                                            (50.51%)
    10.812122049             13,272      LLC-loads                                                               (39.55%)
    10.812122049             11,467      LLC-load-misses                  #   86.40% of all LL-cache accesses    (39.56%)
    10.812122049         40,774,137      dTLB-loads                                                              (39.58%)
    10.812122049                224      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.59%)
    10.812122049                386      iTLB-load-misses                                                        (39.57%)
    10.812122049         38,743,341      branch-instructions                                                     (42.28%)
    10.812122049             72,806      branch-load-misses                                                      (42.28%)
    10.812122049         44,160,031      cpu-cycles                                                              (42.30%)
    10.812122049        177,634,247      instructions                     #    4.02  insn per cycle              (50.52%)
    10.822279541         41,719,068      L1-dcache-loads                                                         (50.76%)
    10.822279541             37,456      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (56.46%)
    10.822279541             11,080      l2_rqsts.demand_data_rd_hit                                             (66.32%)
    10.822279541              2,431      l2_rqsts.demand_data_rd_miss                                            (76.18%)
    10.822279541             12,438      LLC-loads                                                               (39.44%)
    10.822279541             10,247      LLC-load-misses                  #   82.38% of all LL-cache accesses    (39.41%)
    10.822279541         36,690,054      dTLB-loads                                                              (33.71%)
    10.822279541                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.85%)
    10.822279541                371      iTLB-load-misses                                                        (14.00%)
    10.822279541         38,583,612      branch-instructions                                                     (21.17%)
    10.822279541             70,767      branch-load-misses                                                      (31.02%)
    10.822279541         44,532,094      cpu-cycles                                                              (40.85%)
    10.822279541        173,438,323      instructions                     #    3.89  insn per cycle              (50.72%)
    10.832418184         43,218,939      L1-dcache-loads                                                         (74.78%)
    10.832418184             36,450      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.93%)
    10.832418184             10,514      l2_rqsts.demand_data_rd_hit                                             (78.93%)
    10.832418184              1,711      l2_rqsts.demand_data_rd_miss                                            (74.56%)
    10.832418184             14,902      LLC-loads                                                               (25.25%)
    10.832418184             12,737      LLC-load-misses                  #   85.47% of all LL-cache accesses    (15.39%)
    10.832418184         44,331,274      dTLB-loads                                                              (11.21%)
    10.832418184                315      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.55%)
    10.832418184                441      iTLB-load-misses                                                        (25.39%)
    10.832418184         38,989,018      branch-instructions                                                     (35.25%)
    10.832418184             73,782      branch-load-misses                                                      (45.11%)
    10.832418184         45,334,232      cpu-cycles                                                              (54.97%)
    10.832418184        181,078,232      instructions                     #    3.99  insn per cycle              (64.83%)
    10.842540406         40,174,177      L1-dcache-loads                                                         (75.86%)
    10.842540406             36,619      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (66.00%)
    10.842540406             10,934      l2_rqsts.demand_data_rd_hit                                             (56.13%)
    10.842540406              2,497      l2_rqsts.demand_data_rd_miss                                            (50.61%)
    10.842540406             13,816      LLC-loads                                                               (14.22%)
    10.842540406             12,193      LLC-load-misses                  #   88.25% of all LL-cache accesses    (24.09%)
    10.842540406         41,395,877      dTLB-loads                                                              (33.95%)
    10.842540406                217      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    10.842540406                351      iTLB-load-misses                                                        (39.52%)
    10.842540406         35,155,185      branch-instructions                                                     (49.39%)
    10.842540406             65,074      branch-load-misses                                                      (59.25%)
    10.842540406         42,891,039      cpu-cycles                                                              (69.11%)
    10.842540406        165,001,927      instructions                     #    3.85  insn per cycle              (78.98%)
    10.852667713         41,017,676      L1-dcache-loads                                                         (50.60%)
    10.852667713             37,113      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.60%)
    10.852667713             10,690      l2_rqsts.demand_data_rd_hit                                             (50.61%)
    10.852667713              2,007      l2_rqsts.demand_data_rd_miss                                            (50.61%)
    10.852667713             12,728      LLC-loads                                                               (39.51%)
    10.852667713             11,656      LLC-load-misses                  #   91.58% of all LL-cache accesses    (39.53%)
    10.852667713         42,754,831      dTLB-loads                                                              (39.52%)
    10.852667713                184      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
    10.852667713                427      iTLB-load-misses                                                        (39.52%)
    10.852667713         37,603,604      branch-instructions                                                     (49.41%)
    10.852667713             69,005      branch-load-misses                                                      (57.45%)
    10.852667713         44,339,743      cpu-cycles                                                              (57.46%)
    10.852667713        168,117,670      instructions                     #    3.79  insn per cycle              (57.47%)
    10.862807010         41,924,412      L1-dcache-loads                                                         (50.70%)
    10.862807010             36,535      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.68%)
    10.862807010             10,142      l2_rqsts.demand_data_rd_hit                                             (51.19%)
    10.862807010              3,918      l2_rqsts.demand_data_rd_miss                                            (61.05%)
    10.862807010             17,293      LLC-loads                                                               (39.45%)
    10.862807010             15,837      LLC-load-misses                  #   91.58% of all LL-cache accesses    (39.46%)
    10.862807010         44,632,411      dTLB-loads                                                              (39.46%)
    10.862807010                120      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.98%)
    10.862807010                329      iTLB-load-misses                                                        (29.12%)
    10.862807010         40,830,220      branch-instructions                                                     (29.13%)
    10.862807010             75,704      branch-load-misses                                                      (30.97%)
    10.862807010         45,436,385      cpu-cycles                                                              (40.83%)
    10.862807010        180,797,803      instructions                     #    3.98  insn per cycle              (50.68%)
    10.872894648         41,319,195      L1-dcache-loads                                                         (60.06%)
    10.872894648             37,169      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (69.94%)
    10.872894648             10,040      l2_rqsts.demand_data_rd_hit                                             (79.32%)
    10.872894648              2,254      l2_rqsts.demand_data_rd_miss                                            (79.32%)
    10.872894648             14,606      LLC-loads                                                               (39.61%)
    10.872894648             12,204      LLC-load-misses                  #   83.55% of all LL-cache accesses    (30.15%)
    10.872894648         40,169,046      dTLB-loads                                                              (20.27%)
    10.872894648                101      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.86%)
    10.872894648                459      iTLB-load-misses                                                        (10.88%)
    10.872894648         36,668,111      branch-instructions                                                     (20.77%)
    10.872894648             70,615      branch-load-misses                                                      (30.67%)
    10.872894648         44,688,902      cpu-cycles                                                              (40.58%)
    10.872894648        176,978,681      instructions                     #    3.96  insn per cycle              (50.48%)
    10.883020682         43,210,561      L1-dcache-loads                                                         (79.01%)
    10.883020682             36,380      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.01%)
    10.883020682             11,071      l2_rqsts.demand_data_rd_hit                                             (70.72%)
    10.883020682              1,781      l2_rqsts.demand_data_rd_miss                                            (60.85%)
    10.883020682             13,325      LLC-loads                                                               (11.48%)
    10.883020682             11,424      LLC-load-misses                  #   85.73% of all LL-cache accesses    (11.05%)
    10.883020682         43,894,475      dTLB-loads                                                              (19.30%)
    10.883020682                147      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.17%)
    10.883020682                335      iTLB-load-misses                                                        (39.05%)
    10.883020682         40,074,217      branch-instructions                                                     (48.93%)
    10.883020682             75,482      branch-load-misses                                                      (58.81%)
    10.883020682         45,459,007      cpu-cycles                                                              (68.70%)
    10.883020682        180,521,203      instructions                     #    3.97  insn per cycle              (78.58%)
    10.893146196         42,804,218      L1-dcache-loads                                                         (62.07%)
    10.893146196             35,420      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (52.19%)
    10.893146196             10,420      l2_rqsts.demand_data_rd_hit                                             (50.63%)
    10.893146196              1,593      l2_rqsts.demand_data_rd_miss                                            (50.64%)
    10.893146196             14,089      LLC-loads                                                               (28.03%)
    10.893146196             11,780      LLC-load-misses                  #   83.61% of all LL-cache accesses    (37.89%)
    10.893146196         39,595,530      dTLB-loads                                                              (39.51%)
    10.893146196                162      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
    10.893146196                400      iTLB-load-misses                                                        (39.49%)
    10.893146196         38,504,643      branch-instructions                                                     (49.36%)
    10.893146196             73,060      branch-load-misses                                                      (59.23%)
    10.893146196         44,987,185      cpu-cycles                                                              (69.11%)
    10.893146196        179,415,030      instructions                     #    3.99  insn per cycle              (72.01%)
    10.903275052         42,107,159      L1-dcache-loads                                                         (50.63%)
    10.903275052             38,753      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.64%)
    10.903275052             10,145      l2_rqsts.demand_data_rd_hit                                             (50.58%)
    10.903275052              2,149      l2_rqsts.demand_data_rd_miss                                            (50.62%)
    10.903275052             14,496      LLC-loads                                                               (39.50%)
    10.903275052             14,079      LLC-load-misses                  #   97.12% of all LL-cache accesses    (39.49%)
    10.903275052         43,534,865      dTLB-loads                                                              (39.50%)
    10.903275052                260      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
    10.903275052                379      iTLB-load-misses                                                        (39.51%)
    10.903275052         37,807,878      branch-instructions                                                     (43.64%)
    10.903275052             69,987      branch-load-misses                                                      (43.65%)
    10.903275052         45,228,046      cpu-cycles                                                              (43.66%)
    10.903275052        175,395,886      instructions                     #    3.88  insn per cycle              (50.63%)
    10.913390819         43,611,838      L1-dcache-loads                                                         (50.60%)
    10.913390819             36,344      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.17%)
    10.913390819             10,269      l2_rqsts.demand_data_rd_hit                                             (65.04%)
    10.913390819              1,248      l2_rqsts.demand_data_rd_miss                                            (74.91%)
    10.913390819             13,365      LLC-loads                                                               (39.54%)
    10.913390819             11,721      LLC-load-misses                  #   87.70% of all LL-cache accesses    (39.53%)
    10.913390819         42,288,832      dTLB-loads                                                              (34.98%)
    10.913390819                187      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.11%)
    10.913390819                400      iTLB-load-misses                                                        (15.22%)
    10.913390819         38,574,216      branch-instructions                                                     (20.97%)
    10.913390819             73,818      branch-load-misses                                                      (30.84%)
    10.913390819         45,822,304      cpu-cycles                                                              (40.72%)
    10.913390819        182,974,100      instructions                     #    3.99  insn per cycle              (50.60%)
    10.923521767         42,366,850      L1-dcache-loads                                                         (73.73%)
    10.923521767             36,417      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.03%)
    10.923521767             10,803      l2_rqsts.demand_data_rd_hit                                             (79.04%)
    10.923521767              1,854      l2_rqsts.demand_data_rd_miss                                            (75.69%)
    10.923521767             12,689      LLC-loads                                                               (26.30%)
    10.923521767             11,790      LLC-load-misses                  #   92.92% of all LL-cache accesses    (16.44%)
    10.923521767         43,099,715      dTLB-loads                                                              (11.11%)
    10.923521767                 55      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.40%)
    10.923521767                329      iTLB-load-misses                                                        (24.27%)
    10.923521767         40,044,885      branch-instructions                                                     (34.14%)
    10.923521767             74,833      branch-load-misses                                                      (44.01%)
    10.923521767         45,432,040      cpu-cycles                                                              (53.90%)
    10.923521767        177,670,726      instructions                     #    3.91  insn per cycle              (63.78%)
    10.933654419         44,436,764      L1-dcache-loads                                                         (76.91%)
    10.933654419             34,496      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.05%)
    10.933654419             10,144      l2_rqsts.demand_data_rd_hit                                             (57.19%)
    10.933654419                998      l2_rqsts.demand_data_rd_miss                                            (50.67%)
    10.933654419             13,454      LLC-loads                                                               (13.19%)
    10.933654419             12,029      LLC-load-misses                  #   89.41% of all LL-cache accesses    (23.04%)
    10.933654419         44,019,591      dTLB-loads                                                              (32.90%)
    10.933654419                 76      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
    10.933654419                349      iTLB-load-misses                                                        (39.48%)
    10.933654419         40,382,137      branch-instructions                                                     (49.35%)
    10.933654419             75,729      branch-load-misses                                                      (59.22%)
    10.933654419         46,072,042      cpu-cycles                                                              (69.09%)
    10.933654419        185,898,255      instructions                     #    4.03  insn per cycle              (78.96%)
    10.943781593         44,964,555      L1-dcache-loads                                                         (50.63%)
    10.943781593             35,279      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.63%)
    10.943781593             10,474      l2_rqsts.demand_data_rd_hit                                             (50.63%)
    10.943781593                961      l2_rqsts.demand_data_rd_miss                                            (50.63%)
    10.943781593             12,488      LLC-loads                                                               (39.50%)
    10.943781593             11,815      LLC-load-misses                  #   94.61% of all LL-cache accesses    (39.50%)
    10.943781593         43,520,288      dTLB-loads                                                              (39.50%)
    10.943781593                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    10.943781593                349      iTLB-load-misses                                                        (39.49%)
    10.943781593         40,843,724      branch-instructions                                                     (49.37%)
    10.943781593             76,009      branch-load-misses                                                      (58.52%)
    10.943781593         46,201,211      cpu-cycles                                                              (58.53%)
    10.943781593        187,415,421      instructions                     #    4.06  insn per cycle              (58.53%)
    10.953912048         44,172,534      L1-dcache-loads                                                         (50.67%)
    10.953912048             35,338      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.67%)
    10.953912048             10,660      l2_rqsts.demand_data_rd_hit                                             (50.67%)
    10.953912048                959      l2_rqsts.demand_data_rd_miss                                            (60.01%)
    10.953912048             12,728      LLC-loads                                                               (39.46%)
    10.953912048             12,104      LLC-load-misses                  #   95.10% of all LL-cache accesses    (39.46%)
    10.953912048         43,989,173      dTLB-loads                                                              (39.45%)
    10.953912048                253      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
    10.953912048                324      iTLB-load-misses                                                        (30.19%)
    10.953912048         40,144,229      branch-instructions                                                     (30.19%)
    10.953912048             75,069      branch-load-misses                                                      (30.92%)
    10.953912048         45,713,393      cpu-cycles                                                              (40.80%)
    10.953912048        185,278,264      instructions                     #    4.05  insn per cycle              (50.67%)
    10.964041608         44,195,358      L1-dcache-loads                                                         (58.73%)
    10.964041608             35,243      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.59%)
    10.964041608             10,487      l2_rqsts.demand_data_rd_hit                                             (78.46%)
    10.964041608                853      l2_rqsts.demand_data_rd_miss                                            (79.00%)
    10.964041608             12,932      LLC-loads                                                               (39.50%)
    10.964041608             12,079      LLC-load-misses                  #   93.40% of all LL-cache accesses    (31.43%)
    10.964041608         44,569,724      dTLB-loads                                                              (21.56%)
    10.964041608                128      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.69%)
    10.964041608                340      iTLB-load-misses                                                        (11.15%)
    10.964041608         40,160,021      branch-instructions                                                     (21.02%)
    10.964041608             75,148      branch-load-misses                                                      (30.89%)
    10.964041608         46,083,141      cpu-cycles                                                              (40.77%)
    10.964041608        185,585,598      instructions                     #    4.03  insn per cycle              (50.64%)
    10.974137399         38,400,948      L1-dcache-loads                                                         (79.25%)
    10.974137399             42,998      L1-dcache-load-misses            #    0.11% of all L1-dcache accesses   (79.25%)
    10.974137399             11,585      l2_rqsts.demand_data_rd_hit                                             (72.08%)
    10.974137399              4,692      l2_rqsts.demand_data_rd_miss                                            (62.17%)
    10.974137399             13,352      LLC-loads                                                               (12.66%)
    10.974137399             12,245      LLC-load-misses                  #   91.71% of all LL-cache accesses    (10.87%)
    10.974137399         44,514,969      dTLB-loads                                                              (17.99%)
    10.974137399                 71      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.88%)
    10.974137399                304      iTLB-load-misses                                                        (37.79%)
    10.974137399         35,423,867      branch-instructions                                                     (47.69%)
    10.974137399             63,266      branch-load-misses                                                      (57.60%)
    10.974137399         45,210,580      cpu-cycles                                                              (67.48%)
    10.974137399        160,451,834      instructions                     #    3.55  insn per cycle              (77.38%)
    10.984265395         43,896,081      L1-dcache-loads                                                         (63.23%)
    10.984265395             35,938      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.37%)
    10.984265395             10,572      l2_rqsts.demand_data_rd_hit                                             (50.63%)
    10.984265395              1,317      l2_rqsts.demand_data_rd_miss                                            (50.64%)
    10.984265395             12,630      LLC-loads                                                               (26.86%)
    10.984265395             11,717      LLC-load-misses                  #   92.77% of all LL-cache accesses    (36.72%)
    10.984265395         43,739,370      dTLB-loads                                                              (39.50%)
    10.984265395                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    10.984265395                326      iTLB-load-misses                                                        (39.50%)
    10.984265395         40,040,415      branch-instructions                                                     (49.37%)
    10.984265395             74,628      branch-load-misses                                                      (59.25%)
    10.984265395         45,751,265      cpu-cycles                                                              (69.12%)
    10.984265395        183,809,464      instructions                     #    4.02  insn per cycle              (73.18%)
    10.994385102         42,773,528      L1-dcache-loads                                                         (50.60%)
    10.994385102             41,337      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.61%)
    10.994385102             11,540      l2_rqsts.demand_data_rd_hit                                             (50.62%)
    10.994385102              6,893      l2_rqsts.demand_data_rd_miss                                            (50.61%)
    10.994385102             17,202      LLC-loads                                                               (39.53%)
    10.994385102             10,606      LLC-load-misses                  #   61.66% of all LL-cache accesses    (39.50%)
    10.994385102         38,071,469      dTLB-loads                                                              (39.50%)
    10.994385102                159      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
    10.994385102                324      iTLB-load-misses                                                        (39.50%)
    10.994385102         38,939,228      branch-instructions                                                     (44.76%)
    10.994385102             73,024      branch-load-misses                                                      (44.76%)
    10.994385102         44,457,290      cpu-cycles                                                              (44.77%)
    10.994385102        179,404,010      instructions                     #    4.04  insn per cycle              (50.60%)
    11.004518975         43,720,768      L1-dcache-loads                                                         (50.64%)
    11.004518975             36,320      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.02%)
    11.004518975             10,589      l2_rqsts.demand_data_rd_hit                                             (63.89%)
    11.004518975              2,000      l2_rqsts.demand_data_rd_miss                                            (73.76%)
    11.004518975             14,192      LLC-loads                                                               (39.49%)
    11.004518975             11,926      LLC-load-misses                  #   84.03% of all LL-cache accesses    (39.50%)
    11.004518975         41,289,925      dTLB-loads                                                              (36.13%)
    11.004518975                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.26%)
    11.004518975                359      iTLB-load-misses                                                        (16.41%)
    11.004518975         39,078,273      branch-instructions                                                     (21.04%)
    11.004518975             73,562      branch-load-misses                                                      (30.91%)
    11.004518975         45,321,938      cpu-cycles                                                              (40.78%)
    11.004518975        182,169,074      instructions                     #    4.02  insn per cycle              (50.65%)
    11.014623671         44,484,195      L1-dcache-loads                                                         (72.63%)
    11.014623671             34,955      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.06%)
    11.014623671             10,640      l2_rqsts.demand_data_rd_hit                                             (79.07%)
    11.014623671                910      l2_rqsts.demand_data_rd_miss                                            (76.87%)
    11.014623671             12,377      LLC-loads                                                               (27.46%)
    11.014623671             11,769      LLC-load-misses                  #   95.09% of all LL-cache accesses    (17.59%)
    11.014623671         44,311,219      dTLB-loads                                                              (11.07%)
    11.014623671                181      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.22%)
    11.014623671                359      iTLB-load-misses                                                        (23.10%)
    11.014623671         40,623,345      branch-instructions                                                     (32.97%)
    11.014623671             75,977      branch-load-misses                                                      (42.85%)
    11.014623671         46,089,378      cpu-cycles                                                              (52.73%)
    11.014623671        186,573,063      instructions                     #    4.05  insn per cycle              (62.60%)
    11.024752412         41,438,298      L1-dcache-loads                                                         (77.94%)
    11.024752412             38,565      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (68.13%)
    11.024752412             10,982      l2_rqsts.demand_data_rd_hit                                             (58.25%)
    11.024752412              2,309      l2_rqsts.demand_data_rd_miss                                            (50.57%)
    11.024752412             14,821      LLC-loads                                                               (12.09%)
    11.024752412             11,788      LLC-load-misses                  #   79.54% of all LL-cache accesses    (21.95%)
    11.024752412         41,236,274      dTLB-loads                                                              (31.82%)
    11.024752412                268      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
    11.024752412                399      iTLB-load-misses                                                        (39.54%)
    11.024752412         37,904,253      branch-instructions                                                     (49.42%)
    11.024752412             71,386      branch-load-misses                                                      (59.29%)
    11.024752412         45,215,535      cpu-cycles                                                              (69.17%)
    11.024752412        173,499,904      instructions                     #    3.84  insn per cycle              (79.06%)
    11.034890013         41,519,582      L1-dcache-loads                                                         (50.67%)
    11.034890013             38,884      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.67%)
    11.034890013             10,782      l2_rqsts.demand_data_rd_hit                                             (50.66%)
    11.034890013              2,080      l2_rqsts.demand_data_rd_miss                                            (50.67%)
    11.034890013             13,157      LLC-loads                                                               (39.46%)
    11.034890013             12,059      LLC-load-misses                  #   91.65% of all LL-cache accesses    (39.47%)
    11.034890013         44,140,146      dTLB-loads                                                              (39.46%)
    11.034890013                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
    11.034890013                407      iTLB-load-misses                                                        (39.47%)
    11.034890013         39,521,607      branch-instructions                                                     (49.34%)
    11.034890013             71,333      branch-load-misses                                                      (59.21%)
    11.034890013         45,502,424      cpu-cycles                                                              (59.56%)
    11.034890013        175,076,173      instructions                     #    3.85  insn per cycle              (59.57%)
    11.044989758         42,216,439      L1-dcache-loads                                                         (50.50%)
    11.044989758             35,036      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.49%)
    11.044989758             10,058      l2_rqsts.demand_data_rd_hit                                             (50.50%)
    11.044989758              1,809      l2_rqsts.demand_data_rd_miss                                            (59.09%)
    11.044989758             13,662      LLC-loads                                                               (39.60%)
    11.044989758             11,870      LLC-load-misses                  #   86.88% of all LL-cache accesses    (39.61%)
    11.044989758         42,724,859      dTLB-loads                                                              (39.60%)
    11.044989758                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
    11.044989758                328      iTLB-load-misses                                                        (31.04%)
    11.044989758         38,715,677      branch-instructions                                                     (31.05%)
    11.044989758             72,410      branch-load-misses                                                      (31.06%)
    11.044989758         43,299,403      cpu-cycles                                                              (40.61%)
    11.044989758        176,167,720      instructions                     #    4.07  insn per cycle              (50.50%)
    11.055087075         42,564,456      L1-dcache-loads                                                         (58.15%)
    11.055087075             38,104      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (68.06%)
    11.055087075             10,484      l2_rqsts.demand_data_rd_hit                                             (78.05%)
    11.055087075              2,388      l2_rqsts.demand_data_rd_miss                                            (79.26%)
    11.055087075             13,595      LLC-loads                                                               (39.63%)
    11.055087075             11,448      LLC-load-misses                  #   84.21% of all LL-cache accesses    (31.97%)
    11.055087075         40,723,433      dTLB-loads                                                              (21.98%)
    11.055087075                377      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.18%)
    11.055087075                625      iTLB-load-misses                                                        (10.86%)
    11.055087075         37,448,921      branch-instructions                                                     (20.77%)
    11.055087075             69,638      branch-load-misses                                                      (30.68%)
    11.055087075         44,621,815      cpu-cycles                                                              (40.58%)
    11.055087075        174,823,735      instructions                     #    3.92  insn per cycle              (50.48%)
#           time             counts unit events
    11.065226032         43,694,204      L1-dcache-loads                                                         (78.91%)
    11.065226032             35,717      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.91%)
    11.065226032             10,109      l2_rqsts.demand_data_rd_hit                                             (72.65%)
    11.065226032              1,579      l2_rqsts.demand_data_rd_miss                                            (62.80%)
    11.065226032             14,027      LLC-loads                                                               (13.48%)
    11.065226032             11,924      LLC-load-misses                  #   85.01% of all LL-cache accesses    (11.25%)
    11.065226032         42,234,576      dTLB-loads                                                              (17.45%)
    11.065226032                109      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.30%)
    11.065226032                336      iTLB-load-misses                                                        (37.16%)
    11.065226032         40,018,043      branch-instructions                                                     (47.02%)
    11.065226032             74,830      branch-load-misses                                                      (56.87%)
    11.065226032         45,840,341      cpu-cycles                                                              (66.73%)
    11.065226032        184,709,482      instructions                     #    4.03  insn per cycle              (76.59%)
    11.075331198         42,383,717      L1-dcache-loads                                                         (64.05%)
    11.075331198             37,049      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (54.19%)
    11.075331198             10,350      l2_rqsts.demand_data_rd_hit                                             (50.58%)
    11.075331198              1,201      l2_rqsts.demand_data_rd_miss                                            (50.51%)
    11.075331198             12,536      LLC-loads                                                               (26.01%)
    11.075331198             10,924      LLC-load-misses                  #   87.14% of all LL-cache accesses    (35.90%)
    11.075331198         41,140,242      dTLB-loads                                                              (39.54%)
    11.075331198                139      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
    11.075331198                411      iTLB-load-misses                                                        (39.61%)
    11.075331198         36,897,342      branch-instructions                                                     (49.42%)
    11.075331198             70,266      branch-load-misses                                                      (59.30%)
    11.075331198         44,499,961      cpu-cycles                                                              (69.19%)
    11.075331198        173,853,054      instructions                     #    3.91  insn per cycle              (74.02%)
    11.085468422         42,821,022      L1-dcache-loads                                                         (50.62%)
    11.085468422             37,802      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.62%)
    11.085468422             10,575      l2_rqsts.demand_data_rd_hit                                             (50.62%)
    11.085468422              2,159      l2_rqsts.demand_data_rd_miss                                            (50.62%)
    11.085468422             15,059      LLC-loads                                                               (39.51%)
    11.085468422             13,353      LLC-load-misses                  #   88.67% of all LL-cache accesses    (39.51%)
    11.085468422         42,803,132      dTLB-loads                                                              (39.51%)
    11.085468422                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    11.085468422                351      iTLB-load-misses                                                        (39.51%)
    11.085468422         39,084,978      branch-instructions                                                     (45.56%)
    11.085468422             73,323      branch-load-misses                                                      (45.57%)
    11.085468422         45,964,282      cpu-cycles                                                              (45.57%)
    11.085468422        179,972,637      instructions                     #    3.92  insn per cycle              (50.63%)
    11.095588375         42,063,866      L1-dcache-loads                                                         (50.60%)
    11.095588375             37,352      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (53.27%)
    11.095588375             10,526      l2_rqsts.demand_data_rd_hit                                             (63.15%)
    11.095588375              1,666      l2_rqsts.demand_data_rd_miss                                            (73.02%)
    11.095588375             12,737      LLC-loads                                                               (39.53%)
    11.095588375             11,821      LLC-load-misses                  #   92.81% of all LL-cache accesses    (39.53%)
    11.095588375         43,646,704      dTLB-loads                                                              (36.88%)
    11.095588375                151      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.00%)
    11.095588375                432      iTLB-load-misses                                                        (17.13%)
    11.095588375         38,353,842      branch-instructions                                                     (20.97%)
    11.095588375             72,794      branch-load-misses                                                      (30.84%)
    11.095588375         44,487,874      cpu-cycles                                                              (40.73%)
    11.095588375        176,313,107      instructions                     #    3.96  insn per cycle              (50.60%)
    11.105696387         43,123,320      L1-dcache-loads                                                         (71.92%)
    11.105696387             38,328      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.04%)
    11.105696387             10,580      l2_rqsts.demand_data_rd_hit                                             (79.04%)
    11.105696387              2,414      l2_rqsts.demand_data_rd_miss                                            (77.56%)
    11.105696387             13,775      LLC-loads                                                               (28.17%)
    11.105696387             12,440      LLC-load-misses                  #   90.31% of all LL-cache accesses    (18.30%)
    11.105696387         43,180,512      dTLB-loads                                                              (11.10%)
    11.105696387                 79      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.54%)
    11.105696387                374      iTLB-load-misses                                                        (22.40%)
    11.105696387         40,171,247      branch-instructions                                                     (32.28%)
    11.105696387             76,014      branch-load-misses                                                      (42.15%)
    11.105696387         46,145,423      cpu-cycles                                                              (52.03%)
    11.105696387        181,820,275      instructions                     #    3.94  insn per cycle              (61.93%)
    11.115841314         43,499,684      L1-dcache-loads                                                         (78.70%)
    11.115841314             36,416      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.90%)
    11.115841314             10,350      l2_rqsts.demand_data_rd_hit                                             (59.04%)
    11.115841314              2,196      l2_rqsts.demand_data_rd_miss                                            (50.67%)
    11.115841314             13,833      LLC-loads                                                               (11.33%)
    11.115841314             12,042      LLC-load-misses                  #   87.05% of all LL-cache accesses    (21.19%)
    11.115841314         44,812,684      dTLB-loads                                                              (31.05%)
    11.115841314                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
    11.115841314                347      iTLB-load-misses                                                        (39.48%)
    11.115841314         39,626,702      branch-instructions                                                     (49.36%)
    11.115841314             74,561      branch-load-misses                                                      (59.23%)
    11.115841314         45,653,002      cpu-cycles                                                              (69.10%)
    11.115841314        182,054,572      instructions                     #    3.99  insn per cycle              (78.96%)
    11.125908005         42,303,657      L1-dcache-loads                                                         (50.32%)
    11.125908005             34,475      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.33%)
    11.125908005             10,302      l2_rqsts.demand_data_rd_hit                                             (50.33%)
    11.125908005              1,556      l2_rqsts.demand_data_rd_miss                                            (50.36%)
    11.125908005             14,152      LLC-loads                                                               (39.75%)
    11.125908005             11,642      LLC-load-misses                  #   82.26% of all LL-cache accesses    (39.74%)
    11.125908005         38,948,562      dTLB-loads                                                              (39.74%)
    11.125908005                355      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.71%)
    11.125908005                347      iTLB-load-misses                                                        (39.71%)
    11.125908005         38,261,944      branch-instructions                                                     (49.64%)
    11.125908005             72,182      branch-load-misses                                                      (59.57%)
    11.125908005         43,996,381      cpu-cycles                                                              (60.12%)
    11.125908005        176,376,315      instructions                     #    4.01  insn per cycle              (60.12%)
    11.136013267         40,684,420      L1-dcache-loads                                                         (50.52%)
    11.136013267             39,951      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.51%)
    11.136013267             10,852      l2_rqsts.demand_data_rd_hit                                             (50.50%)
    11.136013267              1,854      l2_rqsts.demand_data_rd_miss                                            (58.88%)
    11.136013267             13,350      LLC-loads                                                               (39.59%)
    11.136013267             12,366      LLC-load-misses                  #   92.63% of all LL-cache accesses    (39.58%)
    11.136013267         43,043,700      dTLB-loads                                                              (39.61%)
    11.136013267                383      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
    11.136013267                438      iTLB-load-misses                                                        (31.25%)
    11.136013267         35,753,859      branch-instructions                                                     (31.26%)
    11.136013267             67,152      branch-load-misses                                                      (31.27%)
    11.136013267         44,471,006      cpu-cycles                                                              (40.62%)
    11.136013267        170,234,328      instructions                     #    3.83  insn per cycle              (50.53%)
    11.146109310         43,957,017      L1-dcache-loads                                                         (57.93%)
    11.146109310             35,955      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.82%)
    11.146109310              9,928      l2_rqsts.demand_data_rd_hit                                             (77.72%)
    11.146109310              1,552      l2_rqsts.demand_data_rd_miss                                            (79.24%)
    11.146109310             15,210      LLC-loads                                                               (39.62%)
    11.146109310             15,164      LLC-load-misses                  #   99.70% of all LL-cache accesses    (32.20%)
    11.146109310         43,833,485      dTLB-loads                                                              (22.31%)
    11.146109310                 88      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.41%)
    11.146109310                404      iTLB-load-misses                                                        (10.88%)
    11.146109310         38,823,930      branch-instructions                                                     (20.79%)
    11.146109310             73,310      branch-load-misses                                                      (30.68%)
    11.146109310         45,380,111      cpu-cycles                                                              (40.59%)
    11.146109310        182,375,455      instructions                     #    4.02  insn per cycle              (50.49%)
    11.156224430         42,498,338      L1-dcache-loads                                                         (79.02%)
    11.156224430             37,561      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.02%)
    11.156224430              8,559      l2_rqsts.demand_data_rd_hit                                             (72.83%)
    11.156224430              3,125      l2_rqsts.demand_data_rd_miss                                            (62.96%)
    11.156224430             14,776      LLC-loads                                                               (13.58%)
    11.156224430             15,304      LLC-load-misses                  #  103.57% of all LL-cache accesses    (11.13%)
    11.156224430         44,195,814      dTLB-loads                                                              (17.26%)
    11.156224430                165      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.13%)
    11.156224430                351      iTLB-load-misses                                                        (37.00%)
    11.156224430         40,667,270      branch-instructions                                                     (46.87%)
    11.156224430             71,853      branch-load-misses                                                      (56.76%)
    11.156224430         45,523,716      cpu-cycles                                                              (66.62%)
    11.156224430        178,128,304      instructions                     #    3.91  insn per cycle              (76.50%)
    11.166358420         44,537,756      L1-dcache-loads                                                         (64.17%)
    11.166358420             35,590      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (54.30%)
    11.166358420             10,101      l2_rqsts.demand_data_rd_hit                                             (50.63%)
    11.166358420              1,524      l2_rqsts.demand_data_rd_miss                                            (50.62%)
    11.166358420             14,933      LLC-loads                                                               (25.92%)
    11.166358420             13,850      LLC-load-misses                  #   92.75% of all LL-cache accesses    (35.78%)
    11.166358420         44,628,219      dTLB-loads                                                              (39.50%)
    11.166358420                222      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    11.166358420                361      iTLB-load-misses                                                        (39.51%)
    11.166358420         40,597,506      branch-instructions                                                     (49.39%)
    11.166358420             75,817      branch-load-misses                                                      (59.26%)
    11.166358420         46,314,525      cpu-cycles                                                              (69.14%)
    11.166358420        186,661,707      instructions                     #    4.03  insn per cycle              (74.12%)
    11.176488283         44,031,982      L1-dcache-loads                                                         (50.64%)
    11.176488283             34,656      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
    11.176488283              9,934      l2_rqsts.demand_data_rd_hit                                             (50.64%)
    11.176488283              1,082      l2_rqsts.demand_data_rd_miss                                            (50.64%)
    11.176488283             12,170      LLC-loads                                                               (39.49%)
    11.176488283             11,415      LLC-load-misses                  #   93.80% of all LL-cache accesses    (39.49%)
    11.176488283         43,199,242      dTLB-loads                                                              (39.49%)
    11.176488283                 81      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
    11.176488283                306      iTLB-load-misses                                                        (39.49%)
    11.176488283         39,919,080      branch-instructions                                                     (45.74%)
    11.176488283             74,293      branch-load-misses                                                      (45.75%)
    11.176488283         45,330,073      cpu-cycles                                                              (45.75%)
    11.176488283        183,245,908      instructions                     #    4.04  insn per cycle              (50.65%)
    11.186607109         43,436,173      L1-dcache-loads                                                         (50.59%)
    11.186607109             34,121      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (53.09%)
    11.186607109              9,840      l2_rqsts.demand_data_rd_hit                                             (62.96%)
    11.186607109                971      l2_rqsts.demand_data_rd_miss                                            (72.84%)
    11.186607109             12,476      LLC-loads                                                               (39.54%)
    11.186607109             11,786      LLC-load-misses                  #   94.47% of all LL-cache accesses    (39.54%)
    11.186607109         43,398,376      dTLB-loads                                                              (37.06%)
    11.186607109                121      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.18%)
    11.186607109                398      iTLB-load-misses                                                        (17.31%)
    11.186607109         39,291,111      branch-instructions                                                     (20.94%)
    11.186607109             73,651      branch-load-misses                                                      (30.82%)
    11.186607109         44,761,716      cpu-cycles                                                              (40.70%)
    11.186607109        181,628,970      instructions                     #    4.06  insn per cycle              (50.59%)
    11.196705431         43,096,176      L1-dcache-loads                                                         (71.84%)
    11.196705431             33,911      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.23%)
    11.196705431             10,121      l2_rqsts.demand_data_rd_hit                                             (79.23%)
    11.196705431                843      l2_rqsts.demand_data_rd_miss                                            (77.70%)
    11.196705431             12,422      LLC-loads                                                               (28.19%)
    11.196705431             11,203      LLC-load-misses                  #   90.19% of all LL-cache accesses    (18.30%)
    11.196705431         42,600,121      dTLB-loads                                                              (10.89%)
    11.196705431                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.37%)
    11.196705431                327      iTLB-load-misses                                                        (22.27%)
    11.196705431         39,281,934      branch-instructions                                                     (32.16%)
    11.196705431             73,668      branch-load-misses                                                      (42.06%)
    11.196705431         44,886,862      cpu-cycles                                                              (51.95%)
    11.196705431        179,941,128      instructions                     #    4.01  insn per cycle              (61.85%)
    11.206822586         42,895,183      L1-dcache-loads                                                         (78.69%)
    11.206822586             33,741      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (68.81%)
    11.206822586              9,721      l2_rqsts.demand_data_rd_hit                                             (58.93%)
    11.206822586              1,282      l2_rqsts.demand_data_rd_miss                                            (50.59%)
    11.206822586             13,454      LLC-loads                                                               (11.39%)
    11.206822586             11,970      LLC-load-misses                  #   88.97% of all LL-cache accesses    (21.27%)
    11.206822586         42,743,194      dTLB-loads                                                              (31.14%)
    11.206822586                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
    11.206822586                311      iTLB-load-misses                                                        (39.54%)
    11.206822586         38,265,367      branch-instructions                                                     (49.43%)
    11.206822586             72,443      branch-load-misses                                                      (59.31%)
    11.206822586         44,398,809      cpu-cycles                                                              (69.19%)
    11.206822586        179,047,992      instructions                     #    4.03  insn per cycle              (79.08%)
    11.216900099         44,333,576      L1-dcache-loads                                                         (50.39%)
    11.216900099             34,993      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.39%)
    11.216900099             10,577      l2_rqsts.demand_data_rd_hit                                             (50.38%)
    11.216900099              1,151      l2_rqsts.demand_data_rd_miss                                            (50.38%)
    11.216900099             12,683      LLC-loads                                                               (39.69%)
    11.216900099             11,924      LLC-load-misses                  #   94.02% of all LL-cache accesses    (39.69%)
    11.216900099         44,561,766      dTLB-loads                                                              (39.69%)
    11.216900099                105      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.70%)
    11.216900099                365      iTLB-load-misses                                                        (39.69%)
    11.216900099         40,540,847      branch-instructions                                                     (49.61%)
    11.216900099             75,707      branch-load-misses                                                      (59.54%)
    11.216900099         45,988,745      cpu-cycles                                                              (59.99%)
    11.216900099        186,015,546      instructions                     #    4.04  insn per cycle              (60.00%)
    11.227019532         44,338,854      L1-dcache-loads                                                         (50.59%)
    11.227019532             34,616      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
    11.227019532             10,081      l2_rqsts.demand_data_rd_hit                                             (50.59%)
    11.227019532                915      l2_rqsts.demand_data_rd_miss                                            (58.88%)
    11.227019532             12,319      LLC-loads                                                               (39.53%)
    11.227019532             11,934      LLC-load-misses                  #   96.87% of all LL-cache accesses    (39.52%)
    11.227019532         44,133,472      dTLB-loads                                                              (39.53%)
    11.227019532                 50      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
    11.227019532                364      iTLB-load-misses                                                        (31.26%)
    11.227019532         40,189,457      branch-instructions                                                     (31.27%)
    11.227019532             74,881      branch-load-misses                                                      (31.28%)
    11.227019532         46,204,481      cpu-cycles                                                              (40.72%)
    11.227019532        185,428,973      instructions                     #    4.01  insn per cycle              (50.60%)
    11.237146877         43,939,721      L1-dcache-loads                                                         (57.68%)
    11.237146877             34,386      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (67.55%)
    11.237146877             10,104      l2_rqsts.demand_data_rd_hit                                             (77.42%)
    11.237146877                802      l2_rqsts.demand_data_rd_miss                                            (79.01%)
    11.237146877             12,175      LLC-loads                                                               (39.51%)
    11.237146877             11,582      LLC-load-misses                  #   95.13% of all LL-cache accesses    (32.47%)
    11.237146877         43,949,964      dTLB-loads                                                              (22.60%)
    11.237146877                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.74%)
    11.237146877                296      iTLB-load-misses                                                        (11.13%)
    11.237146877         39,759,236      branch-instructions                                                     (21.01%)
    11.237146877             75,043      branch-load-misses                                                      (30.88%)
    11.237146877         46,139,029      cpu-cycles                                                              (40.76%)
    11.237146877        184,035,499      instructions                     #    3.99  insn per cycle              (50.63%)
    11.247270514         44,096,022      L1-dcache-loads                                                         (79.02%)
    11.247270514             33,561      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.02%)
    11.247270514             10,158      l2_rqsts.demand_data_rd_hit                                             (73.20%)
    11.247270514              1,388      l2_rqsts.demand_data_rd_miss                                            (63.33%)
    11.247270514             13,816      LLC-loads                                                               (13.95%)
    11.247270514             12,305      LLC-load-misses                  #   89.06% of all LL-cache accesses    (11.13%)
    11.247270514         43,681,777      dTLB-loads                                                              (16.90%)
    11.247270514                112      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.76%)
    11.247270514                305      iTLB-load-misses                                                        (36.63%)
    11.247270514         39,947,454      branch-instructions                                                     (46.50%)
    11.247270514             75,857      branch-load-misses                                                      (56.38%)
    11.247270514         46,144,457      cpu-cycles                                                              (66.25%)
    11.247270514        184,363,409      instructions                     #    4.00  insn per cycle              (76.12%)
    11.257388055         40,875,005      L1-dcache-loads                                                         (64.51%)
    11.257388055             37,447      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (54.60%)
    11.257388055             10,935      l2_rqsts.demand_data_rd_hit                                             (50.60%)
    11.257388055              2,091      l2_rqsts.demand_data_rd_miss                                            (50.59%)
    11.257388055             12,781      LLC-loads                                                               (25.57%)
    11.257388055             11,218      LLC-load-misses                  #   87.77% of all LL-cache accesses    (35.44%)
    11.257388055         40,910,334      dTLB-loads                                                              (39.54%)
    11.257388055                182      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.54%)
    11.257388055                376      iTLB-load-misses                                                        (39.53%)
    11.257388055         36,633,477      branch-instructions                                                     (49.41%)
    11.257388055             68,319      branch-load-misses                                                      (59.30%)
    11.257388055         44,160,281      cpu-cycles                                                              (69.17%)
    11.257388055        171,124,826      instructions                     #    3.88  insn per cycle              (74.47%)
    11.267518482         43,938,440      L1-dcache-loads                                                         (50.63%)
    11.267518482             34,344      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.64%)
    11.267518482             13,329      l2_rqsts.demand_data_rd_hit                                             (50.64%)
    11.267518482              1,710      l2_rqsts.demand_data_rd_miss                                            (50.64%)
    11.267518482             13,426      LLC-loads                                                               (39.49%)
    11.267518482             12,351      LLC-load-misses                  #   91.99% of all LL-cache accesses    (39.50%)
    11.267518482         42,273,338      dTLB-loads                                                              (39.49%)
    11.267518482                215      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
    11.267518482                410      iTLB-load-misses                                                        (39.49%)
    11.267518482         38,592,675      branch-instructions                                                     (46.05%)
    11.267518482             71,689      branch-load-misses                                                      (46.05%)
    11.267518482         44,683,484      cpu-cycles                                                              (46.06%)
    11.267518482        176,766,473      instructions                     #    3.96  insn per cycle              (50.65%)
    11.277637980         39,612,142      L1-dcache-loads                                                         (50.61%)
    11.277637980             38,122      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (52.78%)
    11.277637980             10,329      l2_rqsts.demand_data_rd_hit                                             (62.66%)
    11.277637980              2,378      l2_rqsts.demand_data_rd_miss                                            (72.56%)
    11.277637980             12,951      LLC-loads                                                               (39.52%)
    11.277637980             11,868      LLC-load-misses                  #   91.64% of all LL-cache accesses    (39.53%)
    11.277637980         43,849,206      dTLB-loads                                                              (37.36%)
    11.277637980                 65      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.46%)
    11.277637980                329      iTLB-load-misses                                                        (17.62%)
    11.277637980         39,425,735      branch-instructions                                                     (20.95%)
    11.277637980             68,961      branch-load-misses                                                      (30.85%)
    11.277637980         44,847,307      cpu-cycles                                                              (40.73%)
    11.277637980        171,838,479      instructions                     #    3.83  insn per cycle              (50.61%)
    11.287750717         42,614,379      L1-dcache-loads                                                         (71.39%)
    11.287750717             37,008      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.47%)
    11.287750717             10,462      l2_rqsts.demand_data_rd_hit                                             (79.06%)
    11.287750717              2,116      l2_rqsts.demand_data_rd_miss                                            (78.04%)
    11.287750717             14,233      LLC-loads                                                               (28.64%)
    11.287750717             11,485      LLC-load-misses                  #   80.69% of all LL-cache accesses    (18.37%)
    11.287750717         38,972,692      dTLB-loads                                                              (11.08%)
    11.287750717                747      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.03%)
    11.287750717                438      iTLB-load-misses                                                        (21.92%)
    11.287750717         39,127,748      branch-instructions                                                     (31.78%)
    11.287750717             72,863      branch-load-misses                                                      (41.65%)
    11.287750717         45,622,352      cpu-cycles                                                              (51.52%)
    11.287750717        182,359,972      instructions                     #    4.00  insn per cycle              (61.40%)
    11.297894872         43,786,570      L1-dcache-loads                                                         (78.92%)
    11.297894872             36,604      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (69.40%)
    11.297894872             10,341      l2_rqsts.demand_data_rd_hit                                             (59.54%)
    11.297894872              2,274      l2_rqsts.demand_data_rd_miss                                            (50.70%)
    11.297894872             15,097      LLC-loads                                                               (11.23%)
    11.297894872             12,538      LLC-load-misses                  #   83.05% of all LL-cache accesses    (20.70%)
    11.297894872         43,753,404      dTLB-loads                                                              (30.56%)
    11.297894872                 96      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.44%)
    11.297894872                349      iTLB-load-misses                                                        (39.46%)
    11.297894872         40,504,311      branch-instructions                                                     (49.32%)
    11.297894872             75,678      branch-load-misses                                                      (59.19%)
    11.297894872         45,889,999      cpu-cycles                                                              (69.07%)
    11.297894872        183,158,468      instructions                     #    3.99  insn per cycle              (78.86%)
    11.307998609         42,764,713      L1-dcache-loads                                                         (50.83%)
    11.307998609             35,065      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.50%)
    11.307998609             10,267      l2_rqsts.demand_data_rd_hit                                             (50.51%)
    11.307998609              1,061      l2_rqsts.demand_data_rd_miss                                            (50.51%)
    11.307998609             13,107      LLC-loads                                                               (39.23%)
    11.307998609             11,803      LLC-load-misses                  #   90.05% of all LL-cache accesses    (39.61%)
    11.307998609         39,844,213      dTLB-loads                                                              (39.60%)
    11.307998609                313      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
    11.307998609                480      iTLB-load-misses                                                        (39.58%)
    11.307998609         38,082,133      branch-instructions                                                     (49.56%)
    11.307998609             72,085      branch-load-misses                                                      (59.36%)
    11.307998609         44,817,816      cpu-cycles                                                              (60.80%)
    11.307998609        176,515,484      instructions                     #    3.94  insn per cycle              (60.86%)
    11.318098212         44,057,009      L1-dcache-loads                                                         (50.49%)
    11.318098212             36,678      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.50%)
    11.318098212             10,790      l2_rqsts.demand_data_rd_hit                                             (50.50%)
    11.318098212              1,940      l2_rqsts.demand_data_rd_miss                                            (58.02%)
    11.318098212             14,134      LLC-loads                                                               (39.61%)
    11.318098212             12,162      LLC-load-misses                  #   86.05% of all LL-cache accesses    (39.60%)
    11.318098212         43,324,249      dTLB-loads                                                              (39.61%)
    11.318098212                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.60%)
    11.318098212                320      iTLB-load-misses                                                        (32.11%)
    11.318098212         39,749,330      branch-instructions                                                     (32.11%)
    11.318098212             74,209      branch-load-misses                                                      (32.12%)
    11.318098212         45,561,520      cpu-cycles                                                              (40.59%)
    11.318098212        183,711,932      instructions                     #    4.03  insn per cycle              (50.49%)
#           time             counts unit events
    11.328192938         40,887,996      L1-dcache-loads                                                         (57.09%)
    11.328192938             37,728      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (66.99%)
    11.328192938             10,502      l2_rqsts.demand_data_rd_hit                                             (76.89%)
    11.328192938              1,825      l2_rqsts.demand_data_rd_miss                                            (79.25%)
    11.328192938             12,770      LLC-loads                                                               (39.64%)
    11.328192938             11,330      LLC-load-misses                  #   88.72% of all LL-cache accesses    (33.03%)
    11.328192938         40,194,744      dTLB-loads                                                              (23.14%)
    11.328192938                151      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.24%)
    11.328192938                294      iTLB-load-misses                                                        (10.85%)
    11.328192938         33,599,845      branch-instructions                                                     (20.76%)
    11.328192938             65,652      branch-load-misses                                                      (30.66%)
    11.328192938         43,786,945      cpu-cycles                                                              (40.56%)
    11.328192938        168,112,666      instructions                     #    3.84  insn per cycle              (50.46%)
    11.338299590         42,723,552      L1-dcache-loads                                                         (79.07%)
    11.338299590             36,793      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.08%)
    11.338299590             10,252      l2_rqsts.demand_data_rd_hit                                             (73.64%)
    11.338299590              2,518      l2_rqsts.demand_data_rd_miss                                            (63.76%)
    11.338299590             13,897      LLC-loads                                                               (14.35%)
    11.338299590             11,947      LLC-load-misses                  #   85.97% of all LL-cache accesses    (11.06%)
    11.338299590         42,852,808      dTLB-loads                                                              (16.45%)
    11.338299590                132      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.32%)
    11.338299590                334      iTLB-load-misses                                                        (36.20%)
    11.338299590         40,258,213      branch-instructions                                                     (46.08%)
    11.338299590             78,588      branch-load-misses                                                      (55.95%)
    11.338299590         46,095,074      cpu-cycles                                                              (65.87%)
    11.338299590        179,207,066      instructions                     #    3.89  insn per cycle              (75.73%)
    11.348434189         43,905,076      L1-dcache-loads                                                         (64.92%)
    11.348434189             37,991      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (55.06%)
    11.348434189             10,943      l2_rqsts.demand_data_rd_hit                                             (50.61%)
    11.348434189              1,394      l2_rqsts.demand_data_rd_miss                                            (50.61%)
    11.348434189             13,092      LLC-loads                                                               (25.16%)
    11.348434189             12,027      LLC-load-misses                  #   91.87% of all LL-cache accesses    (35.03%)
    11.348434189         44,643,683      dTLB-loads                                                              (39.50%)
    11.348434189                202      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
    11.348434189                412      iTLB-load-misses                                                        (39.52%)
    11.348434189         40,192,798      branch-instructions                                                     (49.39%)
    11.348434189             74,809      branch-load-misses                                                      (59.27%)
    11.348434189         46,089,310      cpu-cycles                                                              (69.15%)
    11.348434189        184,343,789      instructions                     #    4.00  insn per cycle              (74.88%)
    11.358550331         44,424,887      L1-dcache-loads                                                         (50.57%)
    11.358550331             35,095      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
    11.358550331             10,336      l2_rqsts.demand_data_rd_hit                                             (50.59%)
    11.358550331              2,085      l2_rqsts.demand_data_rd_miss                                            (50.59%)
    11.358550331             13,926      LLC-loads                                                               (39.56%)
    11.358550331             11,687      LLC-load-misses                  #   83.92% of all LL-cache accesses    (39.55%)
    11.358550331         41,405,765      dTLB-loads                                                              (39.53%)
    11.358550331                290      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
    11.358550331                356      iTLB-load-misses                                                        (39.52%)
    11.358550331         40,358,221      branch-instructions                                                     (46.40%)
    11.358550331             74,806      branch-load-misses                                                      (46.41%)
    11.358550331         45,721,056      cpu-cycles                                                              (46.41%)
    11.358550331        185,342,571      instructions                     #    4.05  insn per cycle              (50.57%)
    11.368654796         42,004,240      L1-dcache-loads                                                         (50.61%)
    11.368654796             37,815      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (52.48%)
    11.368654796             10,463      l2_rqsts.demand_data_rd_hit                                             (62.35%)
    11.368654796              1,852      l2_rqsts.demand_data_rd_miss                                            (72.23%)
    11.368654796             13,090      LLC-loads                                                               (39.46%)
    11.368654796             11,072      LLC-load-misses                  #   84.58% of all LL-cache accesses    (39.55%)
    11.368654796         38,278,460      dTLB-loads                                                              (37.67%)
    11.368654796                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.80%)
    11.368654796                429      iTLB-load-misses                                                        (17.92%)
    11.368654796         33,514,685      branch-instructions                                                     (20.94%)
    11.368654796             65,148      branch-load-misses                                                      (30.83%)
    11.368654796         43,776,573      cpu-cycles                                                              (40.70%)
    11.368654796        169,446,659      instructions                     #    3.87  insn per cycle              (50.58%)
    11.378796390         42,661,781      L1-dcache-loads                                                         (71.04%)
    11.378796390             34,765      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.98%)
    11.378796390             10,543      l2_rqsts.demand_data_rd_hit                                             (78.99%)
    11.378796390                890      l2_rqsts.demand_data_rd_miss                                            (78.36%)
    11.378796390             12,356      LLC-loads                                                               (29.01%)
    11.378796390             11,449      LLC-load-misses                  #   92.66% of all LL-cache accesses    (19.15%)
    11.378796390         41,731,336      dTLB-loads                                                              (11.17%)
    11.378796390                238      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.72%)
    11.378796390                430      iTLB-load-misses                                                        (21.60%)
    11.378796390         37,932,802      branch-instructions                                                     (31.45%)
    11.378796390             71,619      branch-load-misses                                                      (41.32%)
    11.378796390         44,550,410      cpu-cycles                                                              (51.18%)
    11.378796390        177,601,854      instructions                     #    3.99  insn per cycle              (61.06%)
    11.388893050         41,530,588      L1-dcache-loads                                                         (79.24%)
    11.388893050             37,383      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (69.65%)
    11.388893050             10,621      l2_rqsts.demand_data_rd_hit                                             (59.79%)
    11.388893050              2,355      l2_rqsts.demand_data_rd_miss                                            (50.60%)
    11.388893050             14,502      LLC-loads                                                               (10.95%)
    11.388893050             12,155      LLC-load-misses                  #   83.82% of all LL-cache accesses    (20.39%)
    11.388893050         43,753,214      dTLB-loads                                                              (30.27%)
    11.388893050                 98      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.49%)
    11.388893050                404      iTLB-load-misses                                                        (39.59%)
    11.388893050         39,419,936      branch-instructions                                                     (49.48%)
    11.388893050             70,733      branch-load-misses                                                      (59.39%)
    11.388893050         45,132,418      cpu-cycles                                                              (69.27%)
    11.388893050        175,489,393      instructions                     #    3.89  insn per cycle              (79.17%)
    11.399002265         43,824,709      L1-dcache-loads                                                         (50.86%)
    11.399002265             36,217      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.55%)
    11.399002265             10,576      l2_rqsts.demand_data_rd_hit                                             (50.50%)
    11.399002265              1,297      l2_rqsts.demand_data_rd_miss                                            (50.49%)
    11.399002265             12,870      LLC-loads                                                               (39.15%)
    11.399002265             12,216      LLC-load-misses                  #   94.92% of all LL-cache accesses    (39.60%)
    11.399002265         44,335,348      dTLB-loads                                                              (39.60%)
    11.399002265                234      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
    11.399002265                373      iTLB-load-misses                                                        (39.61%)
    11.399002265         40,411,391      branch-instructions                                                     (49.51%)
    11.399002265             75,042      branch-load-misses                                                      (59.41%)
    11.399002265         45,968,734      cpu-cycles                                                              (60.88%)
    11.399002265        183,895,492      instructions                     #    4.00  insn per cycle              (60.88%)
    11.409111640         40,526,684      L1-dcache-loads                                                         (50.56%)
    11.409111640             37,396      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.54%)
    11.409111640             10,441      l2_rqsts.demand_data_rd_hit                                             (50.55%)
    11.409111640              2,551      l2_rqsts.demand_data_rd_miss                                            (57.92%)
    11.409111640             14,077      LLC-loads                                                               (39.55%)
    11.409111640             12,392      LLC-load-misses                  #   88.03% of all LL-cache accesses    (39.56%)
    11.409111640         43,182,014      dTLB-loads                                                              (39.57%)
    11.409111640                227      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.57%)
    11.409111640                403      iTLB-load-misses                                                        (32.21%)
    11.409111640         39,055,189      branch-instructions                                                     (32.22%)
    11.409111640             72,685      branch-load-misses                                                      (32.23%)
    11.409111640         44,613,692      cpu-cycles                                                              (40.67%)
    11.409111640        177,054,788      instructions                     #    3.97  insn per cycle              (50.55%)
    11.419222948         43,881,021      L1-dcache-loads                                                         (56.82%)
    11.419222948             37,087      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (66.70%)
    11.419222948             10,296      l2_rqsts.demand_data_rd_hit                                             (76.58%)
    11.419222948              1,751      l2_rqsts.demand_data_rd_miss                                            (79.08%)
    11.419222948             14,599      LLC-loads                                                               (39.55%)
    11.419222948             12,212      LLC-load-misses                  #   83.65% of all LL-cache accesses    (33.32%)
    11.419222948         40,517,141      dTLB-loads                                                              (23.45%)
    11.419222948                220      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.58%)
    11.419222948                416      iTLB-load-misses                                                        (11.05%)
    11.419222948         40,494,152      branch-instructions                                                     (20.93%)
    11.419222948             75,697      branch-load-misses                                                      (30.81%)
    11.419222948         45,989,106      cpu-cycles                                                              (40.69%)
    11.419222948        183,822,739      instructions                     #    4.00  insn per cycle              (50.58%)
    11.429348201         42,444,770      L1-dcache-loads                                                         (78.99%)
    11.429348201             33,993      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.99%)
    11.429348201              9,797      l2_rqsts.demand_data_rd_hit                                             (74.03%)
    11.429348201                942      l2_rqsts.demand_data_rd_miss                                            (64.16%)
    11.429348201             12,117      LLC-loads                                                               (14.80%)
    11.429348201             11,305      LLC-load-misses                  #   93.30% of all LL-cache accesses    (11.15%)
    11.429348201         41,107,816      dTLB-loads                                                              (16.07%)
    11.429348201                420      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.93%)
    11.429348201                340      iTLB-load-misses                                                        (35.79%)
    11.429348201         38,927,356      branch-instructions                                                     (45.66%)
    11.429348201             71,502      branch-load-misses                                                      (55.53%)
    11.429348201         44,140,672      cpu-cycles                                                              (65.40%)
    11.429348201        176,653,112      instructions                     #    4.00  insn per cycle              (75.27%)
    11.439457015         38,582,052      L1-dcache-loads                                                         (65.35%)
    11.439457015             37,643      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (55.49%)
    11.439457015             10,605      l2_rqsts.demand_data_rd_hit                                             (50.59%)
    11.439457015              2,850      l2_rqsts.demand_data_rd_miss                                            (50.59%)
    11.439457015             14,311      LLC-loads                                                               (24.73%)
    11.439457015             12,076      LLC-load-misses                  #   84.38% of all LL-cache accesses    (34.58%)
    11.439457015         42,077,318      dTLB-loads                                                              (39.53%)
    11.439457015                129      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
    11.439457015                384      iTLB-load-misses                                                        (39.52%)
    11.439457015         37,909,015      branch-instructions                                                     (49.39%)
    11.439457015             68,599      branch-load-misses                                                      (59.29%)
    11.439457015         43,709,096      cpu-cycles                                                              (69.17%)
    11.439457015        164,841,487      instructions                     #    3.77  insn per cycle              (75.31%)
    11.449618435         42,728,090      L1-dcache-loads                                                         (50.76%)
    11.449618435             37,724      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.73%)
    11.449618435             10,346      l2_rqsts.demand_data_rd_hit                                             (50.72%)
    11.449618435              2,140      l2_rqsts.demand_data_rd_miss                                            (50.74%)
    11.449618435             14,020      LLC-loads                                                               (39.40%)
    11.449618435             12,860      LLC-load-misses                  #   91.73% of all LL-cache accesses    (39.41%)
    11.449618435         43,976,877      dTLB-loads                                                              (39.42%)
    11.449618435                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.43%)
    11.449618435                383      iTLB-load-misses                                                        (39.42%)
    11.449618435         39,393,570      branch-instructions                                                     (47.02%)
    11.449618435             73,632      branch-load-misses                                                      (47.03%)
    11.449618435         45,787,980      cpu-cycles                                                              (47.04%)
    11.449618435        180,846,864      instructions                     #    3.95  insn per cycle              (50.76%)
    11.459745193         40,579,947      L1-dcache-loads                                                         (50.61%)
    11.459745193             37,836      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (51.73%)
    11.459745193             10,909      l2_rqsts.demand_data_rd_hit                                             (61.61%)
    11.459745193              2,661      l2_rqsts.demand_data_rd_miss                                            (71.47%)
    11.459745193             13,780      LLC-loads                                                               (39.52%)
    11.459745193             12,300      LLC-load-misses                  #   89.26% of all LL-cache accesses    (39.53%)
    11.459745193         44,178,968      dTLB-loads                                                              (38.42%)
    11.459745193                 70      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.56%)
    11.459745193                342      iTLB-load-misses                                                        (18.68%)
    11.459745193         40,463,903      branch-instructions                                                     (20.95%)
    11.459745193             75,032      branch-load-misses                                                      (30.83%)
    11.459745193         45,792,950      cpu-cycles                                                              (40.73%)
    11.459745193        175,499,023      instructions                     #    3.83  insn per cycle              (50.61%)
    11.469845137         43,867,704      L1-dcache-loads                                                         (70.44%)
    11.469845137             36,035      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.21%)
    11.469845137             10,623      l2_rqsts.demand_data_rd_hit                                             (79.23%)
    11.469845137              2,079      l2_rqsts.demand_data_rd_miss                                            (79.06%)
    11.469845137             13,733      LLC-loads                                                               (29.59%)
    11.469845137             11,483      LLC-load-misses                  #   83.62% of all LL-cache accesses    (19.70%)
    11.469845137         38,551,420      dTLB-loads                                                              (10.88%)
    11.469845137                 45      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.00%)
    11.469845137                344      iTLB-load-misses                                                        (20.89%)
    11.469845137         40,271,788      branch-instructions                                                     (30.74%)
    11.469845137             73,685      branch-load-misses                                                      (40.64%)
    11.469845137         45,637,967      cpu-cycles                                                              (50.54%)
    11.469845137        183,421,233      instructions                     #    4.02  insn per cycle              (60.44%)
    11.479955341         43,281,303      L1-dcache-loads                                                         (79.13%)
    11.479955341             36,086      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (70.17%)
    11.479955341             10,638      l2_rqsts.demand_data_rd_hit                                             (60.29%)
    11.479955341              1,890      l2_rqsts.demand_data_rd_miss                                            (50.57%)
    11.479955341             16,174      LLC-loads                                                               (10.99%)
    11.479955341             12,397      LLC-load-misses                  #   76.65% of all LL-cache accesses    (19.91%)
    11.479955341         41,226,532      dTLB-loads                                                              (29.78%)
    11.479955341                154      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
    11.479955341                427      iTLB-load-misses                                                        (39.55%)
    11.479955341         38,930,701      branch-instructions                                                     (49.45%)
    11.479955341             73,016      branch-load-misses                                                      (59.34%)
    11.479955341         45,101,029      cpu-cycles                                                              (69.23%)
    11.479955341        180,612,178      instructions                     #    4.00  insn per cycle              (79.13%)
    11.490048724         41,546,901      L1-dcache-loads                                                         (51.38%)
    11.490048724             37,096      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.46%)
    11.490048724             10,213      l2_rqsts.demand_data_rd_hit                                             (50.46%)
    11.490048724              1,411      l2_rqsts.demand_data_rd_miss                                            (50.45%)
    11.490048724             13,226      LLC-loads                                                               (38.66%)
    11.490048724             11,494      LLC-load-misses                  #   86.90% of all LL-cache accesses    (39.63%)
    11.490048724         41,851,095      dTLB-loads                                                              (39.64%)
    11.490048724                199      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.63%)
    11.490048724                459      iTLB-load-misses                                                        (39.64%)
    11.490048724         36,822,086      branch-instructions                                                     (49.54%)
    11.490048724             69,336      branch-load-misses                                                      (59.44%)
    11.490048724         44,245,969      cpu-cycles                                                              (61.37%)
    11.490048724        171,202,537      instructions                     #    3.87  insn per cycle              (61.38%)
    11.500150309         44,225,130      L1-dcache-loads                                                         (50.55%)
    11.500150309             34,795      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.55%)
    11.500150309             10,178      l2_rqsts.demand_data_rd_hit                                             (50.55%)
    11.500150309              1,463      l2_rqsts.demand_data_rd_miss                                            (57.46%)
    11.500150309             14,054      LLC-loads                                                               (39.57%)
    11.500150309             12,331      LLC-load-misses                  #   87.74% of all LL-cache accesses    (39.57%)
    11.500150309         42,724,030      dTLB-loads                                                              (39.57%)
    11.500150309                139      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
    11.500150309                342      iTLB-load-misses                                                        (32.67%)
    11.500150309         39,950,672      branch-instructions                                                     (32.68%)
    11.500150309             74,097      branch-load-misses                                                      (32.69%)
    11.500150309         45,636,801      cpu-cycles                                                              (40.65%)
    11.500150309        184,518,654      instructions                     #    4.04  insn per cycle              (50.54%)
    11.510296018         41,341,250      L1-dcache-loads                                                         (56.26%)
    11.510296018             39,008      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (66.11%)
    11.510296018             10,735      l2_rqsts.demand_data_rd_hit                                             (75.97%)
    11.510296018              2,443      l2_rqsts.demand_data_rd_miss                                            (78.94%)
    11.510296018             12,724      LLC-loads                                                               (39.47%)
    11.510296018             11,643      LLC-load-misses                  #   91.50% of all LL-cache accesses    (33.92%)
    11.510296018         44,623,016      dTLB-loads                                                              (24.06%)
    11.510296018                 49      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.20%)
    11.510296018                410      iTLB-load-misses                                                        (11.21%)
    11.510296018         37,866,410      branch-instructions                                                     (21.09%)
    11.510296018             69,929      branch-load-misses                                                      (30.96%)
    11.510296018         44,702,421      cpu-cycles                                                              (40.83%)
    11.510296018        171,852,345      instructions                     #    3.84  insn per cycle              (50.69%)
    11.520393181         42,006,902      L1-dcache-loads                                                         (79.23%)
    11.520393181             36,873      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.23%)
    11.520393181             10,606      l2_rqsts.demand_data_rd_hit                                             (74.60%)
    11.520393181              2,242      l2_rqsts.demand_data_rd_miss                                            (64.71%)
    11.520393181             14,945      LLC-loads                                                               (15.21%)
    11.520393181              9,563      LLC-load-misses                  #   63.99% of all LL-cache accesses    (10.88%)
    11.520393181         41,412,854      dTLB-loads                                                              (15.47%)
    11.520393181                 74      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.36%)
    11.520393181                388      iTLB-load-misses                                                        (35.25%)
    11.520393181         38,702,622      branch-instructions                                                     (45.16%)
    11.520393181             72,531      branch-load-misses                                                      (55.03%)
    11.520393181         45,227,374      cpu-cycles                                                              (64.93%)
    11.520393181        178,790,272      instructions                     #    3.95  insn per cycle              (74.83%)
    11.530529716         42,486,069      L1-dcache-loads                                                         (65.78%)
    11.530529716             35,687      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (55.92%)
    11.530529716              9,957      l2_rqsts.demand_data_rd_hit                                             (50.67%)
    11.530529716              2,066      l2_rqsts.demand_data_rd_miss                                            (50.77%)
    11.530529716             13,335      LLC-loads                                                               (24.31%)
    11.530529716             11,588      LLC-load-misses                  #   86.90% of all LL-cache accesses    (34.16%)
    11.530529716         40,809,213      dTLB-loads                                                              (39.46%)
    11.530529716                 40      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.43%)
    11.530529716                345      iTLB-load-misses                                                        (39.40%)
    11.530529716         38,897,732      branch-instructions                                                     (49.27%)
    11.530529716             72,741      branch-load-misses                                                      (59.13%)
    11.530529716         44,845,477      cpu-cycles                                                              (69.01%)
    11.530529716        178,282,937      instructions                     #    3.98  insn per cycle              (75.73%)
    11.540673735         43,799,711      L1-dcache-loads                                                         (50.68%)
    11.540673735             35,216      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.68%)
    11.540673735             10,230      l2_rqsts.demand_data_rd_hit                                             (50.69%)
    11.540673735              1,071      l2_rqsts.demand_data_rd_miss                                            (50.69%)
    11.540673735             12,960      LLC-loads                                                               (39.47%)
    11.540673735             11,373      LLC-load-misses                  #   87.75% of all LL-cache accesses    (39.46%)
    11.540673735         39,226,223      dTLB-loads                                                              (39.46%)
    11.540673735                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.45%)
    11.540673735                332      iTLB-load-misses                                                        (39.43%)
    11.540673735         39,305,352      branch-instructions                                                     (47.52%)
    11.540673735             72,319      branch-load-misses                                                      (47.53%)
    11.540673735         45,012,898      cpu-cycles                                                              (47.54%)
    11.540673735        180,447,010      instructions                     #    4.01  insn per cycle              (50.69%)
    11.550810548         43,519,871      L1-dcache-loads                                                         (50.67%)
    11.550810548             37,195      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (51.16%)
    11.550810548             10,971      l2_rqsts.demand_data_rd_hit                                             (61.02%)
    11.550810548              1,739      l2_rqsts.demand_data_rd_miss                                            (70.88%)
    11.550810548             13,101      LLC-loads                                                               (39.47%)
    11.550810548             11,780      LLC-load-misses                  #   89.92% of all LL-cache accesses    (39.47%)
    11.550810548         44,628,831      dTLB-loads                                                              (39.00%)
    11.550810548                157      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.14%)
    11.550810548                352      iTLB-load-misses                                                        (19.29%)
    11.550810548         40,402,691      branch-instructions                                                     (21.06%)
    11.550810548             74,317      branch-load-misses                                                      (30.93%)
    11.550810548         46,052,458      cpu-cycles                                                              (40.80%)
    11.550810548        182,418,359      instructions                     #    3.96  insn per cycle              (50.68%)
    11.560880805         42,055,462      L1-dcache-loads                                                         (69.95%)
    11.560880805             36,677      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (79.37%)
    11.560880805             10,570      l2_rqsts.demand_data_rd_hit                                             (79.35%)
    11.560880805              1,664      l2_rqsts.demand_data_rd_miss                                            (79.36%)
    11.560880805             13,914      LLC-loads                                                               (30.08%)
    11.560880805             12,169      LLC-load-misses                  #   87.46% of all LL-cache accesses    (20.17%)
    11.560880805         43,067,077      dTLB-loads                                                              (10.77%)
    11.560880805                148      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.81%)
    11.560880805                384      iTLB-load-misses                                                        (20.30%)
    11.560880805         36,521,100      branch-instructions                                                     (30.20%)
    11.560880805             69,322      branch-load-misses                                                      (40.10%)
    11.560880805         45,025,995      cpu-cycles                                                              (50.00%)
    11.560880805        175,318,447      instructions                     #    3.89  insn per cycle              (59.91%)
    11.571017450         42,560,892      L1-dcache-loads                                                         (79.01%)
    11.571017450             36,234      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (70.67%)
    11.571017450             10,073      l2_rqsts.demand_data_rd_hit                                             (60.81%)
    11.571017450              2,338      l2_rqsts.demand_data_rd_miss                                            (50.94%)
    11.571017450             12,844      LLC-loads                                                               (11.13%)
    11.571017450             12,061      LLC-load-misses                  #   93.90% of all LL-cache accesses    (19.43%)
    11.571017450         43,691,514      dTLB-loads                                                              (29.25%)
    11.571017450                132      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.12%)
    11.571017450                326      iTLB-load-misses                                                        (39.52%)
    11.571017450         40,513,016      branch-instructions                                                     (49.40%)
    11.571017450             74,497      branch-load-misses                                                      (59.28%)
    11.571017450         45,929,719      cpu-cycles                                                              (69.18%)
    11.571017450        178,892,918      instructions                     #    3.89  insn per cycle              (79.06%)
    11.581115325         43,679,285      L1-dcache-loads                                                         (52.02%)
    11.581115325             36,014      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.49%)
    11.581115325             10,374      l2_rqsts.demand_data_rd_hit                                             (50.49%)
    11.581115325              1,451      l2_rqsts.demand_data_rd_miss                                            (50.48%)
    11.581115325             13,097      LLC-loads                                                               (38.02%)
    11.581115325             11,872      LLC-load-misses                  #   90.65% of all LL-cache accesses    (39.62%)
    11.581115325         42,660,057      dTLB-loads                                                              (39.61%)
    11.581115325                164      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.62%)
    11.581115325                416      iTLB-load-misses                                                        (39.62%)
    11.581115325         39,039,434      branch-instructions                                                     (49.52%)
    11.581115325             73,084      branch-load-misses                                                      (59.42%)
    11.581115325         45,359,882      cpu-cycles                                                              (62.00%)
    11.581115325        180,316,776      instructions                     #    3.98  insn per cycle              (62.01%)
#           time             counts unit events
    11.591243955         42,746,423      L1-dcache-loads                                                         (50.62%)
    11.591243955             36,261      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.62%)
    11.591243955             10,752      l2_rqsts.demand_data_rd_hit                                             (50.71%)
    11.591243955              2,646      l2_rqsts.demand_data_rd_miss                                            (56.73%)
    11.591243955             14,662      LLC-loads                                                               (39.51%)
    11.591243955             12,366      LLC-load-misses                  #   84.34% of all LL-cache accesses    (39.51%)
    11.591243955         43,556,901      dTLB-loads                                                              (39.46%)
    11.591243955                230      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
    11.591243955                353      iTLB-load-misses                                                        (33.41%)
    11.591243955         38,834,310      branch-instructions                                                     (33.42%)
    11.591243955             72,530      branch-load-misses                                                      (33.42%)
    11.591243955         44,869,417      cpu-cycles                                                              (40.73%)
    11.591243955        181,428,089      instructions                     #    4.04  insn per cycle              (50.61%)
    11.601366933         43,956,309      L1-dcache-loads                                                         (55.50%)
    11.601366933             35,968      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (65.36%)
    11.601366933             10,408      l2_rqsts.demand_data_rd_hit                                             (75.24%)
    11.601366933              1,569      l2_rqsts.demand_data_rd_miss                                            (79.06%)
    11.601366933             13,601      LLC-loads                                                               (39.52%)
    11.601366933             11,667      LLC-load-misses                  #   85.78% of all LL-cache accesses    (34.66%)
    11.601366933         42,078,661      dTLB-loads                                                              (24.79%)
    11.601366933                281      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.91%)
    11.601366933                333      iTLB-load-misses                                                        (11.09%)
    11.601366933         39,181,192      branch-instructions                                                     (20.97%)
    11.601366933             72,965      branch-load-misses                                                      (30.85%)
    11.601366933         45,610,959      cpu-cycles                                                              (40.72%)
    11.601366933        182,997,905      instructions                     #    4.01  insn per cycle              (50.60%)
    11.611510653         43,674,875      L1-dcache-loads                                                         (78.85%)
    11.611510653             35,220      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.86%)
    11.611510653             10,332      l2_rqsts.demand_data_rd_hit                                             (75.40%)
    11.611510653                857      l2_rqsts.demand_data_rd_miss                                            (65.56%)
    11.611510653             12,730      LLC-loads                                                               (16.29%)
    11.611510653             10,902      LLC-load-misses                  #   85.64% of all LL-cache accesses    (11.31%)
    11.611510653         38,858,041      dTLB-loads                                                              (14.70%)
    11.611510653                203      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.56%)
    11.611510653                389      iTLB-load-misses                                                        (34.40%)
    11.611510653         38,187,465      branch-instructions                                                     (44.24%)
    11.611510653             71,587      branch-load-misses                                                      (54.10%)
    11.611510653         45,349,637      cpu-cycles                                                              (63.95%)
    11.611510653        179,344,728      instructions                     #    3.95  insn per cycle              (73.81%)
    11.621641492         44,415,883      L1-dcache-loads                                                         (66.92%)
    11.621641492             34,212      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (57.06%)
    11.621641492             10,020      l2_rqsts.demand_data_rd_hit                                             (50.65%)
    11.621641492              1,300      l2_rqsts.demand_data_rd_miss                                            (50.66%)
    11.621641492             13,730      LLC-loads                                                               (23.17%)
    11.621641492             12,031      LLC-load-misses                  #   87.63% of all LL-cache accesses    (33.03%)
    11.621641492         44,323,283      dTLB-loads                                                              (39.48%)
    11.621641492                 68      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
    11.621641492                379      iTLB-load-misses                                                        (39.48%)
    11.621641492         40,988,864      branch-instructions                                                     (49.35%)
    11.621641492             75,459      branch-load-misses                                                      (59.23%)
    11.621641492         46,184,935      cpu-cycles                                                              (69.10%)
    11.621641492        186,240,570      instructions                     #    4.03  insn per cycle              (76.86%)
    11.631779248         43,962,577      L1-dcache-loads                                                         (50.68%)
    11.631779248             37,753      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.72%)
    11.631779248             13,806      l2_rqsts.demand_data_rd_hit                                             (50.68%)
    11.631779248              2,438      l2_rqsts.demand_data_rd_miss                                            (50.68%)
    11.631779248             14,451      LLC-loads                                                               (39.46%)
    11.631779248             12,815      LLC-load-misses                  #   88.68% of all LL-cache accesses    (39.41%)
    11.631779248         43,917,627      dTLB-loads                                                              (39.45%)
    11.631779248                 76      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.46%)
    11.631779248                359      iTLB-load-misses                                                        (39.46%)
    11.631779248         40,128,219      branch-instructions                                                     (48.57%)
    11.631779248             74,199      branch-load-misses                                                      (48.63%)
    11.631779248         45,961,861      cpu-cycles                                                              (48.63%)
    11.631779248        183,757,918      instructions                     #    4.00  insn per cycle              (50.74%)
    11.641913518         42,347,539      L1-dcache-loads                                                         (50.67%)
    11.641913518             38,172      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.67%)
    11.641913518             10,692      l2_rqsts.demand_data_rd_hit                                             (60.00%)
    11.641913518              2,247      l2_rqsts.demand_data_rd_miss                                            (69.86%)
    11.641913518             13,518      LLC-loads                                                               (39.46%)
    11.641913518             11,934      LLC-load-misses                  #   88.28% of all LL-cache accesses    (39.47%)
    11.641913518         44,246,420      dTLB-loads                                                              (39.46%)
    11.641913518                189      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.16%)
    11.641913518                364      iTLB-load-misses                                                        (20.30%)
    11.641913518         39,953,679      branch-instructions                                                     (21.06%)
    11.641913518             74,798      branch-load-misses                                                      (30.86%)
    11.641913518         46,111,546      cpu-cycles                                                              (40.73%)
    11.641913518        180,212,830      instructions                     #    3.91  insn per cycle              (50.65%)
    11.652055581         44,638,879      L1-dcache-loads                                                         (68.51%)
    11.652055581             35,251      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (78.36%)
    11.652055581             10,793      l2_rqsts.demand_data_rd_hit                                             (78.89%)
    11.652055581                920      l2_rqsts.demand_data_rd_miss                                            (78.90%)
    11.652055581             12,735      LLC-loads                                                               (31.52%)
    11.652055581             11,851      LLC-load-misses                  #   93.06% of all LL-cache accesses    (21.67%)
    11.652055581         44,346,139      dTLB-loads                                                              (11.82%)
    11.652055581                124      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.27%)
    11.652055581                365      iTLB-load-misses                                                        (19.15%)
    11.652055581         40,684,733      branch-instructions                                                     (29.00%)
    11.652055581             75,539      branch-load-misses                                                      (38.85%)
    11.652055581         46,257,475      cpu-cycles                                                              (48.71%)
    11.652055581        186,755,881      instructions                     #    4.04  insn per cycle              (58.56%)
    11.662184933         43,680,378      L1-dcache-loads                                                         (78.97%)
    11.662184933             34,343      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (72.30%)
    11.662184933             10,179      l2_rqsts.demand_data_rd_hit                                             (62.44%)
    11.662184933              1,074      l2_rqsts.demand_data_rd_miss                                            (52.57%)
    11.662184933             14,709      LLC-loads                                                               (11.17%)
    11.662184933             12,350      LLC-load-misses                  #   83.96% of all LL-cache accesses    (17.80%)
    11.662184933         43,178,013      dTLB-loads                                                              (27.66%)
    11.662184933                111      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.52%)
    11.662184933                331      iTLB-load-misses                                                        (39.49%)
    11.662184933         39,320,353      branch-instructions                                                     (49.36%)
    11.662184933             73,264      branch-load-misses                                                      (59.24%)
    11.662184933         45,163,689      cpu-cycles                                                              (69.11%)
    11.662184933        181,957,174      instructions                     #    4.03  insn per cycle              (78.98%)
    11.672285200         44,211,887      L1-dcache-loads                                                         (53.75%)
    11.672285200             34,938      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.56%)
    11.672285200             10,151      l2_rqsts.demand_data_rd_hit                                             (50.56%)
    11.672285200                998      l2_rqsts.demand_data_rd_miss                                            (50.56%)
    11.672285200             12,595      LLC-loads                                                               (36.32%)
    11.672285200             11,922      LLC-load-misses                  #   94.66% of all LL-cache accesses    (39.56%)
    11.672285200         44,163,126      dTLB-loads                                                              (39.56%)
    11.672285200                103      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.56%)
    11.672285200                348      iTLB-load-misses                                                        (39.56%)
    11.672285200         40,489,205      branch-instructions                                                     (49.45%)
    11.672285200             74,260      branch-load-misses                                                      (59.33%)
    11.672285200         46,052,185      cpu-cycles                                                              (63.71%)
    11.672285200        185,382,394      instructions                     #    4.03  insn per cycle              (63.71%)
    11.682420025         43,290,226      L1-dcache-loads                                                         (50.60%)
    11.682420025             36,295      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
    11.682420025             10,552      l2_rqsts.demand_data_rd_hit                                             (50.61%)
    11.682420025              1,410      l2_rqsts.demand_data_rd_miss                                            (54.94%)
    11.682420025             13,154      LLC-loads                                                               (39.52%)
    11.682420025             12,244      LLC-load-misses                  #   93.08% of all LL-cache accesses    (39.52%)
    11.682420025         43,400,910      dTLB-loads                                                              (39.52%)
    11.682420025                184      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
    11.682420025                338      iTLB-load-misses                                                        (35.20%)
    11.682420025         39,561,623      branch-instructions                                                     (35.21%)
    11.682420025             74,020      branch-load-misses                                                      (35.22%)
    11.682420025         45,305,478      cpu-cycles                                                              (40.73%)
    11.682420025        182,018,237      instructions                     #    4.02  insn per cycle              (50.61%)
    11.692553313         43,490,441      L1-dcache-loads                                                         (53.70%)
    11.692553313             35,033      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (63.56%)
    11.692553313             10,470      l2_rqsts.demand_data_rd_hit                                             (73.42%)
    11.692553313                924      l2_rqsts.demand_data_rd_miss                                            (78.96%)
    11.692553313             12,527      LLC-loads                                                               (39.48%)
    11.692553313             11,927      LLC-load-misses                  #   95.21% of all LL-cache accesses    (36.46%)
    11.692553313         44,677,263      dTLB-loads                                                              (26.60%)
    11.692553313                 53      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.74%)
    11.692553313                366      iTLB-load-misses                                                        (11.19%)
    11.692553313         40,111,808      branch-instructions                                                     (21.06%)
    11.692553313             73,870      branch-load-misses                                                      (30.92%)
    11.692553313         45,565,264      cpu-cycles                                                              (40.79%)
    11.692553313        182,525,797      instructions                     #    4.01  insn per cycle              (50.66%)
    11.702670093         43,764,187      L1-dcache-loads                                                         (79.08%)
    11.702670093             34,064      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.08%)
    11.702670093             10,118      l2_rqsts.demand_data_rd_hit                                             (77.19%)
    11.702670093              1,007      l2_rqsts.demand_data_rd_miss                                            (67.31%)
    11.702670093             13,592      LLC-loads                                                               (17.91%)
    11.702670093             12,780      LLC-load-misses                  #   94.03% of all LL-cache accesses    (11.06%)
    11.702670093         44,614,843      dTLB-loads                                                              (12.89%)
    11.702670093                188      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.77%)
    11.702670093                355      iTLB-load-misses                                                        (32.64%)
    11.702670093         40,440,919      branch-instructions                                                     (42.52%)
    11.702670093             74,653      branch-load-misses                                                      (52.40%)
    11.702670093         45,854,085      cpu-cycles                                                              (62.28%)
    11.702670093        184,022,180      instructions                     #    4.01  insn per cycle              (72.16%)
    11.712791319         43,537,825      L1-dcache-loads                                                         (68.47%)
    11.712791319             36,016      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (58.60%)
    11.712791319             10,715      l2_rqsts.demand_data_rd_hit                                             (50.61%)
    11.712791319              2,554      l2_rqsts.demand_data_rd_miss                                            (50.62%)
    11.712791319             14,951      LLC-loads                                                               (21.62%)
    11.712791319             12,373      LLC-load-misses                  #   82.76% of all LL-cache accesses    (31.49%)
    11.712791319         41,548,476      dTLB-loads                                                              (39.52%)
    11.712791319                324      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    11.712791319                323      iTLB-load-misses                                                        (39.52%)
    11.712791319         40,144,440      branch-instructions                                                     (49.40%)
    11.712791319             74,855      branch-load-misses                                                      (59.28%)
    11.712791319         45,669,306      cpu-cycles                                                              (69.17%)
    11.712791319        182,630,776      instructions                     #    4.00  insn per cycle              (78.42%)
    11.722918872         41,127,202      L1-dcache-loads                                                         (50.61%)
    11.722918872             37,078      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.61%)
    11.722918872             10,236      l2_rqsts.demand_data_rd_hit                                             (50.62%)
    11.722918872              1,469      l2_rqsts.demand_data_rd_miss                                            (50.63%)
    11.722918872             12,973      LLC-loads                                                               (39.49%)
    11.722918872             12,006      LLC-load-misses                  #   92.55% of all LL-cache accesses    (39.52%)
    11.722918872         41,354,499      dTLB-loads                                                              (39.51%)
    11.722918872                351      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.50%)
    11.722918872                425      iTLB-load-misses                                                        (39.49%)
    11.722918872         36,930,483      branch-instructions                                                     (49.36%)
    11.722918872             68,565      branch-load-misses                                                      (50.01%)
    11.722918872         44,501,614      cpu-cycles                                                              (50.02%)
    11.722918872        168,926,150      instructions                     #    3.80  insn per cycle              (50.65%)
    11.733033000         44,052,175      L1-dcache-loads                                                         (50.56%)
    11.733033000             36,365      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.57%)
    11.733033000             10,854      l2_rqsts.demand_data_rd_hit                                             (58.73%)
    11.733033000              1,748      l2_rqsts.demand_data_rd_miss                                            (68.62%)
    11.733033000             13,770      LLC-loads                                                               (39.56%)
    11.733033000             12,137      LLC-load-misses                  #   88.14% of all LL-cache accesses    (39.55%)
    11.733033000         43,885,797      dTLB-loads                                                              (39.56%)
    11.733033000                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.40%)
    11.733033000                343      iTLB-load-misses                                                        (21.53%)
    11.733033000         40,855,786      branch-instructions                                                     (21.54%)
    11.733033000             74,526      branch-load-misses                                                      (30.78%)
    11.733033000         45,884,648      cpu-cycles                                                              (40.67%)
    11.733033000        184,769,063      instructions                     #    4.03  insn per cycle              (50.55%)
    11.743169879         42,154,971      L1-dcache-loads                                                         (67.36%)
    11.743169879             37,647      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (77.22%)
    11.743169879             10,629      l2_rqsts.demand_data_rd_hit                                             (78.93%)
    11.743169879              1,733      l2_rqsts.demand_data_rd_miss                                            (78.90%)
    11.743169879             13,455      LLC-loads                                                               (32.66%)
    11.743169879             11,845      LLC-load-misses                  #   88.03% of all LL-cache accesses    (22.81%)
    11.743169879         43,371,286      dTLB-loads                                                              (12.96%)
    11.743169879                347      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.23%)
    11.743169879                327      iTLB-load-misses                                                        (18.01%)
    11.743169879         37,143,699      branch-instructions                                                     (27.86%)
    11.743169879             69,589      branch-load-misses                                                      (37.70%)
    11.743169879         45,134,358      cpu-cycles                                                              (47.57%)
    11.743169879        174,884,098      instructions                     #    3.87  insn per cycle              (57.42%)
    11.753283830         42,637,000      L1-dcache-loads                                                         (79.07%)
    11.753283830             36,908      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (73.41%)
    11.753283830             10,075      l2_rqsts.demand_data_rd_hit                                             (63.56%)
    11.753283830              2,305      l2_rqsts.demand_data_rd_miss                                            (53.70%)
    11.753283830             14,125      LLC-loads                                                               (11.16%)
    11.753283830             12,325      LLC-load-misses                  #   87.26% of all LL-cache accesses    (16.66%)
    11.753283830         43,387,999      dTLB-loads                                                              (26.53%)
    11.753283830                200      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.40%)
    11.753283830                334      iTLB-load-misses                                                        (39.48%)
    11.753283830         40,285,292      branch-instructions                                                     (49.36%)
    11.753283830             74,494      branch-load-misses                                                      (59.23%)
    11.753283830         46,099,016      cpu-cycles                                                              (69.11%)
    11.753283830        179,917,018      instructions                     #    3.90  insn per cycle              (79.00%)
    11.763415912         42,836,123      L1-dcache-loads                                                         (54.87%)
    11.763415912             38,939      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.66%)
    11.763415912             11,040      l2_rqsts.demand_data_rd_hit                                             (50.62%)
    11.763415912              1,586      l2_rqsts.demand_data_rd_miss                                            (50.62%)
    11.763415912             13,464      LLC-loads                                                               (35.15%)
    11.763415912             12,119      LLC-load-misses                  #   90.01% of all LL-cache accesses    (39.50%)
    11.763415912         44,009,740      dTLB-loads                                                              (39.50%)
    11.763415912                240      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
    11.763415912                387      iTLB-load-misses                                                        (39.51%)
    11.763415912         39,104,094      branch-instructions                                                     (49.38%)
    11.763415912             73,124      branch-load-misses                                                      (59.26%)
    11.763415912         45,362,865      cpu-cycles                                                              (64.87%)
    11.763415912        180,067,010      instructions                     #    3.97  insn per cycle              (64.88%)
    11.773540702         43,659,004      L1-dcache-loads                                                         (50.57%)
    11.773540702             35,405      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.58%)
    11.773540702             10,950      l2_rqsts.demand_data_rd_hit                                             (50.59%)
    11.773540702              2,704      l2_rqsts.demand_data_rd_miss                                            (53.73%)
    11.773540702             14,624      LLC-loads                                                               (39.54%)
    11.773540702             12,230      LLC-load-misses                  #   83.63% of all LL-cache accesses    (39.55%)
    11.773540702         40,996,060      dTLB-loads                                                              (39.53%)
    11.773540702                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.52%)
    11.773540702                334      iTLB-load-misses                                                        (36.42%)
    11.773540702         39,039,890      branch-instructions                                                     (36.43%)
    11.773540702             72,107      branch-load-misses                                                      (36.43%)
    11.773540702         44,743,837      cpu-cycles                                                              (40.71%)
    11.773540702        179,767,618      instructions                     #    4.02  insn per cycle              (50.58%)
    11.783661911         42,756,809      L1-dcache-loads                                                         (52.61%)
    11.783661911             37,206      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (62.49%)
    11.783661911             10,558      l2_rqsts.demand_data_rd_hit                                             (72.37%)
    11.783661911              1,701      l2_rqsts.demand_data_rd_miss                                            (79.12%)
    11.783661911             13,374      LLC-loads                                                               (39.48%)
    11.783661911             11,934      LLC-load-misses                  #   89.23% of all LL-cache accesses    (37.53%)
    11.783661911         43,086,111      dTLB-loads                                                              (27.66%)
    11.783661911                247      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.78%)
    11.783661911                496      iTLB-load-misses                                                        (11.09%)
    11.783661911         38,647,531      branch-instructions                                                     (20.97%)
    11.783661911             70,048      branch-load-misses                                                      (30.87%)
    11.783661911         44,758,465      cpu-cycles                                                              (40.75%)
    11.783661911        176,841,283      instructions                     #    3.95  insn per cycle              (50.64%)
    11.793788393         40,029,410      L1-dcache-loads                                                         (78.98%)
    11.793788393             36,412      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.96%)
    11.793788393             10,575      l2_rqsts.demand_data_rd_hit                                             (78.29%)
    11.793788393              2,202      l2_rqsts.demand_data_rd_miss                                            (68.43%)
    11.793788393             12,872      LLC-loads                                                               (19.09%)
    11.793788393             11,942      LLC-load-misses                  #   92.78% of all LL-cache accesses    (11.20%)
    11.793788393         37,803,638      dTLB-loads                                                              (11.82%)
    11.793788393                207      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.66%)
    11.793788393                409      iTLB-load-misses                                                        (31.53%)
    11.793788393         37,464,353      branch-instructions                                                     (41.40%)
    11.793788393             68,964      branch-load-misses                                                      (51.26%)
    11.793788393         44,568,357      cpu-cycles                                                              (61.11%)
    11.793788393        172,216,578      instructions                     #    3.86  insn per cycle              (70.98%)
    11.803870669         41,151,914      L1-dcache-loads                                                         (69.54%)
    11.803870669             39,364      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (59.64%)
    11.803870669             11,765      l2_rqsts.demand_data_rd_hit                                             (50.40%)
    11.803870669              2,468      l2_rqsts.demand_data_rd_miss                                            (50.39%)
    11.803870669             13,185      LLC-loads                                                               (20.48%)
    11.803870669             11,804      LLC-load-misses                  #   89.53% of all LL-cache accesses    (30.40%)
    11.803870669         42,874,715      dTLB-loads                                                              (39.69%)
    11.803870669                254      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.68%)
    11.803870669                382      iTLB-load-misses                                                        (39.70%)
    11.803870669         39,034,126      branch-instructions                                                     (49.61%)
    11.803870669             70,167      branch-load-misses                                                      (59.55%)
    11.803870669         45,500,443      cpu-cycles                                                              (69.46%)
    11.803870669        172,282,435      instructions                     #    3.79  insn per cycle              (79.39%)
    11.814009317         43,317,198      L1-dcache-loads                                                         (50.69%)
    11.814009317             35,950      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.68%)
    11.814009317             10,414      l2_rqsts.demand_data_rd_hit                                             (50.68%)
    11.814009317              2,177      l2_rqsts.demand_data_rd_miss                                            (50.70%)
    11.814009317             13,612      LLC-loads                                                               (39.45%)
    11.814009317             12,147      LLC-load-misses                  #   89.24% of all LL-cache accesses    (39.46%)
    11.814009317         43,085,332      dTLB-loads                                                              (39.46%)
    11.814009317                271      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.44%)
    11.814009317                334      iTLB-load-misses                                                        (39.46%)
    11.814009317         39,997,245      branch-instructions                                                     (49.33%)
    11.814009317             73,227      branch-load-misses                                                      (50.86%)
    11.814009317         45,697,970      cpu-cycles                                                              (50.87%)
    11.814009317        182,957,470      instructions                     #    4.00  insn per cycle              (50.87%)
    11.824104553         42,133,855      L1-dcache-loads                                                         (50.47%)
    11.824104553             38,842      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.48%)
    11.824104553             10,619      l2_rqsts.demand_data_rd_hit                                             (57.94%)
    11.824104553              2,415      l2_rqsts.demand_data_rd_miss                                            (67.85%)
    11.824104553             13,693      LLC-loads                                                               (39.63%)
    11.824104553             11,982      LLC-load-misses                  #   87.50% of all LL-cache accesses    (39.61%)
    11.824104553         41,884,488      dTLB-loads                                                              (39.64%)
    11.824104553                164      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.17%)
    11.824104553                439      iTLB-load-misses                                                        (22.28%)
    11.824104553         38,360,725      branch-instructions                                                     (22.29%)
    11.824104553             71,728      branch-load-misses                                                      (30.66%)
    11.824104553         44,908,742      cpu-cycles                                                              (40.58%)
    11.824104553        177,559,473      instructions                     #    3.95  insn per cycle              (50.50%)
    11.834227279         43,807,676      L1-dcache-loads                                                         (66.75%)
    11.834227279             36,499      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (76.63%)
    11.834227279             10,382      l2_rqsts.demand_data_rd_hit                                             (79.05%)
    11.834227279              1,617      l2_rqsts.demand_data_rd_miss                                            (79.05%)
    11.834227279             13,629      LLC-loads                                                               (33.27%)
    11.834227279             11,627      LLC-load-misses                  #   85.31% of all LL-cache accesses    (23.39%)
    11.834227279         43,951,697      dTLB-loads                                                              (13.53%)
    11.834227279                117      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.09%)
    11.834227279                370      iTLB-load-misses                                                        (17.29%)
    11.834227279         39,845,234      branch-instructions                                                     (27.16%)
    11.834227279             73,701      branch-load-misses                                                      (37.03%)
    11.834227279         45,746,902      cpu-cycles                                                              (46.91%)
    11.834227279        183,996,997      instructions                     #    4.02  insn per cycle              (56.79%)
    11.844351075         40,106,578      L1-dcache-loads                                                         (78.98%)
    11.844351075             35,838      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (73.99%)
    11.844351075             10,746      l2_rqsts.demand_data_rd_hit                                             (64.11%)
    11.844351075              2,064      l2_rqsts.demand_data_rd_miss                                            (54.26%)
    11.844351075             12,527      LLC-loads                                                               (11.17%)
    11.844351075             11,009      LLC-load-misses                  #   87.88% of all LL-cache accesses    (16.11%)
    11.844351075         40,183,579      dTLB-loads                                                              (25.96%)
    11.844351075                150      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.84%)
    11.844351075                362      iTLB-load-misses                                                        (39.49%)
    11.844351075         35,262,838      branch-instructions                                                     (49.38%)
    11.844351075             65,488      branch-load-misses                                                      (59.23%)
    11.844351075         42,707,720      cpu-cycles                                                              (69.10%)
    11.844351075        165,377,078      instructions                     #    3.87  insn per cycle              (78.97%)
#           time             counts unit events
    11.854476983         37,994,710      L1-dcache-loads                                                         (55.54%)
    11.854476983             38,283      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.69%)
    11.854476983             11,106      l2_rqsts.demand_data_rd_hit                                             (50.69%)
    11.854476983              2,663      l2_rqsts.demand_data_rd_miss                                            (50.69%)
    11.854476983             13,356      LLC-loads                                                               (34.57%)
    11.854476983             11,620      LLC-load-misses                  #   87.00% of all LL-cache accesses    (39.43%)
    11.854476983         39,765,109      dTLB-loads                                                              (39.42%)
    11.854476983                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
    11.854476983                322      iTLB-load-misses                                                        (39.42%)
    11.854476983         35,894,807      branch-instructions                                                     (49.28%)
    11.854476983             65,795      branch-load-misses                                                      (59.15%)
    11.854476983         42,003,400      cpu-cycles                                                              (65.49%)
    11.854476983        159,767,229      instructions                     #    3.80  insn per cycle              (65.50%)
    11.864688456         41,138,908      L1-dcache-loads                                                         (50.99%)
    11.864688456             37,152      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.98%)
    11.864688456              9,733      l2_rqsts.demand_data_rd_hit                                             (50.96%)
    11.864688456              1,655      l2_rqsts.demand_data_rd_miss                                            (52.61%)
    11.864688456             12,795      LLC-loads                                                               (39.23%)
    11.864688456             11,805      LLC-load-misses                  #   92.26% of all LL-cache accesses    (39.23%)
    11.864688456         43,994,871      dTLB-loads                                                              (39.24%)
    11.864688456                145      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.26%)
    11.864688456                438      iTLB-load-misses                                                        (37.63%)
    11.864688456         38,119,179      branch-instructions                                                     (37.64%)
    11.864688456             70,231      branch-load-misses                                                      (37.65%)
    11.864688456         45,062,242      cpu-cycles                                                              (41.18%)
    11.864688456        173,761,398      instructions                     #    3.86  insn per cycle              (50.96%)
    11.874834663         39,018,017      L1-dcache-loads                                                         (50.99%)
    11.874834663             35,787      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (60.83%)
    11.874834663             10,206      l2_rqsts.demand_data_rd_hit                                             (70.68%)
    11.874834663              1,972      l2_rqsts.demand_data_rd_miss                                            (78.89%)
    11.874834663             13,096      LLC-loads                                                               (39.42%)
    11.874834663             12,014      LLC-load-misses                  #   91.74% of all LL-cache accesses    (39.19%)
    11.874834663         43,259,145      dTLB-loads                                                              (29.35%)
    11.874834663                117      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.50%)
    11.874834663                363      iTLB-load-misses                                                        (11.28%)
    11.874834663         40,433,724      branch-instructions                                                     (21.13%)
    11.874834663             74,462      branch-load-misses                                                      (30.99%)
    11.874834663         45,122,175      cpu-cycles                                                              (40.85%)
    11.874834663        176,640,153      instructions                     #    3.91  insn per cycle              (50.74%)
    11.884901443         43,843,728      L1-dcache-loads                                                         (79.47%)
    11.884901443             34,934      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (79.47%)
    11.884901443             10,050      l2_rqsts.demand_data_rd_hit                                             (79.47%)
    11.884901443              1,010      l2_rqsts.demand_data_rd_miss                                            (69.95%)
    11.884901443             12,206      LLC-loads                                                               (20.29%)
    11.884901443             11,701      LLC-load-misses                  #   95.86% of all LL-cache accesses    (10.61%)
    11.884901443         42,826,406      dTLB-loads                                                              (10.60%)
    11.884901443                 99      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.08%)
    11.884901443                339      iTLB-load-misses                                                        (30.00%)
    11.884901443         39,766,067      branch-instructions                                                     (39.93%)
    11.884901443             74,207      branch-load-misses                                                      (49.86%)
    11.884901443         45,530,189      cpu-cycles                                                              (59.79%)
    11.884901443        183,601,880      instructions                     #    4.03  insn per cycle              (69.72%)
    11.894999381         44,245,550      L1-dcache-loads                                                         (70.67%)
    11.894999381             34,569      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (60.79%)
    11.894999381             10,410      l2_rqsts.demand_data_rd_hit                                             (50.90%)
    11.894999381              1,051      l2_rqsts.demand_data_rd_miss                                            (50.49%)
    11.894999381             12,780      LLC-loads                                                               (19.38%)
    11.894999381             11,769      LLC-load-misses                  #   92.09% of all LL-cache accesses    (29.29%)
    11.894999381         41,703,542      dTLB-loads                                                              (39.17%)
    11.894999381                222      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.61%)
    11.894999381                398      iTLB-load-misses                                                        (39.61%)
    11.894999381         38,736,439      branch-instructions                                                     (49.51%)
    11.894999381             72,357      branch-load-misses                                                      (59.41%)
    11.894999381         45,224,260      cpu-cycles                                                              (69.32%)
    11.894999381        181,291,363      instructions                     #    4.01  insn per cycle              (79.22%)
    11.905092740         40,043,024      L1-dcache-loads                                                         (50.47%)
    11.905092740             38,209      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.37%)
    11.905092740             10,684      l2_rqsts.demand_data_rd_hit                                             (50.45%)
    11.905092740              1,062      l2_rqsts.demand_data_rd_miss                                            (50.45%)
    11.905092740             12,781      LLC-loads                                                               (39.63%)
    11.905092740             11,840      LLC-load-misses                  #   92.64% of all LL-cache accesses    (39.63%)
    11.905092740         42,630,988      dTLB-loads                                                              (39.72%)
    11.905092740                158      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.64%)
    11.905092740                438      iTLB-load-misses                                                        (39.65%)
    11.905092740         36,914,871      branch-instructions                                                     (49.54%)
    11.905092740             68,432      branch-load-misses                                                      (51.90%)
    11.905092740         44,486,444      cpu-cycles                                                              (51.91%)
    11.905092740        168,612,239      instructions                     #    3.79  insn per cycle              (51.91%)
    11.915207325         44,055,945      L1-dcache-loads                                                         (50.60%)
    11.915207325             35,140      L1-dcache-load-misses            #    0.08% of all L1-dcache accesses   (50.60%)
    11.915207325             10,459      l2_rqsts.demand_data_rd_hit                                             (56.96%)
    11.915207325              1,608      l2_rqsts.demand_data_rd_miss                                            (66.85%)
    11.915207325             13,170      LLC-loads                                                               (39.53%)
    11.915207325             11,687      LLC-load-misses                  #   88.74% of all LL-cache accesses    (39.53%)
    11.915207325         42,193,799      dTLB-loads                                                              (39.52%)
    11.915207325                 75      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.17%)
    11.915207325                356      iTLB-load-misses                                                        (23.31%)
    11.915207325         39,186,258      branch-instructions                                                     (23.32%)
    11.915207325             72,984      branch-load-misses                                                      (30.86%)
    11.915207325         45,835,479      cpu-cycles                                                              (40.73%)
    11.915207325        183,373,779      instructions                     #    4.00  insn per cycle              (50.60%)
    11.925342924         40,136,811      L1-dcache-loads                                                         (65.69%)
    11.925342924             38,028      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (75.46%)
    11.925342924             10,555      l2_rqsts.demand_data_rd_hit                                             (78.96%)
    11.925342924              2,755      l2_rqsts.demand_data_rd_miss                                            (78.96%)
    11.925342924             12,265      LLC-loads                                                               (34.35%)
    11.925342924             11,161      LLC-load-misses                  #   91.00% of all LL-cache accesses    (24.58%)
    11.925342924         41,978,804      dTLB-loads                                                              (14.72%)
    11.925342924                187      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.21%)
    11.925342924                389      iTLB-load-misses                                                        (16.19%)
    11.925342924         40,066,536      branch-instructions                                                     (26.04%)
    11.925342924             70,791      branch-load-misses                                                      (35.92%)
    11.925342924         45,178,026      cpu-cycles                                                              (45.78%)
    11.925342924        170,733,618      instructions                     #    3.78  insn per cycle              (55.64%)
    11.935466050         42,303,333      L1-dcache-loads                                                         (79.06%)
    11.935466050             38,260      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (75.15%)
    11.935466050             11,240      l2_rqsts.demand_data_rd_hit                                             (65.29%)
    11.935466050              2,340      l2_rqsts.demand_data_rd_miss                                            (55.41%)
    11.935466050             16,052      LLC-loads                                                               (11.06%)
    11.935466050             11,810      LLC-load-misses                  #   73.57% of all LL-cache accesses    (14.91%)
    11.935466050         40,632,654      dTLB-loads                                                              (24.79%)
    11.935466050                337      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.66%)
    11.935466050                369      iTLB-load-misses                                                        (39.54%)
    11.935466050         37,883,087      branch-instructions                                                     (49.42%)
    11.935466050             70,501      branch-load-misses                                                      (59.30%)
    11.935466050         44,821,147      cpu-cycles                                                              (69.19%)
    11.935466050        177,656,373      instructions                     #    3.96  insn per cycle              (79.07%)
    11.945595326         42,609,147      L1-dcache-loads                                                         (56.61%)
    11.945595326             36,301      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.67%)
    11.945595326             10,176      l2_rqsts.demand_data_rd_hit                                             (50.65%)
    11.945595326              2,444      l2_rqsts.demand_data_rd_miss                                            (50.65%)
    11.945595326             14,279      LLC-loads                                                               (33.47%)
    11.945595326             12,068      LLC-load-misses                  #   84.52% of all LL-cache accesses    (39.47%)
    11.945595326         42,844,978      dTLB-loads                                                              (39.48%)
    11.945595326                 73      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.48%)
    11.945595326                344      iTLB-load-misses                                                        (39.48%)
    11.945595326         39,059,988      branch-instructions                                                     (49.37%)
    11.945595326             73,055      branch-load-misses                                                      (59.23%)
    11.945595326         45,205,610      cpu-cycles                                                              (66.56%)
    11.945595326        178,944,080      instructions                     #    3.96  insn per cycle              (66.56%)
    11.955703373         42,285,613      L1-dcache-loads                                                         (50.56%)
    11.955703373             36,663      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.59%)
    11.955703373             10,559      l2_rqsts.demand_data_rd_hit                                             (50.60%)
    11.955703373              1,444      l2_rqsts.demand_data_rd_miss                                            (51.98%)
    11.955703373             13,456      LLC-loads                                                               (39.54%)
    11.955703373             11,359      LLC-load-misses                  #   84.42% of all LL-cache accesses    (39.53%)
    11.955703373         40,093,643      dTLB-loads                                                              (39.53%)
    11.955703373                260      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.53%)
    11.955703373                343      iTLB-load-misses                                                        (38.14%)
    11.955703373         38,494,765      branch-instructions                                                     (38.15%)
    11.955703373             70,790      branch-load-misses                                                      (38.15%)
    11.955703373         44,375,317      cpu-cycles                                                              (40.71%)
    11.955703373        177,024,731      instructions                     #    3.99  insn per cycle              (50.59%)
    11.965839162         43,481,589      L1-dcache-loads                                                         (50.86%)
    11.965839162             37,256      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (60.69%)
    11.965839162             10,832      l2_rqsts.demand_data_rd_hit                                             (70.57%)
    11.965839162              1,641      l2_rqsts.demand_data_rd_miss                                            (79.06%)
    11.965839162             13,494      LLC-loads                                                               (39.53%)
    11.965839162             12,084      LLC-load-misses                  #   89.55% of all LL-cache accesses    (39.33%)
    11.965839162         43,669,920      dTLB-loads                                                              (29.46%)
    11.965839162                148      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.58%)
    11.965839162                351      iTLB-load-misses                                                        (11.08%)
    11.965839162         40,494,672      branch-instructions                                                     (20.96%)
    11.965839162             74,392      branch-load-misses                                                      (30.84%)
    11.965839162         45,648,470      cpu-cycles                                                              (40.72%)
    11.965839162        181,844,475      instructions                     #    3.98  insn per cycle              (50.62%)
    11.975967115         40,223,145      L1-dcache-loads                                                         (78.97%)
    11.975967115             37,823      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (78.97%)
    11.975967115             11,028      l2_rqsts.demand_data_rd_hit                                             (78.96%)
    11.975967115              2,401      l2_rqsts.demand_data_rd_miss                                            (70.17%)
    11.975967115             13,451      LLC-loads                                                               (20.85%)
    11.975967115             11,277      LLC-load-misses                  #   83.84% of all LL-cache accesses    (11.19%)
    11.975967115         41,409,192      dTLB-loads                                                              (11.19%)
    11.975967115                100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.92%)
    11.975967115                480      iTLB-load-misses                                                        (29.78%)
    11.975967115         36,662,852      branch-instructions                                                     (39.63%)
    11.975967115             67,180      branch-load-misses                                                      (49.51%)
    11.975967115         43,819,766      cpu-cycles                                                              (59.36%)
    11.975967115        167,863,877      instructions                     #    3.83  insn per cycle              (69.22%)
    11.986090542         41,826,200      L1-dcache-loads                                                         (71.43%)
    11.986090542             38,731      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (61.56%)
    11.986090542             11,292      l2_rqsts.demand_data_rd_hit                                             (51.76%)
    11.986090542              2,786      l2_rqsts.demand_data_rd_miss                                            (50.68%)
    11.986090542             12,802      LLC-loads                                                               (18.61%)
    11.986090542             11,612      LLC-load-misses                  #   90.70% of all LL-cache accesses    (28.47%)
    11.986090542         43,114,844      dTLB-loads                                                              (38.33%)
    11.986090542                108      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.47%)
    11.986090542                354      iTLB-load-misses                                                        (39.47%)
    11.986090542         40,125,009      branch-instructions                                                     (49.35%)
    11.986090542             73,541      branch-load-misses                                                      (59.23%)
    11.986090542         45,941,402      cpu-cycles                                                              (69.11%)
    11.986090542        178,282,294      instructions                     #    3.88  insn per cycle              (78.97%)
    11.996252760         42,600,557      L1-dcache-loads                                                         (50.84%)
    11.996252760             40,472      L1-dcache-load-misses            #    0.10% of all L1-dcache accesses   (50.88%)
    11.996252760             14,127      l2_rqsts.demand_data_rd_hit                                             (50.81%)
    11.996252760              2,596      l2_rqsts.demand_data_rd_miss                                            (50.79%)
    11.996252760             12,820      LLC-loads                                                               (39.36%)
    11.996252760             11,411      LLC-load-misses                  #   89.01% of all LL-cache accesses    (39.35%)
    11.996252760         41,596,583      dTLB-loads                                                              (39.35%)
    11.996252760                182      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.36%)
    11.996252760                370      iTLB-load-misses                                                        (39.37%)
    11.996252760         38,511,283      branch-instructions                                                     (49.21%)
    11.996252760             71,107      branch-load-misses                                                      (53.26%)
    11.996252760         44,742,274      cpu-cycles                                                              (53.27%)
    11.996252760        176,765,523      instructions                     #    3.95  insn per cycle              (53.28%)
    12.006402180         42,455,024      L1-dcache-loads                                                         (50.73%)
    12.006402180             38,201      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (50.72%)
    12.006402180             11,434      l2_rqsts.demand_data_rd_hit                                             (55.17%)
    12.006402180              2,841      l2_rqsts.demand_data_rd_miss                                            (65.00%)
    12.006402180             14,015      LLC-loads                                                               (39.43%)
    12.006402180             11,401      LLC-load-misses                  #   81.35% of all LL-cache accesses    (39.43%)
    12.006402180         40,692,879      dTLB-loads                                                              (39.40%)
    12.006402180                228      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.02%)
    12.006402180                353      iTLB-load-misses                                                        (25.18%)
    12.006402180         39,272,693      branch-instructions                                                     (25.19%)
    12.006402180             71,089      branch-load-misses                                                      (31.00%)
    12.006402180         45,446,421      cpu-cycles                                                              (40.85%)
    12.006402180        180,177,002      instructions                     #    3.96  insn per cycle              (50.70%)
    12.016536888         43,124,508      L1-dcache-loads                                                         (63.71%)
    12.016536888             37,384      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (73.58%)
    12.016536888             10,729      l2_rqsts.demand_data_rd_hit                                             (79.02%)
    12.016536888              1,714      l2_rqsts.demand_data_rd_miss                                            (79.02%)
    12.016536888             14,388      LLC-loads                                                               (36.32%)
    12.016536888             12,259      LLC-load-misses                  #   85.20% of all LL-cache accesses    (26.45%)
    12.016536888         40,756,111      dTLB-loads                                                              (16.58%)
    12.016536888                143      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.11%)
    12.016536888                532      iTLB-load-misses                                                        (14.27%)
    12.016536888         38,263,914      branch-instructions                                                     (24.12%)
    12.016536888             71,601      branch-load-misses                                                      (33.99%)
    12.016536888         45,194,060      cpu-cycles                                                              (43.86%)
    12.016536888        180,427,274      instructions                     #    3.99  insn per cycle              (53.74%)
    12.026651914         18,565,068      L1-dcache-loads                                                         (78.99%)
    12.026651914            596,557      L1-dcache-load-misses            #    3.21% of all L1-dcache accesses   (77.04%)
    12.026651914             15,495      l2_rqsts.demand_data_rd_hit                                             (67.19%)
    12.026651914             10,166      l2_rqsts.demand_data_rd_miss                                            (57.32%)
    12.026651914             25,490      LLC-loads                                                               (11.21%)
    12.026651914              2,829      LLC-load-misses                  #   11.10% of all LL-cache accesses    (13.04%)
    12.026651914         21,315,908      dTLB-loads                                                              (22.91%)
    12.026651914                253      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.76%)
    12.026651914              4,339      iTLB-load-misses                                                        (39.47%)
    12.026651914         16,697,331      branch-instructions                                                     (49.33%)
    12.026651914              4,065      branch-load-misses                                                      (59.19%)
    12.026651914         44,107,742      cpu-cycles                                                              (69.07%)
    12.026651914         85,159,330      instructions                     #    1.93  insn per cycle              (78.92%)
    12.036802568         19,169,286      L1-dcache-loads                                                         (58.63%)
    12.036802568            554,083      L1-dcache-load-misses            #    2.89% of all L1-dcache accesses   (50.70%)
    12.036802568             23,320      l2_rqsts.demand_data_rd_hit                                             (50.72%)
    12.036802568             23,914      l2_rqsts.demand_data_rd_miss                                            (50.71%)
    12.036802568              9,081      LLC-loads                                                               (31.42%)
    12.036802568              7,436      LLC-load-misses                  #   81.89% of all LL-cache accesses    (39.43%)
    12.036802568         18,145,475      dTLB-loads                                                              (39.44%)
    12.036802568                251      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
    12.036802568                674      iTLB-load-misses                                                        (39.43%)
    12.036802568         16,626,138      branch-instructions                                                     (49.28%)
    12.036802568              5,940      branch-load-misses                                                      (59.14%)
    12.036802568         45,123,980      cpu-cycles                                                              (68.63%)
    12.036802568         84,074,842      instructions                     #    1.86  insn per cycle              (68.63%)
    12.047009752          7,703,263      L1-dcache-loads                                                         (30.69%)
    12.047009752            236,849      L1-dcache-load-misses            #    3.07% of all L1-dcache accesses   (45.60%)
    12.047009752             18,090      l2_rqsts.demand_data_rd_hit                                             (60.41%)
    12.047009752             25,443      l2_rqsts.demand_data_rd_miss                                            (75.30%)
    12.047009752             18,881      LLC-loads                                                               (59.64%)
    12.047009752              7,304      LLC-load-misses                  #   38.68% of all LL-cache accesses    (54.45%)
    12.047009752         10,621,292      dTLB-loads                                                              (39.63%)
    12.047009752              2,314      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (24.72%)
    12.047009752              5,330      iTLB-load-misses                                                        (9.77%)
    12.047009752          4,945,339      branch-instructions                                                     (9.78%)
    12.047009752            179,131      branch-load-misses                                                      (9.78%)
    12.047009752         26,222,717      cpu-cycles                                                              (10.56%)
    12.047009752         32,788,865      instructions                     #    1.25  insn per cycle              (25.30%)
    12.057878659        135,812,950      L1-dcache-loads                                                         (80.01%)
    12.057878659             71,732      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (78.14%)
    12.057878659             45,449      l2_rqsts.demand_data_rd_hit                                             (75.49%)
    12.057878659             15,611      l2_rqsts.demand_data_rd_miss                                            (64.70%)
    12.057878659             15,486      LLC-loads                                                               (17.80%)
    12.057878659             24,383      LLC-load-misses                  #  157.45% of all LL-cache accesses    (11.02%)
    12.057878659        127,904,035      dTLB-loads                                                              (13.70%)
    12.057878659              7,799      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (24.24%)
    12.057878659              5,216      iTLB-load-misses                                                        (35.21%)
    12.057878659        145,894,173      branch-instructions                                                     (45.29%)
    12.057878659            166,771      branch-load-misses                                                      (54.52%)
    12.057878659        454,150,921      cpu-cycles                                                              (64.57%)
    12.057878659        768,778,741      instructions                     #    1.69  insn per cycle              (73.40%)
    12.068065370        132,729,431      L1-dcache-loads                                                         (66.94%)
    12.068065370             71,691      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (58.87%)
    12.068065370             43,226      l2_rqsts.demand_data_rd_hit                                             (51.42%)
    12.068065370             12,640      l2_rqsts.demand_data_rd_miss                                            (53.42%)
    12.068065370             16,057      LLC-loads                                                               (23.30%)
    12.068065370              5,459      LLC-load-misses                  #   34.00% of all LL-cache accesses    (31.91%)
    12.068065370        133,341,041      dTLB-loads                                                              (39.42%)
    12.068065370              1,525      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.82%)
    12.068065370              1,381      iTLB-load-misses                                                        (36.49%)
    12.068065370        145,059,371      branch-instructions                                                     (46.63%)
    12.068065370            199,404      branch-load-misses                                                      (56.90%)
    12.068065370        443,170,889      cpu-cycles                                                              (66.34%)
    12.068065370        757,017,812      instructions                     #    1.71  insn per cycle              (74.56%)
    12.078282204        136,175,432      L1-dcache-loads                                                         (50.47%)
    12.078282204             64,560      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (49.99%)
    12.078282204             44,419      l2_rqsts.demand_data_rd_hit                                             (49.72%)
    12.078282204             14,088      l2_rqsts.demand_data_rd_miss                                            (49.74%)
    12.078282204             15,638      LLC-loads                                                               (38.85%)
    12.078282204              4,891      LLC-load-misses                  #   31.28% of all LL-cache accesses    (39.62%)
    12.078282204        136,754,662      dTLB-loads                                                              (40.32%)
    12.078282204              2,471      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (40.86%)
    12.078282204                576      iTLB-load-misses                                                        (40.43%)
    12.078282204        148,818,656      branch-instructions                                                     (47.26%)
    12.078282204            209,800      branch-load-misses                                                      (49.81%)
    12.078282204        459,141,063      cpu-cycles                                                              (50.53%)
    12.078282204        776,917,480      instructions                     #    1.69  insn per cycle              (53.48%)
    12.088475970        135,799,075      L1-dcache-loads                                                         (54.21%)
    12.088475970             66,484      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (57.29%)
    12.088475970             44,762      l2_rqsts.demand_data_rd_hit                                             (62.39%)
    12.088475970              9,890      l2_rqsts.demand_data_rd_miss                                            (69.97%)
    12.088475970             10,117      LLC-loads                                                               (37.49%)
    12.088475970              3,955      LLC-load-misses                  #   39.09% of all LL-cache accesses    (35.87%)
    12.088475970        135,909,666      dTLB-loads                                                              (33.31%)
    12.088475970              3,613      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.73%)
    12.088475970                952      iTLB-load-misses                                                        (21.20%)
    12.088475970        147,442,149      branch-instructions                                                     (25.10%)
    12.088475970            213,381      branch-load-misses                                                      (32.81%)
    12.088475970        457,550,637      cpu-cycles                                                              (42.57%)
    12.088475970        774,408,355      instructions                     #    1.69  insn per cycle              (52.57%)
    12.098666955        135,893,739      L1-dcache-loads                                                         (66.61%)
    12.098666955             67,250      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (72.72%)
    12.098666955             43,884      l2_rqsts.demand_data_rd_hit                                             (75.30%)
    12.098666955              8,533      l2_rqsts.demand_data_rd_miss                                            (74.54%)
    12.098666955             10,307      LLC-loads                                                               (31.53%)
    12.098666955              2,695      LLC-load-misses                  #   26.15% of all LL-cache accesses    (24.01%)
    12.098666955        136,146,795      dTLB-loads                                                              (18.63%)
    12.098666955              4,135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.88%)
    12.098666955                907      iTLB-load-misses                                                        (19.94%)
    12.098666955        148,776,110      branch-instructions                                                     (28.95%)
    12.098666955            199,608      branch-load-misses                                                      (38.27%)
    12.098666955        458,072,921      cpu-cycles                                                              (48.19%)
    12.098666955        773,238,747      instructions                     #    1.69  insn per cycle              (58.15%)
    12.109871220        160,463,340      L1-dcache-loads                                                         (69.54%)
    12.109871220             79,661      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (68.20%)
    12.109871220             56,703      l2_rqsts.demand_data_rd_hit                                             (65.25%)
    12.109871220              9,207      l2_rqsts.demand_data_rd_miss                                            (59.97%)
    12.109871220             10,740      LLC-loads                                                               (21.37%)
    12.109871220              3,208      LLC-load-misses                  #   29.87% of all LL-cache accesses    (23.47%)
    12.109871220        161,750,888      dTLB-loads                                                              (25.95%)
    12.109871220              3,964      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.23%)
    12.109871220                840      iTLB-load-misses                                                        (34.87%)
    12.109871220        176,057,563      branch-instructions                                                     (43.82%)
    12.109871220            261,187      branch-load-misses                                                      (52.93%)
    12.109871220        548,242,049      cpu-cycles                                                              (61.93%)
    12.109871220        916,482,287      instructions                     #    1.67  insn per cycle              (71.01%)
#           time             counts unit events
    12.120019945        147,124,782      L1-dcache-loads                                                         (63.93%)
    12.120019945             67,208      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (57.30%)
    12.120019945             51,562      l2_rqsts.demand_data_rd_hit                                             (53.18%)
    12.120019945              6,422      l2_rqsts.demand_data_rd_miss                                            (52.27%)
    12.120019945              9,196      LLC-loads                                                               (26.87%)
    12.120019945              1,553      LLC-load-misses                  #   16.89% of all LL-cache accesses    (32.63%)
    12.120019945        147,452,481      dTLB-loads                                                              (36.84%)
    12.120019945              3,091      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.81%)
    12.120019945                471      iTLB-load-misses                                                        (38.82%)
    12.120019945        161,020,708      branch-instructions                                                     (48.76%)
    12.120019945            242,973      branch-load-misses                                                      (57.77%)
    12.120019945        502,087,862      cpu-cycles                                                              (64.75%)
    12.120019945        838,462,707      instructions                     #    1.67  insn per cycle              (70.05%)
    12.130177528        146,721,465      L1-dcache-loads                                                         (52.58%)
    12.130177528             69,855      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (52.17%)
    12.130177528             50,657      l2_rqsts.demand_data_rd_hit                                             (52.85%)
    12.130177528              8,163      l2_rqsts.demand_data_rd_miss                                            (55.12%)
    12.130177528              8,308      LLC-loads                                                               (37.52%)
    12.130177528              1,771      LLC-load-misses                  #   21.32% of all LL-cache accesses    (38.45%)
    12.130177528        146,728,875      dTLB-loads                                                              (38.74%)
    12.130177528              4,024      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.69%)
    12.130177528                677      iTLB-load-misses                                                        (34.96%)
    12.130177528        160,287,288      branch-instructions                                                     (40.54%)
    12.130177528            244,037      branch-load-misses                                                      (44.19%)
    12.130177528        502,102,407      cpu-cycles                                                              (48.03%)
    12.130177528        836,455,101      instructions                     #    1.67  insn per cycle              (54.06%)
    12.140344768        147,134,497      L1-dcache-loads                                                         (55.64%)
    12.140344768             66,216      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (59.30%)
    12.140344768             49,993      l2_rqsts.demand_data_rd_hit                                             (64.58%)
    12.140344768              5,952      l2_rqsts.demand_data_rd_miss                                            (70.29%)
    12.140344768              6,673      LLC-loads                                                               (37.40%)
    12.140344768              1,327      LLC-load-misses                  #   19.89% of all LL-cache accesses    (34.49%)
    12.140344768        146,807,485      dTLB-loads                                                              (31.23%)
    12.140344768              3,100      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.00%)
    12.140344768                767      iTLB-load-misses                                                        (21.50%)
    12.140344768        160,548,524      branch-instructions                                                     (26.73%)
    12.140344768            239,633      branch-load-misses                                                      (34.73%)
    12.140344768        501,594,046      cpu-cycles                                                              (43.81%)
    12.140344768        838,041,441      instructions                     #    1.67  insn per cycle              (52.93%)
    12.150521503        133,370,495      L1-dcache-loads                                                         (69.68%)
    12.150521503            683,338      L1-dcache-load-misses            #    0.51% of all L1-dcache accesses   (73.00%)
    12.150521503             62,404      l2_rqsts.demand_data_rd_hit                                             (72.06%)
    12.150521503            322,877      l2_rqsts.demand_data_rd_miss                                            (69.53%)
    12.150521503            655,665      LLC-loads                                                               (26.76%)
    12.150521503             62,135      LLC-load-misses                  #    9.48% of all LL-cache accesses    (22.16%)
    12.150521503        101,346,689      dTLB-loads                                                              (20.48%)
    12.150521503            130,851      dTLB-load-misses                 #    0.13% of all dTLB cache accesses  (21.41%)
    12.150521503                683      iTLB-load-misses                                                        (25.02%)
    12.150521503        158,293,590      branch-instructions                                                     (34.06%)
    12.150521503            240,732      branch-load-misses                                                      (43.33%)
    12.150521503        504,726,467      cpu-cycles                                                              (53.14%)
    12.150521503        773,954,076      instructions                     #    1.53  insn per cycle              (63.35%)
    12.160738872        146,252,650      L1-dcache-loads                                                         (71.19%)
    12.160738872            134,482      L1-dcache-load-misses            #    0.09% of all L1-dcache accesses   (66.80%)
    12.160738872             50,375      l2_rqsts.demand_data_rd_hit                                             (61.47%)
    12.160738872             37,836      l2_rqsts.demand_data_rd_miss                                            (56.29%)
    12.160738872            146,386      LLC-loads                                                               (20.09%)
    12.160738872             15,544      LLC-load-misses                  #   10.62% of all LL-cache accesses    (23.96%)
    12.160738872        134,671,468      dTLB-loads                                                              (29.04%)
    12.160738872             34,576      dTLB-load-misses                 #    0.03% of all dTLB cache accesses  (33.76%)
    12.160738872              1,516      iTLB-load-misses                                                        (36.93%)
    12.160738872        156,904,302      branch-instructions                                                     (47.60%)
    12.160738872            232,498      branch-load-misses                                                      (58.19%)
    12.160738872        500,852,213      cpu-cycles                                                              (67.14%)
    12.160738872        819,798,243      instructions                     #    1.64  insn per cycle              (73.61%)
    12.170884643        146,362,436      L1-dcache-loads                                                         (54.77%)
    12.170884643             71,207      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (52.42%)
    12.170884643             52,473      l2_rqsts.demand_data_rd_hit                                             (51.95%)
    12.170884643              5,697      l2_rqsts.demand_data_rd_miss                                            (52.83%)
    12.170884643              6,855      LLC-loads                                                               (35.24%)
    12.170884643              1,436      LLC-load-misses                  #   20.95% of all LL-cache accesses    (37.67%)
    12.170884643        146,570,329      dTLB-loads                                                              (38.12%)
    12.170884643              4,120      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (38.91%)
    12.170884643                746      iTLB-load-misses                                                        (38.06%)
    12.170884643        159,928,137      branch-instructions                                                     (44.83%)
    12.170884643            238,049      branch-load-misses                                                      (51.54%)
    12.170884643        500,881,201      cpu-cycles                                                              (56.14%)
    12.170884643        834,305,177      instructions                     #    1.67  insn per cycle              (60.45%)
    12.181050601        147,344,543      L1-dcache-loads                                                         (53.01%)
    12.181050601             72,723      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (55.15%)
    12.181050601             53,196      l2_rqsts.demand_data_rd_hit                                             (58.36%)
    12.181050601              8,638      l2_rqsts.demand_data_rd_miss                                            (62.62%)
    12.181050601              7,840      LLC-loads                                                               (38.57%)
    12.181050601              2,044      LLC-load-misses                  #   26.07% of all LL-cache accesses    (37.91%)
    12.181050601        147,312,237      dTLB-loads                                                              (35.06%)
    12.181050601              3,320      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.83%)
    12.181050601                663      iTLB-load-misses                                                        (27.75%)
    12.181050601        161,099,396      branch-instructions                                                     (32.05%)
    12.181050601            240,001      branch-load-misses                                                      (36.23%)
    12.181050601        501,798,943      cpu-cycles                                                              (43.43%)
    12.181050601        842,085,298      instructions                     #    1.68  insn per cycle              (52.52%)
    12.191247951        148,822,825      L1-dcache-loads                                                         (61.77%)
    12.191247951             70,611      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (66.37%)
    12.191247951             54,529      l2_rqsts.demand_data_rd_hit                                             (70.78%)
    12.191247951              5,954      l2_rqsts.demand_data_rd_miss                                            (71.27%)
    12.191247951              6,178      LLC-loads                                                               (32.24%)
    12.191247951                907      LLC-load-misses                  #   14.68% of all LL-cache accesses    (28.99%)
    12.191247951        148,815,968      dTLB-loads                                                              (25.21%)
    12.191247951                981      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.12%)
    12.191247951                866      iTLB-load-misses                                                        (21.58%)
    12.191247951        162,529,669      branch-instructions                                                     (30.30%)
    12.191247951            258,982      branch-load-misses                                                      (39.20%)
    12.191247951        506,750,784      cpu-cycles                                                              (48.22%)
    12.191247951        846,651,061      instructions                     #    1.67  insn per cycle              (57.74%)
    12.202613647        165,450,451      L1-dcache-loads                                                         (67.66%)
    12.202613647             78,889      L1-dcache-load-misses            #    0.05% of all L1-dcache accesses   (67.45%)
    12.202613647             60,629      l2_rqsts.demand_data_rd_hit                                             (65.47%)
    12.202613647              9,188      l2_rqsts.demand_data_rd_miss                                            (64.35%)
    12.202613647             11,909      LLC-loads                                                               (26.89%)
    12.202613647              1,929      LLC-load-misses                  #   16.20% of all LL-cache accesses    (24.62%)
    12.202613647        165,211,123      dTLB-loads                                                              (25.78%)
    12.202613647              2,284      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.44%)
    12.202613647                626      iTLB-load-misses                                                        (30.17%)
    12.202613647        180,814,538      branch-instructions                                                     (38.65%)
    12.202613647            277,560      branch-load-misses                                                      (47.52%)
    12.202613647        561,225,519      cpu-cycles                                                              (56.38%)
    12.202613647        941,516,824      instructions                     #    1.68  insn per cycle              (65.09%)
    12.212724178        148,268,862      L1-dcache-loads                                                         (68.22%)
    12.212724178             60,516      L1-dcache-load-misses            #    0.04% of all L1-dcache accesses   (64.23%)
    12.212724178             51,232      l2_rqsts.demand_data_rd_hit                                             (59.31%)
    12.212724178              2,987      l2_rqsts.demand_data_rd_miss                                            (54.90%)
    12.212724178              5,735      LLC-loads                                                               (22.61%)
    12.212724178              1,513      LLC-load-misses                  #   26.38% of all LL-cache accesses    (26.62%)
    12.212724178        148,047,074      dTLB-loads                                                              (31.35%)
    12.212724178              1,838      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (35.20%)
    12.212724178                643      iTLB-load-misses                                                        (37.28%)
    12.212724178        161,899,763      branch-instructions                                                     (47.11%)
    12.212724178            273,494      branch-load-misses                                                      (56.12%)
    12.212724178        504,161,589      cpu-cycles                                                              (64.24%)
    12.212724178        844,978,084      instructions                     #    1.68  insn per cycle              (70.94%)
    12.222870936        148,683,504      L1-dcache-loads                                                         (55.22%)
    12.222870936             64,276      L1-dcache-load-misses            #    0.04% of all L1-dcache accesses   (53.03%)
    12.222870936             53,461      l2_rqsts.demand_data_rd_hit                                             (53.05%)
    12.222870936              1,942      l2_rqsts.demand_data_rd_miss                                            (53.85%)
    12.222870936              1,726      LLC-loads                                                               (34.87%)
    12.222870936                417      LLC-load-misses                  #   24.16% of all LL-cache accesses    (37.12%)
    12.222870936        148,785,336      dTLB-loads                                                              (37.90%)
    12.222870936              1,535      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (37.91%)
    12.222870936                607      iTLB-load-misses                                                        (37.04%)
    12.222870936        162,646,439      branch-instructions                                                     (43.79%)
    12.222870936            264,717      branch-load-misses                                                      (50.49%)
    12.222870936        506,292,708      cpu-cycles                                                              (55.73%)
    12.222870936        847,564,907      instructions                     #    1.67  insn per cycle              (60.05%)
    12.233026967        148,574,873      L1-dcache-loads                                                         (53.75%)
    12.233026967             63,658      L1-dcache-load-misses            #    0.04% of all L1-dcache accesses   (55.85%)
    12.233026967             51,667      l2_rqsts.demand_data_rd_hit                                             (58.96%)
    12.233026967              3,566      l2_rqsts.demand_data_rd_miss                                            (63.45%)
    12.233026967              4,519      LLC-loads                                                               (37.90%)
    12.233026967              1,093      LLC-load-misses                  #   24.19% of all LL-cache accesses    (37.31%)
    12.233026967        148,540,383      dTLB-loads                                                              (34.38%)
    12.233026967              1,351      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.22%)
    12.233026967                499      iTLB-load-misses                                                        (27.43%)
    12.233026967        162,209,843      branch-instructions                                                     (31.96%)
    12.233026967            281,581      branch-load-misses                                                      (36.89%)
    12.233026967        506,394,366      cpu-cycles                                                              (44.15%)
    12.233026967        847,442,111      instructions                     #    1.67  insn per cycle              (53.10%)
    12.243196120        147,220,470      L1-dcache-loads                                                         (63.86%)
    12.243196120             62,151      L1-dcache-load-misses            #    0.04% of all L1-dcache accesses   (68.84%)
    12.243196120             50,167      l2_rqsts.demand_data_rd_hit                                             (71.81%)
    12.243196120              5,289      l2_rqsts.demand_data_rd_miss                                            (71.77%)
    12.243196120              7,778      LLC-loads                                                               (31.10%)
    12.243196120              1,223      LLC-load-misses                  #   15.72% of all LL-cache accesses    (26.80%)
    12.243196120        146,301,311      dTLB-loads                                                              (23.41%)
    12.243196120                428      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.24%)
    12.243196120                700      iTLB-load-misses                                                        (21.41%)
    12.243196120        160,892,853      branch-instructions                                                     (30.27%)
    12.243196120            279,282      branch-load-misses                                                      (39.40%)
    12.243196120        500,928,120      cpu-cycles                                                              (49.01%)
    12.243196120        838,639,596      instructions                     #    1.67  insn per cycle              (58.77%)
    12.253364504         60,390,303      L1-dcache-loads                                                         (67.03%)
    12.253364504          1,050,180      L1-dcache-load-misses            #    1.74% of all L1-dcache accesses   (52.23%)
    12.253364504             40,848      l2_rqsts.demand_data_rd_hit                                             (41.76%)
    12.253364504            101,899      l2_rqsts.demand_data_rd_miss                                            (35.70%)
    12.253364504             31,671      LLC-loads                                                               (19.80%)
    12.253364504             13,982      LLC-load-misses                  #   44.15% of all LL-cache accesses    (31.35%)
    12.253364504         65,764,919      dTLB-loads                                                              (43.66%)
    12.253364504             37,496      dTLB-load-misses                 #    0.06% of all dTLB cache accesses  (51.90%)
    12.253364504                827      iTLB-load-misses                                                        (56.29%)
    12.253364504         88,313,407      branch-instructions                                                     (68.18%)
    12.253364504            290,971      branch-load-misses                                                      (74.48%)
    12.253364504        237,987,740      cpu-cycles                                                              (76.89%)
    12.253364504        324,754,697      instructions                     #    1.36  insn per cycle              (78.67%)
    12.263514625      <not counted>      L1-dcache-loads                                                       
    12.263514625      <not counted>      L1-dcache-load-misses                                                 
    12.263514625      <not counted>      l2_rqsts.demand_data_rd_hit                                           
    12.263514625      <not counted>      l2_rqsts.demand_data_rd_miss                                          
    12.263514625      <not counted>      LLC-loads                                                             
    12.263514625      <not counted>      LLC-load-misses                                                       
    12.263514625      <not counted>      dTLB-loads                                                            
    12.263514625      <not counted>      dTLB-load-misses                                                      
    12.263514625      <not counted>      iTLB-load-misses                                                      
    12.263514625      <not counted>      branch-instructions                                                   
    12.263514625      <not counted>      branch-load-misses                                                    
    12.263514625      <not counted>      cpu-cycles                                                            
    12.263514625      <not counted>      instructions                                                          
    12.273639111      <not counted>      L1-dcache-loads                                                       
    12.273639111      <not counted>      L1-dcache-load-misses                                                 
    12.273639111      <not counted>      l2_rqsts.demand_data_rd_hit                                           
    12.273639111      <not counted>      l2_rqsts.demand_data_rd_miss                                          
    12.273639111      <not counted>      LLC-loads                                                             
    12.273639111      <not counted>      LLC-load-misses                                                       
    12.273639111      <not counted>      dTLB-loads                                                            
    12.273639111      <not counted>      dTLB-load-misses                                                      
    12.273639111      <not counted>      iTLB-load-misses                                                      
    12.273639111      <not counted>      branch-instructions                                                   
    12.273639111      <not counted>      branch-load-misses                                                    
    12.273639111      <not counted>      cpu-cycles                                                            
    12.273639111      <not counted>      instructions                                                          
    12.283776915      <not counted>      L1-dcache-loads                                                       
    12.283776915      <not counted>      L1-dcache-load-misses                                                 
    12.283776915      <not counted>      l2_rqsts.demand_data_rd_hit                                           
    12.283776915      <not counted>      l2_rqsts.demand_data_rd_miss                                          
    12.283776915      <not counted>      LLC-loads                                                             
    12.283776915      <not counted>      LLC-load-misses                                                       
    12.283776915      <not counted>      dTLB-loads                                                            
    12.283776915      <not counted>      dTLB-load-misses                                                      
    12.283776915      <not counted>      iTLB-load-misses                                                      
    12.283776915      <not counted>      branch-instructions                                                   
    12.283776915      <not counted>      branch-load-misses                                                    
    12.283776915      <not counted>      cpu-cycles                                                            
    12.283776915      <not counted>      instructions                                                          
    12.293915991      <not counted>      L1-dcache-loads                                                       
    12.293915991      <not counted>      L1-dcache-load-misses                                                 
    12.293915991      <not counted>      l2_rqsts.demand_data_rd_hit                                           
    12.293915991      <not counted>      l2_rqsts.demand_data_rd_miss                                          
    12.293915991      <not counted>      LLC-loads                                                             
    12.293915991      <not counted>      LLC-load-misses                                                       
    12.293915991      <not counted>      dTLB-loads                                                            
    12.293915991      <not counted>      dTLB-load-misses                                                      
    12.293915991      <not counted>      iTLB-load-misses                                                      
    12.293915991      <not counted>      branch-instructions                                                   
    12.293915991      <not counted>      branch-load-misses                                                    
    12.293915991      <not counted>      cpu-cycles                                                            
    12.293915991      <not counted>      instructions                                                          
    12.304011939      <not counted>      L1-dcache-loads                                                       
    12.304011939      <not counted>      L1-dcache-load-misses                                                 
    12.304011939      <not counted>      l2_rqsts.demand_data_rd_hit                                           
    12.304011939      <not counted>      l2_rqsts.demand_data_rd_miss                                          
    12.304011939      <not counted>      LLC-loads                                                             
    12.304011939      <not counted>      LLC-load-misses                                                       
    12.304011939      <not counted>      dTLB-loads                                                            
    12.304011939      <not counted>      dTLB-load-misses                                                      
    12.304011939      <not counted>      iTLB-load-misses                                                      
    12.304011939      <not counted>      branch-instructions                                                   
    12.304011939      <not counted>      branch-load-misses                                                    
    12.304011939      <not counted>      cpu-cycles                                                            
    12.304011939      <not counted>      instructions                                                          
    12.314105045      <not counted>      L1-dcache-loads                                                       
    12.314105045      <not counted>      L1-dcache-load-misses                                                 
    12.314105045      <not counted>      l2_rqsts.demand_data_rd_hit                                           
    12.314105045      <not counted>      l2_rqsts.demand_data_rd_miss                                          
    12.314105045      <not counted>      LLC-loads                                                             
    12.314105045      <not counted>      LLC-load-misses                                                       
    12.314105045      <not counted>      dTLB-loads                                                            
    12.314105045      <not counted>      dTLB-load-misses                                                      
    12.314105045      <not counted>      iTLB-load-misses                                                      
    12.314105045      <not counted>      branch-instructions                                                   
    12.314105045      <not counted>      branch-load-misses                                                    
    12.314105045      <not counted>      cpu-cycles                                                            
    12.314105045      <not counted>      instructions                                                          
    12.324228556      <not counted>      L1-dcache-loads                                                       
    12.324228556      <not counted>      L1-dcache-load-misses                                                 
    12.324228556      <not counted>      l2_rqsts.demand_data_rd_hit                                           
    12.324228556      <not counted>      l2_rqsts.demand_data_rd_miss                                          
    12.324228556      <not counted>      LLC-loads                                                             
    12.324228556      <not counted>      LLC-load-misses                                                       
    12.324228556      <not counted>      dTLB-loads                                                            
    12.324228556      <not counted>      dTLB-load-misses                                                      
    12.324228556      <not counted>      iTLB-load-misses                                                      
    12.324228556      <not counted>      branch-instructions                                                   
    12.324228556      <not counted>      branch-load-misses                                                    
    12.324228556      <not counted>      cpu-cycles                                                            
    12.324228556      <not counted>      instructions                                                          
    12.334358438      <not counted>      L1-dcache-loads                                                       
    12.334358438      <not counted>      L1-dcache-load-misses                                                 
    12.334358438      <not counted>      l2_rqsts.demand_data_rd_hit                                           
    12.334358438      <not counted>      l2_rqsts.demand_data_rd_miss                                          
    12.334358438      <not counted>      LLC-loads                                                             
    12.334358438      <not counted>      LLC-load-misses                                                       
    12.334358438      <not counted>      dTLB-loads                                                            
    12.334358438      <not counted>      dTLB-load-misses                                                      
    12.334358438      <not counted>      iTLB-load-misses                                                      
    12.334358438      <not counted>      branch-instructions                                                   
    12.334358438      <not counted>      branch-load-misses                                                    
    12.334358438      <not counted>      cpu-cycles                                                            
    12.334358438      <not counted>      instructions                                                          
    12.344489741         28,276,853      L1-dcache-loads                                                         (92.54%)
    12.344489741            357,249      L1-dcache-load-misses            #    1.26% of all L1-dcache accesses   (91.17%)
    12.344489741             86,398      l2_rqsts.demand_data_rd_hit                                             (79.68%)
    12.344489741             15,858      l2_rqsts.demand_data_rd_miss                                            (67.93%)
    12.344489741             21,325      LLC-loads                                                               (7.99%)
    12.344489741      <not counted>      LLC-load-misses                                                         (0.00%)
    12.344489741         22,316,319      dTLB-loads                                                              (9.07%)
    12.344489741              2,783      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (21.12%)
    12.344489741                 66      iTLB-load-misses                                                        (33.21%)
    12.344489741         16,866,453      branch-instructions                                                     (45.13%)
    12.344489741             23,033      branch-load-misses                                                      (57.33%)
    12.344489741         35,013,853      cpu-cycles                                                              (69.17%)
    12.344489741        116,699,546      instructions                     #    3.33  insn per cycle              (80.79%)
    12.354650398         29,654,246      L1-dcache-loads                                                         (57.10%)
    12.354650398            690,278      L1-dcache-load-misses            #    2.33% of all L1-dcache accesses   (50.79%)
    12.354650398            120,366      l2_rqsts.demand_data_rd_hit                                             (50.79%)
    12.354650398             90,415      l2_rqsts.demand_data_rd_miss                                            (50.78%)
    12.354650398             46,907      LLC-loads                                                               (33.00%)
    12.354650398             41,899      LLC-load-misses                  #   89.32% of all LL-cache accesses    (39.37%)
    12.354650398         27,614,769      dTLB-loads                                                              (39.37%)
    12.354650398                487      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.37%)
    12.354650398                 27      iTLB-load-misses                                                        (39.37%)
    12.354650398         17,939,757      branch-instructions                                                     (49.22%)
    12.354650398             22,294      branch-load-misses                                                      (59.05%)
    12.354650398         43,086,557      cpu-cycles                                                              (67.05%)
    12.354650398        115,853,553      instructions                     #    2.69  insn per cycle              (67.05%)
    12.358759730         12,315,355      L1-dcache-loads                                                         (54.35%)
    12.358759730            246,879      L1-dcache-load-misses            #    2.00% of all L1-dcache accesses   (79.01%)
    12.358759730             47,357      l2_rqsts.demand_data_rd_hit                                           
    12.358759730             35,502      l2_rqsts.demand_data_rd_miss                                          
    12.358759730             23,872      LLC-loads                                                               (45.72%)
    12.358759730              7,141      LLC-load-misses                  #   29.91% of all LL-cache accesses    (21.02%)
    12.358759730      <not counted>      dTLB-loads                                                              (0.00%)
    12.358759730      <not counted>      dTLB-load-misses                                                        (0.00%)
    12.358759730      <not counted>      iTLB-load-misses                                                        (0.00%)
    12.358759730      <not counted>      branch-instructions                                                     (0.00%)
    12.358759730      <not counted>      branch-load-misses                                                      (0.00%)
    12.358759730         17,711,832      cpu-cycles                                                              (4.68%)
    12.358759730         48,933,296      instructions                     #    2.76  insn per cycle              (29.41%)
