library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Merge_lvl1 is

	port(clk: in std_logic;
		  enable: in std_logic;




end Merge_lvl1;