============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Oct 28 2025  06:20:06 pm
  Module:                 batcher
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (257 ps) Setup Check with Pin data_latch_reg[3][3][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][3][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1667            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    1390                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=     257                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  xif_clk                     -       -     -     (net)          -    -     -     -       -    (-,-) 
  xif_clk                     -       -     -     (net)          -    -     -     -       -    (-,-) 
  data_latch_reg[2][2][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][2][2]/CLK  -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][2][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  data_latch[2][2][2]          -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444968/X                    -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  n_2367                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444840/X                    -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  n_2368                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444672/X                    -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  n_2510                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444613/X                    -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  n_2597                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444588/X                    -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  n_2666                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444565/X                    -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  n_2701                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444534/X                    -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  n_2723                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444433/X                    -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  n_2751                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444210/X                    -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  n_2822                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444094/X                    -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  n_2863                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g443940/X                    -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  n_3152                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g443854/X                    -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  n_3194                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  data_latch_reg[3][3][14]/SEN <<<     -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0    1667    (-,-) 
  xif_clk                      -       -     -     (net)          -    -     -     -       -    (-,-) 
  xif_clk                      -       -     -     (net)          -    -     -     -       -    (-,-) 
  data_latch_reg[3][3][14]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1667    (-,-) 
#-----------------------------------------------------------------------------------------------------


