"use strict";(self.webpackChunkdeep_notes=self.webpackChunkdeep_notes||[]).push([[50350],{629947:(e,i,t)=>{t.r(i),t.d(i,{assets:()=>a,contentTitle:()=>o,default:()=>l,frontMatter:()=>n,metadata:()=>s,toc:()=>h});const s=JSON.parse('{"id":"computer-science/operating-system/microprocessor","title":"Microprocessor","description":"Course - NPTEL - IIT-Guwahati, by Dr. John Jose","source":"@site/docs/computer-science/operating-system/microprocessor.md","sourceDirName":"computer-science/operating-system","slug":"/computer-science/operating-system/microprocessor","permalink":"/computer-science/operating-system/microprocessor","draft":false,"unlisted":false,"editUrl":"https://github.com/deepaksood619/deepaksood619.github.io/tree/master/docs/computer-science/operating-system/microprocessor.md","tags":[],"version":"current","lastUpdatedBy":"Deepak","lastUpdatedAt":1701793554000,"frontMatter":{},"sidebar":"tutorialSidebar","previous":{"title":"Memory","permalink":"/computer-science/operating-system/memory"},"next":{"title":"Others","permalink":"/computer-science/operating-system/others"}}');var c=t(474848),r=t(28453);const n={},o="Microprocessor",a={},h=[{value:"Course - NPTEL - IIT-Guwahati, by Dr. John Jose",id:"course---nptel---iit-guwahati-by-dr-john-jose",level:2},{value:"Multilevel Machine Architecture",id:"multilevel-machine-architecture",level:2},{value:"Data Path",id:"data-path",level:2},{value:"Data Path Timing",id:"data-path-timing",level:2},{value:"Microinstructions",id:"microinstructions",level:2},{value:"Two types of CPU architecture",id:"two-types-of-cpu-architecture",level:2},{value:"RISC &amp; CISC Comparison",id:"risc--cisc-comparison",level:2},{value:"ARM - Advanced RISC Machine",id:"arm---advanced-risc-machine",level:2},{value:"References",id:"references",level:2}];function d(e){const i={a:"a",h1:"h1",h2:"h2",header:"header",img:"img",li:"li",ol:"ol",p:"p",...(0,r.R)(),...e.components};return(0,c.jsxs)(c.Fragment,{children:[(0,c.jsx)(i.header,{children:(0,c.jsx)(i.h1,{id:"microprocessor",children:"Microprocessor"})}),"\n",(0,c.jsx)(i.h2,{id:"course---nptel---iit-guwahati-by-dr-john-jose",children:"Course - NPTEL - IIT-Guwahati, by Dr. John Jose"}),"\n",(0,c.jsx)(i.h2,{id:"multilevel-machine-architecture",children:"Multilevel Machine Architecture"}),"\n",(0,c.jsx)(i.p,{children:(0,c.jsx)(i.img,{alt:"image",src:t(224426).A+"",width:"714",height:"650"})}),"\n",(0,c.jsx)(i.h2,{id:"data-path",children:"Data Path"}),"\n",(0,c.jsx)(i.p,{children:(0,c.jsx)(i.img,{alt:"image",src:t(891765).A+"",width:"447",height:"649"})}),"\n",(0,c.jsx)(i.h2,{id:"data-path-timing",children:"Data Path Timing"}),"\n",(0,c.jsx)(i.p,{children:(0,c.jsx)(i.img,{alt:"image",src:t(584504).A+"",width:"999",height:"600"})}),"\n",(0,c.jsx)(i.h2,{id:"microinstructions",children:"Microinstructions"}),"\n",(0,c.jsx)(i.p,{children:(0,c.jsx)(i.img,{alt:"image",src:t(407339).A+"",width:"999",height:"501"})}),"\n",(0,c.jsx)(i.h2,{id:"two-types-of-cpu-architecture",children:"Two types of CPU architecture"}),"\n",(0,c.jsxs)(i.ol,{children:["\n",(0,c.jsx)(i.li,{children:"RISC Architecture"}),"\n",(0,c.jsx)(i.li,{children:"CISC Architecture"}),"\n"]}),"\n",(0,c.jsx)(i.h2,{id:"risc--cisc-comparison",children:"RISC & CISC Comparison"}),"\n",(0,c.jsx)(i.p,{children:(0,c.jsx)(i.img,{alt:"image",src:t(780878).A+"",width:"645",height:"251"})}),"\n",(0,c.jsx)(i.h2,{id:"arm---advanced-risc-machine",children:"ARM - Advanced RISC Machine"}),"\n",(0,c.jsx)(i.h2,{id:"references",children:"References"}),"\n",(0,c.jsx)(i.p,{children:(0,c.jsx)(i.a,{href:"https://www.edgefxkits.com/blog/what-is-risc-and-cisc-architecture",children:"https://www.edgefxkits.com/blog/what-is-risc-and-cisc-architecture"})})]})}function l(e={}){const{wrapper:i}={...(0,r.R)(),...e.components};return i?(0,c.jsx)(i,{...e,children:(0,c.jsx)(d,{...e})}):d(e)}},224426:(e,i,t)=>{t.d(i,{A:()=>s});const s=t.p+"assets/images/Microprocessor-image1-ce94a3d5c327d8e2983ce81fbf8b15c7.jpg"},891765:(e,i,t)=>{t.d(i,{A:()=>s});const s=t.p+"assets/images/Microprocessor-image2-f2b765ba865720008952374ca693f441.jpg"},584504:(e,i,t)=>{t.d(i,{A:()=>s});const s=t.p+"assets/images/Microprocessor-image3-cf70c9708432a09f955c8228f37ce2ff.jpg"},407339:(e,i,t)=>{t.d(i,{A:()=>s});const s=t.p+"assets/images/Microprocessor-image4-a927f31757a2382ac29962276e7c76f8.jpg"},780878:(e,i,t)=>{t.d(i,{A:()=>s});const s=t.p+"assets/images/Microprocessor-image5-54eba2631109b9c0308e7d2108ff9f38.jpg"},28453:(e,i,t)=>{t.d(i,{R:()=>n,x:()=>o});var s=t(296540);const c={},r=s.createContext(c);function n(e){const i=s.useContext(r);return s.useMemo((function(){return"function"==typeof e?e(i):{...i,...e}}),[i,e])}function o(e){let i;return i=e.disableParentContext?"function"==typeof e.components?e.components(c):e.components||c:n(e.components),s.createElement(r.Provider,{value:i},e.children)}}}]);