library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity FlipFlopD is
	port(clk, d : in std_logic;
		  q : out std_logic);
end FlipFlopD;

architecture Behavioral of FlipFlopD is
begin
	process(clk)
	begin
	if (rising_edge(clk)) then
		if (enable = '1') then
			dataOut <= dataIn;
		end if;
	end if;
end process;
end Behavioral;