// Seed: 1019165593
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input tri0 id_2
    , id_15,
    output uwire id_3
    , id_16,
    output wire id_4,
    output wor id_5,
    output supply1 id_6,
    input wor id_7,
    output wire id_8,
    input wand id_9,
    input wire id_10,
    output tri0 id_11,
    output wand id_12,
    output tri1 id_13
);
  assign id_15 = id_10;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output tri  id_4
);
  assign id_4 = 1'd0 ? id_2 & 1 : id_3 ? 1 : 1;
  module_0(
      id_4, id_4, id_2, id_4, id_4, id_4, id_4, id_0, id_4, id_2, id_2, id_4, id_4, id_4
  );
endmodule
