INFO-FLOW: Workspace /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution opened at Mon Jun 12 16:49:48 CDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 0.13 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/vitis/v2022p2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.2 sec.
Execute       source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.33 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -deadlock_detection sim 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
Execute     config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format xo -ipname cemit_replaced 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname cemit_replaced 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Analyzing design file '/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp -foptimization-record-file=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/mnt/shared/home/tz32/scalehls_vitis_test/src -I/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp -hls-platform-db-name=/opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.cpp.clang.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.cpp.clang.err.log 
Command         ap_eval done; 0.42 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top cemit_replaced -name=cemit_replaced 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp -hls-platform-db-name=/opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/clang.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/clang.err.log 
Command         ap_eval done; 3.26 sec.
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:97:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:100:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:104:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:106:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/.systemc_flag -fix-errors /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.24 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/all.directive.json -fix-errors /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.81 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.62 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp.clang-tidy.loop-label.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 9.36 sec.
Execute           source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 11.08 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.05 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:74:67)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:65:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp -I/mnt/shared/home/tz32/scalehls_vitis_test/src -I/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.bc -hls-platform-db-name=/opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp.clang.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.pp.0.cpp.clang.err.log 
Command         ap_eval done; 3.22 sec.
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:230:32)
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:238:38)
WARNING: [HLS 207-5292] unused parameter 'p_n' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gbmv.hpp:38:30)
WARNING: [HLS 207-5292] unused parameter 'p_k' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:178:30)
WARNING: [HLS 207-5292] unused parameter 'p_k' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:199:30)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.55 seconds. CPU system time: 2.82 seconds. Elapsed time: 32.36 seconds; current allocated memory: 1.084 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.0.bc -args  "/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.g.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.0.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.1.lower.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.1.lower.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.2.m1.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.2.m1.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.37 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.37 sec.
Execute         run_link_or_opt -opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cemit_replaced -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cemit_replaced -reflow-float-conversion -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.3.fpc.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.22 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.23 sec.
Execute         run_link_or_opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.4.m2.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.4.m2.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.21 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.22 sec.
Execute         run_link_or_opt -opt -out /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cemit_replaced 
Execute           ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cemit_replaced -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.5.gdce.bc > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cemit_replaced -mllvm -hls-db-dir -mllvm /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3.333 -x ir /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 2.23 sec.
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::gemmMatAMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:39:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmMatAMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:42:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::gemmMatBMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:67:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmMatBMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:70:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::readVec2Stream<float, 2u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:128:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::readVec2Stream<float, 2u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:130:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::constructor(ap_uint<64> const&)' into 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int) const' into 'xf::blas::WideType<float, 2u, 32u, void>::constructor(xf::blas::WideType<float, 2u, 32u, void> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:97:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::constructor(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:90:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(xf::blas::WideType<float, 2u, 32u, void>, bool, bool)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:576:11)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::constructor(float)' into 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:117:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:274:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:287:42)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:278:46)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<bool, 2u, 8u, void>::constructor(bool)' into 'xf::blas::WideType<bool, 2u, 8u, void>::WideType(bool)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:117:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(ap_uint<66> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:562:5)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(ap_uint<66> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:563:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:623:23)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:627:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:627:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::TaggedWideType<float, 2u>::operator[](unsigned int)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:584:10)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::TriangSrl()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:242:46)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<bool, 2u, 8u, void>::WideType(bool)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:243:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<bool, 2u, 8u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:263:37)
INFO: [HLS 214-131] Inlining function 'xf::blas::TaggedWideType<float, 2u>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:262:35)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::clear()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:244:14)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<bool, 2u, 8u, void>::shift(bool)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:256:18)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:255:38)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:255:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:251:29)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::shift(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:134:20)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::TriangSrl()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:93:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:127:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:127:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:124:27)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:124:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121:61)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:110:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:109:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:108:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::clear()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:94:14)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:105:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:99:19)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:190:48)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:196:22)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209:38)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:207:42)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:203:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:200:23)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::shift(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:185:20)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::TriangSrl()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:145:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:178:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:178:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:175:27)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:175:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172:61)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:161:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:160:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:159:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:157:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::clear()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:146:14)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:151:19)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:96:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:121:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:99:47)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:112:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:111:59)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:108:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:107:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:61:37)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:62:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65:35)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:63:18)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:64:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:72:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:70:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:69:23)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:66:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:65:50)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::writeStream2Vec<float, 2u>(hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, unsigned int, float*)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:157:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::writeStream2Vec<float, 2u>(hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, unsigned int, float*)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:160:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::writeStream2Vec<float, 2u>(hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, unsigned int, float*)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:158:17)
INFO: [HLS 214-377] Adding 'l_A' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:250:24)
INFO: [HLS 214-377] Adding 'l_taggedValA' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:278:33)
INFO: [HLS 214-377] Adding 'l_taggedValA19' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:287:29)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_val' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_y' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_r' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_x' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_valY' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_valX' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_out75' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_sum' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_aSlr' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:116:9)
INFO: [HLS 214-377] Adding 'l_bWideVal' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_mul' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_cVec' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_mVec' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'agg.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:89:9)
INFO: [HLS 214-377] Adding 'ref.tmp16' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_Tc' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:619:9)
INFO: [HLS 214-377] Adding 'l_mul' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_mul16' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:116:9)
INFO: [HLS 214-377] Adding 'l_sum' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'ref.tmp17' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_B' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_bvec1' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_Tf' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:116:9)
INFO: [HLS 214-377] Adding 'l_Tb' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:619:9)
INFO: [HLS 214-377] Adding 'agg.tmp20' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:116:9)
INFO: [HLS 214-377] Adding 'l_valA' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-210] Disaggregating variable 'l_val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:128:44)
INFO: [HLS 214-210] Disaggregating variable 'l_taggedValA19' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:287:29)
INFO: [HLS 214-210] Disaggregating variable 'l_taggedValA19.m_Val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:287:29)
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp'
INFO: [HLS 214-210] Disaggregating variable 'l_taggedValA' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:278:33)
INFO: [HLS 214-210] Disaggregating variable 'l_taggedValA.m_Val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:278:33)
INFO: [HLS 214-210] Disaggregating variable 'l_valA' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:274:12)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:621:53)
INFO: [HLS 214-210] Disaggregating variable 'l_bvec1'
INFO: [HLS 214-210] Disaggregating variable 'l_B' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:251:23)
INFO: [HLS 214-210] Disaggregating variable 'l_A' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:250:18)
INFO: [HLS 214-210] Disaggregating variable 'l_A.m_Val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:250:18)
INFO: [HLS 214-210] Disaggregating variable 'l_Tf' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:243:27)
INFO: [HLS 214-210] Disaggregating variable 'l_Tb' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:242:46)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:623:23)
INFO: [HLS 214-210] Disaggregating variable 'l_mVec' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:110:26)
INFO: [HLS 214-210] Disaggregating variable 'l_cVec' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:109:26)
INFO: [HLS 214-210] Disaggregating variable 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:108:26)
INFO: [HLS 214-210] Disaggregating variable 'l_bWideVal' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:105:23)
INFO: [HLS 214-210] Disaggregating variable 'l_aSlr' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:99:19)
INFO: [HLS 214-210] Disaggregating variable 'l_Tc' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:93:49)
INFO: [HLS 214-210] Disaggregating variable 'l_mul16' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:207:34)
INFO: [HLS 214-210] Disaggregating variable 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:200:15)
INFO: [HLS 214-210] Disaggregating variable 'l_sum' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:190:48)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:623:23)
INFO: [HLS 214-210] Disaggregating variable 'l_mVec' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:161:26)
INFO: [HLS 214-210] Disaggregating variable 'l_cVec' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:160:26)
INFO: [HLS 214-210] Disaggregating variable 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:159:26)
INFO: [HLS 214-210] Disaggregating variable 'l_bWideVal' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:157:23)
INFO: [HLS 214-210] Disaggregating variable 'l_aSlr' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:151:19)
INFO: [HLS 214-210] Disaggregating variable 'l_Tc' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:145:49)
INFO: [HLS 214-210] Disaggregating variable 'l_out75' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:121:28)
INFO: [HLS 214-210] Disaggregating variable 'l_sum' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:96:28)
INFO: [HLS 214-210] Disaggregating variable 'l_valY' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:62:44)
INFO: [HLS 214-210] Disaggregating variable 'l_valX' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:61:37)
INFO: [HLS 214-210] Disaggregating variable 'l_r' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:66:44)
INFO: [HLS 214-210] Disaggregating variable 'l_y' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:65:44)
INFO: [HLS 214-210] Disaggregating variable 'l_x' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:64:37)
INFO: [HLS 214-210] Disaggregating variable 'l_val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:157:44)
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp20'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_1' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:159:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:67:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:64:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_9' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:122:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_3' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:97:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_3' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:171:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_1' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19)
INFO: [HLS 214-291] Loop 'TRIANGSRL_SHIFT' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:625:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_177_4' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:177:31)
INFO: [HLS 214-291] Loop 'WIDE_TYPE_SHIFT' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:150:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_202_3' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:202:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_4' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:206:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_208_5' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:208:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_6' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:213:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_3' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:120:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_4' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:126:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_259_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:259:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:129:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_1' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:129:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::writeStream2Vec<float, 2u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:159:27) in function 'xf::blas::writeStream2Vec<float, 2u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::axpy<float, 2u, unsigned int>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:67:26) in function 'xf::blas::axpy<float, 2u, unsigned int>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::scal<float, 2u, unsigned int>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:64:26) in function 'xf::blas::scal<float, 2u, unsigned int>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_9' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:122:27) in function 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:97:30) in function 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:69:26) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::process' completely with a factor of 1 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:171:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'TRIANGSRL_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:625:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_177_4' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:177:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:150:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 1 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:121:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:202:35) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_4' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:206:35) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 3 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_5' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:208:39) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_6' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:213:35) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:120:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'TRIANGSRL_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:625:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_4' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:126:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:150:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 1 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:121:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'TRIANGSRL_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:625:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:150:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 1 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_259_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:259:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:121:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:562:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:576:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:129:27) in function 'xf::blas::readVec2Stream<float, 2u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:129:27) in function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:127:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3)' into 'void xf::blas::readVec2Stream<float, 2u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:120:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3)' into 'xf::blas::TaggedWideType<float, 2u>::operator ap_uint<66> const()' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:567:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(xf::blas::WideType<float, 2u, 32u, void>, bool, bool) (.29)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:270:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::operator ap_uint<66> const()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:270:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(ap_uint<66> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::getExit()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::getFlush()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::DualTaggedType<float, 32u>::operator ap_uint<34> const()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::DualTaggedType<float, 32u>::DualTaggedType(ap_uint<34> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::DualTaggedType<float, 32u>::DualTaggedType(ap_uint<34> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::SystolicArray(unsigned int)' into 'xf::blas::Gemm<float, 1024u, 2u, 2u, float>::gemm(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, unsigned int)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:149:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:82:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3)' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:57:0)
INFO: [HLS 214-178] Inlining function 'void xf::blas::readVec2Stream<float, 2u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' into 'uut_top(unsigned int, unsigned int, unsigned int, float, float, float*, float*, float*, float*)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:31:0)
INFO: [HLS 214-178] Inlining function 'void xf::blas::writeStream2Vec<float, 2u>(hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, unsigned int, float*)' into 'uut_top(unsigned int, unsigned int, unsigned int, float, float, float*, float*, float*, float*)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:31:0)
INFO: [HLS 214-178] Inlining function 'uut_top(unsigned int, unsigned int, unsigned int, float, float, float*, float*, float*, float*)' into 'forward_node1(float (*) [10], float (*) [1024], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'forward_node2(float (*) [1][32][32], float (*) [1024])' into 'cemit_replaced(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:88:0)
INFO: [HLS 214-178] Inlining function 'forward_node0(float (*) [10], float*, float (*) [10])' into 'cemit_replaced(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:88:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:99:45)
WARNING: [HLS 214-167] The program may have out of bound array access (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124:13)
INFO: [HLS 214-248] Applying array_partition to 'l_Tb': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:242:46)
INFO: [HLS 214-248] Applying array_partition to 'l_Tc': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:93:49)
INFO: [HLS 214-248] Applying array_partition to 'l_Tc': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:145:49)
INFO: [HLS 214-248] Applying array_partition to 'l_sum': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:54:24)
INFO: [HLS 214-248] Applying array_partition to 'l_dataA': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:57:19)
INFO: [HLS 214-248] Applying array_partition to 'l_dataB': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:61:22)
INFO: [HLS 214-248] Applying array_partition to 'l_bufferC': Cyclic partitioning with factor 2 on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:88:16)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_sum_0' with compact=bit mode in 64-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:54:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_sum_1' with compact=bit mode in 64-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:54:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_dataA_0' with compact=bit mode in 34-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:57:19)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_dataA_1' with compact=bit mode in 34-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:57:19)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_dataB_0' with compact=bit mode in 64-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:61:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_dataB_1' with compact=bit mode in 64-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:61:22)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/../../../kernel.xml -> /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.3 seconds. CPU system time: 2.06 seconds. Elapsed time: 9.38 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.086 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cemit_replaced -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.0.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.1.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.23 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.2.prechk.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.158 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.g.1.bc to /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.o.1.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:83) in function 'xf::blas::Merge<hls::stream<ap_uint<64>, 0>, 2u>::merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_5' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67) in function 'forward_node1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33) in function 'cemit_replaced' automatically.
WARNING: [HLS 200-805] An internal stream 'l_sum' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mat' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_betaC' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_aStr' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:53) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_sum_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_sum_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_bStr' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:61) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_dataB_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:233) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:226) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [XFORM 203-731] Internal stream variable 'l_strA' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:32) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'l_strB' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:33) is invalid: it has no data producer
WARNING: [HLS 200-805] An internal stream 'l_strC' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:34) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_strSum' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:35) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::macs' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:225:5), detected/extracted 2 process function(s): 
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::macs.1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:232:5), detected/extracted 2 process function(s): 
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls.2'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::process' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:53:5), detected/extracted 5 process function(s): 
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::macs'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::macs.1'
	 'xf::blas::Merge<hls::stream<ap_uint<64>, 0>, 2u>::merge'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::Gemm<float, 1024u, 2u, 2u, float>::gemm' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:155:5), detected/extracted 1 process function(s): 
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::process'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::gemm<float, 1024u, 2u, 10u, unsigned int>' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214:1), detected/extracted 4 process function(s): 
	 'xf::blas::Gemm<float, 1024u, 2u, 2u, float>::gemm'
	 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>'
	 'xf::blas::scal<float, 2u, unsigned int>'
	 'xf::blas::axpy<float, 2u, unsigned int>'.
Command           transform done; 0.5 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.o.1.tmp.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.222 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.o.2.bc -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:93:31) in function 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_271_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:271:45) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_633_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634:49) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_633_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634:49) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_633_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634:49) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193:45) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193:45) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds'.
INFO: [HLS 200-472] Inferring partial write operation for 'l_bufferC' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'p_R' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:160:41)
INFO: [HLS 200-472] Inferring partial write operation for 'v12' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68:15)
WARNING: [HLS 200-765] Process muls is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process muls has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Command           transform done; 0.65 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.528 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.07 sec.
Command       elaborate done; 43.81 sec.
Execute       ap_eval exec zip -j /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.22 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cemit_replaced' ...
Execute         ap_set_top_model cemit_replaced 
WARNING: [SYN 201-103] Legalizing function name 'muls.2_Pipeline_VITIS_LOOP_141_1' to 'muls_2_Pipeline_VITIS_LOOP_141_1'.
WARNING: [SYN 201-103] Legalizing function name 'muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' to 'muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
WARNING: [SYN 201-103] Legalizing function name 'muls.2_Pipeline_VITIS_LOOP_153_2' to 'muls_2_Pipeline_VITIS_LOOP_153_2'.
WARNING: [SYN 201-103] Legalizing function name 'muls.2' to 'muls_2'.
WARNING: [SYN 201-103] Legalizing function name 'adds.3' to 'adds_3'.
WARNING: [SYN 201-103] Legalizing function name 'macs.1' to 'macs_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2' to 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2'.
WARNING: [SYN 201-103] Legalizing function name 'gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8' to 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8'.
WARNING: [SYN 201-103] Legalizing function name 'gemmBufferC<float, 2u, 2u, 10u>' to 'gemmBufferC_float_2u_2u_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'scal<float, 2u, unsigned int>' to 'scal_float_2u_unsigned_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'axpy<float, 2u, unsigned int>' to 'axpy_float_2u_unsigned_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'gemm<float, 1024u, 2u, 10u, unsigned int>' to 'gemm_float_1024u_2u_10u_unsigned_int_s'.
Execute         get_model_list cemit_replaced -filter all-wo-channel -topdown 
Execute         preproc_iomode -model cemit_replaced 
Execute         preproc_iomode -model cemit_replaced_Pipeline_VITIS_LOOP_33_2 
Execute         preproc_iomode -model forward_node1 
Execute         preproc_iomode -model forward_node1_Pipeline_VITIS_LOOP_67_5 
Execute         preproc_iomode -model forward_node1_Pipeline_VITIS_LOOP_154_1 
Execute         preproc_iomode -model gemm<float, 1024u, 2u, 10u, unsigned int> 
Execute         preproc_iomode -model axpy<float, 2u, unsigned int> 
Execute         preproc_iomode -model scal<float, 2u, unsigned int> 
Execute         preproc_iomode -model gemmBufferC<float, 2u, 2u, 10u> 
Execute         preproc_iomode -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
Execute         preproc_iomode -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
Execute         preproc_iomode -model gemm 
Execute         preproc_iomode -model process 
Execute         preproc_iomode -model merge 
Execute         preproc_iomode -model macs.1 
Execute         preproc_iomode -model adds.3 
Execute         preproc_iomode -model muls.2 
Execute         preproc_iomode -model muls.2_Pipeline_VITIS_LOOP_153_2 
Execute         preproc_iomode -model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         preproc_iomode -model muls.2_Pipeline_VITIS_LOOP_141_1 
Execute         preproc_iomode -model macs 
Execute         preproc_iomode -model adds 
Execute         preproc_iomode -model muls 
Execute         preproc_iomode -model muls_Pipeline_VITIS_LOOP_101_2 
Execute         preproc_iomode -model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         preproc_iomode -model muls_Pipeline_VITIS_LOOP_89_1 
Execute         preproc_iomode -model systolicArray 
Execute         preproc_iomode -model systolicArray_Pipeline_VITIS_LOOP_247_1 
Execute         preproc_iomode -model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         preproc_iomode -model tagAB 
Execute         preproc_iomode -model tagAB_Pipeline_VITIS_LOOP_283_3 
Execute         preproc_iomode -model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
Execute         preproc_iomode -model forward_node1_Pipeline_VITIS_LOOP_125_1 
Execute         get_model_list cemit_replaced -filter all-wo-channel 
INFO-FLOW: Model list for configure: forward_node1_Pipeline_VITIS_LOOP_125_1 tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 tagAB_Pipeline_VITIS_LOOP_283_3 tagAB systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 systolicArray_Pipeline_VITIS_LOOP_247_1 systolicArray muls_Pipeline_VITIS_LOOP_89_1 muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 muls_Pipeline_VITIS_LOOP_101_2 muls adds macs muls.2_Pipeline_VITIS_LOOP_141_1 muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 muls.2_Pipeline_VITIS_LOOP_153_2 muls.2 adds.3 macs.1 merge process gemm {gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2} {gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8} {gemmBufferC<float, 2u, 2u, 10u>} {scal<float, 2u, unsigned int>} {axpy<float, 2u, unsigned int>} {gemm<float, 1024u, 2u, 10u, unsigned int>} forward_node1_Pipeline_VITIS_LOOP_154_1 forward_node1_Pipeline_VITIS_LOOP_67_5 forward_node1 cemit_replaced_Pipeline_VITIS_LOOP_33_2 cemit_replaced
INFO-FLOW: Configuring Module : forward_node1_Pipeline_VITIS_LOOP_125_1 ...
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_125_1 
Execute         apply_spec_resource_limit forward_node1_Pipeline_VITIS_LOOP_125_1 
INFO-FLOW: Configuring Module : tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 ...
Execute         set_default_model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
Execute         apply_spec_resource_limit tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
INFO-FLOW: Configuring Module : tagAB_Pipeline_VITIS_LOOP_283_3 ...
Execute         set_default_model tagAB_Pipeline_VITIS_LOOP_283_3 
Execute         apply_spec_resource_limit tagAB_Pipeline_VITIS_LOOP_283_3 
INFO-FLOW: Configuring Module : tagAB ...
Execute         set_default_model tagAB 
Execute         apply_spec_resource_limit tagAB 
INFO-FLOW: Configuring Module : systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 ...
Execute         set_default_model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         apply_spec_resource_limit systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO-FLOW: Configuring Module : systolicArray_Pipeline_VITIS_LOOP_247_1 ...
Execute         set_default_model systolicArray_Pipeline_VITIS_LOOP_247_1 
Execute         apply_spec_resource_limit systolicArray_Pipeline_VITIS_LOOP_247_1 
INFO-FLOW: Configuring Module : systolicArray ...
Execute         set_default_model systolicArray 
Execute         apply_spec_resource_limit systolicArray 
INFO-FLOW: Configuring Module : muls_Pipeline_VITIS_LOOP_89_1 ...
Execute         set_default_model muls_Pipeline_VITIS_LOOP_89_1 
Execute         apply_spec_resource_limit muls_Pipeline_VITIS_LOOP_89_1 
INFO-FLOW: Configuring Module : muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 ...
Execute         set_default_model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         apply_spec_resource_limit muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO-FLOW: Configuring Module : muls_Pipeline_VITIS_LOOP_101_2 ...
Execute         set_default_model muls_Pipeline_VITIS_LOOP_101_2 
Execute         apply_spec_resource_limit muls_Pipeline_VITIS_LOOP_101_2 
INFO-FLOW: Configuring Module : muls ...
Execute         set_default_model muls 
Execute         apply_spec_resource_limit muls 
INFO-FLOW: Configuring Module : adds ...
Execute         set_default_model adds 
Execute         apply_spec_resource_limit adds 
INFO-FLOW: Configuring Module : macs ...
Execute         set_default_model macs 
Execute         apply_spec_resource_limit macs 
INFO-FLOW: Configuring Module : muls.2_Pipeline_VITIS_LOOP_141_1 ...
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_141_1 
Execute         apply_spec_resource_limit muls.2_Pipeline_VITIS_LOOP_141_1 
INFO-FLOW: Configuring Module : muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 ...
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         apply_spec_resource_limit muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO-FLOW: Configuring Module : muls.2_Pipeline_VITIS_LOOP_153_2 ...
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_153_2 
Execute         apply_spec_resource_limit muls.2_Pipeline_VITIS_LOOP_153_2 
INFO-FLOW: Configuring Module : muls.2 ...
Execute         set_default_model muls.2 
Execute         apply_spec_resource_limit muls.2 
INFO-FLOW: Configuring Module : adds.3 ...
Execute         set_default_model adds.3 
Execute         apply_spec_resource_limit adds.3 
INFO-FLOW: Configuring Module : macs.1 ...
Execute         set_default_model macs.1 
Execute         apply_spec_resource_limit macs.1 
INFO-FLOW: Configuring Module : merge ...
Execute         set_default_model merge 
Execute         apply_spec_resource_limit merge 
INFO-FLOW: Configuring Module : process ...
Execute         set_default_model process 
Execute         apply_spec_resource_limit process 
INFO-FLOW: Configuring Module : gemm ...
Execute         set_default_model gemm 
Execute         apply_spec_resource_limit gemm 
INFO-FLOW: Configuring Module : gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 ...
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
Execute         apply_spec_resource_limit gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
INFO-FLOW: Configuring Module : gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 ...
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
Execute         apply_spec_resource_limit gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
INFO-FLOW: Configuring Module : gemmBufferC<float, 2u, 2u, 10u> ...
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u> 
Execute         apply_spec_resource_limit gemmBufferC<float, 2u, 2u, 10u> 
INFO-FLOW: Configuring Module : scal<float, 2u, unsigned int> ...
Execute         set_default_model scal<float, 2u, unsigned int> 
Execute         apply_spec_resource_limit scal<float, 2u, unsigned int> 
INFO-FLOW: Configuring Module : axpy<float, 2u, unsigned int> ...
Execute         set_default_model axpy<float, 2u, unsigned int> 
Execute         apply_spec_resource_limit axpy<float, 2u, unsigned int> 
INFO-FLOW: Configuring Module : gemm<float, 1024u, 2u, 10u, unsigned int> ...
Execute         set_default_model gemm<float, 1024u, 2u, 10u, unsigned int> 
Execute         apply_spec_resource_limit gemm<float, 1024u, 2u, 10u, unsigned int> 
INFO-FLOW: Configuring Module : forward_node1_Pipeline_VITIS_LOOP_154_1 ...
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_154_1 
Execute         apply_spec_resource_limit forward_node1_Pipeline_VITIS_LOOP_154_1 
INFO-FLOW: Configuring Module : forward_node1_Pipeline_VITIS_LOOP_67_5 ...
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_67_5 
Execute         apply_spec_resource_limit forward_node1_Pipeline_VITIS_LOOP_67_5 
INFO-FLOW: Configuring Module : forward_node1 ...
Execute         set_default_model forward_node1 
Execute         apply_spec_resource_limit forward_node1 
INFO-FLOW: Configuring Module : cemit_replaced_Pipeline_VITIS_LOOP_33_2 ...
Execute         set_default_model cemit_replaced_Pipeline_VITIS_LOOP_33_2 
Execute         apply_spec_resource_limit cemit_replaced_Pipeline_VITIS_LOOP_33_2 
INFO-FLOW: Configuring Module : cemit_replaced ...
Execute         set_default_model cemit_replaced 
Execute         apply_spec_resource_limit cemit_replaced 
INFO-FLOW: Model list for preprocess: forward_node1_Pipeline_VITIS_LOOP_125_1 tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 tagAB_Pipeline_VITIS_LOOP_283_3 tagAB systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 systolicArray_Pipeline_VITIS_LOOP_247_1 systolicArray muls_Pipeline_VITIS_LOOP_89_1 muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 muls_Pipeline_VITIS_LOOP_101_2 muls adds macs muls.2_Pipeline_VITIS_LOOP_141_1 muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 muls.2_Pipeline_VITIS_LOOP_153_2 muls.2 adds.3 macs.1 merge process gemm {gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2} {gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8} {gemmBufferC<float, 2u, 2u, 10u>} {scal<float, 2u, unsigned int>} {axpy<float, 2u, unsigned int>} {gemm<float, 1024u, 2u, 10u, unsigned int>} forward_node1_Pipeline_VITIS_LOOP_154_1 forward_node1_Pipeline_VITIS_LOOP_67_5 forward_node1 cemit_replaced_Pipeline_VITIS_LOOP_33_2 cemit_replaced
INFO-FLOW: Preprocessing Module: forward_node1_Pipeline_VITIS_LOOP_125_1 ...
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_125_1 
Execute         cdfg_preprocess -model forward_node1_Pipeline_VITIS_LOOP_125_1 
Execute         rtl_gen_preprocess forward_node1_Pipeline_VITIS_LOOP_125_1 
INFO-FLOW: Preprocessing Module: tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 ...
Execute         set_default_model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
Execute         cdfg_preprocess -model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
Execute         rtl_gen_preprocess tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
INFO-FLOW: Preprocessing Module: tagAB_Pipeline_VITIS_LOOP_283_3 ...
Execute         set_default_model tagAB_Pipeline_VITIS_LOOP_283_3 
Execute         cdfg_preprocess -model tagAB_Pipeline_VITIS_LOOP_283_3 
Execute         rtl_gen_preprocess tagAB_Pipeline_VITIS_LOOP_283_3 
INFO-FLOW: Preprocessing Module: tagAB ...
Execute         set_default_model tagAB 
Execute         cdfg_preprocess -model tagAB 
Execute         rtl_gen_preprocess tagAB 
INFO-FLOW: Preprocessing Module: systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 ...
Execute         set_default_model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         cdfg_preprocess -model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         rtl_gen_preprocess systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO-FLOW: Preprocessing Module: systolicArray_Pipeline_VITIS_LOOP_247_1 ...
Execute         set_default_model systolicArray_Pipeline_VITIS_LOOP_247_1 
Execute         cdfg_preprocess -model systolicArray_Pipeline_VITIS_LOOP_247_1 
Execute         rtl_gen_preprocess systolicArray_Pipeline_VITIS_LOOP_247_1 
INFO-FLOW: Preprocessing Module: systolicArray ...
Execute         set_default_model systolicArray 
Execute         cdfg_preprocess -model systolicArray 
Execute         rtl_gen_preprocess systolicArray 
INFO-FLOW: Preprocessing Module: muls_Pipeline_VITIS_LOOP_89_1 ...
Execute         set_default_model muls_Pipeline_VITIS_LOOP_89_1 
Execute         cdfg_preprocess -model muls_Pipeline_VITIS_LOOP_89_1 
Execute         rtl_gen_preprocess muls_Pipeline_VITIS_LOOP_89_1 
INFO-FLOW: Preprocessing Module: muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 ...
Execute         set_default_model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         cdfg_preprocess -model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         rtl_gen_preprocess muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO-FLOW: Preprocessing Module: muls_Pipeline_VITIS_LOOP_101_2 ...
Execute         set_default_model muls_Pipeline_VITIS_LOOP_101_2 
Execute         cdfg_preprocess -model muls_Pipeline_VITIS_LOOP_101_2 
Execute         rtl_gen_preprocess muls_Pipeline_VITIS_LOOP_101_2 
INFO-FLOW: Preprocessing Module: muls ...
Execute         set_default_model muls 
Execute         cdfg_preprocess -model muls 
Execute         rtl_gen_preprocess muls 
INFO-FLOW: Preprocessing Module: adds ...
Execute         set_default_model adds 
Execute         cdfg_preprocess -model adds 
Execute         rtl_gen_preprocess adds 
INFO-FLOW: Preprocessing Module: macs ...
Execute         set_default_model macs 
Execute         cdfg_preprocess -model macs 
Execute         rtl_gen_preprocess macs 
INFO-FLOW: Preprocessing Module: muls.2_Pipeline_VITIS_LOOP_141_1 ...
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_141_1 
Execute         cdfg_preprocess -model muls.2_Pipeline_VITIS_LOOP_141_1 
Execute         rtl_gen_preprocess muls.2_Pipeline_VITIS_LOOP_141_1 
INFO-FLOW: Preprocessing Module: muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 ...
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         cdfg_preprocess -model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         rtl_gen_preprocess muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO-FLOW: Preprocessing Module: muls.2_Pipeline_VITIS_LOOP_153_2 ...
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_153_2 
Execute         cdfg_preprocess -model muls.2_Pipeline_VITIS_LOOP_153_2 
Execute         rtl_gen_preprocess muls.2_Pipeline_VITIS_LOOP_153_2 
INFO-FLOW: Preprocessing Module: muls.2 ...
Execute         set_default_model muls.2 
Execute         cdfg_preprocess -model muls.2 
Execute         rtl_gen_preprocess muls.2 
INFO-FLOW: Preprocessing Module: adds.3 ...
Execute         set_default_model adds.3 
Execute         cdfg_preprocess -model adds.3 
Execute         rtl_gen_preprocess adds.3 
INFO-FLOW: Preprocessing Module: macs.1 ...
Execute         set_default_model macs.1 
Execute         cdfg_preprocess -model macs.1 
Execute         rtl_gen_preprocess macs.1 
INFO-FLOW: Preprocessing Module: merge ...
Execute         set_default_model merge 
Execute         cdfg_preprocess -model merge 
Execute         rtl_gen_preprocess merge 
INFO-FLOW: Preprocessing Module: process ...
Execute         set_default_model process 
Execute         cdfg_preprocess -model process 
Execute         rtl_gen_preprocess process 
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO-FLOW: Preprocessing Module: gemm ...
Execute         set_default_model gemm 
Execute         cdfg_preprocess -model gemm 
Execute         rtl_gen_preprocess gemm 
INFO-FLOW: Preprocessing Module: gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 ...
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
Execute         cdfg_preprocess -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
Execute         rtl_gen_preprocess gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
INFO-FLOW: Preprocessing Module: gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 ...
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
Execute         cdfg_preprocess -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
Execute         rtl_gen_preprocess gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
INFO-FLOW: Preprocessing Module: gemmBufferC<float, 2u, 2u, 10u> ...
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u> 
Execute         cdfg_preprocess -model gemmBufferC<float, 2u, 2u, 10u> 
Execute         rtl_gen_preprocess gemmBufferC<float, 2u, 2u, 10u> 
INFO-FLOW: Preprocessing Module: scal<float, 2u, unsigned int> ...
Execute         set_default_model scal<float, 2u, unsigned int> 
Execute         cdfg_preprocess -model scal<float, 2u, unsigned int> 
Execute         rtl_gen_preprocess scal<float, 2u, unsigned int> 
INFO-FLOW: Preprocessing Module: axpy<float, 2u, unsigned int> ...
Execute         set_default_model axpy<float, 2u, unsigned int> 
Execute         cdfg_preprocess -model axpy<float, 2u, unsigned int> 
Execute         rtl_gen_preprocess axpy<float, 2u, unsigned int> 
INFO-FLOW: Preprocessing Module: gemm<float, 1024u, 2u, 10u, unsigned int> ...
Execute         set_default_model gemm<float, 1024u, 2u, 10u, unsigned int> 
Execute         cdfg_preprocess -model gemm<float, 1024u, 2u, 10u, unsigned int> 
Execute         rtl_gen_preprocess gemm<float, 1024u, 2u, 10u, unsigned int> 
INFO-FLOW: Preprocessing Module: forward_node1_Pipeline_VITIS_LOOP_154_1 ...
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_154_1 
Execute         cdfg_preprocess -model forward_node1_Pipeline_VITIS_LOOP_154_1 
Execute         rtl_gen_preprocess forward_node1_Pipeline_VITIS_LOOP_154_1 
INFO-FLOW: Preprocessing Module: forward_node1_Pipeline_VITIS_LOOP_67_5 ...
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_67_5 
Execute         cdfg_preprocess -model forward_node1_Pipeline_VITIS_LOOP_67_5 
Execute         rtl_gen_preprocess forward_node1_Pipeline_VITIS_LOOP_67_5 
INFO-FLOW: Preprocessing Module: forward_node1 ...
Execute         set_default_model forward_node1 
Execute         cdfg_preprocess -model forward_node1 
Execute         rtl_gen_preprocess forward_node1 
INFO-FLOW: Preprocessing Module: cemit_replaced_Pipeline_VITIS_LOOP_33_2 ...
Execute         set_default_model cemit_replaced_Pipeline_VITIS_LOOP_33_2 
Execute         cdfg_preprocess -model cemit_replaced_Pipeline_VITIS_LOOP_33_2 
Execute         rtl_gen_preprocess cemit_replaced_Pipeline_VITIS_LOOP_33_2 
INFO-FLOW: Preprocessing Module: cemit_replaced ...
Execute         set_default_model cemit_replaced 
Execute         cdfg_preprocess -model cemit_replaced 
Execute         rtl_gen_preprocess cemit_replaced 
INFO-FLOW: Model list for synthesis: forward_node1_Pipeline_VITIS_LOOP_125_1 tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 tagAB_Pipeline_VITIS_LOOP_283_3 tagAB systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 systolicArray_Pipeline_VITIS_LOOP_247_1 systolicArray muls_Pipeline_VITIS_LOOP_89_1 muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 muls_Pipeline_VITIS_LOOP_101_2 muls adds macs muls.2_Pipeline_VITIS_LOOP_141_1 muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 muls.2_Pipeline_VITIS_LOOP_153_2 muls.2 adds.3 macs.1 merge process gemm {gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2} {gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8} {gemmBufferC<float, 2u, 2u, 10u>} {scal<float, 2u, unsigned int>} {axpy<float, 2u, unsigned int>} {gemm<float, 1024u, 2u, 10u, unsigned int>} forward_node1_Pipeline_VITIS_LOOP_154_1 forward_node1_Pipeline_VITIS_LOOP_67_5 forward_node1 cemit_replaced_Pipeline_VITIS_LOOP_33_2 cemit_replaced
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_node1_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_125_1 
Execute         schedule -model forward_node1_Pipeline_VITIS_LOOP_125_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.530 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_125_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_125_1.sched.adb -f 
INFO-FLOW: Finish scheduling forward_node1_Pipeline_VITIS_LOOP_125_1.
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_125_1 
Execute         bind -model forward_node1_Pipeline_VITIS_LOOP_125_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.530 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_125_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_125_1.bind.adb -f 
INFO-FLOW: Finish binding forward_node1_Pipeline_VITIS_LOOP_125_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
Execute         schedule -model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1_VITIS_LOOP_272_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_271_1_VITIS_LOOP_272_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.531 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2.sched.adb -f 
INFO-FLOW: Finish scheduling tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2.
Execute         set_default_model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
Execute         bind -model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.531 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2.bind.adb -f 
INFO-FLOW: Finish binding tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tagAB_Pipeline_VITIS_LOOP_283_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tagAB_Pipeline_VITIS_LOOP_283_3 
Execute         schedule -model tagAB_Pipeline_VITIS_LOOP_283_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_283_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_283_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.531 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_283_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_283_3.sched.adb -f 
INFO-FLOW: Finish scheduling tagAB_Pipeline_VITIS_LOOP_283_3.
Execute         set_default_model tagAB_Pipeline_VITIS_LOOP_283_3 
Execute         bind -model tagAB_Pipeline_VITIS_LOOP_283_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.531 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_283_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_283_3.bind.adb -f 
INFO-FLOW: Finish binding tagAB_Pipeline_VITIS_LOOP_283_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tagAB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tagAB 
Execute         schedule -model tagAB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.531 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB.sched.adb -f 
INFO-FLOW: Finish scheduling tagAB.
Execute         set_default_model tagAB 
Execute         bind -model tagAB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.531 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB.bind.adb -f 
INFO-FLOW: Finish binding tagAB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         schedule -model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.531 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.sched.adb -f 
INFO-FLOW: Finish scheduling systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.
Execute         set_default_model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         bind -model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.531 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.bind.adb -f 
INFO-FLOW: Finish binding systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolicArray_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model systolicArray_Pipeline_VITIS_LOOP_247_1 
Execute         schedule -model systolicArray_Pipeline_VITIS_LOOP_247_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_247_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_247_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_247_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_247_1.sched.adb -f 
INFO-FLOW: Finish scheduling systolicArray_Pipeline_VITIS_LOOP_247_1.
Execute         set_default_model systolicArray_Pipeline_VITIS_LOOP_247_1 
Execute         bind -model systolicArray_Pipeline_VITIS_LOOP_247_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_247_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_247_1.bind.adb -f 
INFO-FLOW: Finish binding systolicArray_Pipeline_VITIS_LOOP_247_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolicArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model systolicArray 
Execute         schedule -model systolicArray 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray.sched.adb -f 
INFO-FLOW: Finish scheduling systolicArray.
Execute         set_default_model systolicArray 
Execute         bind -model systolicArray 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray.bind.adb -f 
INFO-FLOW: Finish binding systolicArray.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model muls_Pipeline_VITIS_LOOP_89_1 
Execute         schedule -model muls_Pipeline_VITIS_LOOP_89_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_89_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_89_1.sched.adb -f 
INFO-FLOW: Finish scheduling muls_Pipeline_VITIS_LOOP_89_1.
Execute         set_default_model muls_Pipeline_VITIS_LOOP_89_1 
Execute         bind -model muls_Pipeline_VITIS_LOOP_89_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_89_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_89_1.bind.adb -f 
INFO-FLOW: Finish binding muls_Pipeline_VITIS_LOOP_89_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         schedule -model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.sched.adb -f 
INFO-FLOW: Finish scheduling muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.
Execute         set_default_model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         bind -model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.bind.adb -f 
INFO-FLOW: Finish binding muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_Pipeline_VITIS_LOOP_101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model muls_Pipeline_VITIS_LOOP_101_2 
Execute         schedule -model muls_Pipeline_VITIS_LOOP_101_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_101_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.533 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_101_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_101_2.sched.adb -f 
INFO-FLOW: Finish scheduling muls_Pipeline_VITIS_LOOP_101_2.
Execute         set_default_model muls_Pipeline_VITIS_LOOP_101_2 
Execute         bind -model muls_Pipeline_VITIS_LOOP_101_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.533 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_101_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_101_2.bind.adb -f 
INFO-FLOW: Finish binding muls_Pipeline_VITIS_LOOP_101_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model muls 
Execute         schedule -model muls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.533 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls.sched.adb -f 
INFO-FLOW: Finish scheduling muls.
Execute         set_default_model muls 
Execute         bind -model muls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.533 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls.bind.adb -f 
INFO-FLOW: Finish binding muls.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model adds 
Execute         schedule -model adds 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 31, loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.533 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds.sched.adb -f 
INFO-FLOW: Finish scheduling adds.
Execute         set_default_model adds 
Execute         bind -model adds 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.533 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds.bind.adb -f 
INFO-FLOW: Finish binding adds.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model macs 
Execute         schedule -model macs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.534 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs.sched.adb -f 
INFO-FLOW: Finish scheduling macs.
Execute         set_default_model macs 
Execute         bind -model macs 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.534 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs.bind.adb -f 
INFO-FLOW: Finish binding macs.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_2_Pipeline_VITIS_LOOP_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_141_1 
Execute         schedule -model muls.2_Pipeline_VITIS_LOOP_141_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_141_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.534 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_141_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_141_1.sched.adb -f 
INFO-FLOW: Finish scheduling muls.2_Pipeline_VITIS_LOOP_141_1.
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_141_1 
Execute         bind -model muls.2_Pipeline_VITIS_LOOP_141_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.534 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_141_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_141_1.bind.adb -f 
INFO-FLOW: Finish binding muls.2_Pipeline_VITIS_LOOP_141_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         schedule -model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.535 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.sched.adb -f 
INFO-FLOW: Finish scheduling muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         bind -model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.535 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.bind.adb -f 
INFO-FLOW: Finish binding muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_2_Pipeline_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_153_2 
Execute         schedule -model muls.2_Pipeline_VITIS_LOOP_153_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_153_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.535 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_153_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_153_2.sched.adb -f 
INFO-FLOW: Finish scheduling muls.2_Pipeline_VITIS_LOOP_153_2.
Execute         set_default_model muls.2_Pipeline_VITIS_LOOP_153_2 
Execute         bind -model muls.2_Pipeline_VITIS_LOOP_153_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.535 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_153_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_153_2.bind.adb -f 
INFO-FLOW: Finish binding muls.2_Pipeline_VITIS_LOOP_153_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model muls.2 
Execute         schedule -model muls.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.535 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2.sched.adb -f 
INFO-FLOW: Finish scheduling muls.2.
Execute         set_default_model muls.2 
Execute         bind -model muls.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.535 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2.bind.adb -f 
INFO-FLOW: Finish binding muls.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adds_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model adds.3 
Execute         schedule -model adds.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 31, loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds_3.sched.adb -f 
INFO-FLOW: Finish scheduling adds.3.
Execute         set_default_model adds.3 
Execute         bind -model adds.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds_3.bind.adb -f 
INFO-FLOW: Finish binding adds.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model macs.1 
Execute         schedule -model macs.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs_1.sched.adb -f 
INFO-FLOW: Finish scheduling macs.1.
Execute         set_default_model macs.1 
Execute         bind -model macs.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs_1.bind.adb -f 
INFO-FLOW: Finish binding macs.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model merge 
Execute         schedule -model merge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
WARNING: [HLS 200-880] The II Violation in module 'merge' (loop 'VITIS_LOOP_83_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('l_sum3_write_ln85', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:85) on port 'l_sum3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:85) and fifo write operation ('l_sum3_write_ln84', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:84) on port 'l_sum3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:84).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/merge.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/merge.sched.adb -f 
INFO-FLOW: Finish scheduling merge.
Execute         set_default_model merge 
Execute         bind -model merge 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/merge.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/merge.bind.adb -f 
INFO-FLOW: Finish binding merge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model process 
Execute         schedule -model process 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO l_sum_0 (from macs_U0 to merge_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/process_r.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/process_r.sched.adb -f 
INFO-FLOW: Finish scheduling process.
Execute         set_default_model process 
Execute         bind -model process 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/process_r.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/process_r.bind.adb -f 
INFO-FLOW: Finish binding process.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gemm 
Execute         schedule -model gemm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.537 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm.sched.adb -f 
INFO-FLOW: Finish scheduling gemm.
Execute         set_default_model gemm 
Execute         bind -model gemm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.537 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.21 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm.bind.adb -f 
INFO-FLOW: Finish binding gemm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
Execute         schedule -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_VITIS_LOOP_94_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1_VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.537 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2.sched.adb -f 
INFO-FLOW: Finish scheduling gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2.
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
Execute         bind -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.537 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2.bind.adb -f 
INFO-FLOW: Finish binding gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
Execute         schedule -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_119_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8.sched.adb -f 
INFO-FLOW: Finish scheduling gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8.
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
Execute         bind -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8.bind.adb -f 
INFO-FLOW: Finish binding gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemmBufferC_float_2u_2u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u> 
Execute         schedule -model gemmBufferC<float, 2u, 2u, 10u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_s.sched.adb -f 
INFO-FLOW: Finish scheduling gemmBufferC<float, 2u, 2u, 10u>.
Execute         set_default_model gemmBufferC<float, 2u, 2u, 10u> 
Execute         bind -model gemmBufferC<float, 2u, 2u, 10u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_s.bind.adb -f 
INFO-FLOW: Finish binding gemmBufferC<float, 2u, 2u, 10u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scal_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model scal<float, 2u, unsigned int> 
Execute         schedule -model scal<float, 2u, unsigned int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/scal_float_2u_unsigned_int_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/scal_float_2u_unsigned_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling scal<float, 2u, unsigned int>.
Execute         set_default_model scal<float, 2u, unsigned int> 
Execute         bind -model scal<float, 2u, unsigned int> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/scal_float_2u_unsigned_int_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/scal_float_2u_unsigned_int_s.bind.adb -f 
INFO-FLOW: Finish binding scal<float, 2u, unsigned int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axpy_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model axpy<float, 2u, unsigned int> 
Execute         schedule -model axpy<float, 2u, unsigned int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_62_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/axpy_float_2u_unsigned_int_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/axpy_float_2u_unsigned_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling axpy<float, 2u, unsigned int>.
Execute         set_default_model axpy<float, 2u, unsigned int> 
Execute         bind -model axpy<float, 2u, unsigned int> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/axpy_float_2u_unsigned_int_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/axpy_float_2u_unsigned_int_s.bind.adb -f 
INFO-FLOW: Finish binding axpy<float, 2u, unsigned int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_float_1024u_2u_10u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gemm<float, 1024u, 2u, 10u, unsigned int> 
Execute         schedule -model gemm<float, 1024u, 2u, 10u, unsigned int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO l_betaC (from scal_float_2u_unsigned_int_U0 to axpy_float_2u_unsigned_int_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm_float_1024u_2u_10u_unsigned_int_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm_float_1024u_2u_10u_unsigned_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling gemm<float, 1024u, 2u, 10u, unsigned int>.
Execute         set_default_model gemm<float, 1024u, 2u, 10u, unsigned int> 
Execute         bind -model gemm<float, 1024u, 2u, 10u, unsigned int> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm_float_1024u_2u_10u_unsigned_int_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.29 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm_float_1024u_2u_10u_unsigned_int_s.bind.adb -f 
INFO-FLOW: Finish binding gemm<float, 1024u, 2u, 10u, unsigned int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_node1_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_154_1 
Execute         schedule -model forward_node1_Pipeline_VITIS_LOOP_154_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_154_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_154_1.sched.adb -f 
INFO-FLOW: Finish scheduling forward_node1_Pipeline_VITIS_LOOP_154_1.
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_154_1 
Execute         bind -model forward_node1_Pipeline_VITIS_LOOP_154_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_154_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_154_1.bind.adb -f 
INFO-FLOW: Finish binding forward_node1_Pipeline_VITIS_LOOP_154_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_node1_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_67_5 
Execute         schedule -model forward_node1_Pipeline_VITIS_LOOP_67_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_67_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_67_5.sched.adb -f 
INFO-FLOW: Finish scheduling forward_node1_Pipeline_VITIS_LOOP_67_5.
Execute         set_default_model forward_node1_Pipeline_VITIS_LOOP_67_5 
Execute         bind -model forward_node1_Pipeline_VITIS_LOOP_67_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_67_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_67_5.bind.adb -f 
INFO-FLOW: Finish binding forward_node1_Pipeline_VITIS_LOOP_67_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_node1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model forward_node1 
Execute         schedule -model forward_node1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.540 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1.sched.adb -f 
INFO-FLOW: Finish scheduling forward_node1.
Execute         set_default_model forward_node1 
Execute         bind -model forward_node1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.540 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.31 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1.bind.adb -f 
INFO-FLOW: Finish binding forward_node1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cemit_replaced_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cemit_replaced_Pipeline_VITIS_LOOP_33_2 
Execute         schedule -model cemit_replaced_Pipeline_VITIS_LOOP_33_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.540 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced_Pipeline_VITIS_LOOP_33_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced_Pipeline_VITIS_LOOP_33_2.sched.adb -f 
INFO-FLOW: Finish scheduling cemit_replaced_Pipeline_VITIS_LOOP_33_2.
Execute         set_default_model cemit_replaced_Pipeline_VITIS_LOOP_33_2 
Execute         bind -model cemit_replaced_Pipeline_VITIS_LOOP_33_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.540 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced_Pipeline_VITIS_LOOP_33_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced_Pipeline_VITIS_LOOP_33_2.bind.adb -f 
INFO-FLOW: Finish binding cemit_replaced_Pipeline_VITIS_LOOP_33_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cemit_replaced' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cemit_replaced 
Execute         schedule -model cemit_replaced 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.540 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.sched.adb -f 
INFO-FLOW: Finish scheduling cemit_replaced.
Execute         set_default_model cemit_replaced 
Execute         bind -model cemit_replaced 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.540 GB.
Execute         syn_report -verbosereport -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.37 sec.
Execute         db_write -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.bind.adb -f 
INFO-FLOW: Finish binding cemit_replaced.
Execute         get_model_list cemit_replaced -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess forward_node1_Pipeline_VITIS_LOOP_125_1 
Execute         rtl_gen_preprocess tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
Execute         rtl_gen_preprocess tagAB_Pipeline_VITIS_LOOP_283_3 
Execute         rtl_gen_preprocess tagAB 
Execute         rtl_gen_preprocess systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         rtl_gen_preprocess systolicArray_Pipeline_VITIS_LOOP_247_1 
Execute         rtl_gen_preprocess systolicArray 
Execute         rtl_gen_preprocess muls_Pipeline_VITIS_LOOP_89_1 
Execute         rtl_gen_preprocess muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         rtl_gen_preprocess muls_Pipeline_VITIS_LOOP_101_2 
Execute         rtl_gen_preprocess muls 
Execute         rtl_gen_preprocess adds 
Execute         rtl_gen_preprocess macs 
Execute         rtl_gen_preprocess muls.2_Pipeline_VITIS_LOOP_141_1 
Execute         rtl_gen_preprocess muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         rtl_gen_preprocess muls.2_Pipeline_VITIS_LOOP_153_2 
Execute         rtl_gen_preprocess muls.2 
Execute         rtl_gen_preprocess adds.3 
Execute         rtl_gen_preprocess macs.1 
Execute         rtl_gen_preprocess merge 
Execute         rtl_gen_preprocess process 
Execute         rtl_gen_preprocess gemm 
Execute         rtl_gen_preprocess gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
Execute         rtl_gen_preprocess gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 
Execute         rtl_gen_preprocess gemmBufferC<float, 2u, 2u, 10u> 
Execute         rtl_gen_preprocess scal<float, 2u, unsigned int> 
Execute         rtl_gen_preprocess axpy<float, 2u, unsigned int> 
Execute         rtl_gen_preprocess gemm<float, 1024u, 2u, 10u, unsigned int> 
Execute         rtl_gen_preprocess forward_node1_Pipeline_VITIS_LOOP_154_1 
Execute         rtl_gen_preprocess forward_node1_Pipeline_VITIS_LOOP_67_5 
Execute         rtl_gen_preprocess forward_node1 
Execute         rtl_gen_preprocess cemit_replaced_Pipeline_VITIS_LOOP_33_2 
Execute         rtl_gen_preprocess cemit_replaced 
INFO-FLOW: Model list for RTL generation: forward_node1_Pipeline_VITIS_LOOP_125_1 tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 tagAB_Pipeline_VITIS_LOOP_283_3 tagAB systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 systolicArray_Pipeline_VITIS_LOOP_247_1 systolicArray muls_Pipeline_VITIS_LOOP_89_1 muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 muls_Pipeline_VITIS_LOOP_101_2 muls adds macs muls.2_Pipeline_VITIS_LOOP_141_1 muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 muls.2_Pipeline_VITIS_LOOP_153_2 muls.2 adds.3 macs.1 merge process gemm {gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2} {gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8} {gemmBufferC<float, 2u, 2u, 10u>} {scal<float, 2u, unsigned int>} {axpy<float, 2u, unsigned int>} {gemm<float, 1024u, 2u, 10u, unsigned int>} forward_node1_Pipeline_VITIS_LOOP_154_1 forward_node1_Pipeline_VITIS_LOOP_67_5 forward_node1 cemit_replaced_Pipeline_VITIS_LOOP_33_2 cemit_replaced
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_node1_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model forward_node1_Pipeline_VITIS_LOOP_125_1 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_125_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_node1_Pipeline_VITIS_LOOP_125_1' pipeline 'VITIS_LOOP_125_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_node1_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.540 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl forward_node1_Pipeline_VITIS_LOOP_125_1 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_forward_node1_Pipeline_VITIS_LOOP_125_1 
Execute         gen_rtl forward_node1_Pipeline_VITIS_LOOP_125_1 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_forward_node1_Pipeline_VITIS_LOOP_125_1 
Execute         syn_report -csynth -model forward_node1_Pipeline_VITIS_LOOP_125_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/forward_node1_Pipeline_VITIS_LOOP_125_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model forward_node1_Pipeline_VITIS_LOOP_125_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/forward_node1_Pipeline_VITIS_LOOP_125_1_csynth.xml 
Execute         syn_report -verbosereport -model forward_node1_Pipeline_VITIS_LOOP_125_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_125_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model forward_node1_Pipeline_VITIS_LOOP_125_1 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_125_1.adb 
Execute         db_write -model forward_node1_Pipeline_VITIS_LOOP_125_1 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info forward_node1_Pipeline_VITIS_LOOP_125_1 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_125_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2' pipeline 'VITIS_LOOP_271_1_VITIS_LOOP_272_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.541 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
Execute         gen_rtl tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
Execute         syn_report -csynth -model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_csynth.xml 
Execute         syn_report -verbosereport -model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2.adb 
Execute         db_write -model tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tagAB_Pipeline_VITIS_LOOP_283_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tagAB_Pipeline_VITIS_LOOP_283_3 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_283_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tagAB_Pipeline_VITIS_LOOP_283_3' pipeline 'VITIS_LOOP_283_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tagAB_Pipeline_VITIS_LOOP_283_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.542 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl tagAB_Pipeline_VITIS_LOOP_283_3 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_tagAB_Pipeline_VITIS_LOOP_283_3 
Execute         gen_rtl tagAB_Pipeline_VITIS_LOOP_283_3 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_tagAB_Pipeline_VITIS_LOOP_283_3 
Execute         syn_report -csynth -model tagAB_Pipeline_VITIS_LOOP_283_3 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/tagAB_Pipeline_VITIS_LOOP_283_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model tagAB_Pipeline_VITIS_LOOP_283_3 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/tagAB_Pipeline_VITIS_LOOP_283_3_csynth.xml 
Execute         syn_report -verbosereport -model tagAB_Pipeline_VITIS_LOOP_283_3 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_283_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model tagAB_Pipeline_VITIS_LOOP_283_3 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_283_3.adb 
Execute         db_write -model tagAB_Pipeline_VITIS_LOOP_283_3 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tagAB_Pipeline_VITIS_LOOP_283_3 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB_Pipeline_VITIS_LOOP_283_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tagAB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tagAB -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'tagAB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.543 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl tagAB -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_tagAB 
Execute         gen_rtl tagAB -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_tagAB 
Execute         syn_report -csynth -model tagAB -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/tagAB_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model tagAB -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/tagAB_csynth.xml 
Execute         syn_report -verbosereport -model tagAB -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model tagAB -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB.adb 
Execute         db_write -model tagAB -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tagAB -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/tagAB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.543 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         gen_rtl systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         syn_report -csynth -model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_csynth.xml 
Execute         syn_report -verbosereport -model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.adb 
Execute         db_write -model systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolicArray_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model systolicArray_Pipeline_VITIS_LOOP_247_1 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_247_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolicArray_Pipeline_VITIS_LOOP_247_1' pipeline 'VITIS_LOOP_247_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolicArray_Pipeline_VITIS_LOOP_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.544 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl systolicArray_Pipeline_VITIS_LOOP_247_1 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_systolicArray_Pipeline_VITIS_LOOP_247_1 
Execute         gen_rtl systolicArray_Pipeline_VITIS_LOOP_247_1 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_systolicArray_Pipeline_VITIS_LOOP_247_1 
Execute         syn_report -csynth -model systolicArray_Pipeline_VITIS_LOOP_247_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/systolicArray_Pipeline_VITIS_LOOP_247_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model systolicArray_Pipeline_VITIS_LOOP_247_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/systolicArray_Pipeline_VITIS_LOOP_247_1_csynth.xml 
Execute         syn_report -verbosereport -model systolicArray_Pipeline_VITIS_LOOP_247_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_247_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model systolicArray_Pipeline_VITIS_LOOP_247_1 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_247_1.adb 
Execute         db_write -model systolicArray_Pipeline_VITIS_LOOP_247_1 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info systolicArray_Pipeline_VITIS_LOOP_247_1 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray_Pipeline_VITIS_LOOP_247_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolicArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model systolicArray -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolicArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.545 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl systolicArray -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_systolicArray 
Execute         gen_rtl systolicArray -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_systolicArray 
Execute         syn_report -csynth -model systolicArray -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/systolicArray_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model systolicArray -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/systolicArray_csynth.xml 
Execute         syn_report -verbosereport -model systolicArray -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model systolicArray -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray.adb 
Execute         db_write -model systolicArray -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info systolicArray -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/systolicArray 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model muls_Pipeline_VITIS_LOOP_89_1 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_Pipeline_VITIS_LOOP_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.546 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl muls_Pipeline_VITIS_LOOP_89_1 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_muls_Pipeline_VITIS_LOOP_89_1 
Execute         gen_rtl muls_Pipeline_VITIS_LOOP_89_1 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_muls_Pipeline_VITIS_LOOP_89_1 
Execute         syn_report -csynth -model muls_Pipeline_VITIS_LOOP_89_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_Pipeline_VITIS_LOOP_89_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model muls_Pipeline_VITIS_LOOP_89_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_Pipeline_VITIS_LOOP_89_1_csynth.xml 
Execute         syn_report -verbosereport -model muls_Pipeline_VITIS_LOOP_89_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_89_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model muls_Pipeline_VITIS_LOOP_89_1 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_89_1.adb 
Execute         db_write -model muls_Pipeline_VITIS_LOOP_89_1 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info muls_Pipeline_VITIS_LOOP_89_1 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_89_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.546 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         gen_rtl muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         syn_report -csynth -model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_csynth.xml 
Execute         syn_report -verbosereport -model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.adb 
Execute         db_write -model muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_Pipeline_VITIS_LOOP_101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model muls_Pipeline_VITIS_LOOP_101_2 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_101_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'muls_Pipeline_VITIS_LOOP_101_2' pipeline 'VITIS_LOOP_101_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_Pipeline_VITIS_LOOP_101_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.547 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl muls_Pipeline_VITIS_LOOP_101_2 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_muls_Pipeline_VITIS_LOOP_101_2 
Execute         gen_rtl muls_Pipeline_VITIS_LOOP_101_2 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_muls_Pipeline_VITIS_LOOP_101_2 
Execute         syn_report -csynth -model muls_Pipeline_VITIS_LOOP_101_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_Pipeline_VITIS_LOOP_101_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model muls_Pipeline_VITIS_LOOP_101_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_Pipeline_VITIS_LOOP_101_2_csynth.xml 
Execute         syn_report -verbosereport -model muls_Pipeline_VITIS_LOOP_101_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_101_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model muls_Pipeline_VITIS_LOOP_101_2 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_101_2.adb 
Execute         db_write -model muls_Pipeline_VITIS_LOOP_101_2 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info muls_Pipeline_VITIS_LOOP_101_2 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_Pipeline_VITIS_LOOP_101_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model muls -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.549 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl muls -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_muls 
Execute         gen_rtl muls -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_muls 
Execute         syn_report -csynth -model muls -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model muls -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_csynth.xml 
Execute         syn_report -verbosereport -model muls -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model muls -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls.adb 
Execute         db_write -model muls -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info muls -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model adds -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'adds' pipeline 'VITIS_LOOP_193_1_VITIS_LOOP_194_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adds'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.550 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl adds -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_adds 
Execute         gen_rtl adds -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_adds 
Execute         syn_report -csynth -model adds -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/adds_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model adds -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/adds_csynth.xml 
Execute         syn_report -verbosereport -model adds -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model adds -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds.adb 
Execute         db_write -model adds -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info adds -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model macs -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'macs'.
INFO: [RTMG 210-285] Implementing FIFO 'l_mul_U(cemit_replaced_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_adds_U0_U(cemit_replaced_start_for_adds_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.552 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl macs -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_macs 
Execute         gen_rtl macs -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_macs 
Execute         syn_report -csynth -model macs -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/macs_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model macs -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/macs_csynth.xml 
Execute         syn_report -verbosereport -model macs -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model macs -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs.adb 
Execute         db_write -model macs -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info macs -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_2_Pipeline_VITIS_LOOP_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model muls.2_Pipeline_VITIS_LOOP_141_1 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_141_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_2_Pipeline_VITIS_LOOP_141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.552 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl muls.2_Pipeline_VITIS_LOOP_141_1 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_muls_2_Pipeline_VITIS_LOOP_141_1 
Execute         gen_rtl muls.2_Pipeline_VITIS_LOOP_141_1 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_muls_2_Pipeline_VITIS_LOOP_141_1 
Execute         syn_report -csynth -model muls.2_Pipeline_VITIS_LOOP_141_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_2_Pipeline_VITIS_LOOP_141_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model muls.2_Pipeline_VITIS_LOOP_141_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_2_Pipeline_VITIS_LOOP_141_1_csynth.xml 
Execute         syn_report -verbosereport -model muls.2_Pipeline_VITIS_LOOP_141_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_141_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model muls.2_Pipeline_VITIS_LOOP_141_1 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_141_1.adb 
Execute         db_write -model muls.2_Pipeline_VITIS_LOOP_141_1 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info muls.2_Pipeline_VITIS_LOOP_141_1 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_141_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.553 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         gen_rtl muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
Execute         syn_report -csynth -model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_csynth.xml 
Execute         syn_report -verbosereport -model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2.adb 
Execute         db_write -model muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_2_Pipeline_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model muls.2_Pipeline_VITIS_LOOP_153_2 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_153_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'muls_2_Pipeline_VITIS_LOOP_153_2' pipeline 'VITIS_LOOP_153_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_2_Pipeline_VITIS_LOOP_153_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.554 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl muls.2_Pipeline_VITIS_LOOP_153_2 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_muls_2_Pipeline_VITIS_LOOP_153_2 
Execute         gen_rtl muls.2_Pipeline_VITIS_LOOP_153_2 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_muls_2_Pipeline_VITIS_LOOP_153_2 
Execute         syn_report -csynth -model muls.2_Pipeline_VITIS_LOOP_153_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_2_Pipeline_VITIS_LOOP_153_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model muls.2_Pipeline_VITIS_LOOP_153_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_2_Pipeline_VITIS_LOOP_153_2_csynth.xml 
Execute         syn_report -verbosereport -model muls.2_Pipeline_VITIS_LOOP_153_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_153_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model muls.2_Pipeline_VITIS_LOOP_153_2 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_153_2.adb 
Execute         db_write -model muls.2_Pipeline_VITIS_LOOP_153_2 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info muls.2_Pipeline_VITIS_LOOP_153_2 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2_Pipeline_VITIS_LOOP_153_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model muls.2 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.555 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl muls.2 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_muls_2 
Execute         gen_rtl muls.2 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_muls_2 
Execute         syn_report -csynth -model muls.2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model muls.2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/muls_2_csynth.xml 
Execute         syn_report -verbosereport -model muls.2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model muls.2 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2.adb 
Execute         db_write -model muls.2 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info muls.2 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/muls_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adds_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model adds.3 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'adds_3' pipeline 'VITIS_LOOP_193_1_VITIS_LOOP_194_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adds_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.556 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl adds.3 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_adds_3 
Execute         gen_rtl adds.3 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_adds_3 
Execute         syn_report -csynth -model adds.3 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/adds_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model adds.3 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/adds_3_csynth.xml 
Execute         syn_report -verbosereport -model adds.3 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -model adds.3 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds_3.adb 
Execute         db_write -model adds.3 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info adds.3 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/adds_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model macs.1 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'macs_1'.
INFO: [RTMG 210-285] Implementing FIFO 'l_mul_U(cemit_replaced_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_adds_3_U0_U(cemit_replaced_start_for_adds_3_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.558 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl macs.1 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_macs_1 
Execute         gen_rtl macs.1 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_macs_1 
Execute         syn_report -csynth -model macs.1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/macs_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model macs.1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/macs_1_csynth.xml 
Execute         syn_report -verbosereport -model macs.1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model macs.1 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs_1.adb 
Execute         db_write -model macs.1 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info macs.1 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/macs_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model merge -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/merge.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.558 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl merge -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_merge 
Execute         gen_rtl merge -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_merge 
Execute         syn_report -csynth -model merge -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/merge_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model merge -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/merge_csynth.xml 
Execute         syn_report -verbosereport -model merge -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/merge.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model merge -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/merge.adb 
Execute         db_write -model merge -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info merge -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/merge 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model process -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/process_r.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [RTMG 210-285] Implementing FIFO 'l_aStr_U(cemit_replaced_fifo_w66_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_bStr_U(cemit_replaced_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dataA_0_U(cemit_replaced_fifo_w34_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dataA_1_U(cemit_replaced_fifo_w34_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dataB_0_U(cemit_replaced_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dataB_1_U(cemit_replaced_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_sum_0_U(cemit_replaced_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_sum_1_U(cemit_replaced_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolicArray_U0_U(cemit_replaced_start_for_systolicArray_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_macs_U0_U(cemit_replaced_start_for_macs_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_macs_1_U0_U(cemit_replaced_start_for_macs_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_U0_U(cemit_replaced_start_for_merge_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.560 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl process -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_process_r 
Execute         gen_rtl process -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_process_r 
Execute         syn_report -csynth -model process -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/process_r_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model process -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/process_r_csynth.xml 
Execute         syn_report -verbosereport -model process -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/process_r.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -model process -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/process_r.adb 
Execute         db_write -model process -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info process -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/process_r 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gemm -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.560 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl gemm -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_gemm 
Execute         gen_rtl gemm -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_gemm 
Execute         syn_report -csynth -model gemm -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model gemm -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemm_csynth.xml 
Execute         syn_report -verbosereport -model gemm -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.3 sec.
Execute         db_write -model gemm -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm.adb 
Execute         db_write -model gemm -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gemm -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2' pipeline 'VITIS_LOOP_93_1_VITIS_LOOP_94_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.561 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
Execute         gen_rtl gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
Execute         syn_report -csynth -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2_csynth.xml 
Execute         syn_report -verbosereport -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2.adb 
Execute         db_write -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8' pipeline 'VITIS_LOOP_119_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.562 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8 
Execute         gen_rtl gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8 
Execute         syn_report -csynth -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8_csynth.xml 
Execute         syn_report -verbosereport -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8.adb 
Execute         db_write -model gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemmBufferC_float_2u_2u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gemmBufferC<float, 2u, 2u, 10u> -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemmBufferC_float_2u_2u_10u_s'.
INFO: [RTMG 210-278] Implementing memory 'cemit_replaced_gemmBufferC_float_2u_2u_10u_s_l_bufferC_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.563 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl gemmBufferC<float, 2u, 2u, 10u> -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_gemmBufferC_float_2u_2u_10u_s 
Execute         gen_rtl gemmBufferC<float, 2u, 2u, 10u> -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_gemmBufferC_float_2u_2u_10u_s 
Execute         syn_report -csynth -model gemmBufferC<float, 2u, 2u, 10u> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemmBufferC_float_2u_2u_10u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model gemmBufferC<float, 2u, 2u, 10u> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemmBufferC_float_2u_2u_10u_s_csynth.xml 
Execute         syn_report -verbosereport -model gemmBufferC<float, 2u, 2u, 10u> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model gemmBufferC<float, 2u, 2u, 10u> -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_s.adb 
Execute         db_write -model gemmBufferC<float, 2u, 2u, 10u> -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gemmBufferC<float, 2u, 2u, 10u> -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemmBufferC_float_2u_2u_10u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scal_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model scal<float, 2u, unsigned int> -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/scal_float_2u_unsigned_int_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scal_float_2u_unsigned_int_s' pipeline 'VITIS_LOOP_59_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scal_float_2u_unsigned_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.564 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl scal<float, 2u, unsigned int> -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_scal_float_2u_unsigned_int_s 
Execute         gen_rtl scal<float, 2u, unsigned int> -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_scal_float_2u_unsigned_int_s 
Execute         syn_report -csynth -model scal<float, 2u, unsigned int> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/scal_float_2u_unsigned_int_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model scal<float, 2u, unsigned int> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/scal_float_2u_unsigned_int_s_csynth.xml 
Execute         syn_report -verbosereport -model scal<float, 2u, unsigned int> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/scal_float_2u_unsigned_int_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model scal<float, 2u, unsigned int> -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/scal_float_2u_unsigned_int_s.adb 
Execute         db_write -model scal<float, 2u, unsigned int> -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info scal<float, 2u, unsigned int> -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/scal_float_2u_unsigned_int_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axpy_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model axpy<float, 2u, unsigned int> -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/axpy_float_2u_unsigned_int_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axpy_float_2u_unsigned_int_s' pipeline 'VITIS_LOOP_62_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axpy_float_2u_unsigned_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.565 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl axpy<float, 2u, unsigned int> -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_axpy_float_2u_unsigned_int_s 
Execute         gen_rtl axpy<float, 2u, unsigned int> -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_axpy_float_2u_unsigned_int_s 
Execute         syn_report -csynth -model axpy<float, 2u, unsigned int> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/axpy_float_2u_unsigned_int_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model axpy<float, 2u, unsigned int> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/axpy_float_2u_unsigned_int_s_csynth.xml 
Execute         syn_report -verbosereport -model axpy<float, 2u, unsigned int> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/axpy_float_2u_unsigned_int_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model axpy<float, 2u, unsigned int> -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/axpy_float_2u_unsigned_int_s.adb 
Execute         db_write -model axpy<float, 2u, unsigned int> -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info axpy<float, 2u, unsigned int> -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/axpy_float_2u_unsigned_int_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_float_1024u_2u_10u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gemm<float, 1024u, 2u, 10u, unsigned int> -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm_float_1024u_2u_10u_unsigned_int_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_float_1024u_2u_10u_unsigned_int_s'.
INFO: [RTMG 210-285] Implementing FIFO 'l_sum_U(cemit_replaced_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_mat_U(cemit_replaced_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_betaC_U(cemit_replaced_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_gemmBufferC_float_2u_2u_10u_U0_U(cemit_replaced_start_for_gemmBufferC_float_2u_2u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_axpy_float_2u_unsigned_int_U0_U(cemit_replaced_start_for_axpy_float_2u_unsigned_int_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.566 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl gemm<float, 1024u, 2u, 10u, unsigned int> -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_gemm_float_1024u_2u_10u_unsigned_int_s 
Execute         gen_rtl gemm<float, 1024u, 2u, 10u, unsigned int> -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_gemm_float_1024u_2u_10u_unsigned_int_s 
Execute         syn_report -csynth -model gemm<float, 1024u, 2u, 10u, unsigned int> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemm_float_1024u_2u_10u_unsigned_int_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model gemm<float, 1024u, 2u, 10u, unsigned int> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/gemm_float_1024u_2u_10u_unsigned_int_s_csynth.xml 
Execute         syn_report -verbosereport -model gemm<float, 1024u, 2u, 10u, unsigned int> -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm_float_1024u_2u_10u_unsigned_int_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.3 sec.
Execute         db_write -model gemm<float, 1024u, 2u, 10u, unsigned int> -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm_float_1024u_2u_10u_unsigned_int_s.adb 
Execute         db_write -model gemm<float, 1024u, 2u, 10u, unsigned int> -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gemm<float, 1024u, 2u, 10u, unsigned int> -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/gemm_float_1024u_2u_10u_unsigned_int_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_node1_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model forward_node1_Pipeline_VITIS_LOOP_154_1 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_154_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_node1_Pipeline_VITIS_LOOP_154_1' pipeline 'VITIS_LOOP_154_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_node1_Pipeline_VITIS_LOOP_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.566 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl forward_node1_Pipeline_VITIS_LOOP_154_1 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_forward_node1_Pipeline_VITIS_LOOP_154_1 
Execute         gen_rtl forward_node1_Pipeline_VITIS_LOOP_154_1 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_forward_node1_Pipeline_VITIS_LOOP_154_1 
Execute         syn_report -csynth -model forward_node1_Pipeline_VITIS_LOOP_154_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/forward_node1_Pipeline_VITIS_LOOP_154_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model forward_node1_Pipeline_VITIS_LOOP_154_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/forward_node1_Pipeline_VITIS_LOOP_154_1_csynth.xml 
Execute         syn_report -verbosereport -model forward_node1_Pipeline_VITIS_LOOP_154_1 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_154_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model forward_node1_Pipeline_VITIS_LOOP_154_1 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_154_1.adb 
Execute         db_write -model forward_node1_Pipeline_VITIS_LOOP_154_1 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info forward_node1_Pipeline_VITIS_LOOP_154_1 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_154_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_node1_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model forward_node1_Pipeline_VITIS_LOOP_67_5 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_67_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_node1_Pipeline_VITIS_LOOP_67_5' pipeline 'VITIS_LOOP_67_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_node1_Pipeline_VITIS_LOOP_67_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.567 GB.
Execute         source /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.rtl_wrap.cfg.tcl 
Execute         gen_rtl forward_node1_Pipeline_VITIS_LOOP_67_5 -style xilinx -f -lang vhdl -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/vhdl/cemit_replaced_forward_node1_Pipeline_VITIS_LOOP_67_5 
Execute         gen_rtl forward_node1_Pipeline_VITIS_LOOP_67_5 -style xilinx -f -lang vlog -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/verilog/cemit_replaced_forward_node1_Pipeline_VITIS_LOOP_67_5 
Execute         syn_report -csynth -model forward_node1_Pipeline_VITIS_LOOP_67_5 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/forward_node1_Pipeline_VITIS_LOOP_67_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model forward_node1_Pipeline_VITIS_LOOP_67_5 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/syn/report/forward_node1_Pipeline_VITIS_LOOP_67_5_csynth.xml 
Execute         syn_report -verbosereport -model forward_node1_Pipeline_VITIS_LOOP_67_5 -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_67_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model forward_node1_Pipeline_VITIS_LOOP_67_5 -f -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_67_5.adb 
Execute         db_write -model forward_node1_Pipeline_VITIS_LOOP_67_5 -bindview -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info forward_node1_Pipeline_VITIS_LOOP_67_5 -p /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db -o /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1_Pipeline_VITIS_LOOP_67_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_node1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model forward_node1 -top_prefix cemit_replaced_ -sub_prefix cemit_replaced_ -mg_file /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/forward_node1.compgen.tcl 
ERROR: [RTGEN 206-102] Illegal connection is found on FIFO pin 'forward_node1|l_strA' connecting to 'call_ln40'('gemm_float_1024u_2u_10u_unsigned_int_s|l_strA4_i').
ERROR: [RTGEN 206-102] Illegal connection is found on FIFO pin 'forward_node1|l_strB' connecting to 'call_ln40'('gemm_float_1024u_2u_10u_unsigned_int_s|l_strB5_i').
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_node1'.
ERROR: [HLS 200-103] RTL generation terminated by exceptions!
INFO-FLOW: Caught error in autosyn: Synthesis failed.
    while executing
"SynthesizeBottomUp ${SynTopModule} ${isSynTop} ${recursive}"
    (procedure "::AP::auto_syn" line 36)
    invoked from within
"::AP::auto_syn $::AP::SynTopModule"
    (procedure "ap_internal_autosyn" line 25)
    invoked from within
"ap_internal_autosyn "
Command         autosyn done; error code: 2; 12.34 sec.
INFO-FLOW: Caught error in csynth_design: Synthesis failed.
    while executing
"ap_internal_csynth_design "
Command       csynth_design done; error code: 2; 56.38 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 50.6 seconds. CPU system time: 5.78 seconds. Elapsed time: 56.38 seconds; current allocated memory: 509.754 MB.
Command     ap_source done; error code: 1; 59.88 sec.
Execute     cleanup_all 
