module wideexpr_00783(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (1'sb0)+((ctrl[7]?(ctrl[2]?(+($signed(-(~^({3{1'sb1}})))))>>(~|(((^(s7))>(~&((s4)^(6'sb101100))))!=(u0))):s7):+(~&($signed(6'b110011)))));
  assign y1 = s6;
  assign y2 = s3;
  assign y3 = ((ctrl[3]?$signed({4{s1}}):$signed({(3'b011)==((5'sb01010)<<<(3'b110)),$unsigned(-(5'sb00001)),(ctrl[1]?(6'sb100110)&(s7):s5)})))|(+(({1{$unsigned($signed(s2))}})>(-($signed({2{s6}})))));
  assign y4 = -((u2)>>($signed($signed((((1'sb1)^~(5'sb10101))|($signed(1'sb1)))>>>((-(s7))>>((s0)<<<(s7)))))));
  assign y5 = (ctrl[1]?$signed(($signed(3'sb101))-((ctrl[2]?$signed(s0):s7))):(($signed({|(4'sb0111),+(1'b0)}))<=($signed($unsigned(-(s3)))))<<<(($signed(6'sb100000))<<((2'sb11)>>((s0)|((1'sb0)>>(s0))))));
  assign y6 = ((((ctrl[6]?(5'sb01011)&(6'sb111100):s4))|($signed(((s0)-(5'sb01010))>>(($signed({3{(ctrl[3]?s0:2'b10)}}))>>((s2)|(+({2{1'sb1}})))))))|(s3))+((((ctrl[4]?(ctrl[6]?$signed($signed(((u4)<(s6))^((ctrl[3]?5'b10001:1'b0)))):s5):(ctrl[3]?$signed((ctrl[3]?{2{4'sb0110}}:$unsigned((6'sb110101)>>>(s2)))):s0)))-(s5))&((3'sb100)>>>(((ctrl[4]?((ctrl[6]?-((s3)^(2'sb11)):(ctrl[1]?(6'sb001110)<<<(s6):(s2)|(s3))))>>>(((ctrl[0]?(s7)^(s6):(4'b0100)>>>(s0)))+(u0)):s7))!=($signed((((s3)<<<(u2))<<((ctrl[3]?s3:(ctrl[4]?s4:3'sb110))))>>(-((ctrl[4]?(4'sb1011)^(5'sb00001):(ctrl[3]?s6:3'b010)))))))));
  assign y7 = +({~({{2{(u6)+(5'b01100)}},s6})});
endmodule
