INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ2/AQ2.srcs/sources_1/imports/tmp_srcs/Lab2_TeamX_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module RCA_4bit
INFO: [VRFC 10-311] analyzing module FullAdder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ2/AQ2.srcs/sources_1/new/testbenchAQ2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbenchAQ2
