vendor_name = ModelSim
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/register_file.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor_tb.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/pc_tb.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/pc.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/imem.sv
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/extend.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/data_memory.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/alu.v
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/adder.sv
source_file = 1, D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/non_pipelined_processor_quartus/db/non_pipelined_processor_quartus.cbx.xml
design_name = processor
instance = comp, \clk~input , clk~input, processor, 1
