# Verilog-Linter
executable program which do some lint analysis on Verilog code like uninitialized registers , unreachableFSM , deadlocks , etc.

```
detailed documentation on how each analysis is made can be found in document.docx

illustrative video for the documetation (in Arabic). Video Link: https://drive.google.com/file/d/1APKrQv6z8x30UTBz93RUfHYs6-vAUoP4/view?usp=sharing
```
