/// Auto-generated bit field definitions for DCMI
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::dcmi {

using namespace alloy::hal::bitfields;

// ============================================================================
// DCMI Bit Field Definitions
// ============================================================================

/// CR - control register 1
namespace cr {
    /// Capture enable
    /// Position: 0, Width: 1
    using CAPTURE = BitField<0, 1>;
    constexpr uint32_t CAPTURE_Pos = 0;
    constexpr uint32_t CAPTURE_Msk = CAPTURE::mask;

    /// Capture mode
    /// Position: 1, Width: 1
    using CM = BitField<1, 1>;
    constexpr uint32_t CM_Pos = 1;
    constexpr uint32_t CM_Msk = CM::mask;

    /// Crop feature
    /// Position: 2, Width: 1
    using CROP = BitField<2, 1>;
    constexpr uint32_t CROP_Pos = 2;
    constexpr uint32_t CROP_Msk = CROP::mask;

    /// JPEG format
    /// Position: 3, Width: 1
    using JPEG = BitField<3, 1>;
    constexpr uint32_t JPEG_Pos = 3;
    constexpr uint32_t JPEG_Msk = JPEG::mask;

    /// Embedded synchronization
              select
    /// Position: 4, Width: 1
    using ESS = BitField<4, 1>;
    constexpr uint32_t ESS_Pos = 4;
    constexpr uint32_t ESS_Msk = ESS::mask;

    /// Pixel clock polarity
    /// Position: 5, Width: 1
    using PCKPOL = BitField<5, 1>;
    constexpr uint32_t PCKPOL_Pos = 5;
    constexpr uint32_t PCKPOL_Msk = PCKPOL::mask;

    /// Horizontal synchronization
              polarity
    /// Position: 6, Width: 1
    using HSPOL = BitField<6, 1>;
    constexpr uint32_t HSPOL_Pos = 6;
    constexpr uint32_t HSPOL_Msk = HSPOL::mask;

    /// Vertical synchronization
              polarity
    /// Position: 7, Width: 1
    using VSPOL = BitField<7, 1>;
    constexpr uint32_t VSPOL_Pos = 7;
    constexpr uint32_t VSPOL_Msk = VSPOL::mask;

    /// Frame capture rate control
    /// Position: 8, Width: 2
    using FCRC = BitField<8, 2>;
    constexpr uint32_t FCRC_Pos = 8;
    constexpr uint32_t FCRC_Msk = FCRC::mask;

    /// Extended data mode
    /// Position: 10, Width: 2
    using EDM = BitField<10, 2>;
    constexpr uint32_t EDM_Pos = 10;
    constexpr uint32_t EDM_Msk = EDM::mask;

    /// DCMI enable
    /// Position: 14, Width: 1
    using ENABLE = BitField<14, 1>;
    constexpr uint32_t ENABLE_Pos = 14;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

}  // namespace cr

/// SR - status register
namespace sr {
    /// HSYNC
    /// Position: 0, Width: 1
    using HSYNC = BitField<0, 1>;
    constexpr uint32_t HSYNC_Pos = 0;
    constexpr uint32_t HSYNC_Msk = HSYNC::mask;

    /// VSYNC
    /// Position: 1, Width: 1
    using VSYNC = BitField<1, 1>;
    constexpr uint32_t VSYNC_Pos = 1;
    constexpr uint32_t VSYNC_Msk = VSYNC::mask;

    /// FIFO not empty
    /// Position: 2, Width: 1
    using FNE = BitField<2, 1>;
    constexpr uint32_t FNE_Pos = 2;
    constexpr uint32_t FNE_Msk = FNE::mask;

}  // namespace sr

/// RIS - raw interrupt status register
namespace ris {
    /// Capture complete raw interrupt
              status
    /// Position: 0, Width: 1
    using FRAME_RIS = BitField<0, 1>;
    constexpr uint32_t FRAME_RIS_Pos = 0;
    constexpr uint32_t FRAME_RIS_Msk = FRAME_RIS::mask;

    /// Overrun raw interrupt
              status
    /// Position: 1, Width: 1
    using OVR_RIS = BitField<1, 1>;
    constexpr uint32_t OVR_RIS_Pos = 1;
    constexpr uint32_t OVR_RIS_Msk = OVR_RIS::mask;

    /// Synchronization error raw interrupt
              status
    /// Position: 2, Width: 1
    using ERR_RIS = BitField<2, 1>;
    constexpr uint32_t ERR_RIS_Pos = 2;
    constexpr uint32_t ERR_RIS_Msk = ERR_RIS::mask;

    /// VSYNC raw interrupt status
    /// Position: 3, Width: 1
    using VSYNC_RIS = BitField<3, 1>;
    constexpr uint32_t VSYNC_RIS_Pos = 3;
    constexpr uint32_t VSYNC_RIS_Msk = VSYNC_RIS::mask;

    /// Line raw interrupt status
    /// Position: 4, Width: 1
    using LINE_RIS = BitField<4, 1>;
    constexpr uint32_t LINE_RIS_Pos = 4;
    constexpr uint32_t LINE_RIS_Msk = LINE_RIS::mask;

}  // namespace ris

/// IER - interrupt enable register
namespace ier {
    /// Capture complete interrupt
              enable
    /// Position: 0, Width: 1
    using FRAME_IE = BitField<0, 1>;
    constexpr uint32_t FRAME_IE_Pos = 0;
    constexpr uint32_t FRAME_IE_Msk = FRAME_IE::mask;

    /// Overrun interrupt enable
    /// Position: 1, Width: 1
    using OVR_IE = BitField<1, 1>;
    constexpr uint32_t OVR_IE_Pos = 1;
    constexpr uint32_t OVR_IE_Msk = OVR_IE::mask;

    /// Synchronization error interrupt
              enable
    /// Position: 2, Width: 1
    using ERR_IE = BitField<2, 1>;
    constexpr uint32_t ERR_IE_Pos = 2;
    constexpr uint32_t ERR_IE_Msk = ERR_IE::mask;

    /// VSYNC interrupt enable
    /// Position: 3, Width: 1
    using VSYNC_IE = BitField<3, 1>;
    constexpr uint32_t VSYNC_IE_Pos = 3;
    constexpr uint32_t VSYNC_IE_Msk = VSYNC_IE::mask;

    /// Line interrupt enable
    /// Position: 4, Width: 1
    using LINE_IE = BitField<4, 1>;
    constexpr uint32_t LINE_IE_Pos = 4;
    constexpr uint32_t LINE_IE_Msk = LINE_IE::mask;

}  // namespace ier

/// MIS - masked interrupt status
          register
namespace mis {
    /// Capture complete masked interrupt
              status
    /// Position: 0, Width: 1
    using FRAME_MIS = BitField<0, 1>;
    constexpr uint32_t FRAME_MIS_Pos = 0;
    constexpr uint32_t FRAME_MIS_Msk = FRAME_MIS::mask;

    /// Overrun masked interrupt
              status
    /// Position: 1, Width: 1
    using OVR_MIS = BitField<1, 1>;
    constexpr uint32_t OVR_MIS_Pos = 1;
    constexpr uint32_t OVR_MIS_Msk = OVR_MIS::mask;

    /// Synchronization error masked interrupt
              status
    /// Position: 2, Width: 1
    using ERR_MIS = BitField<2, 1>;
    constexpr uint32_t ERR_MIS_Pos = 2;
    constexpr uint32_t ERR_MIS_Msk = ERR_MIS::mask;

    /// VSYNC masked interrupt
              status
    /// Position: 3, Width: 1
    using VSYNC_MIS = BitField<3, 1>;
    constexpr uint32_t VSYNC_MIS_Pos = 3;
    constexpr uint32_t VSYNC_MIS_Msk = VSYNC_MIS::mask;

    /// Line masked interrupt
              status
    /// Position: 4, Width: 1
    using LINE_MIS = BitField<4, 1>;
    constexpr uint32_t LINE_MIS_Pos = 4;
    constexpr uint32_t LINE_MIS_Msk = LINE_MIS::mask;

}  // namespace mis

/// ICR - interrupt clear register
namespace icr {
    /// Capture complete interrupt status
              clear
    /// Position: 0, Width: 1
    using FRAME_ISC = BitField<0, 1>;
    constexpr uint32_t FRAME_ISC_Pos = 0;
    constexpr uint32_t FRAME_ISC_Msk = FRAME_ISC::mask;

    /// Overrun interrupt status
              clear
    /// Position: 1, Width: 1
    using OVR_ISC = BitField<1, 1>;
    constexpr uint32_t OVR_ISC_Pos = 1;
    constexpr uint32_t OVR_ISC_Msk = OVR_ISC::mask;

    /// Synchronization error interrupt status
              clear
    /// Position: 2, Width: 1
    using ERR_ISC = BitField<2, 1>;
    constexpr uint32_t ERR_ISC_Pos = 2;
    constexpr uint32_t ERR_ISC_Msk = ERR_ISC::mask;

    /// Vertical synch interrupt status
              clear
    /// Position: 3, Width: 1
    using VSYNC_ISC = BitField<3, 1>;
    constexpr uint32_t VSYNC_ISC_Pos = 3;
    constexpr uint32_t VSYNC_ISC_Msk = VSYNC_ISC::mask;

    /// line interrupt status
              clear
    /// Position: 4, Width: 1
    using LINE_ISC = BitField<4, 1>;
    constexpr uint32_t LINE_ISC_Pos = 4;
    constexpr uint32_t LINE_ISC_Msk = LINE_ISC::mask;

}  // namespace icr

/// ESCR - embedded synchronization code
          register
namespace escr {
    /// Frame start delimiter code
    /// Position: 0, Width: 8
    using FSC = BitField<0, 8>;
    constexpr uint32_t FSC_Pos = 0;
    constexpr uint32_t FSC_Msk = FSC::mask;

    /// Line start delimiter code
    /// Position: 8, Width: 8
    using LSC = BitField<8, 8>;
    constexpr uint32_t LSC_Pos = 8;
    constexpr uint32_t LSC_Msk = LSC::mask;

    /// Line end delimiter code
    /// Position: 16, Width: 8
    using LEC = BitField<16, 8>;
    constexpr uint32_t LEC_Pos = 16;
    constexpr uint32_t LEC_Msk = LEC::mask;

    /// Frame end delimiter code
    /// Position: 24, Width: 8
    using FEC = BitField<24, 8>;
    constexpr uint32_t FEC_Pos = 24;
    constexpr uint32_t FEC_Msk = FEC::mask;

}  // namespace escr

/// ESUR - embedded synchronization unmask
          register
namespace esur {
    /// Frame start delimiter
              unmask
    /// Position: 0, Width: 8
    using FSU = BitField<0, 8>;
    constexpr uint32_t FSU_Pos = 0;
    constexpr uint32_t FSU_Msk = FSU::mask;

    /// Line start delimiter
              unmask
    /// Position: 8, Width: 8
    using LSU = BitField<8, 8>;
    constexpr uint32_t LSU_Pos = 8;
    constexpr uint32_t LSU_Msk = LSU::mask;

    /// Line end delimiter unmask
    /// Position: 16, Width: 8
    using LEU = BitField<16, 8>;
    constexpr uint32_t LEU_Pos = 16;
    constexpr uint32_t LEU_Msk = LEU::mask;

    /// Frame end delimiter unmask
    /// Position: 24, Width: 8
    using FEU = BitField<24, 8>;
    constexpr uint32_t FEU_Pos = 24;
    constexpr uint32_t FEU_Msk = FEU::mask;

}  // namespace esur

/// CWSTRT - crop window start
namespace cwstrt {
    /// Horizontal offset count
    /// Position: 0, Width: 14
    using HOFFCNT = BitField<0, 14>;
    constexpr uint32_t HOFFCNT_Pos = 0;
    constexpr uint32_t HOFFCNT_Msk = HOFFCNT::mask;

    /// Vertical start line count
    /// Position: 16, Width: 13
    using VST = BitField<16, 13>;
    constexpr uint32_t VST_Pos = 16;
    constexpr uint32_t VST_Msk = VST::mask;

}  // namespace cwstrt

/// CWSIZE - crop window size
namespace cwsize {
    /// Capture count
    /// Position: 0, Width: 14
    using CAPCNT = BitField<0, 14>;
    constexpr uint32_t CAPCNT_Pos = 0;
    constexpr uint32_t CAPCNT_Msk = CAPCNT::mask;

    /// Vertical line count
    /// Position: 16, Width: 14
    using VLINE = BitField<16, 14>;
    constexpr uint32_t VLINE_Pos = 16;
    constexpr uint32_t VLINE_Msk = VLINE::mask;

}  // namespace cwsize

/// DR - data register
namespace dr {
    /// Data byte 0
    /// Position: 0, Width: 8
    using Byte0 = BitField<0, 8>;
    constexpr uint32_t Byte0_Pos = 0;
    constexpr uint32_t Byte0_Msk = Byte0::mask;

    /// Data byte 1
    /// Position: 8, Width: 8
    using Byte1 = BitField<8, 8>;
    constexpr uint32_t Byte1_Pos = 8;
    constexpr uint32_t Byte1_Msk = Byte1::mask;

    /// Data byte 2
    /// Position: 16, Width: 8
    using Byte2 = BitField<16, 8>;
    constexpr uint32_t Byte2_Pos = 16;
    constexpr uint32_t Byte2_Msk = Byte2::mask;

    /// Data byte 3
    /// Position: 24, Width: 8
    using Byte3 = BitField<24, 8>;
    constexpr uint32_t Byte3_Pos = 24;
    constexpr uint32_t Byte3_Msk = Byte3::mask;

}  // namespace dr

}  // namespace alloy::hal::st::stm32f4::stm32f407::dcmi
