

================================================================
== Vivado HLS Report for 'out_initial'
================================================================
* Date:           Fri Mar  8 14:10:17 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cal_gemm
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.254|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  171|  171|  171|  171|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  169|  169|         1|          1|          1|   169|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     39|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      12|     67|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_2_fu_557_p2        |     +    |      0|  0|  15|           8|           1|
    |exitcond1_fu_551_p2  |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  28|          17|          10|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    |ap_done    |   9|          2|    1|          2|
    |j_reg_540  |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  39|          8|   10|         22|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  3|   0|    3|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_reg_540    |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 12|   0|   12|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  out_initial | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  out_initial | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  out_initial | return value |
|ap_done           | out |    1| ap_ctrl_hs |  out_initial | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |  out_initial | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  out_initial | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  out_initial | return value |
|lout_0_address0   | out |    8|  ap_memory |    lout_0    |     array    |
|lout_0_ce0        | out |    1|  ap_memory |    lout_0    |     array    |
|lout_0_we0        | out |    1|  ap_memory |    lout_0    |     array    |
|lout_0_d0         | out |   32|  ap_memory |    lout_0    |     array    |
|lout_1_address0   | out |    8|  ap_memory |    lout_1    |     array    |
|lout_1_ce0        | out |    1|  ap_memory |    lout_1    |     array    |
|lout_1_we0        | out |    1|  ap_memory |    lout_1    |     array    |
|lout_1_d0         | out |   32|  ap_memory |    lout_1    |     array    |
|lout_2_address0   | out |    8|  ap_memory |    lout_2    |     array    |
|lout_2_ce0        | out |    1|  ap_memory |    lout_2    |     array    |
|lout_2_we0        | out |    1|  ap_memory |    lout_2    |     array    |
|lout_2_d0         | out |   32|  ap_memory |    lout_2    |     array    |
|lout_3_address0   | out |    8|  ap_memory |    lout_3    |     array    |
|lout_3_ce0        | out |    1|  ap_memory |    lout_3    |     array    |
|lout_3_we0        | out |    1|  ap_memory |    lout_3    |     array    |
|lout_3_d0         | out |   32|  ap_memory |    lout_3    |     array    |
|lout_4_address0   | out |    8|  ap_memory |    lout_4    |     array    |
|lout_4_ce0        | out |    1|  ap_memory |    lout_4    |     array    |
|lout_4_we0        | out |    1|  ap_memory |    lout_4    |     array    |
|lout_4_d0         | out |   32|  ap_memory |    lout_4    |     array    |
|lout_5_address0   | out |    8|  ap_memory |    lout_5    |     array    |
|lout_5_ce0        | out |    1|  ap_memory |    lout_5    |     array    |
|lout_5_we0        | out |    1|  ap_memory |    lout_5    |     array    |
|lout_5_d0         | out |   32|  ap_memory |    lout_5    |     array    |
|lout_6_address0   | out |    8|  ap_memory |    lout_6    |     array    |
|lout_6_ce0        | out |    1|  ap_memory |    lout_6    |     array    |
|lout_6_we0        | out |    1|  ap_memory |    lout_6    |     array    |
|lout_6_d0         | out |   32|  ap_memory |    lout_6    |     array    |
|lout_7_address0   | out |    8|  ap_memory |    lout_7    |     array    |
|lout_7_ce0        | out |    1|  ap_memory |    lout_7    |     array    |
|lout_7_we0        | out |    1|  ap_memory |    lout_7    |     array    |
|lout_7_d0         | out |   32|  ap_memory |    lout_7    |     array    |
|lout_8_address0   | out |    8|  ap_memory |    lout_8    |     array    |
|lout_8_ce0        | out |    1|  ap_memory |    lout_8    |     array    |
|lout_8_we0        | out |    1|  ap_memory |    lout_8    |     array    |
|lout_8_d0         | out |   32|  ap_memory |    lout_8    |     array    |
|lout_9_address0   | out |    8|  ap_memory |    lout_9    |     array    |
|lout_9_ce0        | out |    1|  ap_memory |    lout_9    |     array    |
|lout_9_we0        | out |    1|  ap_memory |    lout_9    |     array    |
|lout_9_d0         | out |   32|  ap_memory |    lout_9    |     array    |
|lout_10_address0  | out |    8|  ap_memory |    lout_10   |     array    |
|lout_10_ce0       | out |    1|  ap_memory |    lout_10   |     array    |
|lout_10_we0       | out |    1|  ap_memory |    lout_10   |     array    |
|lout_10_d0        | out |   32|  ap_memory |    lout_10   |     array    |
|lout_11_address0  | out |    8|  ap_memory |    lout_11   |     array    |
|lout_11_ce0       | out |    1|  ap_memory |    lout_11   |     array    |
|lout_11_we0       | out |    1|  ap_memory |    lout_11   |     array    |
|lout_11_d0        | out |   32|  ap_memory |    lout_11   |     array    |
|lout_12_address0  | out |    8|  ap_memory |    lout_12   |     array    |
|lout_12_ce0       | out |    1|  ap_memory |    lout_12   |     array    |
|lout_12_we0       | out |    1|  ap_memory |    lout_12   |     array    |
|lout_12_d0        | out |   32|  ap_memory |    lout_12   |     array    |
|lout_13_address0  | out |    8|  ap_memory |    lout_13   |     array    |
|lout_13_ce0       | out |    1|  ap_memory |    lout_13   |     array    |
|lout_13_we0       | out |    1|  ap_memory |    lout_13   |     array    |
|lout_13_d0        | out |   32|  ap_memory |    lout_13   |     array    |
|lout_14_address0  | out |    8|  ap_memory |    lout_14   |     array    |
|lout_14_ce0       | out |    1|  ap_memory |    lout_14   |     array    |
|lout_14_we0       | out |    1|  ap_memory |    lout_14   |     array    |
|lout_14_d0        | out |   32|  ap_memory |    lout_14   |     array    |
|lout_15_address0  | out |    8|  ap_memory |    lout_15   |     array    |
|lout_15_ce0       | out |    1|  ap_memory |    lout_15   |     array    |
|lout_15_we0       | out |    1|  ap_memory |    lout_15   |     array    |
|lout_15_d0        | out |   32|  ap_memory |    lout_15   |     array    |
|lout_16_address0  | out |    8|  ap_memory |    lout_16   |     array    |
|lout_16_ce0       | out |    1|  ap_memory |    lout_16   |     array    |
|lout_16_we0       | out |    1|  ap_memory |    lout_16   |     array    |
|lout_16_d0        | out |   32|  ap_memory |    lout_16   |     array    |
|lout_17_address0  | out |    8|  ap_memory |    lout_17   |     array    |
|lout_17_ce0       | out |    1|  ap_memory |    lout_17   |     array    |
|lout_17_we0       | out |    1|  ap_memory |    lout_17   |     array    |
|lout_17_d0        | out |   32|  ap_memory |    lout_17   |     array    |
|lout_18_address0  | out |    8|  ap_memory |    lout_18   |     array    |
|lout_18_ce0       | out |    1|  ap_memory |    lout_18   |     array    |
|lout_18_we0       | out |    1|  ap_memory |    lout_18   |     array    |
|lout_18_d0        | out |   32|  ap_memory |    lout_18   |     array    |
|lout_19_address0  | out |    8|  ap_memory |    lout_19   |     array    |
|lout_19_ce0       | out |    1|  ap_memory |    lout_19   |     array    |
|lout_19_we0       | out |    1|  ap_memory |    lout_19   |     array    |
|lout_19_d0        | out |   32|  ap_memory |    lout_19   |     array    |
|lout_20_address0  | out |    8|  ap_memory |    lout_20   |     array    |
|lout_20_ce0       | out |    1|  ap_memory |    lout_20   |     array    |
|lout_20_we0       | out |    1|  ap_memory |    lout_20   |     array    |
|lout_20_d0        | out |   32|  ap_memory |    lout_20   |     array    |
|lout_21_address0  | out |    8|  ap_memory |    lout_21   |     array    |
|lout_21_ce0       | out |    1|  ap_memory |    lout_21   |     array    |
|lout_21_we0       | out |    1|  ap_memory |    lout_21   |     array    |
|lout_21_d0        | out |   32|  ap_memory |    lout_21   |     array    |
|lout_22_address0  | out |    8|  ap_memory |    lout_22   |     array    |
|lout_22_ce0       | out |    1|  ap_memory |    lout_22   |     array    |
|lout_22_we0       | out |    1|  ap_memory |    lout_22   |     array    |
|lout_22_d0        | out |   32|  ap_memory |    lout_22   |     array    |
|lout_23_address0  | out |    8|  ap_memory |    lout_23   |     array    |
|lout_23_ce0       | out |    1|  ap_memory |    lout_23   |     array    |
|lout_23_we0       | out |    1|  ap_memory |    lout_23   |     array    |
|lout_23_d0        | out |   32|  ap_memory |    lout_23   |     array    |
|lout_24_address0  | out |    8|  ap_memory |    lout_24   |     array    |
|lout_24_ce0       | out |    1|  ap_memory |    lout_24   |     array    |
|lout_24_we0       | out |    1|  ap_memory |    lout_24   |     array    |
|lout_24_d0        | out |   32|  ap_memory |    lout_24   |     array    |
|lout_25_address0  | out |    8|  ap_memory |    lout_25   |     array    |
|lout_25_ce0       | out |    1|  ap_memory |    lout_25   |     array    |
|lout_25_we0       | out |    1|  ap_memory |    lout_25   |     array    |
|lout_25_d0        | out |   32|  ap_memory |    lout_25   |     array    |
|lout_26_address0  | out |    8|  ap_memory |    lout_26   |     array    |
|lout_26_ce0       | out |    1|  ap_memory |    lout_26   |     array    |
|lout_26_we0       | out |    1|  ap_memory |    lout_26   |     array    |
|lout_26_d0        | out |   32|  ap_memory |    lout_26   |     array    |
|lout_27_address0  | out |    8|  ap_memory |    lout_27   |     array    |
|lout_27_ce0       | out |    1|  ap_memory |    lout_27   |     array    |
|lout_27_we0       | out |    1|  ap_memory |    lout_27   |     array    |
|lout_27_d0        | out |   32|  ap_memory |    lout_27   |     array    |
|lout_28_address0  | out |    8|  ap_memory |    lout_28   |     array    |
|lout_28_ce0       | out |    1|  ap_memory |    lout_28   |     array    |
|lout_28_we0       | out |    1|  ap_memory |    lout_28   |     array    |
|lout_28_d0        | out |   32|  ap_memory |    lout_28   |     array    |
|lout_29_address0  | out |    8|  ap_memory |    lout_29   |     array    |
|lout_29_ce0       | out |    1|  ap_memory |    lout_29   |     array    |
|lout_29_we0       | out |    1|  ap_memory |    lout_29   |     array    |
|lout_29_d0        | out |   32|  ap_memory |    lout_29   |     array    |
|lout_30_address0  | out |    8|  ap_memory |    lout_30   |     array    |
|lout_30_ce0       | out |    1|  ap_memory |    lout_30   |     array    |
|lout_30_we0       | out |    1|  ap_memory |    lout_30   |     array    |
|lout_30_d0        | out |   32|  ap_memory |    lout_30   |     array    |
|lout_31_address0  | out |    8|  ap_memory |    lout_31   |     array    |
|lout_31_ce0       | out |    1|  ap_memory |    lout_31   |     array    |
|lout_31_we0       | out |    1|  ap_memory |    lout_31   |     array    |
|lout_31_d0        | out |   32|  ap_memory |    lout_31   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

