initSidebarItems({"constant":[["BOOT_GDT_MAX",""],["BOOT_GDT_OFFSET",""],["BOOT_IDT_OFFSET",""],["EFER_LMA",""],["EFER_LME",""],["MTRR_ENABLE",""],["MTRR_MEMTYPE_UC",""],["MTRR_MEMTYPE_WB",""],["MTRR_PHYS_BASE_MSR",""],["MTRR_PHYS_MASK_MSR",""],["MTRR_VAR_VALID",""],["VAR_MTRR_NUM_MASK",""],["X86_CR0_PE",""],["X86_CR0_PG",""],["X86_CR4_PAE",""]],"enum":[["Error",""]],"fn":[["append_mtrr_entries",""],["configure_segments_and_sregs",""],["create_msr_entries",""],["get_max_len",""],["get_mtrr_pairs",""],["get_power_of_two",""],["reset_msrs","Configures a CPU so its MSRs are reset to their default value."],["set_reset_vector","Configures a CPU to be pointed at the i386 reset vector."],["setup_fpu","Configure FPU registers for x86"],["setup_msrs","Configure Model specific registers for x86"],["setup_page_tables",""],["setup_sregs","Configures the segment registers and system page tables for a given CPU."],["write_gdt_table",""],["write_idt_value",""]],"type":[["Result",""]]});