<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32G_DAC_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32G_DAC_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ga3417f5dac12fd9827e73d8067107e47">_DAC_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd95c3c01c478233656f06091aa4b61b8">_DAC_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x003703FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9b3b234c2a047e5e5094ab78268868dd">DAC_CTRL_DIFF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1dce46411eb0f7bedc82e7f169600a89">_DAC_CTRL_DIFF_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd92f77f8cabc94f1974e88208e2e0c1e">_DAC_CTRL_DIFF_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9a7caf2c377d8386f5f4683dc52eb97d">_DAC_CTRL_DIFF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gab4c0c8e4d7a203b27b6dd167ae7b732">DAC_CTRL_DIFF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_DIFF_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd78f337e3bc766f8ad039a5711a2ad39">DAC_CTRL_SINEMODE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g70ddfb1b217763fc44b1a142fdde12f4">_DAC_CTRL_SINEMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd7474f812e29ce61dfe534a166ed059a">_DAC_CTRL_SINEMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gea7ab1cf5f40ff41e4d499f138ec4a07">_DAC_CTRL_SINEMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1712c4fe62eb6c5ccd0adaf7a62f792e">DAC_CTRL_SINEMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_SINEMODE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1b43d828919c0bbdee837d2cb0c0eb9e">_DAC_CTRL_CONVMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gfe3ee04b1af82ab0052ce568c0dabed2">_DAC_CTRL_CONVMODE_MASK</a>&nbsp;&nbsp;&nbsp;0xCUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g8e4f6a056caa96e17fe20112ec4e1e68">_DAC_CTRL_CONVMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ge33d027211914133ffb4b1b47fcfdcf6">_DAC_CTRL_CONVMODE_CONTINUOUS</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g30031545610f87e3eefb03b538dc7684">_DAC_CTRL_CONVMODE_SAMPLEHOLD</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gbe3031fc92e105bc1d19af239a7ef98d">_DAC_CTRL_CONVMODE_SAMPLEOFF</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g610581ae28dccd5babe0825584868b73">DAC_CTRL_CONVMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9b90b4296a5bfda182ff150d298fc72c">DAC_CTRL_CONVMODE_CONTINUOUS</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_CONTINUOUS &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g44ea4a389bf30c31bf81e8802a415da6">DAC_CTRL_CONVMODE_SAMPLEHOLD</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_SAMPLEHOLD &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g53c7c4e9f9c26377190f87b688b2f3bf">DAC_CTRL_CONVMODE_SAMPLEOFF</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_SAMPLEOFF &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g227779b1965c659bf4593d2a64648903">_DAC_CTRL_OUTMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1184ce6863369150ddeeda642ba45e6b">_DAC_CTRL_OUTMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x30UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5a57cb606110b758c1b3d199f47facfa">_DAC_CTRL_OUTMODE_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9678aac434ff4f78186d5ef9cbf32537">_DAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g8473439829080c752648c03e9b384af2">_DAC_CTRL_OUTMODE_PIN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gfe59f3a6961dda47b94e09127b22c5e7">_DAC_CTRL_OUTMODE_ADC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#geb79b0ee217d572d546ce70c0696a58d">_DAC_CTRL_OUTMODE_PINADC</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g17defd297072b4a92d4d9d2b3bfe4ab0">DAC_CTRL_OUTMODE_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_DISABLE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g8c71f3646059b3d551633f1921d95314">DAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd515d7115ba67576301982a7444f5fde">DAC_CTRL_OUTMODE_PIN</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_PIN &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gbed366015bab04c06fdd0413b42dec5f">DAC_CTRL_OUTMODE_ADC</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_ADC &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g6e5023b8ac83d29303c8d56d645badba">DAC_CTRL_OUTMODE_PINADC</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_PINADC &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gb9adb168e1ce87d978f1eeac91dfe74b">DAC_CTRL_OUTENPRS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gce5aad24a3719bfea0b7e148b3f40257">_DAC_CTRL_OUTENPRS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g75376a8976e928adb7d5cdf3088d447a">_DAC_CTRL_OUTENPRS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g855094f2f2c68298e9e8389e5556424e">_DAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gaf43d90250ff0b5968f41e74a1b3f3b4">DAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf8ca1fda41f0c30f580a8009eb116163">DAC_CTRL_CH0PRESCRST</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf9e2230a45b596f0c0b3345701e41ecb">_DAC_CTRL_CH0PRESCRST_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g37ddb55549eb6329be49f7583d6ea079">_DAC_CTRL_CH0PRESCRST_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gdc95f32556ea3aa9a4b80770409a1023">_DAC_CTRL_CH0PRESCRST_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g50a7876bd6b0da701ee006b99909041d">DAC_CTRL_CH0PRESCRST_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CH0PRESCRST_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g29c08584aabb10b7fc05029797e2e57d">_DAC_CTRL_REFSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g65c1ced7e1c587847f895df66c613c45">_DAC_CTRL_REFSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x300UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ga28d5f4d37324dc3f36e0f7c725dc5f6">_DAC_CTRL_REFSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9a09e9ba568d0e6375bcafb6e19c5c39">_DAC_CTRL_REFSEL_1V25</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gedaf73feff56465cb4205734eb7cf302">_DAC_CTRL_REFSEL_2V5</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g182b2fca1a27ac9d761d459895206433">_DAC_CTRL_REFSEL_VDD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ge59517192cdbeef65221051d5facde23">DAC_CTRL_REFSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gde13fb451b5c376613164ff33bcff0d9">DAC_CTRL_REFSEL_1V25</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_1V25 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gdbd173f6eba206c741af20421bbff464">DAC_CTRL_REFSEL_2V5</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_2V5 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g0ff8f39e88de9efeddb3337be513c8f7">DAC_CTRL_REFSEL_VDD</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_VDD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9a9d345f9a90b5a5c309fa321e05617c">_DAC_CTRL_PRESC_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf572ba607ae25de46b97314b0404b652">_DAC_CTRL_PRESC_MASK</a>&nbsp;&nbsp;&nbsp;0x70000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g89e9851a883f71d7ea172115c5b1f265">_DAC_CTRL_PRESC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3d476efac3aae06f0f4d2a782fdf9662">_DAC_CTRL_PRESC_NODIVISION</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3a3f832b656383bfc039345074605969">DAC_CTRL_PRESC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_PRESC_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ga284e3bd2d2aa329ff02bb857c5f7535">DAC_CTRL_PRESC_NODIVISION</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_PRESC_NODIVISION &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g85a83529f463302bc32e8dd7ff3d400e">_DAC_CTRL_REFRSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g290d2beabaaf89150943b988e5c88be6">_DAC_CTRL_REFRSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x300000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1a395ce06d911f402195d1a1470f1129">_DAC_CTRL_REFRSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g83fdfbe82ca05387dbb9f33ec575319a">_DAC_CTRL_REFRSEL_8CYCLES</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gbc0f7e3b33e60c35d6a6294661941364">_DAC_CTRL_REFRSEL_16CYCLES</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g19b10b7d88e5c57bd6470dce1b891162">_DAC_CTRL_REFRSEL_32CYCLES</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9411bb7ded3e7f2c7dad8f30798dae3c">_DAC_CTRL_REFRSEL_64CYCLES</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc863563c10cc2cd6709c9edb900e394c">DAC_CTRL_REFRSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g987c12d01248532ec78722669258983c">DAC_CTRL_REFRSEL_8CYCLES</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_8CYCLES &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9aa197b2bc0bceec79b4d86fefab4642">DAC_CTRL_REFRSEL_16CYCLES</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_16CYCLES &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g68d9d927c9196eeeb958a2e483cd3dde">DAC_CTRL_REFRSEL_32CYCLES</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_32CYCLES &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g2cacac2c50d8e48333da4a17e35b8073">DAC_CTRL_REFRSEL_64CYCLES</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_64CYCLES &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g7162985646c142fca924ef6195bbd871">_DAC_STATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gbf0ad907064a9db4a7d770fc4bf6e801">_DAC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gadbcad5c7677fb46a621aa30d5614657">DAC_STATUS_CH0DV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g962caa4041b3647cea14aa6aa91c9651">_DAC_STATUS_CH0DV_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g74e98165331a603c042f7732860a3b2c">_DAC_STATUS_CH0DV_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gcaadf31bd8e8a0ec9eb4169a94fdc516">_DAC_STATUS_CH0DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5b2bfe6c79021cb0ef470f060e0e3440">DAC_STATUS_CH0DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_STATUS_CH0DV_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g66f7e6d4f1742ba91a206adf1c6ed6b6">DAC_STATUS_CH1DV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3b669cf99f2d4d8c4b6174f404c75c63">_DAC_STATUS_CH1DV_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ge87733a4f7869fb67caeb2ba4373802c">_DAC_STATUS_CH1DV_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gcc6eff52e9361cd4190992655df72eb6">_DAC_STATUS_CH1DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gcdb8841efcc6a04ae3ca545123f23163">DAC_STATUS_CH1DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_STATUS_CH1DV_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g8d26d5a58fcb26dbcf50405efff64ca4">_DAC_CH0CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9765878ca9de4b182c0495fe45a4f9a7">_DAC_CH0CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000077UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gaa30d6e270cff1f5fc5fc72f83346172">DAC_CH0CTRL_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd798fe6afbe25f58840bc2fa3eacb08f">_DAC_CH0CTRL_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf3ec13d974e90148efee518e23f4af82">_DAC_CH0CTRL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g89e6c6350afbb40a83d0e29978e837a1">_DAC_CH0CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5eff4674f43b53a70ad4273e84d66a2a">DAC_CH0CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g89ae3c7a5bc86cda7ec4eb4f25beac67">DAC_CH0CTRL_REFREN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g7581102e068decd85ff0bfc129937fea">_DAC_CH0CTRL_REFREN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#geec0cf807e45591e37f4c35a5e63ccd2">_DAC_CH0CTRL_REFREN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g2ceb8ceda6d48d05ed005fc3336a9df8">_DAC_CH0CTRL_REFREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g45d815f04ad85dd87967fab144c9827f">DAC_CH0CTRL_REFREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_REFREN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g422f953f916896b0af3e83a385be309c">DAC_CH0CTRL_PRSEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3ecdeaa524169618edd9bf29897d920e">_DAC_CH0CTRL_PRSEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g55fcd8843d35ffdbfea30e04070c04fc">_DAC_CH0CTRL_PRSEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd4f72fc7d30e7b080ea74f39d617116a">_DAC_CH0CTRL_PRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g428fe3afd25966d92b8208ae305309d3">DAC_CH0CTRL_PRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g2713b48eb62fa4108308625b6a1eb5c6">_DAC_CH0CTRL_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gcdeb10876b42d65cd53b869fdc6e88eb">_DAC_CH0CTRL_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x70UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5a92a19eed9e7abb974c9b30ec8da07b">_DAC_CH0CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc0766cfa6df13ff860a410d5408e1023">_DAC_CH0CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gad6efdb3f41768864a86a666dbb9a0ba">_DAC_CH0CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g7853950f462566499739477913e6d848">_DAC_CH0CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g42f29d51c52f12fd6e97cf59d314f53c">_DAC_CH0CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g99c1f6bd2a0278da27622cd93d159eb0">_DAC_CH0CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g67d8409da1ba1270ac1c2031cae9e90c">_DAC_CH0CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd1406429eaa3acd833e9e03d945fce50">_DAC_CH0CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g537973077d0ea2b11e25fe1320374d6d">_DAC_CH0CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g7cde4f5c2f9a8235d984e50c1c4d1976">DAC_CH0CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5ed9c84c6f57fc984f4c39a8260f5adf">DAC_CH0CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ged51e893e5cc980b6d567d7731d08fe4">DAC_CH0CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g775b1a73e78be6173ec13736eaa328dd">DAC_CH0CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1e1da6c2345deb8c7e9825c23c2c075e">DAC_CH0CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g42818b13eb759809944c288df113867b">DAC_CH0CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g14db30569d4a07a8048f71fe1a77f587">DAC_CH0CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ge2226d0b24a34297b5e3ff33e3ac170a">DAC_CH0CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g22005d5c1eaa58d6770dd1d6cb13dd7c">DAC_CH0CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gca67da8c37ab81b867a5a9686c416511">_DAC_CH1CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5054bb7c7dcb1dc110396db2675f6d89">_DAC_CH1CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000077UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc4ee2828c68776c3b96629a0ad5ca045">DAC_CH1CTRL_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g2d16f71ababc7abc8699dba1ef06fa68">_DAC_CH1CTRL_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ge55e3e8a2ce25c3b0dc6349d94773ce3">_DAC_CH1CTRL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g774c4ba8f58297ee6f82a0636ac43456">_DAC_CH1CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gb047452abe1d6e141a36fb63b68a45bc">DAC_CH1CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g4c95d9c0dc777e009cfe402b495a1a6a">DAC_CH1CTRL_REFREN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g27baaee6f9735c0a80aeaf29069ed495">_DAC_CH1CTRL_REFREN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gb509c90f7ae2d2b862901d5fc8b3befc">_DAC_CH1CTRL_REFREN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf10439f1318524c7771894c19ad29737">_DAC_CH1CTRL_REFREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g840059532fa57090272437388681a202">DAC_CH1CTRL_REFREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_REFREN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc208dd5b0b516fa5547367862f2c1a88">DAC_CH1CTRL_PRSEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc00830d29216475f1ba32b86ba00e55d">_DAC_CH1CTRL_PRSEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gdbff80afe126c76cf6ee2c94a4445609">_DAC_CH1CTRL_PRSEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf63a195c064cfb96eb3f3900ce05868c">_DAC_CH1CTRL_PRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g6ccc9eaf19f5e876e5dc744d49e8687e">DAC_CH1CTRL_PRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g8a60c490ee8bb6fb9076b3af64e568b4">_DAC_CH1CTRL_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g4e4abe50f2a2410ef247f65d3ecde5c4">_DAC_CH1CTRL_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x70UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc2be94d64477d1aa802ce38857228edc">_DAC_CH1CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g645ece5e45a76f6992acf0a664479e04">_DAC_CH1CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf9e879f2b93abb8320d41298db18df90">_DAC_CH1CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gfe43e7601b734c7ad7a2b59714a5b78b">_DAC_CH1CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g52b725e3d52add02ae86c06290107d8e">_DAC_CH1CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g67901881f36185c1c6e2bed1659ffbfa">_DAC_CH1CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g4c1c4f70cf3f8aa35056ec88a5c18c60">_DAC_CH1CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g08e6f72d1ac808fc538f653389c0bbc6">_DAC_CH1CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ga059b5497def62fcafb8c69f457b6d30">_DAC_CH1CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf70ca64522c9203817d86413d5beb744">DAC_CH1CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3365b5d5e73c044903d6ff879053a377">DAC_CH1CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf96a4775afee839a92df572f04b22746">DAC_CH1CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd27806b5f8de85490d638f95620c4cef">DAC_CH1CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3e1520ee0f1c7fbfb2609cbbdd13f478">DAC_CH1CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g4011785bc0c57caeab72ed0b57d1a2ae">DAC_CH1CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gb06cc1e45c551683eda59901ad528a60">DAC_CH1CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g01ebe37e075eb7ba5fc969cb02d7fa52">DAC_CH1CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd6a41666dea79cd4a6f575515b8d16ee">DAC_CH1CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g6235ac4aa72cb98ea06f9708fe59637f">_DAC_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g4a923747fc5bd872698aecf71776d5f4">_DAC_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000033UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf106c352cc9f15b19490d8528158feaa">DAC_IEN_CH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5584b2bf8e9fd412d123c29a1a96e127">_DAC_IEN_CH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gca902d4f0eb792932b60d31b292c1c0a">_DAC_IEN_CH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g81fbe143549f2230052886809fb9ba33">_DAC_IEN_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g4d2079fad0174775947621b1454c5ad2">DAC_IEN_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g2df353b320508dd01d0bd75a22dc7cdd">DAC_IEN_CH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc773fc91f317e81a370410de12835898">_DAC_IEN_CH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gdc7451db222ede550c07fe050c5e2641">_DAC_IEN_CH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gba43f4209d872b85e4688be4891f60e6">_DAC_IEN_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc53c0c736d02ae7e8cb7068df4d28d79">DAC_IEN_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3eb0a40488bdada2e07d6f32c9f376a1">DAC_IEN_CH0UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9bad63606c8cc8c85f9a28b710e76540">_DAC_IEN_CH0UF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g8b6af59e1f2e72406793e7a06a2276af">_DAC_IEN_CH0UF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g6520cf9f378c75a95d8bbe89ba33cef2">_DAC_IEN_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g95b47000828bec3d06e01c73d14e100a">DAC_IEN_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH0UF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gdd3ea1a8806ef234797867df1cd94602">DAC_IEN_CH1UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc06d9bc36b1d6eff81e68b93136fde11">_DAC_IEN_CH1UF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g4ae8655791917151fdb57a65b6ba7b30">_DAC_IEN_CH1UF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3cf1e9d9d7eaae7cfc6d2cbfba8dbb76">_DAC_IEN_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gbc6ed658e9f3a4d8f43cbc62ec78b5be">DAC_IEN_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH1UF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5dfe8485a0e659df1303c61988c803df">_DAC_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g2c3c2837d17d1330b7b7869a9e5593de">_DAC_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000033UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ge06c62c22a10bea1d7d53f447f95b9b7">DAC_IF_CH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g08d47363133ebfb29d53eb3b559f6825">_DAC_IF_CH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g07a2bdb1c6b8e112eb27f7dea0fb859f">_DAC_IF_CH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gabf64f619f51872076eafbacb4c6c1f8">_DAC_IF_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ged13323a991cd06692cd73cad4cdc730">DAC_IF_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IF_CH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g93b64a1fceffa9e4a97e9c51a9dd060d">DAC_IF_CH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g98fba4227b2557bc0d5ab566171ff2c9">_DAC_IF_CH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gacb0b2fcb6fac0fae58da984eecf6368">_DAC_IF_CH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ge4e3b87767902235d44e46a1359ea332">_DAC_IF_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc37053a39b5865368b4c23405f23f886">DAC_IF_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IF_CH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc6518edd1f967b7f774be73dacd7614c">DAC_IF_CH0UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g8142b074c48568aaa91c54b1d65708bd">_DAC_IF_CH0UF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf32ce7bf09228258ff0512420c5818c7">_DAC_IF_CH0UF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd2b823f678ddf29d6454fb2c1295e8c7">_DAC_IF_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1ca4283483e59d05707b982bf7b1c7ff">DAC_IF_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IF_CH0UF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g7d1c5657d9fa4f1873a8f4ee28cf3b1f">DAC_IF_CH1UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf04f7c958bb2e358a3ad72803a25541c">_DAC_IF_CH1UF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g91b7632fa703d161096564cd6dc6c2e5">_DAC_IF_CH1UF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g4496f95016f96cbaa62d41196d97f6cf">_DAC_IF_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5d351fae50c98e32562fbd821fb6a17b">DAC_IF_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IF_CH1UF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g82f9edd169e078afe278cbd7759f1487">_DAC_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gbf822a06f3479be319ec03be5c02ea68">_DAC_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000033UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g33e99a8d7bf9a768de8ee68bd96c5d9a">DAC_IFS_CH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g75c3fe09541f17de45984320e33a99f5">_DAC_IFS_CH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9bf7f3b365bb95b69f9fbb7f1957ada3">_DAC_IFS_CH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gfd83a8b8b00bd2ec97d2a6013e6258ff">_DAC_IFS_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g62076d1bdb1e614ec858a7bd8eb34242">DAC_IFS_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g81ff1b55f02ebfe7c4bee2484fc27b69">DAC_IFS_CH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g07990f79464eb9158372d1e07be45923">_DAC_IFS_CH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g8e9a1be16edeb9dda8abdba43b4b514e">_DAC_IFS_CH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g0f365e2478fadc1a882fdebced33d2d5">_DAC_IFS_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g37276f58cd3f1f058176e31cbde0017b">DAC_IFS_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9aa337507796adf737ab644e5aac6238">DAC_IFS_CH0UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g98ba86ff1e1954b6140a9ef4d013eb01">_DAC_IFS_CH0UF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5be559ac6f30ce1d84bc39c26b1f9ff6">_DAC_IFS_CH0UF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ge69986e20a2f62597edbf437293e8b1b">_DAC_IFS_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3c80af50f2dfd7630ab15c909d47a0e2">DAC_IFS_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH0UF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#geb38648f627595011fa3f28827144c48">DAC_IFS_CH1UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g57b04eb75b1b2a7dbb733c0c6de566cc">_DAC_IFS_CH1UF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gb9021d2fb63b5139edee7c48beaa71e7">_DAC_IFS_CH1UF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g0ac6e8eb96407cde8ac965b522a02962">_DAC_IFS_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3d91c38cb1401f3bd6c764324e3ce7f0">DAC_IFS_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH1UF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1c0a97cca2a0ab5d82afe906068cb99d">_DAC_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g446a16e56066562ef0868fc892321d8e">_DAC_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000033UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1d96cd1265a39f6d4613b81293c7ecb8">DAC_IFC_CH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ged7a8fe0515dda95fab94084c0929560">_DAC_IFC_CH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ga34e894e52fa2d019acb1b80e22f05fb">_DAC_IFC_CH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g94902bad0de7fc7b241abc6f9a5ca30e">_DAC_IFC_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g36af3c8785cd1bcc59baa2e25cbb1660">DAC_IFC_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g0e7eae5e2beff3b248a7173ec89eac74">DAC_IFC_CH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#geaef4ba7d13dde2bcc91b2a7fa352e89">_DAC_IFC_CH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1bec46ea6521d44f5b7bf3f2108600ea">_DAC_IFC_CH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g6d92f562df65b4771c0ae332e107a92d">_DAC_IFC_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g31612edf5ff52d69627e4e3937f5ae00">DAC_IFC_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g8dff96200d59f333e5509bf2031dd122">DAC_IFC_CH0UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf396e884eef260ccf5d4c9d93d05723a">_DAC_IFC_CH0UF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ga0142b2eb9bfafd1ca501906ce244d39">_DAC_IFC_CH0UF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9c84f3ebe6c0299a6bcc3d6b5685cbe7">_DAC_IFC_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gb877045773f52a790345909afb1f5d0a">DAC_IFC_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH0UF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g87d54e0217cdf178b00c9b5cab0aa8d6">DAC_IFC_CH1UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g13f8c72c0cd54871cd077fa5b588904c">_DAC_IFC_CH1UF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd3a2a9843b077ff625abc660d58ff206">_DAC_IFC_CH1UF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g75908f9e565de2f7820d40c5f981d9ff">_DAC_IFC_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc6daca5773e7ff3540ab6285f76e75ec">DAC_IFC_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH1UF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3fe6a432eb051bf88a377a09dfe6f472">_DAC_CH0DATA_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g826bede14371d4b76b435a39d7ad9754">_DAC_CH0DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g0b9033ce1b0d10863941622728b8ab67">_DAC_CH0DATA_DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9d026d0e68eddc65797cd4d9c47e8cad">_DAC_CH0DATA_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9b1921a0d20e7e21e432cfb6828a8eac">_DAC_CH0DATA_DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gecd2add7e918230185d51d15713cb6f0">DAC_CH0DATA_DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0DATA_DATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1ccd9227a11196503fc365b50dadb28f">_DAC_CH1DATA_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g82922ea3a5b3ca92d3c417250253556d">_DAC_CH1DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g31619b7cce1f2eb942974ffff5ae51aa">_DAC_CH1DATA_DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g21e7fe5c6471daa120f8543e3ff7b17e">_DAC_CH1DATA_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g860884a77663782732a6b16f99d8e2cf">_DAC_CH1DATA_DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g10c4c5b573af3e1deb677118039b251d">DAC_CH1DATA_DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1DATA_DATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g498cf59f40665886bfe708262ff09970">_DAC_COMBDATA_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g53464e5b0903b6d9a93f93db67203b04">_DAC_COMBDATA_MASK</a>&nbsp;&nbsp;&nbsp;0x0FFF0FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g36d7c4d3c026929055367518429a6752">_DAC_COMBDATA_CH0DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gb0ad83753b6a3f13691042107d28e70f">_DAC_COMBDATA_CH0DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g7782ad3778f0b7c49e3ff62b7cb0ea16">_DAC_COMBDATA_CH0DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ga1eeba603982059d3715793479ddbf78">DAC_COMBDATA_CH0DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_COMBDATA_CH0DATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g291385aab77b4c7448a8c4121cd8e4f2">_DAC_COMBDATA_CH1DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g6b56aa1226e782d769d9626836bb3733">_DAC_COMBDATA_CH1DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g7385c817cba432def5231d084d6ad3f8">_DAC_COMBDATA_CH1DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g6359c112374a6baab79896e37e2c5d4b">DAC_COMBDATA_CH1DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_COMBDATA_CH1DATA_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g67e94baa2a85f66ca4ae88caba584691">_DAC_CAL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00400000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g0d7151c41bce1fcd70a308e11e3cb02f">_DAC_CAL_MASK</a>&nbsp;&nbsp;&nbsp;0x007F3F3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g6fe9121323f3793dc3ca296216ac623e">_DAC_CAL_CH0OFFSET_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g029a8700bec34862fc8627b632bb6775">_DAC_CAL_CH0OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g6f8860a9764950535ae93d5181528715">_DAC_CAL_CH0OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g1b3a82c3add07672a4e477e339d9c33f">DAC_CAL_CH0OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CAL_CH0OFFSET_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g07f558e5e042a5cbc0dab4543997f956">_DAC_CAL_CH1OFFSET_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#ged21a05964a94ff9f98b445fd9a31b03">_DAC_CAL_CH1OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x3F00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g9922eab942ba1c06a338ddf4ead12490">_DAC_CAL_CH1OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5069a2f715036a3c8dced70fb89f32e4">DAC_CAL_CH1OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CAL_CH1OFFSET_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g5428bcae060c2aa85be6d0123c503d7e">_DAC_CAL_GAIN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd6c2a6eca95b35795675db33117589c2">_DAC_CAL_GAIN_MASK</a>&nbsp;&nbsp;&nbsp;0x7F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g34d83bb3ec790e69ddad8c24e0fff68e">_DAC_CAL_GAIN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000040UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g41b8eea097d0a9b1ad60231a4aa2037a">DAC_CAL_GAIN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CAL_GAIN_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gc9dc1b17c4d47904bdd7c434421caac1">_DAC_BIASPROG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000047UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g3b03ea654b751c6e77cb13737b5cf670">_DAC_BIASPROG_MASK</a>&nbsp;&nbsp;&nbsp;0x0000004FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gf820287eac77f35d9d08acc5cbf69779">_DAC_BIASPROG_BIASPROG_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g461144fd1e2e8d45fab77a919e1017cd">_DAC_BIASPROG_BIASPROG_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#gd715fb0e36293a145560a6260e6085d9">_DAC_BIASPROG_BIASPROG_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g66f41c0037b74eb1f51a7028cdb22a98">DAC_BIASPROG_BIASPROG_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_BIASPROG_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g35533444a5d6900493098c54b6324687">DAC_BIASPROG_HALFBIAS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g48a7be486c49a9f7ccbcfb61a388182c">_DAC_BIASPROG_HALFBIAS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g54279e4f245e1f21b3c795033a61e5fe">_DAC_BIASPROG_HALFBIAS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g907932d3683948ce4079d3b2e8a74702">_DAC_BIASPROG_HALFBIAS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G__DAC__BitFields.html#g93fa13f7ada4702ae8e130ef6291e087">DAC_BIASPROG_HALFBIAS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_HALFBIAS_DEFAULT &lt;&lt; 6)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gd715fb0e36293a145560a6260e6085d9"></a><!-- doxytag: member="efm32g_dac.h::_DAC_BIASPROG_BIASPROG_DEFAULT" ref="gd715fb0e36293a145560a6260e6085d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_BIASPROG_DEFAULT&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00370">370</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g461144fd1e2e8d45fab77a919e1017cd"></a><!-- doxytag: member="efm32g_dac.h::_DAC_BIASPROG_BIASPROG_MASK" ref="g461144fd1e2e8d45fab77a919e1017cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_BIASPROG_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00369">369</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf820287eac77f35d9d08acc5cbf69779"></a><!-- doxytag: member="efm32g_dac.h::_DAC_BIASPROG_BIASPROG_SHIFT" ref="gf820287eac77f35d9d08acc5cbf69779" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_BIASPROG_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00368">368</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g907932d3683948ce4079d3b2e8a74702"></a><!-- doxytag: member="efm32g_dac.h::_DAC_BIASPROG_HALFBIAS_DEFAULT" ref="g907932d3683948ce4079d3b2e8a74702" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_HALFBIAS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00375">375</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g54279e4f245e1f21b3c795033a61e5fe"></a><!-- doxytag: member="efm32g_dac.h::_DAC_BIASPROG_HALFBIAS_MASK" ref="g54279e4f245e1f21b3c795033a61e5fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_HALFBIAS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_HALFBIAS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00374">374</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g48a7be486c49a9f7ccbcfb61a388182c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_BIASPROG_HALFBIAS_SHIFT" ref="g48a7be486c49a9f7ccbcfb61a388182c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_HALFBIAS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_HALFBIAS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00373">373</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b03ea654b751c6e77cb13737b5cf670"></a><!-- doxytag: member="efm32g_dac.h::_DAC_BIASPROG_MASK" ref="g3b03ea654b751c6e77cb13737b5cf670" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_MASK&nbsp;&nbsp;&nbsp;0x0000004FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00367">367</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9dc1b17c4d47904bdd7c434421caac1"></a><!-- doxytag: member="efm32g_dac.h::_DAC_BIASPROG_RESETVALUE" ref="gc9dc1b17c4d47904bdd7c434421caac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000047UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00366">366</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f8860a9764950535ae93d5181528715"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_CH0OFFSET_DEFAULT" ref="g6f8860a9764950535ae93d5181528715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH0OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00354">354</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g029a8700bec34862fc8627b632bb6775"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_CH0OFFSET_MASK" ref="g029a8700bec34862fc8627b632bb6775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH0OFFSET_MASK&nbsp;&nbsp;&nbsp;0x3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0OFFSET 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00353">353</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fe9121323f3793dc3ca296216ac623e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_CH0OFFSET_SHIFT" ref="g6fe9121323f3793dc3ca296216ac623e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH0OFFSET_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0OFFSET 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00352">352</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9922eab942ba1c06a338ddf4ead12490"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_CH1OFFSET_DEFAULT" ref="g9922eab942ba1c06a338ddf4ead12490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH1OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00358">358</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged21a05964a94ff9f98b445fd9a31b03"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_CH1OFFSET_MASK" ref="ged21a05964a94ff9f98b445fd9a31b03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH1OFFSET_MASK&nbsp;&nbsp;&nbsp;0x3F00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1OFFSET 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00357">357</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g07f558e5e042a5cbc0dab4543997f956"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_CH1OFFSET_SHIFT" ref="g07f558e5e042a5cbc0dab4543997f956" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH1OFFSET_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1OFFSET 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00356">356</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g34d83bb3ec790e69ddad8c24e0fff68e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_GAIN_DEFAULT" ref="g34d83bb3ec790e69ddad8c24e0fff68e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_GAIN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000040UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00362">362</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6c2a6eca95b35795675db33117589c2"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_GAIN_MASK" ref="gd6c2a6eca95b35795675db33117589c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_GAIN_MASK&nbsp;&nbsp;&nbsp;0x7F0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_GAIN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00361">361</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5428bcae060c2aa85be6d0123c503d7e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_GAIN_SHIFT" ref="g5428bcae060c2aa85be6d0123c503d7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_GAIN_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_GAIN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00360">360</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d7151c41bce1fcd70a308e11e3cb02f"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_MASK" ref="g0d7151c41bce1fcd70a308e11e3cb02f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_MASK&nbsp;&nbsp;&nbsp;0x007F3F3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CAL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00351">351</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g67e94baa2a85f66ca4ae88caba584691"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CAL_RESETVALUE" ref="g67e94baa2a85f66ca4ae88caba584691" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00400000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CAL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00350">350</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g89e6c6350afbb40a83d0e29978e837a1"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_EN_DEFAULT" ref="g89e6c6350afbb40a83d0e29978e837a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00153">153</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3ec13d974e90148efee518e23f4af82"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_EN_MASK" ref="gf3ec13d974e90148efee518e23f4af82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_EN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00152">152</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd798fe6afbe25f58840bc2fa3eacb08f"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_EN_SHIFT" ref="gd798fe6afbe25f58840bc2fa3eacb08f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_EN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00151">151</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9765878ca9de4b182c0495fe45a4f9a7"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_MASK" ref="g9765878ca9de4b182c0495fe45a4f9a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_MASK&nbsp;&nbsp;&nbsp;0x00000077UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00149">149</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd4f72fc7d30e7b080ea74f39d617116a"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSEN_DEFAULT" ref="gd4f72fc7d30e7b080ea74f39d617116a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00163">163</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g55fcd8843d35ffdbfea30e04070c04fc"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSEN_MASK" ref="g55fcd8843d35ffdbfea30e04070c04fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRSEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00162">162</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ecdeaa524169618edd9bf29897d920e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSEN_SHIFT" ref="g3ecdeaa524169618edd9bf29897d920e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRSEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00161">161</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a92a19eed9e7abb974c9b30ec8da07b"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_DEFAULT" ref="g5a92a19eed9e7abb974c9b30ec8da07b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00167">167</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdeb10876b42d65cd53b869fdc6e88eb"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_MASK" ref="gcdeb10876b42d65cd53b869fdc6e88eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_MASK&nbsp;&nbsp;&nbsp;0x70UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00166">166</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0766cfa6df13ff860a410d5408e1023"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH0" ref="gc0766cfa6df13ff860a410d5408e1023" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00168">168</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gad6efdb3f41768864a86a666dbb9a0ba"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH1" ref="gad6efdb3f41768864a86a666dbb9a0ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00169">169</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7853950f462566499739477913e6d848"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH2" ref="g7853950f462566499739477913e6d848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00170">170</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g42f29d51c52f12fd6e97cf59d314f53c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH3" ref="g42f29d51c52f12fd6e97cf59d314f53c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00171">171</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g99c1f6bd2a0278da27622cd93d159eb0"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH4" ref="g99c1f6bd2a0278da27622cd93d159eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00172">172</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g67d8409da1ba1270ac1c2031cae9e90c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH5" ref="g67d8409da1ba1270ac1c2031cae9e90c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00173">173</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1406429eaa3acd833e9e03d945fce50"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH6" ref="gd1406429eaa3acd833e9e03d945fce50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00174">174</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g537973077d0ea2b11e25fe1320374d6d"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH7" ref="g537973077d0ea2b11e25fe1320374d6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00175">175</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2713b48eb62fa4108308625b6a1eb5c6"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_PRSSEL_SHIFT" ref="g2713b48eb62fa4108308625b6a1eb5c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00165">165</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ceb8ceda6d48d05ed005fc3336a9df8"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_REFREN_DEFAULT" ref="g2ceb8ceda6d48d05ed005fc3336a9df8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_REFREN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00158">158</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geec0cf807e45591e37f4c35a5e63ccd2"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_REFREN_MASK" ref="geec0cf807e45591e37f4c35a5e63ccd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_REFREN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_REFREN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00157">157</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7581102e068decd85ff0bfc129937fea"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_REFREN_SHIFT" ref="g7581102e068decd85ff0bfc129937fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_REFREN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_REFREN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00156">156</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d26d5a58fcb26dbcf50405efff64ca4"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0CTRL_RESETVALUE" ref="g8d26d5a58fcb26dbcf50405efff64ca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00148">148</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b1921a0d20e7e21e432cfb6828a8eac"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0DATA_DATA_DEFAULT" ref="g9b1921a0d20e7e21e432cfb6828a8eac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_DATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00326">326</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d026d0e68eddc65797cd4d9c47e8cad"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0DATA_DATA_MASK" ref="g9d026d0e68eddc65797cd4d9c47e8cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_DATA_MASK&nbsp;&nbsp;&nbsp;0xFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00325">325</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b9033ce1b0d10863941622728b8ab67"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0DATA_DATA_SHIFT" ref="g0b9033ce1b0d10863941622728b8ab67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_DATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00324">324</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g826bede14371d4b76b435a39d7ad9754"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0DATA_MASK" ref="g826bede14371d4b76b435a39d7ad9754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00323">323</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3fe6a432eb051bf88a377a09dfe6f472"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH0DATA_RESETVALUE" ref="g3fe6a432eb051bf88a377a09dfe6f472" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00322">322</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g774c4ba8f58297ee6f82a0636ac43456"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_EN_DEFAULT" ref="g774c4ba8f58297ee6f82a0636ac43456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00192">192</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge55e3e8a2ce25c3b0dc6349d94773ce3"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_EN_MASK" ref="ge55e3e8a2ce25c3b0dc6349d94773ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_EN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00191">191</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d16f71ababc7abc8699dba1ef06fa68"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_EN_SHIFT" ref="g2d16f71ababc7abc8699dba1ef06fa68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_EN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00190">190</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5054bb7c7dcb1dc110396db2675f6d89"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_MASK" ref="g5054bb7c7dcb1dc110396db2675f6d89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_MASK&nbsp;&nbsp;&nbsp;0x00000077UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00188">188</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf63a195c064cfb96eb3f3900ce05868c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSEN_DEFAULT" ref="gf63a195c064cfb96eb3f3900ce05868c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00202">202</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbff80afe126c76cf6ee2c94a4445609"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSEN_MASK" ref="gdbff80afe126c76cf6ee2c94a4445609" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRSEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00201">201</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc00830d29216475f1ba32b86ba00e55d"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSEN_SHIFT" ref="gc00830d29216475f1ba32b86ba00e55d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRSEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00200">200</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2be94d64477d1aa802ce38857228edc"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_DEFAULT" ref="gc2be94d64477d1aa802ce38857228edc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00206">206</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e4abe50f2a2410ef247f65d3ecde5c4"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_MASK" ref="g4e4abe50f2a2410ef247f65d3ecde5c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_MASK&nbsp;&nbsp;&nbsp;0x70UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00205">205</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g645ece5e45a76f6992acf0a664479e04"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH0" ref="g645ece5e45a76f6992acf0a664479e04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00207">207</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9e879f2b93abb8320d41298db18df90"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH1" ref="gf9e879f2b93abb8320d41298db18df90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00208">208</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe43e7601b734c7ad7a2b59714a5b78b"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH2" ref="gfe43e7601b734c7ad7a2b59714a5b78b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00209">209</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g52b725e3d52add02ae86c06290107d8e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH3" ref="g52b725e3d52add02ae86c06290107d8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00210">210</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g67901881f36185c1c6e2bed1659ffbfa"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH4" ref="g67901881f36185c1c6e2bed1659ffbfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00211">211</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c1c4f70cf3f8aa35056ec88a5c18c60"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH5" ref="g4c1c4f70cf3f8aa35056ec88a5c18c60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00212">212</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g08e6f72d1ac808fc538f653389c0bbc6"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH6" ref="g08e6f72d1ac808fc538f653389c0bbc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00213">213</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga059b5497def62fcafb8c69f457b6d30"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH7" ref="ga059b5497def62fcafb8c69f457b6d30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00214">214</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a60c490ee8bb6fb9076b3af64e568b4"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_PRSSEL_SHIFT" ref="g8a60c490ee8bb6fb9076b3af64e568b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00204">204</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf10439f1318524c7771894c19ad29737"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_REFREN_DEFAULT" ref="gf10439f1318524c7771894c19ad29737" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_REFREN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00197">197</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb509c90f7ae2d2b862901d5fc8b3befc"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_REFREN_MASK" ref="gb509c90f7ae2d2b862901d5fc8b3befc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_REFREN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_REFREN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00196">196</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g27baaee6f9735c0a80aeaf29069ed495"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_REFREN_SHIFT" ref="g27baaee6f9735c0a80aeaf29069ed495" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_REFREN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_REFREN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00195">195</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gca67da8c37ab81b867a5a9686c416511"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1CTRL_RESETVALUE" ref="gca67da8c37ab81b867a5a9686c416511" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00187">187</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g860884a77663782732a6b16f99d8e2cf"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1DATA_DATA_DEFAULT" ref="g860884a77663782732a6b16f99d8e2cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_DATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00334">334</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g21e7fe5c6471daa120f8543e3ff7b17e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1DATA_DATA_MASK" ref="g21e7fe5c6471daa120f8543e3ff7b17e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_DATA_MASK&nbsp;&nbsp;&nbsp;0xFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00333">333</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g31619b7cce1f2eb942974ffff5ae51aa"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1DATA_DATA_SHIFT" ref="g31619b7cce1f2eb942974ffff5ae51aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_DATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00332">332</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g82922ea3a5b3ca92d3c417250253556d"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1DATA_MASK" ref="g82922ea3a5b3ca92d3c417250253556d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00331">331</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ccd9227a11196503fc365b50dadb28f"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CH1DATA_RESETVALUE" ref="g1ccd9227a11196503fc365b50dadb28f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00330">330</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7782ad3778f0b7c49e3ff62b7cb0ea16"></a><!-- doxytag: member="efm32g_dac.h::_DAC_COMBDATA_CH0DATA_DEFAULT" ref="g7782ad3778f0b7c49e3ff62b7cb0ea16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH0DATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00342">342</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0ad83753b6a3f13691042107d28e70f"></a><!-- doxytag: member="efm32g_dac.h::_DAC_COMBDATA_CH0DATA_MASK" ref="gb0ad83753b6a3f13691042107d28e70f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH0DATA_MASK&nbsp;&nbsp;&nbsp;0xFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00341">341</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g36d7c4d3c026929055367518429a6752"></a><!-- doxytag: member="efm32g_dac.h::_DAC_COMBDATA_CH0DATA_SHIFT" ref="g36d7c4d3c026929055367518429a6752" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH0DATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00340">340</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7385c817cba432def5231d084d6ad3f8"></a><!-- doxytag: member="efm32g_dac.h::_DAC_COMBDATA_CH1DATA_DEFAULT" ref="g7385c817cba432def5231d084d6ad3f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH1DATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00346">346</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b56aa1226e782d769d9626836bb3733"></a><!-- doxytag: member="efm32g_dac.h::_DAC_COMBDATA_CH1DATA_MASK" ref="g6b56aa1226e782d769d9626836bb3733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH1DATA_MASK&nbsp;&nbsp;&nbsp;0xFFF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00345">345</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g291385aab77b4c7448a8c4121cd8e4f2"></a><!-- doxytag: member="efm32g_dac.h::_DAC_COMBDATA_CH1DATA_SHIFT" ref="g291385aab77b4c7448a8c4121cd8e4f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH1DATA_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00344">344</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g53464e5b0903b6d9a93f93db67203b04"></a><!-- doxytag: member="efm32g_dac.h::_DAC_COMBDATA_MASK" ref="g53464e5b0903b6d9a93f93db67203b04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_MASK&nbsp;&nbsp;&nbsp;0x0FFF0FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00339">339</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g498cf59f40665886bfe708262ff09970"></a><!-- doxytag: member="efm32g_dac.h::_DAC_COMBDATA_RESETVALUE" ref="g498cf59f40665886bfe708262ff09970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00338">338</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc95f32556ea3aa9a4b80770409a1023"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_CH0PRESCRST_DEFAULT" ref="gdc95f32556ea3aa9a4b80770409a1023" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CH0PRESCRST_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00102">102</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g37ddb55549eb6329be49f7583d6ea079"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_CH0PRESCRST_MASK" ref="g37ddb55549eb6329be49f7583d6ea079" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CH0PRESCRST_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0PRESCRST 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00101">101</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9e2230a45b596f0c0b3345701e41ecb"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_CH0PRESCRST_SHIFT" ref="gf9e2230a45b596f0c0b3345701e41ecb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CH0PRESCRST_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0PRESCRST 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00100">100</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge33d027211914133ffb4b1b47fcfdcf6"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_CONVMODE_CONTINUOUS" ref="ge33d027211914133ffb4b1b47fcfdcf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_CONTINUOUS&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CONTINUOUS for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00075">75</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e4f6a056caa96e17fe20112ec4e1e68"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_CONVMODE_DEFAULT" ref="g8e4f6a056caa96e17fe20112ec4e1e68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00074">74</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe3ee04b1af82ab0052ce568c0dabed2"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_CONVMODE_MASK" ref="gfe3ee04b1af82ab0052ce568c0dabed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_MASK&nbsp;&nbsp;&nbsp;0xCUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CONVMODE 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00073">73</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g30031545610f87e3eefb03b538dc7684"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_CONVMODE_SAMPLEHOLD" ref="g30031545610f87e3eefb03b538dc7684" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_SAMPLEHOLD&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SAMPLEHOLD for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00076">76</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe3031fc92e105bc1d19af239a7ef98d"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_CONVMODE_SAMPLEOFF" ref="gbe3031fc92e105bc1d19af239a7ef98d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_SAMPLEOFF&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SAMPLEOFF for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00077">77</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b43d828919c0bbdee837d2cb0c0eb9e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_CONVMODE_SHIFT" ref="g1b43d828919c0bbdee837d2cb0c0eb9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CONVMODE 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00072">72</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a7caf2c377d8386f5f4683dc52eb97d"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_DIFF_DEFAULT" ref="g9a7caf2c377d8386f5f4683dc52eb97d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_DIFF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00065">65</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd92f77f8cabc94f1974e88208e2e0c1e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_DIFF_MASK" ref="gd92f77f8cabc94f1974e88208e2e0c1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_DIFF_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_DIFF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00064">64</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1dce46411eb0f7bedc82e7f169600a89"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_DIFF_SHIFT" ref="g1dce46411eb0f7bedc82e7f169600a89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_DIFF_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_DIFF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00063">63</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd95c3c01c478233656f06091aa4b61b8"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_MASK" ref="gd95c3c01c478233656f06091aa4b61b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_MASK&nbsp;&nbsp;&nbsp;0x003703FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00061">61</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g855094f2f2c68298e9e8389e5556424e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTENPRS_DEFAULT" ref="g855094f2f2c68298e9e8389e5556424e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTENPRS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00097">97</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g75376a8976e928adb7d5cdf3088d447a"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTENPRS_MASK" ref="g75376a8976e928adb7d5cdf3088d447a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTENPRS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTENPRS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00096">96</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gce5aad24a3719bfea0b7e148b3f40257"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTENPRS_SHIFT" ref="gce5aad24a3719bfea0b7e148b3f40257" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTENPRS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTENPRS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00095">95</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe59f3a6961dda47b94e09127b22c5e7"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTMODE_ADC" ref="gfe59f3a6961dda47b94e09127b22c5e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_ADC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00087">87</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9678aac434ff4f78186d5ef9cbf32537"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTMODE_DEFAULT" ref="g9678aac434ff4f78186d5ef9cbf32537" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00085">85</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a57cb606110b758c1b3d199f47facfa"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTMODE_DISABLE" ref="g5a57cb606110b758c1b3d199f47facfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00084">84</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1184ce6863369150ddeeda642ba45e6b"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTMODE_MASK" ref="g1184ce6863369150ddeeda642ba45e6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_MASK&nbsp;&nbsp;&nbsp;0x30UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00083">83</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8473439829080c752648c03e9b384af2"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTMODE_PIN" ref="g8473439829080c752648c03e9b384af2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_PIN&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PIN for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00086">86</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geb79b0ee217d572d546ce70c0696a58d"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTMODE_PINADC" ref="geb79b0ee217d572d546ce70c0696a58d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_PINADC&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PINADC for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00088">88</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g227779b1965c659bf4593d2a64648903"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_OUTMODE_SHIFT" ref="g227779b1965c659bf4593d2a64648903" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00082">82</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g89e9851a883f71d7ea172115c5b1f265"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_PRESC_DEFAULT" ref="g89e9851a883f71d7ea172115c5b1f265" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_PRESC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00116">116</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf572ba607ae25de46b97314b0404b652"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_PRESC_MASK" ref="gf572ba607ae25de46b97314b0404b652" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_PRESC_MASK&nbsp;&nbsp;&nbsp;0x70000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRESC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00115">115</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d476efac3aae06f0f4d2a782fdf9662"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_PRESC_NODIVISION" ref="g3d476efac3aae06f0f4d2a782fdf9662" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_PRESC_NODIVISION&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NODIVISION for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00117">117</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a9d345f9a90b5a5c309fa321e05617c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_PRESC_SHIFT" ref="g9a9d345f9a90b5a5c309fa321e05617c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_PRESC_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRESC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00114">114</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc0f7e3b33e60c35d6a6294661941364"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFRSEL_16CYCLES" ref="gbc0f7e3b33e60c35d6a6294661941364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_16CYCLES&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 16CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00124">124</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g19b10b7d88e5c57bd6470dce1b891162"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFRSEL_32CYCLES" ref="g19b10b7d88e5c57bd6470dce1b891162" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_32CYCLES&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 32CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00125">125</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9411bb7ded3e7f2c7dad8f30798dae3c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFRSEL_64CYCLES" ref="g9411bb7ded3e7f2c7dad8f30798dae3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_64CYCLES&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 64CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00126">126</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g83fdfbe82ca05387dbb9f33ec575319a"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFRSEL_8CYCLES" ref="g83fdfbe82ca05387dbb9f33ec575319a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_8CYCLES&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 8CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00123">123</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a395ce06d911f402195d1a1470f1129"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFRSEL_DEFAULT" ref="g1a395ce06d911f402195d1a1470f1129" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00122">122</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g290d2beabaaf89150943b988e5c88be6"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFRSEL_MASK" ref="g290d2beabaaf89150943b988e5c88be6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_MASK&nbsp;&nbsp;&nbsp;0x300000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_REFRSEL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00121">121</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g85a83529f463302bc32e8dd7ff3d400e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFRSEL_SHIFT" ref="g85a83529f463302bc32e8dd7ff3d400e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_REFRSEL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00120">120</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a09e9ba568d0e6375bcafb6e19c5c39"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFSEL_1V25" ref="g9a09e9ba568d0e6375bcafb6e19c5c39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_1V25&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 1V25 for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00107">107</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gedaf73feff56465cb4205734eb7cf302"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFSEL_2V5" ref="gedaf73feff56465cb4205734eb7cf302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_2V5&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 2V5 for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00108">108</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga28d5f4d37324dc3f36e0f7c725dc5f6"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFSEL_DEFAULT" ref="ga28d5f4d37324dc3f36e0f7c725dc5f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00106">106</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g65c1ced7e1c587847f895df66c613c45"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFSEL_MASK" ref="g65c1ced7e1c587847f895df66c613c45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_MASK&nbsp;&nbsp;&nbsp;0x300UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_REFSEL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00105">105</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g29c08584aabb10b7fc05029797e2e57d"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFSEL_SHIFT" ref="g29c08584aabb10b7fc05029797e2e57d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_REFSEL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00104">104</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g182b2fca1a27ac9d761d459895206433"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_REFSEL_VDD" ref="g182b2fca1a27ac9d761d459895206433" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_VDD&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VDD for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00109">109</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3417f5dac12fd9827e73d8067107e47"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_RESETVALUE" ref="ga3417f5dac12fd9827e73d8067107e47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00060">60</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gea7ab1cf5f40ff41e4d499f138ec4a07"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_SINEMODE_DEFAULT" ref="gea7ab1cf5f40ff41e4d499f138ec4a07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_SINEMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00070">70</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7474f812e29ce61dfe534a166ed059a"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_SINEMODE_MASK" ref="gd7474f812e29ce61dfe534a166ed059a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_SINEMODE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_SINEMODE 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00069">69</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g70ddfb1b217763fc44b1a142fdde12f4"></a><!-- doxytag: member="efm32g_dac.h::_DAC_CTRL_SINEMODE_SHIFT" ref="g70ddfb1b217763fc44b1a142fdde12f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_SINEMODE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_SINEMODE 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00068">68</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g81fbe143549f2230052886809fb9ba33"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH0_DEFAULT" ref="g81fbe143549f2230052886809fb9ba33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00231">231</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gca902d4f0eb792932b60d31b292c1c0a"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH0_MASK" ref="gca902d4f0eb792932b60d31b292c1c0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00230">230</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5584b2bf8e9fd412d123c29a1a96e127"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH0_SHIFT" ref="g5584b2bf8e9fd412d123c29a1a96e127" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00229">229</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6520cf9f378c75a95d8bbe89ba33cef2"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH0UF_DEFAULT" ref="g6520cf9f378c75a95d8bbe89ba33cef2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00241">241</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b6af59e1f2e72406793e7a06a2276af"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH0UF_MASK" ref="g8b6af59e1f2e72406793e7a06a2276af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0UF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00240">240</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9bad63606c8cc8c85f9a28b710e76540"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH0UF_SHIFT" ref="g9bad63606c8cc8c85f9a28b710e76540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0UF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00239">239</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gba43f4209d872b85e4688be4891f60e6"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH1_DEFAULT" ref="gba43f4209d872b85e4688be4891f60e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00236">236</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc7451db222ede550c07fe050c5e2641"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH1_MASK" ref="gdc7451db222ede550c07fe050c5e2641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00235">235</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc773fc91f317e81a370410de12835898"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH1_SHIFT" ref="gc773fc91f317e81a370410de12835898" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00234">234</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cf1e9d9d7eaae7cfc6d2cbfba8dbb76"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH1UF_DEFAULT" ref="g3cf1e9d9d7eaae7cfc6d2cbfba8dbb76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00246">246</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ae8655791917151fdb57a65b6ba7b30"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH1UF_MASK" ref="g4ae8655791917151fdb57a65b6ba7b30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1UF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00245">245</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc06d9bc36b1d6eff81e68b93136fde11"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_CH1UF_SHIFT" ref="gc06d9bc36b1d6eff81e68b93136fde11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1UF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00244">244</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a923747fc5bd872698aecf71776d5f4"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_MASK" ref="g4a923747fc5bd872698aecf71776d5f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_MASK&nbsp;&nbsp;&nbsp;0x00000033UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00227">227</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6235ac4aa72cb98ea06f9708fe59637f"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IEN_RESETVALUE" ref="g6235ac4aa72cb98ea06f9708fe59637f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00226">226</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gabf64f619f51872076eafbacb4c6c1f8"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH0_DEFAULT" ref="gabf64f619f51872076eafbacb4c6c1f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00255">255</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g07a2bdb1c6b8e112eb27f7dea0fb859f"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH0_MASK" ref="g07a2bdb1c6b8e112eb27f7dea0fb859f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00254">254</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g08d47363133ebfb29d53eb3b559f6825"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH0_SHIFT" ref="g08d47363133ebfb29d53eb3b559f6825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00253">253</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2b823f678ddf29d6454fb2c1295e8c7"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH0UF_DEFAULT" ref="gd2b823f678ddf29d6454fb2c1295e8c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00265">265</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf32ce7bf09228258ff0512420c5818c7"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH0UF_MASK" ref="gf32ce7bf09228258ff0512420c5818c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0UF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00264">264</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8142b074c48568aaa91c54b1d65708bd"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH0UF_SHIFT" ref="g8142b074c48568aaa91c54b1d65708bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0UF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00263">263</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4e3b87767902235d44e46a1359ea332"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH1_DEFAULT" ref="ge4e3b87767902235d44e46a1359ea332" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00260">260</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gacb0b2fcb6fac0fae58da984eecf6368"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH1_MASK" ref="gacb0b2fcb6fac0fae58da984eecf6368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00259">259</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g98fba4227b2557bc0d5ab566171ff2c9"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH1_SHIFT" ref="g98fba4227b2557bc0d5ab566171ff2c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00258">258</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4496f95016f96cbaa62d41196d97f6cf"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH1UF_DEFAULT" ref="g4496f95016f96cbaa62d41196d97f6cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00270">270</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g91b7632fa703d161096564cd6dc6c2e5"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH1UF_MASK" ref="g91b7632fa703d161096564cd6dc6c2e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1UF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00269">269</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf04f7c958bb2e358a3ad72803a25541c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_CH1UF_SHIFT" ref="gf04f7c958bb2e358a3ad72803a25541c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1UF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00268">268</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c3c2837d17d1330b7b7869a9e5593de"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_MASK" ref="g2c3c2837d17d1330b7b7869a9e5593de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_MASK&nbsp;&nbsp;&nbsp;0x00000033UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00251">251</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5dfe8485a0e659df1303c61988c803df"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IF_RESETVALUE" ref="g5dfe8485a0e659df1303c61988c803df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00250">250</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g94902bad0de7fc7b241abc6f9a5ca30e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH0_DEFAULT" ref="g94902bad0de7fc7b241abc6f9a5ca30e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00303">303</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga34e894e52fa2d019acb1b80e22f05fb"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH0_MASK" ref="ga34e894e52fa2d019acb1b80e22f05fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00302">302</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged7a8fe0515dda95fab94084c0929560"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH0_SHIFT" ref="ged7a8fe0515dda95fab94084c0929560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00301">301</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c84f3ebe6c0299a6bcc3d6b5685cbe7"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH0UF_DEFAULT" ref="g9c84f3ebe6c0299a6bcc3d6b5685cbe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00313">313</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0142b2eb9bfafd1ca501906ce244d39"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH0UF_MASK" ref="ga0142b2eb9bfafd1ca501906ce244d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0UF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00312">312</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf396e884eef260ccf5d4c9d93d05723a"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH0UF_SHIFT" ref="gf396e884eef260ccf5d4c9d93d05723a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0UF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00311">311</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d92f562df65b4771c0ae332e107a92d"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH1_DEFAULT" ref="g6d92f562df65b4771c0ae332e107a92d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00308">308</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1bec46ea6521d44f5b7bf3f2108600ea"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH1_MASK" ref="g1bec46ea6521d44f5b7bf3f2108600ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00307">307</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geaef4ba7d13dde2bcc91b2a7fa352e89"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH1_SHIFT" ref="geaef4ba7d13dde2bcc91b2a7fa352e89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00306">306</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g75908f9e565de2f7820d40c5f981d9ff"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH1UF_DEFAULT" ref="g75908f9e565de2f7820d40c5f981d9ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00318">318</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3a2a9843b077ff625abc660d58ff206"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH1UF_MASK" ref="gd3a2a9843b077ff625abc660d58ff206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1UF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00317">317</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g13f8c72c0cd54871cd077fa5b588904c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_CH1UF_SHIFT" ref="g13f8c72c0cd54871cd077fa5b588904c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1UF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00316">316</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g446a16e56066562ef0868fc892321d8e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_MASK" ref="g446a16e56066562ef0868fc892321d8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_MASK&nbsp;&nbsp;&nbsp;0x00000033UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00299">299</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c0a97cca2a0ab5d82afe906068cb99d"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFC_RESETVALUE" ref="g1c0a97cca2a0ab5d82afe906068cb99d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00298">298</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd83a8b8b00bd2ec97d2a6013e6258ff"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH0_DEFAULT" ref="gfd83a8b8b00bd2ec97d2a6013e6258ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00279">279</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9bf7f3b365bb95b69f9fbb7f1957ada3"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH0_MASK" ref="g9bf7f3b365bb95b69f9fbb7f1957ada3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00278">278</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g75c3fe09541f17de45984320e33a99f5"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH0_SHIFT" ref="g75c3fe09541f17de45984320e33a99f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00277">277</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge69986e20a2f62597edbf437293e8b1b"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH0UF_DEFAULT" ref="ge69986e20a2f62597edbf437293e8b1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00289">289</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5be559ac6f30ce1d84bc39c26b1f9ff6"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH0UF_MASK" ref="g5be559ac6f30ce1d84bc39c26b1f9ff6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0UF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00288">288</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g98ba86ff1e1954b6140a9ef4d013eb01"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH0UF_SHIFT" ref="g98ba86ff1e1954b6140a9ef4d013eb01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0UF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00287">287</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f365e2478fadc1a882fdebced33d2d5"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH1_DEFAULT" ref="g0f365e2478fadc1a882fdebced33d2d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00284">284</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e9a1be16edeb9dda8abdba43b4b514e"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH1_MASK" ref="g8e9a1be16edeb9dda8abdba43b4b514e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00283">283</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g07990f79464eb9158372d1e07be45923"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH1_SHIFT" ref="g07990f79464eb9158372d1e07be45923" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00282">282</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ac6e8eb96407cde8ac965b522a02962"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH1UF_DEFAULT" ref="g0ac6e8eb96407cde8ac965b522a02962" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00294">294</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9021d2fb63b5139edee7c48beaa71e7"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH1UF_MASK" ref="gb9021d2fb63b5139edee7c48beaa71e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1UF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00293">293</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g57b04eb75b1b2a7dbb733c0c6de566cc"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_CH1UF_SHIFT" ref="g57b04eb75b1b2a7dbb733c0c6de566cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1UF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1UF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00292">292</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf822a06f3479be319ec03be5c02ea68"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_MASK" ref="gbf822a06f3479be319ec03be5c02ea68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_MASK&nbsp;&nbsp;&nbsp;0x00000033UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00275">275</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g82f9edd169e078afe278cbd7759f1487"></a><!-- doxytag: member="efm32g_dac.h::_DAC_IFS_RESETVALUE" ref="g82f9edd169e078afe278cbd7759f1487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00274">274</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcaadf31bd8e8a0ec9eb4169a94fdc516"></a><!-- doxytag: member="efm32g_dac.h::_DAC_STATUS_CH0DV_DEFAULT" ref="gcaadf31bd8e8a0ec9eb4169a94fdc516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH0DV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_STATUS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00139">139</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g74e98165331a603c042f7732860a3b2c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_STATUS_CH0DV_MASK" ref="g74e98165331a603c042f7732860a3b2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH0DV_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0DV 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00138">138</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g962caa4041b3647cea14aa6aa91c9651"></a><!-- doxytag: member="efm32g_dac.h::_DAC_STATUS_CH0DV_SHIFT" ref="g962caa4041b3647cea14aa6aa91c9651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH0DV_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0DV 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00137">137</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc6eff52e9361cd4190992655df72eb6"></a><!-- doxytag: member="efm32g_dac.h::_DAC_STATUS_CH1DV_DEFAULT" ref="gcc6eff52e9361cd4190992655df72eb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH1DV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_STATUS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00144">144</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge87733a4f7869fb67caeb2ba4373802c"></a><!-- doxytag: member="efm32g_dac.h::_DAC_STATUS_CH1DV_MASK" ref="ge87733a4f7869fb67caeb2ba4373802c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH1DV_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1DV 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00143">143</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b669cf99f2d4d8c4b6174f404c75c63"></a><!-- doxytag: member="efm32g_dac.h::_DAC_STATUS_CH1DV_SHIFT" ref="g3b669cf99f2d4d8c4b6174f404c75c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH1DV_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1DV 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00142">142</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf0ad907064a9db4a7d770fc4bf6e801"></a><!-- doxytag: member="efm32g_dac.h::_DAC_STATUS_MASK" ref="gbf0ad907064a9db4a7d770fc4bf6e801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_STATUS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00135">135</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7162985646c142fca924ef6195bbd871"></a><!-- doxytag: member="efm32g_dac.h::_DAC_STATUS_RESETVALUE" ref="g7162985646c142fca924ef6195bbd871" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_STATUS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00134">134</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g66f41c0037b74eb1f51a7028cdb22a98"></a><!-- doxytag: member="efm32g_dac.h::DAC_BIASPROG_BIASPROG_DEFAULT" ref="g66f41c0037b74eb1f51a7028cdb22a98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BIASPROG_BIASPROG_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_BIASPROG_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00371">371</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g35533444a5d6900493098c54b6324687"></a><!-- doxytag: member="efm32g_dac.h::DAC_BIASPROG_HALFBIAS" ref="g35533444a5d6900493098c54b6324687" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BIASPROG_HALFBIAS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half Bias Current 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00372">372</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g93fa13f7ada4702ae8e130ef6291e087"></a><!-- doxytag: member="efm32g_dac.h::DAC_BIASPROG_HALFBIAS_DEFAULT" ref="g93fa13f7ada4702ae8e130ef6291e087" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BIASPROG_HALFBIAS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_HALFBIAS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00376">376</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b3a82c3add07672a4e477e339d9c33f"></a><!-- doxytag: member="efm32g_dac.h::DAC_CAL_CH0OFFSET_DEFAULT" ref="g1b3a82c3add07672a4e477e339d9c33f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CAL_CH0OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CAL_CH0OFFSET_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00355">355</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5069a2f715036a3c8dced70fb89f32e4"></a><!-- doxytag: member="efm32g_dac.h::DAC_CAL_CH1OFFSET_DEFAULT" ref="g5069a2f715036a3c8dced70fb89f32e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CAL_CH1OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CAL_CH1OFFSET_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00359">359</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g41b8eea097d0a9b1ad60231a4aa2037a"></a><!-- doxytag: member="efm32g_dac.h::DAC_CAL_GAIN_DEFAULT" ref="g41b8eea097d0a9b1ad60231a4aa2037a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CAL_GAIN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CAL_GAIN_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00363">363</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa30d6e270cff1f5fc5fc72f83346172"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_EN" ref="gaa30d6e270cff1f5fc5fc72f83346172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00150">150</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5eff4674f43b53a70ad4273e84d66a2a"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_EN_DEFAULT" ref="g5eff4674f43b53a70ad4273e84d66a2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00154">154</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g422f953f916896b0af3e83a385be309c"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSEN" ref="g422f953f916896b0af3e83a385be309c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 PRS Trigger Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00160">160</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g428fe3afd25966d92b8208ae305309d3"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSEN_DEFAULT" ref="g428fe3afd25966d92b8208ae305309d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00164">164</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7cde4f5c2f9a8235d984e50c1c4d1976"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSSEL_DEFAULT" ref="g7cde4f5c2f9a8235d984e50c1c4d1976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00176">176</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ed9c84c6f57fc984f4c39a8260f5adf"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH0" ref="g5ed9c84c6f57fc984f4c39a8260f5adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00177">177</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged51e893e5cc980b6d567d7731d08fe4"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH1" ref="ged51e893e5cc980b6d567d7731d08fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00178">178</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g775b1a73e78be6173ec13736eaa328dd"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH2" ref="g775b1a73e78be6173ec13736eaa328dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00179">179</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e1da6c2345deb8c7e9825c23c2c075e"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH3" ref="g1e1da6c2345deb8c7e9825c23c2c075e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00180">180</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g42818b13eb759809944c288df113867b"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH4" ref="g42818b13eb759809944c288df113867b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00181">181</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g14db30569d4a07a8048f71fe1a77f587"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH5" ref="g14db30569d4a07a8048f71fe1a77f587" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00182">182</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2226d0b24a34297b5e3ff33e3ac170a"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH6" ref="ge2226d0b24a34297b5e3ff33e3ac170a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00183">183</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g22005d5c1eaa58d6770dd1d6cb13dd7c"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH7" ref="g22005d5c1eaa58d6770dd1d6cb13dd7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00184">184</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g89ae3c7a5bc86cda7ec4eb4f25beac67"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_REFREN" ref="g89ae3c7a5bc86cda7ec4eb4f25beac67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_REFREN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Automatic Refresh Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00155">155</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g45d815f04ad85dd87967fab144c9827f"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0CTRL_REFREN_DEFAULT" ref="g45d815f04ad85dd87967fab144c9827f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_REFREN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_REFREN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00159">159</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gecd2add7e918230185d51d15713cb6f0"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH0DATA_DATA_DEFAULT" ref="gecd2add7e918230185d51d15713cb6f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0DATA_DATA_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0DATA_DATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00327">327</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4ee2828c68776c3b96629a0ad5ca045"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_EN" ref="gc4ee2828c68776c3b96629a0ad5ca045" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00189">189</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb047452abe1d6e141a36fb63b68a45bc"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_EN_DEFAULT" ref="gb047452abe1d6e141a36fb63b68a45bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00193">193</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc208dd5b0b516fa5547367862f2c1a88"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSEN" ref="gc208dd5b0b516fa5547367862f2c1a88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 PRS Trigger Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00199">199</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ccc9eaf19f5e876e5dc744d49e8687e"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSEN_DEFAULT" ref="g6ccc9eaf19f5e876e5dc744d49e8687e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00203">203</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf70ca64522c9203817d86413d5beb744"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSSEL_DEFAULT" ref="gf70ca64522c9203817d86413d5beb744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00215">215</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3365b5d5e73c044903d6ff879053a377"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH0" ref="g3365b5d5e73c044903d6ff879053a377" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00216">216</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf96a4775afee839a92df572f04b22746"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH1" ref="gf96a4775afee839a92df572f04b22746" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00217">217</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd27806b5f8de85490d638f95620c4cef"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH2" ref="gd27806b5f8de85490d638f95620c4cef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00218">218</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e1520ee0f1c7fbfb2609cbbdd13f478"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH3" ref="g3e1520ee0f1c7fbfb2609cbbdd13f478" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00219">219</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4011785bc0c57caeab72ed0b57d1a2ae"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH4" ref="g4011785bc0c57caeab72ed0b57d1a2ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00220">220</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb06cc1e45c551683eda59901ad528a60"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH5" ref="gb06cc1e45c551683eda59901ad528a60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00221">221</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g01ebe37e075eb7ba5fc969cb02d7fa52"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH6" ref="g01ebe37e075eb7ba5fc969cb02d7fa52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00222">222</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6a41666dea79cd4a6f575515b8d16ee"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH7" ref="gd6a41666dea79cd4a6f575515b8d16ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00223">223</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c95d9c0dc777e009cfe402b495a1a6a"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_REFREN" ref="g4c95d9c0dc777e009cfe402b495a1a6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_REFREN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Automatic Refresh Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00194">194</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g840059532fa57090272437388681a202"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1CTRL_REFREN_DEFAULT" ref="g840059532fa57090272437388681a202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_REFREN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_REFREN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00198">198</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g10c4c5b573af3e1deb677118039b251d"></a><!-- doxytag: member="efm32g_dac.h::DAC_CH1DATA_DATA_DEFAULT" ref="g10c4c5b573af3e1deb677118039b251d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1DATA_DATA_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1DATA_DATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00335">335</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1eeba603982059d3715793479ddbf78"></a><!-- doxytag: member="efm32g_dac.h::DAC_COMBDATA_CH0DATA_DEFAULT" ref="ga1eeba603982059d3715793479ddbf78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_COMBDATA_CH0DATA_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_COMBDATA_CH0DATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00343">343</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6359c112374a6baab79896e37e2c5d4b"></a><!-- doxytag: member="efm32g_dac.h::DAC_COMBDATA_CH1DATA_DEFAULT" ref="g6359c112374a6baab79896e37e2c5d4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_COMBDATA_CH1DATA_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_COMBDATA_CH1DATA_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00347">347</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8ca1fda41f0c30f580a8009eb116163"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_CH0PRESCRST" ref="gf8ca1fda41f0c30f580a8009eb116163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CH0PRESCRST&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Start Reset Prescaler 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00099">99</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g50a7876bd6b0da701ee006b99909041d"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_CH0PRESCRST_DEFAULT" ref="g50a7876bd6b0da701ee006b99909041d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CH0PRESCRST_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CH0PRESCRST_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00103">103</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b90b4296a5bfda182ff150d298fc72c"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_CONVMODE_CONTINUOUS" ref="g9b90b4296a5bfda182ff150d298fc72c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CONVMODE_CONTINUOUS&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_CONTINUOUS &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CONTINUOUS for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00079">79</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g610581ae28dccd5babe0825584868b73"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_CONVMODE_DEFAULT" ref="g610581ae28dccd5babe0825584868b73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CONVMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00078">78</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g44ea4a389bf30c31bf81e8802a415da6"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_CONVMODE_SAMPLEHOLD" ref="g44ea4a389bf30c31bf81e8802a415da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CONVMODE_SAMPLEHOLD&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_SAMPLEHOLD &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SAMPLEHOLD for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00080">80</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g53c7c4e9f9c26377190f87b688b2f3bf"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_CONVMODE_SAMPLEOFF" ref="g53c7c4e9f9c26377190f87b688b2f3bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CONVMODE_SAMPLEOFF&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_SAMPLEOFF &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SAMPLEOFF for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00081">81</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b3b234c2a047e5e5094ab78268868dd"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_DIFF" ref="g9b3b234c2a047e5e5094ab78268868dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_DIFF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Differential Mode 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00062">62</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gab4c0c8e4d7a203b27b6dd167ae7b732"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_DIFF_DEFAULT" ref="gab4c0c8e4d7a203b27b6dd167ae7b732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_DIFF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_DIFF_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00066">66</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9adb168e1ce87d978f1eeac91dfe74b"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_OUTENPRS" ref="gb9adb168e1ce87d978f1eeac91dfe74b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTENPRS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRS Controlled Output Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00094">94</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf43d90250ff0b5968f41e74a1b3f3b4"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_OUTENPRS_DEFAULT" ref="gaf43d90250ff0b5968f41e74a1b3f3b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTENPRS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00098">98</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbed366015bab04c06fdd0413b42dec5f"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_OUTMODE_ADC" ref="gbed366015bab04c06fdd0413b42dec5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_ADC&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_ADC &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00092">92</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c71f3646059b3d551633f1921d95314"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_OUTMODE_DEFAULT" ref="g8c71f3646059b3d551633f1921d95314" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00090">90</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g17defd297072b4a92d4d9d2b3bfe4ab0"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_OUTMODE_DISABLE" ref="g17defd297072b4a92d4d9d2b3bfe4ab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_DISABLE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00089">89</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd515d7115ba67576301982a7444f5fde"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_OUTMODE_PIN" ref="gd515d7115ba67576301982a7444f5fde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_PIN&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_PIN &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PIN for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00091">91</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e5023b8ac83d29303c8d56d645badba"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_OUTMODE_PINADC" ref="g6e5023b8ac83d29303c8d56d645badba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_PINADC&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_PINADC &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PINADC for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00093">93</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a3f832b656383bfc039345074605969"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_PRESC_DEFAULT" ref="g3a3f832b656383bfc039345074605969" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_PRESC_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_PRESC_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00118">118</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga284e3bd2d2aa329ff02bb857c5f7535"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_PRESC_NODIVISION" ref="ga284e3bd2d2aa329ff02bb857c5f7535" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_PRESC_NODIVISION&nbsp;&nbsp;&nbsp;(_DAC_CTRL_PRESC_NODIVISION &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NODIVISION for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00119">119</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9aa197b2bc0bceec79b4d86fefab4642"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_REFRSEL_16CYCLES" ref="g9aa197b2bc0bceec79b4d86fefab4642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_16CYCLES&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_16CYCLES &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 16CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00129">129</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g68d9d927c9196eeeb958a2e483cd3dde"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_REFRSEL_32CYCLES" ref="g68d9d927c9196eeeb958a2e483cd3dde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_32CYCLES&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_32CYCLES &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 32CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00130">130</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2cacac2c50d8e48333da4a17e35b8073"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_REFRSEL_64CYCLES" ref="g2cacac2c50d8e48333da4a17e35b8073" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_64CYCLES&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_64CYCLES &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 64CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00131">131</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g987c12d01248532ec78722669258983c"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_REFRSEL_8CYCLES" ref="g987c12d01248532ec78722669258983c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_8CYCLES&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_8CYCLES &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 8CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00128">128</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc863563c10cc2cd6709c9edb900e394c"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_REFRSEL_DEFAULT" ref="gc863563c10cc2cd6709c9edb900e394c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00127">127</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gde13fb451b5c376613164ff33bcff0d9"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_REFSEL_1V25" ref="gde13fb451b5c376613164ff33bcff0d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFSEL_1V25&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_1V25 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 1V25 for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00111">111</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbd173f6eba206c741af20421bbff464"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_REFSEL_2V5" ref="gdbd173f6eba206c741af20421bbff464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFSEL_2V5&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_2V5 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 2V5 for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00112">112</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge59517192cdbeef65221051d5facde23"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_REFSEL_DEFAULT" ref="ge59517192cdbeef65221051d5facde23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00110">110</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ff8f39e88de9efeddb3337be513c8f7"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_REFSEL_VDD" ref="g0ff8f39e88de9efeddb3337be513c8f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFSEL_VDD&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_VDD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VDD for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00113">113</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd78f337e3bc766f8ad039a5711a2ad39"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_SINEMODE" ref="gd78f337e3bc766f8ad039a5711a2ad39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_SINEMODE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Sine Mode 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00067">67</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1712c4fe62eb6c5ccd0adaf7a62f792e"></a><!-- doxytag: member="efm32g_dac.h::DAC_CTRL_SINEMODE_DEFAULT" ref="g1712c4fe62eb6c5ccd0adaf7a62f792e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_SINEMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_SINEMODE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00071">71</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf106c352cc9f15b19490d8528158feaa"></a><!-- doxytag: member="efm32g_dac.h::DAC_IEN_CH0" ref="gf106c352cc9f15b19490d8528158feaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00228">228</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d2079fad0174775947621b1454c5ad2"></a><!-- doxytag: member="efm32g_dac.h::DAC_IEN_CH0_DEFAULT" ref="g4d2079fad0174775947621b1454c5ad2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH0_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00232">232</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3eb0a40488bdada2e07d6f32c9f376a1"></a><!-- doxytag: member="efm32g_dac.h::DAC_IEN_CH0UF" ref="g3eb0a40488bdada2e07d6f32c9f376a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH0UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Data Underflow Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00238">238</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g95b47000828bec3d06e01c73d14e100a"></a><!-- doxytag: member="efm32g_dac.h::DAC_IEN_CH0UF_DEFAULT" ref="g95b47000828bec3d06e01c73d14e100a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH0UF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00242">242</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2df353b320508dd01d0bd75a22dc7cdd"></a><!-- doxytag: member="efm32g_dac.h::DAC_IEN_CH1" ref="g2df353b320508dd01d0bd75a22dc7cdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00233">233</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc53c0c736d02ae7e8cb7068df4d28d79"></a><!-- doxytag: member="efm32g_dac.h::DAC_IEN_CH1_DEFAULT" ref="gc53c0c736d02ae7e8cb7068df4d28d79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH1_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH1_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00237">237</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd3ea1a8806ef234797867df1cd94602"></a><!-- doxytag: member="efm32g_dac.h::DAC_IEN_CH1UF" ref="gdd3ea1a8806ef234797867df1cd94602" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH1UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Data Underflow Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00243">243</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc6ed658e9f3a4d8f43cbc62ec78b5be"></a><!-- doxytag: member="efm32g_dac.h::DAC_IEN_CH1UF_DEFAULT" ref="gbc6ed658e9f3a4d8f43cbc62ec78b5be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH1UF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00247">247</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge06c62c22a10bea1d7d53f447f95b9b7"></a><!-- doxytag: member="efm32g_dac.h::DAC_IF_CH0" ref="ge06c62c22a10bea1d7d53f447f95b9b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00252">252</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged13323a991cd06692cd73cad4cdc730"></a><!-- doxytag: member="efm32g_dac.h::DAC_IF_CH0_DEFAULT" ref="ged13323a991cd06692cd73cad4cdc730" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH0_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IF_CH0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00256">256</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6518edd1f967b7f774be73dacd7614c"></a><!-- doxytag: member="efm32g_dac.h::DAC_IF_CH0UF" ref="gc6518edd1f967b7f774be73dacd7614c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH0UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Data Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00262">262</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ca4283483e59d05707b982bf7b1c7ff"></a><!-- doxytag: member="efm32g_dac.h::DAC_IF_CH0UF_DEFAULT" ref="g1ca4283483e59d05707b982bf7b1c7ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IF_CH0UF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00266">266</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g93b64a1fceffa9e4a97e9c51a9dd060d"></a><!-- doxytag: member="efm32g_dac.h::DAC_IF_CH1" ref="g93b64a1fceffa9e4a97e9c51a9dd060d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00257">257</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc37053a39b5865368b4c23405f23f886"></a><!-- doxytag: member="efm32g_dac.h::DAC_IF_CH1_DEFAULT" ref="gc37053a39b5865368b4c23405f23f886" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH1_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IF_CH1_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00261">261</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d1c5657d9fa4f1873a8f4ee28cf3b1f"></a><!-- doxytag: member="efm32g_dac.h::DAC_IF_CH1UF" ref="g7d1c5657d9fa4f1873a8f4ee28cf3b1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH1UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Data Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00267">267</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d351fae50c98e32562fbd821fb6a17b"></a><!-- doxytag: member="efm32g_dac.h::DAC_IF_CH1UF_DEFAULT" ref="g5d351fae50c98e32562fbd821fb6a17b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IF_CH1UF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00271">271</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d96cd1265a39f6d4613b81293c7ecb8"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFC_CH0" ref="g1d96cd1265a39f6d4613b81293c7ecb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00300">300</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g36af3c8785cd1bcc59baa2e25cbb1660"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFC_CH0_DEFAULT" ref="g36af3c8785cd1bcc59baa2e25cbb1660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH0_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00304">304</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8dff96200d59f333e5509bf2031dd122"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFC_CH0UF" ref="g8dff96200d59f333e5509bf2031dd122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH0UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Data Underflow Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00310">310</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb877045773f52a790345909afb1f5d0a"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFC_CH0UF_DEFAULT" ref="gb877045773f52a790345909afb1f5d0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH0UF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00314">314</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e7eae5e2beff3b248a7173ec89eac74"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFC_CH1" ref="g0e7eae5e2beff3b248a7173ec89eac74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00305">305</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g31612edf5ff52d69627e4e3937f5ae00"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFC_CH1_DEFAULT" ref="g31612edf5ff52d69627e4e3937f5ae00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH1_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH1_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00309">309</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g87d54e0217cdf178b00c9b5cab0aa8d6"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFC_CH1UF" ref="g87d54e0217cdf178b00c9b5cab0aa8d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH1UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Data Underflow Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00315">315</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6daca5773e7ff3540ab6285f76e75ec"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFC_CH1UF_DEFAULT" ref="gc6daca5773e7ff3540ab6285f76e75ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH1UF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00319">319</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g33e99a8d7bf9a768de8ee68bd96c5d9a"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFS_CH0" ref="g33e99a8d7bf9a768de8ee68bd96c5d9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00276">276</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g62076d1bdb1e614ec858a7bd8eb34242"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFS_CH0_DEFAULT" ref="g62076d1bdb1e614ec858a7bd8eb34242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH0_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00280">280</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9aa337507796adf737ab644e5aac6238"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFS_CH0UF" ref="g9aa337507796adf737ab644e5aac6238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH0UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Data Underflow Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00286">286</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c80af50f2dfd7630ab15c909d47a0e2"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFS_CH0UF_DEFAULT" ref="g3c80af50f2dfd7630ab15c909d47a0e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH0UF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00290">290</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g81ff1b55f02ebfe7c4bee2484fc27b69"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFS_CH1" ref="g81ff1b55f02ebfe7c4bee2484fc27b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00281">281</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g37276f58cd3f1f058176e31cbde0017b"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFS_CH1_DEFAULT" ref="g37276f58cd3f1f058176e31cbde0017b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH1_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH1_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00285">285</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geb38648f627595011fa3f28827144c48"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFS_CH1UF" ref="geb38648f627595011fa3f28827144c48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH1UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Data Underflow Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00291">291</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d91c38cb1401f3bd6c764324e3ce7f0"></a><!-- doxytag: member="efm32g_dac.h::DAC_IFS_CH1UF_DEFAULT" ref="g3d91c38cb1401f3bd6c764324e3ce7f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH1UF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00295">295</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gadbcad5c7677fb46a621aa30d5614657"></a><!-- doxytag: member="efm32g_dac.h::DAC_STATUS_CH0DV" ref="gadbcad5c7677fb46a621aa30d5614657" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STATUS_CH0DV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Data Valid 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00136">136</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b2bfe6c79021cb0ef470f060e0e3440"></a><!-- doxytag: member="efm32g_dac.h::DAC_STATUS_CH0DV_DEFAULT" ref="g5b2bfe6c79021cb0ef470f060e0e3440" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STATUS_CH0DV_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_STATUS_CH0DV_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_STATUS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00140">140</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g66f7e6d4f1742ba91a206adf1c6ed6b6"></a><!-- doxytag: member="efm32g_dac.h::DAC_STATUS_CH1DV" ref="g66f7e6d4f1742ba91a206adf1c6ed6b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STATUS_CH1DV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Data Valid 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00141">141</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdb8841efcc6a04ae3ca545123f23163"></a><!-- doxytag: member="efm32g_dac.h::DAC_STATUS_CH1DV_DEFAULT" ref="gcdb8841efcc6a04ae3ca545123f23163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STATUS_CH1DV_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_STATUS_CH1DV_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_STATUS 
<p>
Definition at line <a class="el" href="efm32g__dac_8h-source.html#l00145">145</a> of file <a class="el" href="efm32g__dac_8h-source.html">efm32g_dac.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu May 28 06:02:56 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
