0.6
2018.3
Dec  7 2018
00:33:28
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sim_1/new/compute_tb.v,1748356099,verilog,,,,compute_tb,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sim_1/new/nms_decode_tb.v,1748525634,verilog,,,,nms_decode_tb,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sim_1/new/pu_tb.v,1748412971,verilog,,,,pu_tb,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/RAM_288_1/sim/RAM_288_1.v,1748455780,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/CNU_unit.v,,RAM_288_1,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd,1748580435,vhdl,,,,c_addsub_0,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_app_16/sim/ram_app_16.v,1748446631,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/RAM_288_1/sim/RAM_288_1.v,,ram_app_16,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/sim/ram_r_50.v,1748410176,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_app_16/sim/ram_app_16.v,,ram_r_50,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/CNU_unit.v,1748446217,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/abs.v,,CNU_unit,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/abs.v,1748487212,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/compute.v,,abs,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/addsub.v,1748481808,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/compute.v,,addsub,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/compute.v,1748580596,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/find_min.v,,compute,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/find_min.v,1748356133,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge.v,,find_min,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge.v,1748577547,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit1.v,,judge,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit1.v,1748526853,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit2.v,,judge_unit1,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit2.v,1748527327,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/load_app.v,,judge_unit2,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/load_app.v,1748459796,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/multiplier.v,,load_app,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/multiplier.v,1748486590,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_control.v,,multiplier,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_control.v,1748459276,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_decode.v,,nms_control,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_decode.v,1748581440,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/prod.v,,nms_decode,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/prod.v,1748481615,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/pu.v,,prod,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/pu.v,1748485747,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v,,pu,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v,1748581407,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/startup.v,,ram_app,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/startup.v,1748435866,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_app.v,,startup,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_app.v,1748523053,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_unit.v,,update_app,,,,,,,,
E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_unit.v,1748481293,verilog,,E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sim_1/new/nms_decode_tb.v,,update_unit,,,,,,,,
