<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AD9361: sw/platform_xilinx/adc_core.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AD9361
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_42ffe0294267fc7b3d40e3c54c831ef7.html">platform_xilinx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">adc_core.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="adc__core_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef ADC_CORE_API_H_</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define ADC_CORE_API_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/***************************** Include Files **********************************/</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ad9361_8h.html">ad9361.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/********************** Macros and Constants Definitions **********************/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ADC COMMON */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define ADC_REG_RSTN                    0x0040</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define ADC_RSTN                                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define ADC_MMCM_RSTN                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define ADC_REG_CNTRL                   0x0044</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define ADC_R1_MODE                             (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define ADC_DDR_EDGESEL                 (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define ADC_PIN_MODE                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define ADC_REG_STATUS                  0x005C</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define ADC_MUX_PN_ERR                  (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define ADC_MUX_PN_OOS                  (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define ADC_MUX_OVER_RANGE              (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define ADC_STATUS                              (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define ADC_REG_DMA_CNTRL               0x0080</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define ADC_DMA_STREAM                  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define ADC_DMA_START                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define ADC_REG_DMA_COUNT               0x0084</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define ADC_DMA_COUNT(x)                (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define ADC_TO_DMA_COUNT(x)             (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ADC_REG_DMA_STATUS              0x0088</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ADC_DMA_OVF                             (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define ADC_DMA_UNF                             (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ADC_DMA_STATUS                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define ADC_REG_DMA_BUSWIDTH    0x008C</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define ADC_DMA_BUSWIDTH(x)             (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define ADC_TO_DMA_BUSWIDTH(x)  (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* ADC CHANNEL */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define ADC_REG_CHAN_CNTRL(c)   (0x0400 + (c) * 0x40)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define ADC_LB_EN                               (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define ADC_PN_SEL                              (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define ADC_IQCOR_ENB                   (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define ADC_DCFILT_ENB                  (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ADC_FORMAT_SIGNEXT              (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADC_FORMAT_TYPE                 (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ADC_FORMAT_ENABLE               (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define ADC_PN23_TYPE                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define ADC_ENABLE                              (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ADC_REG_CHAN_STATUS(c)  (0x0404 + (c) * 0x40)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ADC_PN_ERR                              (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define ADC_PN_OOS                              (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define ADC_OVER_RANGE                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ADC_REG_CHAN_CNTRL_1(c)         (0x0410 + (c) * 0x40)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define ADC_DCFILT_OFFSET(x)            (((x) &amp; 0xFFFF) &lt;&lt; 16)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define ADC_TO_DCFILT_OFFSET(x)         (((x) &gt;&gt; 16) &amp; 0xFFFF)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define ADC_DCFILT_COEFF(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define ADC_TO_DCFILT_COEFF(x)          (((x) &gt;&gt; 0) &amp; 0xFFFF)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define ADC_REG_CHAN_CNTRL_2(c)         (0x0414 + (c) * 0x40)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define ADC_IQCOR_COEFF_1(x)            (((x) &amp; 0xFFFF) &lt;&lt; 16)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define ADC_TO_IQCOR_COEFF_1(x)         (((x) &gt;&gt; 16) &amp; 0xFFFF)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ADC_IQCOR_COEFF_2(x)            (((x) &amp; 0xFFFF) &lt;&lt; 0)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ADC_TO_IQCOR_COEFF_2(x)         (((x) &gt;&gt; 0) &amp; 0xFFFF)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define ADC_REG_CHAN_CNTRL_3(c)         (0x0418 + (c) * 0x40) </span><span class="comment">/* v8.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define ADC_ADC_PN_SEL(x)                       (((x) &amp; 0xF) &lt;&lt; 16)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define ADC_TO_ADC_PN_SEL(x)            (((x) &gt;&gt; 16) &amp; 0xF)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define ADC_ADC_DATA_SEL(x)                     (((x) &amp; 0xF) &lt;&lt; 0)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define ADC_TO_ADC_DATA_SEL(x)          (((x) &gt;&gt; 0) &amp; 0xF)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_IRQ_MASK                   0x80</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_IRQ_PENDING                0x84</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_IRQ_SOURCE                 0x88</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_CTRL                               0x400</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_TRANSFER_ID                0x404</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_START_TRANSFER             0x408</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_FLAGS                              0x40c</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_DEST_ADDRESS               0x410</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_SRC_ADDRESS                0x414</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_X_LENGTH                   0x418</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_Y_LENGTH                   0x41c</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_DEST_STRIDE                0x420</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_SRC_STRIDE                 0x424</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_TRANSFER_DONE              0x428</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_ACTIVE_TRANSFER_ID 0x42c</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_STATUS                             0x430</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_CURRENT_DEST_ADDR  0x434</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_CURRENT_SRC_ADDR   0x438</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_DBG0                               0x43c</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define AXI_DMAC_REG_DBG1                               0x440</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define AXI_DMAC_CTRL_ENABLE                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define AXI_DMAC_CTRL_PAUSE                             (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define AXI_DMAC_IRQ_SOT                                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define AXI_DMAC_IRQ_EOT                                (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structadc__state.html">  146</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structadc__state.html">adc_state</a></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordtype">bool</span> rx2tx2;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;};</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/************************ Functions Declarations ******************************/</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keywordtype">void</span> <a class="code" href="adc__core_8h.html#aa03c64034c44ccaf136161b942b074e5">adc_init</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;int32_t <a class="code" href="adc__core_8h.html#a44b7db9136b47632d18fede1111cccd2">adc_capture</a>(uint32_t size, uint32_t start_address);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keywordtype">void</span> <a class="code" href="adc__core_8h.html#a081103182087f4f76ad84b71e23e6df9">adc_read</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t regAddr, uint32_t *data);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keywordtype">void</span> <a class="code" href="adc__core_8h.html#aabe1f778bffa6495c16724906d1a980c">adc_write</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t regAddr, uint32_t data);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;int32_t <a class="code" href="adc__core_8h.html#a9a5d57d6949e03eb68b4ab38674ad40b">adc_set_calib_scale</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                                        uint32_t chan,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                                        int32_t val,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                                        int32_t val2);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;int32_t <a class="code" href="adc__core_8h.html#a31417320422daf4e752a3bb624f5d535">adc_get_calib_scale</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                                        uint32_t chan,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                                        int32_t *val,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                                        int32_t *val2);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;int32_t <a class="code" href="adc__core_8h.html#abf53ca72ee53c78ddf62acde9015899d">adc_set_calib_phase</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                                        uint32_t chan,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                                        int32_t val,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                                        int32_t val2);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;int32_t <a class="code" href="adc__core_8h.html#a11455caaed9c5264ebade4a90d3f3c08">adc_get_calib_phase</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                                        uint32_t chan,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                                        int32_t *val,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                                        int32_t *val2);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="adc__core_8h_html_a9a5d57d6949e03eb68b4ab38674ad40b"><div class="ttname"><a href="adc__core_8h.html#a9a5d57d6949e03eb68b4ab38674ad40b">adc_set_calib_scale</a></div><div class="ttdeci">int32_t adc_set_calib_scale(struct ad9361_rf_phy *phy, uint32_t chan, int32_t val, int32_t val2)</div><div class="ttdoc">adc_set_calib_scale </div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8c_source.html#l00297">adc_core.c:297</a></div></div>
<div class="ttc" id="structadc__state_html"><div class="ttname"><a href="structadc__state.html">adc_state</a></div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8h_source.html#l00146">adc_core.h:146</a></div></div>
<div class="ttc" id="adc__core_8h_html_a081103182087f4f76ad84b71e23e6df9"><div class="ttname"><a href="adc__core_8h.html#a081103182087f4f76ad84b71e23e6df9">adc_read</a></div><div class="ttdeci">void adc_read(struct ad9361_rf_phy *phy, uint32_t regAddr, uint32_t *data)</div><div class="ttdoc">adc_read </div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8c_source.html#l00064">adc_core.c:64</a></div></div>
<div class="ttc" id="adc__core_8h_html_abf53ca72ee53c78ddf62acde9015899d"><div class="ttname"><a href="adc__core_8h.html#abf53ca72ee53c78ddf62acde9015899d">adc_set_calib_phase</a></div><div class="ttdeci">int32_t adc_set_calib_phase(struct ad9361_rf_phy *phy, uint32_t chan, int32_t val, int32_t val2)</div><div class="ttdoc">adc_set_calib_phase </div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8c_source.html#l00319">adc_core.c:319</a></div></div>
<div class="ttc" id="adc__core_8h_html_aa03c64034c44ccaf136161b942b074e5"><div class="ttname"><a href="adc__core_8h.html#aa03c64034c44ccaf136161b942b074e5">adc_init</a></div><div class="ttdeci">void adc_init(struct ad9361_rf_phy *phy)</div><div class="ttdoc">adc_init </div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8c_source.html#l00116">adc_core.c:116</a></div></div>
<div class="ttc" id="adc__core_8h_html_a44b7db9136b47632d18fede1111cccd2"><div class="ttname"><a href="adc__core_8h.html#a44b7db9136b47632d18fede1111cccd2">adc_capture</a></div><div class="ttdeci">int32_t adc_capture(uint32_t size, uint32_t start_address)</div><div class="ttdoc">adc_capture </div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8c_source.html#l00143">adc_core.c:143</a></div></div>
<div class="ttc" id="adc__core_8h_html_a31417320422daf4e752a3bb624f5d535"><div class="ttname"><a href="adc__core_8h.html#a31417320422daf4e752a3bb624f5d535">adc_get_calib_scale</a></div><div class="ttdeci">int32_t adc_get_calib_scale(struct ad9361_rf_phy *phy, uint32_t chan, int32_t *val, int32_t *val2)</div><div class="ttdoc">adc_get_calib_scale </div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8c_source.html#l00308">adc_core.c:308</a></div></div>
<div class="ttc" id="adc__core_8h_html_aabe1f778bffa6495c16724906d1a980c"><div class="ttname"><a href="adc__core_8h.html#aabe1f778bffa6495c16724906d1a980c">adc_write</a></div><div class="ttdeci">void adc_write(struct ad9361_rf_phy *phy, uint32_t regAddr, uint32_t data)</div><div class="ttdoc">adc_write </div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8c_source.html#l00082">adc_core.c:82</a></div></div>
<div class="ttc" id="adc__core_8h_html_a11455caaed9c5264ebade4a90d3f3c08"><div class="ttname"><a href="adc__core_8h.html#a11455caaed9c5264ebade4a90d3f3c08">adc_get_calib_phase</a></div><div class="ttdeci">int32_t adc_get_calib_phase(struct ad9361_rf_phy *phy, uint32_t chan, int32_t *val, int32_t *val2)</div><div class="ttdoc">adc_get_calib_phase </div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8c_source.html#l00330">adc_core.c:330</a></div></div>
<div class="ttc" id="structad9361__rf__phy_html"><div class="ttname"><a href="structad9361__rf__phy.html">ad9361_rf_phy</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03309">ad9361.h:3309</a></div></div>
<div class="ttc" id="ad9361_8h_html"><div class="ttname"><a href="ad9361_8h.html">ad9361.h</a></div><div class="ttdoc">Header file of AD9361 Driver. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 8 2017 14:39:55 for AD9361 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
