0.6
2017.4
Dec 15 2017
21:07:18
D:/FHH/大学/个人/数字电路/prj/project/project_2_1/project_3.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/FHH/大学/个人/数字电路/prj/project/project_2_1/project_3.srcs/sources_1/new/comp_4.v,1666241251,verilog,,D:/FHH/大学/个人/数字电路/prj/实验2/comp_4/Test_comp_4.v,,comp_4,,,,,,,,
D:/FHH/大学/个人/数字电路/prj/实验2/comp_4/Test_comp_4.v,1666233924,verilog,,,,Test_comp_4,,,,,,,,
