SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Mon Jul 06 15:10:43 2020
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\ProgramFiles\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n pll -lang vhdl -synth lse -bus_exp 7 -bb -arch sn5w00 -type pll -fin 48 -fclkop 96 -fclkop_tol 0.0 -phase_cntl STATIC -rst -lock -fb_mode 1 
    Circuit name     : pll
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI, RST
    Outputs      : CLKOP, LOCK
    I/O buffer       : not inserted
    EDIF output      : pll.edn
    VHDL output      : pll.vhd
    VHDL template    : pll_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pll.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

