<stg><name>ClefiaF0Xor.2</name>


<trans_list>

<trans id="200" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:0 %rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset

]]></Node>
<StgValue><ssdm name="rk_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:1 %src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset

]]></Node>
<StgValue><ssdm name="src_offset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="8">
<![CDATA[
while.body.i92:3 %rk_offset_cast1 = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:4 %src_offset_cast = zext i5 %src_offset_read

]]></Node>
<StgValue><ssdm name="src_offset_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:7 %rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:8 %src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:10 %add_ln124 = add i5 %src_offset_read, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:11 %zext_ln124 = zext i5 %add_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:12 %src_addr_15 = getelementptr i8 %src, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="src_addr_15"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:13 %src_load = load i5 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
while.body.i92:17 %rk_load = load i9 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:22 %src_load_15 = load i5 %src_addr_15

]]></Node>
<StgValue><ssdm name="src_load_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:2 %dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset

]]></Node>
<StgValue><ssdm name="dst_offset_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:5 %dst_offset_cast = zext i5 %dst_offset_read

]]></Node>
<StgValue><ssdm name="dst_offset_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
while.body.i92:6 %rk_offset_cast = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:9 %dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:13 %src_load = load i5 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i92:14 %add_ln124_53 = add i9 %rk_offset_cast, i9 1

]]></Node>
<StgValue><ssdm name="add_ln124_53"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
while.body.i92:15 %zext_ln124_56 = zext i9 %add_ln124_53

]]></Node>
<StgValue><ssdm name="zext_ln124_56"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:16 %rk_addr_38 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_56

]]></Node>
<StgValue><ssdm name="rk_addr_38"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
while.body.i92:17 %rk_load = load i9 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:18 %xor_ln124 = xor i8 %rk_load, i8 %src_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:19 %add_ln124_54 = add i5 %src_offset_read, i5 2

]]></Node>
<StgValue><ssdm name="add_ln124_54"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:20 %zext_ln124_57 = zext i5 %add_ln124_54

]]></Node>
<StgValue><ssdm name="zext_ln124_57"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:21 %src_addr_16 = getelementptr i8 %src, i64 0, i64 %zext_ln124_57

]]></Node>
<StgValue><ssdm name="src_addr_16"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:22 %src_load_15 = load i5 %src_addr_15

]]></Node>
<StgValue><ssdm name="src_load_15"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="9">
<![CDATA[
while.body.i92:26 %rk_load_13 = load i9 %rk_addr_38

]]></Node>
<StgValue><ssdm name="rk_load_13"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:28 %add_ln124_56 = add i5 %src_offset_read, i5 3

]]></Node>
<StgValue><ssdm name="add_ln124_56"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:29 %zext_ln124_59 = zext i5 %add_ln124_56

]]></Node>
<StgValue><ssdm name="zext_ln124_59"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:30 %src_addr_17 = getelementptr i8 %src, i64 0, i64 %zext_ln124_59

]]></Node>
<StgValue><ssdm name="src_addr_17"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:31 %src_load_16 = load i5 %src_addr_16

]]></Node>
<StgValue><ssdm name="src_load_16"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:37 %src_load_17 = load i5 %src_addr_17

]]></Node>
<StgValue><ssdm name="src_load_17"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:100 %add_ln117 = add i5 %dst_offset_read, i5 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:101 %zext_ln117 = zext i5 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:102 %dst_addr_15 = getelementptr i8 %dst, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="dst_addr_15"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i92:103 %store_ln117 = store i8 %src_load, i5 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i92:107 %store_ln117 = store i8 %src_load_15, i5 %dst_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i92:23 %add_ln124_55 = add i9 %rk_offset_cast, i9 2

]]></Node>
<StgValue><ssdm name="add_ln124_55"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
while.body.i92:24 %zext_ln124_58 = zext i9 %add_ln124_55

]]></Node>
<StgValue><ssdm name="zext_ln124_58"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:25 %rk_addr_39 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_58

]]></Node>
<StgValue><ssdm name="rk_addr_39"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="9">
<![CDATA[
while.body.i92:26 %rk_load_13 = load i9 %rk_addr_38

]]></Node>
<StgValue><ssdm name="rk_load_13"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:27 %xor_ln124_38 = xor i8 %rk_load_13, i8 %src_load_15

]]></Node>
<StgValue><ssdm name="xor_ln124_38"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:31 %src_load_16 = load i5 %src_addr_16

]]></Node>
<StgValue><ssdm name="src_load_16"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="9">
<![CDATA[
while.body.i92:35 %rk_load_14 = load i9 %rk_addr_39

]]></Node>
<StgValue><ssdm name="rk_load_14"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:37 %src_load_17 = load i5 %src_addr_17

]]></Node>
<StgValue><ssdm name="src_load_17"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
while.body.i92:40 %zext_ln150 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:41 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
while.body.i92:42 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:104 %add_ln117_5 = add i5 %dst_offset_read, i5 2

]]></Node>
<StgValue><ssdm name="add_ln117_5"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:105 %zext_ln117_5 = zext i5 %add_ln117_5

]]></Node>
<StgValue><ssdm name="zext_ln117_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:106 %dst_addr_16 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_5

]]></Node>
<StgValue><ssdm name="dst_addr_16"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:108 %add_ln117_6 = add i5 %dst_offset_read, i5 3

]]></Node>
<StgValue><ssdm name="add_ln117_6"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:109 %zext_ln117_6 = zext i5 %add_ln117_6

]]></Node>
<StgValue><ssdm name="zext_ln117_6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:110 %dst_addr_17 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_6

]]></Node>
<StgValue><ssdm name="dst_addr_17"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i92:111 %store_ln117 = store i8 %src_load_16, i5 %dst_addr_16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i92:112 %store_ln117 = store i8 %src_load_17, i5 %dst_addr_17

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i92:32 %add_ln124_57 = add i9 %rk_offset_cast, i9 3

]]></Node>
<StgValue><ssdm name="add_ln124_57"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="9">
<![CDATA[
while.body.i92:33 %zext_ln124_60 = zext i9 %add_ln124_57

]]></Node>
<StgValue><ssdm name="zext_ln124_60"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:34 %rk_addr_40 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_60

]]></Node>
<StgValue><ssdm name="rk_addr_40"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="9">
<![CDATA[
while.body.i92:35 %rk_load_14 = load i9 %rk_addr_39

]]></Node>
<StgValue><ssdm name="rk_load_14"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:36 %xor_ln124_39 = xor i8 %rk_load_14, i8 %src_load_16

]]></Node>
<StgValue><ssdm name="xor_ln124_39"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="9">
<![CDATA[
while.body.i92:38 %rk_load_15 = load i9 %rk_addr_40

]]></Node>
<StgValue><ssdm name="rk_load_15"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
while.body.i92:42 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
while.body.i92:43 %zext_ln151 = zext i8 %xor_ln124_38

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:44 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
while.body.i92:45 %z_13 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_13"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:82 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:83 %xor_ln132_49 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_49"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i92:84 %select_ln131_49 = select i1 %tmp_109, i8 %xor_ln132_49, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_49"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="8">
<![CDATA[
while.body.i92:85 %trunc_ln134_49 = trunc i8 %select_ln131_49

]]></Node>
<StgValue><ssdm name="trunc_ln134_49"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:86 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 7

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i92:87 %x_assign_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_49, i1 %tmp_110

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:88 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 6

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:89 %xor_ln132_50 = xor i8 %x_assign_22, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_50"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i92:90 %select_ln131_50 = select i1 %tmp_111, i8 %xor_ln132_50, i8 %x_assign_22

]]></Node>
<StgValue><ssdm name="select_ln131_50"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="8">
<![CDATA[
while.body.i92:91 %trunc_ln134_50 = trunc i8 %select_ln131_50

]]></Node>
<StgValue><ssdm name="trunc_ln134_50"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:92 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_50, i32 7

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="9">
<![CDATA[
while.body.i92:38 %rk_load_15 = load i9 %rk_addr_40

]]></Node>
<StgValue><ssdm name="rk_load_15"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:39 %xor_ln124_40 = xor i8 %rk_load_15, i8 %src_load_17

]]></Node>
<StgValue><ssdm name="xor_ln124_40"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
while.body.i92:45 %z_13 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_13"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
while.body.i92:46 %zext_ln152 = zext i8 %xor_ln124_39

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:47 %clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
while.body.i92:48 %z_14 = load i8 %clefia_s0_addr_2

]]></Node>
<StgValue><ssdm name="z_14"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:52 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:53 %xor_ln132 = xor i8 %z_13, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i92:54 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_13

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="8">
<![CDATA[
while.body.i92:55 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:56 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i92:57 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:94 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:95 %xor_ln132_51 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_51"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i92:96 %select_ln131_51 = select i1 %tmp_113, i8 %xor_ln132_51, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_51"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="8">
<![CDATA[
while.body.i92:97 %trunc_ln134_51 = trunc i8 %select_ln131_51

]]></Node>
<StgValue><ssdm name="trunc_ln134_51"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:98 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_51, i32 7

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
while.body.i92:48 %z_14 = load i8 %clefia_s0_addr_2

]]></Node>
<StgValue><ssdm name="z_14"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
while.body.i92:49 %zext_ln153 = zext i8 %xor_ln124_40

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:50 %clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
while.body.i92:51 %z_15 = load i8 %clefia_s1_addr_2

]]></Node>
<StgValue><ssdm name="z_15"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:58 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:59 %xor_ln132_45 = xor i8 %z_14, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_45"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i92:60 %select_ln131_45 = select i1 %tmp_101, i8 %xor_ln132_45, i8 %z_14

]]></Node>
<StgValue><ssdm name="select_ln131_45"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="8">
<![CDATA[
while.body.i92:61 %trunc_ln134_45 = trunc i8 %select_ln131_45

]]></Node>
<StgValue><ssdm name="trunc_ln134_45"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:62 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 7

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i92:63 %x_assign_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_45, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:64 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 6

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:65 %xor_ln132_46 = xor i8 %x_assign_20, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_46"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i92:66 %select_ln131_46 = select i1 %tmp_103, i8 %xor_ln132_46, i8 %x_assign_20

]]></Node>
<StgValue><ssdm name="select_ln131_46"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="8">
<![CDATA[
while.body.i92:67 %trunc_ln134_46 = trunc i8 %select_ln131_46

]]></Node>
<StgValue><ssdm name="trunc_ln134_46"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:68 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_46, i32 7

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
while.body.i92:51 %z_15 = load i8 %clefia_s1_addr_2

]]></Node>
<StgValue><ssdm name="z_15"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i92:69 %or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_46, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="or_ln134_s"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:70 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:71 %xor_ln132_47 = xor i8 %z_15, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_47"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i92:72 %select_ln131_47 = select i1 %tmp_105, i8 %xor_ln132_47, i8 %z_15

]]></Node>
<StgValue><ssdm name="select_ln131_47"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="8">
<![CDATA[
while.body.i92:73 %trunc_ln134_47 = trunc i8 %select_ln131_47

]]></Node>
<StgValue><ssdm name="trunc_ln134_47"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:74 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 7

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i92:75 %x_assign_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_47, i1 %tmp_106

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:76 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 6

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:77 %xor_ln132_48 = xor i8 %x_assign_21, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_48"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i92:78 %select_ln131_48 = select i1 %tmp_107, i8 %xor_ln132_48, i8 %x_assign_21

]]></Node>
<StgValue><ssdm name="select_ln131_48"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="8">
<![CDATA[
while.body.i92:79 %trunc_ln134_48 = trunc i8 %select_ln131_48

]]></Node>
<StgValue><ssdm name="trunc_ln134_48"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i92:80 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_48, i32 7

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i92:81 %or_ln134_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_48, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="or_ln134_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:116 %add_ln162_1 = add i5 %src_offset_read, i5 4

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:117 %zext_ln162_1 = zext i5 %add_ln162_1

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:118 %src_addr_18 = getelementptr i8 %src, i64 0, i64 %zext_ln162_1

]]></Node>
<StgValue><ssdm name="src_addr_18"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:119 %add_ln124_58 = add i5 %src_offset_read, i5 5

]]></Node>
<StgValue><ssdm name="add_ln124_58"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:120 %zext_ln124_61 = zext i5 %add_ln124_58

]]></Node>
<StgValue><ssdm name="zext_ln124_61"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:121 %src_addr_19 = getelementptr i8 %src, i64 0, i64 %zext_ln124_61

]]></Node>
<StgValue><ssdm name="src_addr_19"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:122 %src_load_18 = load i5 %src_addr_18

]]></Node>
<StgValue><ssdm name="src_load_18"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:125 %xor_ln124_100 = xor i8 %or_ln134_s, i8 %or_ln134_1

]]></Node>
<StgValue><ssdm name="xor_ln124_100"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:135 %src_load_19 = load i5 %src_addr_19

]]></Node>
<StgValue><ssdm name="src_load_19"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:113 %add_ln162 = add i5 %dst_offset_read, i5 4

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:114 %zext_ln162 = zext i5 %add_ln162

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:115 %dst_addr_18 = getelementptr i8 %dst, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="dst_addr_18"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:122 %src_load_18 = load i5 %src_addr_18

]]></Node>
<StgValue><ssdm name="src_load_18"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:123 %xor_ln124_98 = xor i8 %src_load_18, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_98"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:124 %xor_ln124_99 = xor i8 %xor_ln124_98, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_99"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:126 %xor_ln124_101 = xor i8 %xor_ln124_100, i8 %x_assign_21

]]></Node>
<StgValue><ssdm name="xor_ln124_101"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:127 %xor_ln124_41 = xor i8 %xor_ln124_101, i8 %xor_ln124_99

]]></Node>
<StgValue><ssdm name="xor_ln124_41"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:128 %add_ln124_59 = add i5 %dst_offset_read, i5 5

]]></Node>
<StgValue><ssdm name="add_ln124_59"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:129 %zext_ln124_62 = zext i5 %add_ln124_59

]]></Node>
<StgValue><ssdm name="zext_ln124_62"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:130 %dst_addr_19 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_62

]]></Node>
<StgValue><ssdm name="dst_addr_19"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i92:131 %store_ln124 = store i8 %xor_ln124_41, i5 %dst_addr_18

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:132 %add_ln124_60 = add i5 %src_offset_read, i5 6

]]></Node>
<StgValue><ssdm name="add_ln124_60"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:133 %zext_ln124_63 = zext i5 %add_ln124_60

]]></Node>
<StgValue><ssdm name="zext_ln124_63"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:134 %src_addr_20 = getelementptr i8 %src, i64 0, i64 %zext_ln124_63

]]></Node>
<StgValue><ssdm name="src_addr_20"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:135 %src_load_19 = load i5 %src_addr_19

]]></Node>
<StgValue><ssdm name="src_load_19"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:136 %xor_ln124_102 = xor i8 %src_load_19, i8 %x_assign_22

]]></Node>
<StgValue><ssdm name="xor_ln124_102"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:137 %xor_ln124_103 = xor i8 %xor_ln124_102, i8 %z_13

]]></Node>
<StgValue><ssdm name="xor_ln124_103"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:138 %xor_ln124_104 = xor i8 %xor_ln124_100, i8 %x_assign_20

]]></Node>
<StgValue><ssdm name="xor_ln124_104"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:139 %xor_ln124_42 = xor i8 %xor_ln124_104, i8 %xor_ln124_103

]]></Node>
<StgValue><ssdm name="xor_ln124_42"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i92:143 %store_ln124 = store i8 %xor_ln124_42, i5 %dst_addr_19

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:144 %add_ln124_62 = add i5 %src_offset_read, i5 7

]]></Node>
<StgValue><ssdm name="add_ln124_62"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:145 %zext_ln124_65 = zext i5 %add_ln124_62

]]></Node>
<StgValue><ssdm name="zext_ln124_65"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:146 %src_addr_21 = getelementptr i8 %src, i64 0, i64 %zext_ln124_65

]]></Node>
<StgValue><ssdm name="src_addr_21"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:147 %src_load_20 = load i5 %src_addr_20

]]></Node>
<StgValue><ssdm name="src_load_20"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:157 %src_load_21 = load i5 %src_addr_21

]]></Node>
<StgValue><ssdm name="src_load_21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i92:93 %or_ln134_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_50, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="or_ln134_2"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i92:99 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_51, i1 %tmp_114

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:140 %add_ln124_61 = add i5 %dst_offset_read, i5 6

]]></Node>
<StgValue><ssdm name="add_ln124_61"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:141 %zext_ln124_64 = zext i5 %add_ln124_61

]]></Node>
<StgValue><ssdm name="zext_ln124_64"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:142 %dst_addr_20 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_64

]]></Node>
<StgValue><ssdm name="dst_addr_20"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:147 %src_load_20 = load i5 %src_addr_20

]]></Node>
<StgValue><ssdm name="src_load_20"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:148 %xor_ln124_105 = xor i8 %src_load_20, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_105"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:149 %xor_ln124_106 = xor i8 %xor_ln124_105, i8 %z_14

]]></Node>
<StgValue><ssdm name="xor_ln124_106"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:150 %xor_ln124_107 = xor i8 %or_ln, i8 %x_assign_21

]]></Node>
<StgValue><ssdm name="xor_ln124_107"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:151 %xor_ln124_108 = xor i8 %xor_ln124_107, i8 %or_ln134_2

]]></Node>
<StgValue><ssdm name="xor_ln124_108"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:152 %xor_ln124_43 = xor i8 %xor_ln124_108, i8 %xor_ln124_106

]]></Node>
<StgValue><ssdm name="xor_ln124_43"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i92:153 %add_ln124_63 = add i5 %dst_offset_read, i5 7

]]></Node>
<StgValue><ssdm name="add_ln124_63"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="5">
<![CDATA[
while.body.i92:154 %zext_ln124_66 = zext i5 %add_ln124_63

]]></Node>
<StgValue><ssdm name="zext_ln124_66"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i92:155 %dst_addr_21 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_66

]]></Node>
<StgValue><ssdm name="dst_addr_21"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i92:156 %store_ln124 = store i8 %xor_ln124_43, i5 %dst_addr_20

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="5">
<![CDATA[
while.body.i92:157 %src_load_21 = load i5 %src_addr_21

]]></Node>
<StgValue><ssdm name="src_load_21"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:158 %xor_ln124_109 = xor i8 %src_load_21, i8 %x_assign_22

]]></Node>
<StgValue><ssdm name="xor_ln124_109"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:159 %xor_ln124_110 = xor i8 %xor_ln124_109, i8 %z_15

]]></Node>
<StgValue><ssdm name="xor_ln124_110"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:160 %xor_ln124_111 = xor i8 %x_assign_20, i8 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln124_111"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:161 %xor_ln124_112 = xor i8 %xor_ln124_111, i8 %or_ln134_2

]]></Node>
<StgValue><ssdm name="xor_ln124_112"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i92:162 %xor_ln124_44 = xor i8 %xor_ln124_112, i8 %xor_ln124_110

]]></Node>
<StgValue><ssdm name="xor_ln124_44"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i92:163 %store_ln124 = store i8 %xor_ln124_44, i5 %dst_addr_21

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0">
<![CDATA[
while.body.i92:164 %ret_ln163 = ret

]]></Node>
<StgValue><ssdm name="ret_ln163"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="208" name="dst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="209" name="dst_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dst_offset"/></StgValue>
</port>
<port id="210" name="src" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="211" name="src_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="src_offset"/></StgValue>
</port>
<port id="212" name="rk" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="213" name="rk_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rk_offset"/></StgValue>
</port>
<port id="214" name="clefia_s0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="clefia_s1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="217" from="_ssdm_op_Read.ap_auto.i8" to="rk_offset_read" fromId="216" toId="10">
</dataflow>
<dataflow id="218" from="rk_offset" to="rk_offset_read" fromId="213" toId="10">
</dataflow>
<dataflow id="220" from="_ssdm_op_Read.ap_auto.i5" to="src_offset_read" fromId="219" toId="11">
</dataflow>
<dataflow id="221" from="src_offset" to="src_offset_read" fromId="211" toId="11">
</dataflow>
<dataflow id="222" from="rk_offset_read" to="rk_offset_cast1" fromId="10" toId="12">
</dataflow>
<dataflow id="223" from="src_offset_read" to="src_offset_cast" fromId="11" toId="13">
</dataflow>
<dataflow id="224" from="rk" to="rk_addr" fromId="212" toId="14">
</dataflow>
<dataflow id="226" from="StgValue_225" to="rk_addr" fromId="225" toId="14">
</dataflow>
<dataflow id="227" from="rk_offset_cast1" to="rk_addr" fromId="12" toId="14">
</dataflow>
<dataflow id="228" from="src" to="src_addr" fromId="210" toId="15">
</dataflow>
<dataflow id="229" from="StgValue_225" to="src_addr" fromId="225" toId="15">
</dataflow>
<dataflow id="230" from="src_offset_cast" to="src_addr" fromId="13" toId="15">
</dataflow>
<dataflow id="231" from="src_offset_read" to="add_ln124" fromId="11" toId="16">
</dataflow>
<dataflow id="233" from="StgValue_232" to="add_ln124" fromId="232" toId="16">
</dataflow>
<dataflow id="234" from="add_ln124" to="zext_ln124" fromId="16" toId="17">
</dataflow>
<dataflow id="235" from="src" to="src_addr_15" fromId="210" toId="18">
</dataflow>
<dataflow id="236" from="StgValue_225" to="src_addr_15" fromId="225" toId="18">
</dataflow>
<dataflow id="237" from="zext_ln124" to="src_addr_15" fromId="17" toId="18">
</dataflow>
<dataflow id="238" from="src_addr" to="src_load" fromId="15" toId="19">
</dataflow>
<dataflow id="239" from="rk_addr" to="rk_load" fromId="14" toId="20">
</dataflow>
<dataflow id="240" from="src_addr_15" to="src_load_15" fromId="18" toId="21">
</dataflow>
<dataflow id="241" from="_ssdm_op_Read.ap_auto.i5" to="dst_offset_read" fromId="219" toId="22">
</dataflow>
<dataflow id="242" from="dst_offset" to="dst_offset_read" fromId="209" toId="22">
</dataflow>
<dataflow id="243" from="dst_offset_read" to="dst_offset_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="244" from="rk_offset_read" to="rk_offset_cast" fromId="10" toId="24">
</dataflow>
<dataflow id="245" from="dst" to="dst_addr" fromId="208" toId="25">
</dataflow>
<dataflow id="246" from="StgValue_225" to="dst_addr" fromId="225" toId="25">
</dataflow>
<dataflow id="247" from="dst_offset_cast" to="dst_addr" fromId="23" toId="25">
</dataflow>
<dataflow id="248" from="src_addr" to="src_load" fromId="15" toId="26">
</dataflow>
<dataflow id="249" from="rk_offset_cast" to="add_ln124_53" fromId="24" toId="27">
</dataflow>
<dataflow id="251" from="StgValue_250" to="add_ln124_53" fromId="250" toId="27">
</dataflow>
<dataflow id="252" from="add_ln124_53" to="zext_ln124_56" fromId="27" toId="28">
</dataflow>
<dataflow id="253" from="rk" to="rk_addr_38" fromId="212" toId="29">
</dataflow>
<dataflow id="254" from="StgValue_225" to="rk_addr_38" fromId="225" toId="29">
</dataflow>
<dataflow id="255" from="zext_ln124_56" to="rk_addr_38" fromId="28" toId="29">
</dataflow>
<dataflow id="256" from="rk_addr" to="rk_load" fromId="14" toId="30">
</dataflow>
<dataflow id="257" from="rk_load" to="xor_ln124" fromId="30" toId="31">
</dataflow>
<dataflow id="258" from="src_load" to="xor_ln124" fromId="26" toId="31">
</dataflow>
<dataflow id="259" from="src_offset_read" to="add_ln124_54" fromId="11" toId="32">
</dataflow>
<dataflow id="261" from="StgValue_260" to="add_ln124_54" fromId="260" toId="32">
</dataflow>
<dataflow id="262" from="add_ln124_54" to="zext_ln124_57" fromId="32" toId="33">
</dataflow>
<dataflow id="263" from="src" to="src_addr_16" fromId="210" toId="34">
</dataflow>
<dataflow id="264" from="StgValue_225" to="src_addr_16" fromId="225" toId="34">
</dataflow>
<dataflow id="265" from="zext_ln124_57" to="src_addr_16" fromId="33" toId="34">
</dataflow>
<dataflow id="266" from="src_addr_15" to="src_load_15" fromId="18" toId="35">
</dataflow>
<dataflow id="267" from="rk_addr_38" to="rk_load_13" fromId="29" toId="36">
</dataflow>
<dataflow id="268" from="src_offset_read" to="add_ln124_56" fromId="11" toId="37">
</dataflow>
<dataflow id="270" from="StgValue_269" to="add_ln124_56" fromId="269" toId="37">
</dataflow>
<dataflow id="271" from="add_ln124_56" to="zext_ln124_59" fromId="37" toId="38">
</dataflow>
<dataflow id="272" from="src" to="src_addr_17" fromId="210" toId="39">
</dataflow>
<dataflow id="273" from="StgValue_225" to="src_addr_17" fromId="225" toId="39">
</dataflow>
<dataflow id="274" from="zext_ln124_59" to="src_addr_17" fromId="38" toId="39">
</dataflow>
<dataflow id="275" from="src_addr_16" to="src_load_16" fromId="34" toId="40">
</dataflow>
<dataflow id="276" from="src_addr_17" to="src_load_17" fromId="39" toId="41">
</dataflow>
<dataflow id="277" from="dst_offset_read" to="add_ln117" fromId="22" toId="42">
</dataflow>
<dataflow id="278" from="StgValue_232" to="add_ln117" fromId="232" toId="42">
</dataflow>
<dataflow id="279" from="add_ln117" to="zext_ln117" fromId="42" toId="43">
</dataflow>
<dataflow id="280" from="dst" to="dst_addr_15" fromId="208" toId="44">
</dataflow>
<dataflow id="281" from="StgValue_225" to="dst_addr_15" fromId="225" toId="44">
</dataflow>
<dataflow id="282" from="zext_ln117" to="dst_addr_15" fromId="43" toId="44">
</dataflow>
<dataflow id="283" from="src_load" to="store_ln117" fromId="26" toId="45">
</dataflow>
<dataflow id="284" from="dst_addr" to="store_ln117" fromId="25" toId="45">
</dataflow>
<dataflow id="285" from="src_load_15" to="store_ln117" fromId="35" toId="46">
</dataflow>
<dataflow id="286" from="dst_addr_15" to="store_ln117" fromId="44" toId="46">
</dataflow>
<dataflow id="287" from="rk_offset_cast" to="add_ln124_55" fromId="24" toId="47">
</dataflow>
<dataflow id="289" from="StgValue_288" to="add_ln124_55" fromId="288" toId="47">
</dataflow>
<dataflow id="290" from="add_ln124_55" to="zext_ln124_58" fromId="47" toId="48">
</dataflow>
<dataflow id="291" from="rk" to="rk_addr_39" fromId="212" toId="49">
</dataflow>
<dataflow id="292" from="StgValue_225" to="rk_addr_39" fromId="225" toId="49">
</dataflow>
<dataflow id="293" from="zext_ln124_58" to="rk_addr_39" fromId="48" toId="49">
</dataflow>
<dataflow id="294" from="rk_addr_38" to="rk_load_13" fromId="29" toId="50">
</dataflow>
<dataflow id="295" from="rk_load_13" to="xor_ln124_38" fromId="50" toId="51">
</dataflow>
<dataflow id="296" from="src_load_15" to="xor_ln124_38" fromId="35" toId="51">
</dataflow>
<dataflow id="297" from="src_addr_16" to="src_load_16" fromId="34" toId="52">
</dataflow>
<dataflow id="298" from="rk_addr_39" to="rk_load_14" fromId="49" toId="53">
</dataflow>
<dataflow id="299" from="src_addr_17" to="src_load_17" fromId="39" toId="54">
</dataflow>
<dataflow id="300" from="xor_ln124" to="zext_ln150" fromId="31" toId="55">
</dataflow>
<dataflow id="301" from="clefia_s0" to="clefia_s0_addr" fromId="214" toId="56">
</dataflow>
<dataflow id="302" from="StgValue_225" to="clefia_s0_addr" fromId="225" toId="56">
</dataflow>
<dataflow id="303" from="zext_ln150" to="clefia_s0_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="304" from="clefia_s0_addr" to="z" fromId="56" toId="57">
</dataflow>
<dataflow id="305" from="dst_offset_read" to="add_ln117_5" fromId="22" toId="58">
</dataflow>
<dataflow id="306" from="StgValue_260" to="add_ln117_5" fromId="260" toId="58">
</dataflow>
<dataflow id="307" from="add_ln117_5" to="zext_ln117_5" fromId="58" toId="59">
</dataflow>
<dataflow id="308" from="dst" to="dst_addr_16" fromId="208" toId="60">
</dataflow>
<dataflow id="309" from="StgValue_225" to="dst_addr_16" fromId="225" toId="60">
</dataflow>
<dataflow id="310" from="zext_ln117_5" to="dst_addr_16" fromId="59" toId="60">
</dataflow>
<dataflow id="311" from="dst_offset_read" to="add_ln117_6" fromId="22" toId="61">
</dataflow>
<dataflow id="312" from="StgValue_269" to="add_ln117_6" fromId="269" toId="61">
</dataflow>
<dataflow id="313" from="add_ln117_6" to="zext_ln117_6" fromId="61" toId="62">
</dataflow>
<dataflow id="314" from="dst" to="dst_addr_17" fromId="208" toId="63">
</dataflow>
<dataflow id="315" from="StgValue_225" to="dst_addr_17" fromId="225" toId="63">
</dataflow>
<dataflow id="316" from="zext_ln117_6" to="dst_addr_17" fromId="62" toId="63">
</dataflow>
<dataflow id="317" from="src_load_16" to="store_ln117" fromId="52" toId="64">
</dataflow>
<dataflow id="318" from="dst_addr_16" to="store_ln117" fromId="60" toId="64">
</dataflow>
<dataflow id="319" from="src_load_17" to="store_ln117" fromId="54" toId="65">
</dataflow>
<dataflow id="320" from="dst_addr_17" to="store_ln117" fromId="63" toId="65">
</dataflow>
<dataflow id="321" from="rk_offset_cast" to="add_ln124_57" fromId="24" toId="66">
</dataflow>
<dataflow id="323" from="StgValue_322" to="add_ln124_57" fromId="322" toId="66">
</dataflow>
<dataflow id="324" from="add_ln124_57" to="zext_ln124_60" fromId="66" toId="67">
</dataflow>
<dataflow id="325" from="rk" to="rk_addr_40" fromId="212" toId="68">
</dataflow>
<dataflow id="326" from="StgValue_225" to="rk_addr_40" fromId="225" toId="68">
</dataflow>
<dataflow id="327" from="zext_ln124_60" to="rk_addr_40" fromId="67" toId="68">
</dataflow>
<dataflow id="328" from="rk_addr_39" to="rk_load_14" fromId="49" toId="69">
</dataflow>
<dataflow id="329" from="rk_load_14" to="xor_ln124_39" fromId="69" toId="70">
</dataflow>
<dataflow id="330" from="src_load_16" to="xor_ln124_39" fromId="52" toId="70">
</dataflow>
<dataflow id="331" from="rk_addr_40" to="rk_load_15" fromId="68" toId="71">
</dataflow>
<dataflow id="332" from="clefia_s0_addr" to="z" fromId="56" toId="72">
</dataflow>
<dataflow id="333" from="xor_ln124_38" to="zext_ln151" fromId="51" toId="73">
</dataflow>
<dataflow id="334" from="clefia_s1" to="clefia_s1_addr" fromId="215" toId="74">
</dataflow>
<dataflow id="335" from="StgValue_225" to="clefia_s1_addr" fromId="225" toId="74">
</dataflow>
<dataflow id="336" from="zext_ln151" to="clefia_s1_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="337" from="clefia_s1_addr" to="z_13" fromId="74" toId="75">
</dataflow>
<dataflow id="339" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_109" fromId="338" toId="76">
</dataflow>
<dataflow id="340" from="z" to="tmp_109" fromId="72" toId="76">
</dataflow>
<dataflow id="342" from="StgValue_341" to="tmp_109" fromId="341" toId="76">
</dataflow>
<dataflow id="343" from="z" to="xor_ln132_49" fromId="72" toId="77">
</dataflow>
<dataflow id="345" from="StgValue_344" to="xor_ln132_49" fromId="344" toId="77">
</dataflow>
<dataflow id="346" from="tmp_109" to="select_ln131_49" fromId="76" toId="78">
</dataflow>
<dataflow id="347" from="xor_ln132_49" to="select_ln131_49" fromId="77" toId="78">
</dataflow>
<dataflow id="348" from="z" to="select_ln131_49" fromId="72" toId="78">
</dataflow>
<dataflow id="349" from="select_ln131_49" to="trunc_ln134_49" fromId="78" toId="79">
</dataflow>
<dataflow id="350" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_110" fromId="338" toId="80">
</dataflow>
<dataflow id="351" from="select_ln131_49" to="tmp_110" fromId="78" toId="80">
</dataflow>
<dataflow id="352" from="StgValue_341" to="tmp_110" fromId="341" toId="80">
</dataflow>
<dataflow id="354" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_22" fromId="353" toId="81">
</dataflow>
<dataflow id="355" from="trunc_ln134_49" to="x_assign_22" fromId="79" toId="81">
</dataflow>
<dataflow id="356" from="tmp_110" to="x_assign_22" fromId="80" toId="81">
</dataflow>
<dataflow id="357" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_111" fromId="338" toId="82">
</dataflow>
<dataflow id="358" from="select_ln131_49" to="tmp_111" fromId="78" toId="82">
</dataflow>
<dataflow id="360" from="StgValue_359" to="tmp_111" fromId="359" toId="82">
</dataflow>
<dataflow id="361" from="x_assign_22" to="xor_ln132_50" fromId="81" toId="83">
</dataflow>
<dataflow id="362" from="StgValue_344" to="xor_ln132_50" fromId="344" toId="83">
</dataflow>
<dataflow id="363" from="tmp_111" to="select_ln131_50" fromId="82" toId="84">
</dataflow>
<dataflow id="364" from="xor_ln132_50" to="select_ln131_50" fromId="83" toId="84">
</dataflow>
<dataflow id="365" from="x_assign_22" to="select_ln131_50" fromId="81" toId="84">
</dataflow>
<dataflow id="366" from="select_ln131_50" to="trunc_ln134_50" fromId="84" toId="85">
</dataflow>
<dataflow id="367" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_112" fromId="338" toId="86">
</dataflow>
<dataflow id="368" from="select_ln131_50" to="tmp_112" fromId="84" toId="86">
</dataflow>
<dataflow id="369" from="StgValue_341" to="tmp_112" fromId="341" toId="86">
</dataflow>
<dataflow id="370" from="rk_addr_40" to="rk_load_15" fromId="68" toId="87">
</dataflow>
<dataflow id="371" from="rk_load_15" to="xor_ln124_40" fromId="87" toId="88">
</dataflow>
<dataflow id="372" from="src_load_17" to="xor_ln124_40" fromId="54" toId="88">
</dataflow>
<dataflow id="373" from="clefia_s1_addr" to="z_13" fromId="74" toId="89">
</dataflow>
<dataflow id="374" from="xor_ln124_39" to="zext_ln152" fromId="70" toId="90">
</dataflow>
<dataflow id="375" from="clefia_s0" to="clefia_s0_addr_2" fromId="214" toId="91">
</dataflow>
<dataflow id="376" from="StgValue_225" to="clefia_s0_addr_2" fromId="225" toId="91">
</dataflow>
<dataflow id="377" from="zext_ln152" to="clefia_s0_addr_2" fromId="90" toId="91">
</dataflow>
<dataflow id="378" from="clefia_s0_addr_2" to="z_14" fromId="91" toId="92">
</dataflow>
<dataflow id="379" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="338" toId="93">
</dataflow>
<dataflow id="380" from="z_13" to="tmp" fromId="89" toId="93">
</dataflow>
<dataflow id="381" from="StgValue_341" to="tmp" fromId="341" toId="93">
</dataflow>
<dataflow id="382" from="z_13" to="xor_ln132" fromId="89" toId="94">
</dataflow>
<dataflow id="383" from="StgValue_344" to="xor_ln132" fromId="344" toId="94">
</dataflow>
<dataflow id="384" from="tmp" to="select_ln131" fromId="93" toId="95">
</dataflow>
<dataflow id="385" from="xor_ln132" to="select_ln131" fromId="94" toId="95">
</dataflow>
<dataflow id="386" from="z_13" to="select_ln131" fromId="89" toId="95">
</dataflow>
<dataflow id="387" from="select_ln131" to="trunc_ln134" fromId="95" toId="96">
</dataflow>
<dataflow id="388" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_100" fromId="338" toId="97">
</dataflow>
<dataflow id="389" from="select_ln131" to="tmp_100" fromId="95" toId="97">
</dataflow>
<dataflow id="390" from="StgValue_341" to="tmp_100" fromId="341" toId="97">
</dataflow>
<dataflow id="391" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_s" fromId="353" toId="98">
</dataflow>
<dataflow id="392" from="trunc_ln134" to="x_assign_s" fromId="96" toId="98">
</dataflow>
<dataflow id="393" from="tmp_100" to="x_assign_s" fromId="97" toId="98">
</dataflow>
<dataflow id="394" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_113" fromId="338" toId="99">
</dataflow>
<dataflow id="395" from="select_ln131" to="tmp_113" fromId="95" toId="99">
</dataflow>
<dataflow id="396" from="StgValue_359" to="tmp_113" fromId="359" toId="99">
</dataflow>
<dataflow id="397" from="x_assign_s" to="xor_ln132_51" fromId="98" toId="100">
</dataflow>
<dataflow id="398" from="StgValue_344" to="xor_ln132_51" fromId="344" toId="100">
</dataflow>
<dataflow id="399" from="tmp_113" to="select_ln131_51" fromId="99" toId="101">
</dataflow>
<dataflow id="400" from="xor_ln132_51" to="select_ln131_51" fromId="100" toId="101">
</dataflow>
<dataflow id="401" from="x_assign_s" to="select_ln131_51" fromId="98" toId="101">
</dataflow>
<dataflow id="402" from="select_ln131_51" to="trunc_ln134_51" fromId="101" toId="102">
</dataflow>
<dataflow id="403" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_114" fromId="338" toId="103">
</dataflow>
<dataflow id="404" from="select_ln131_51" to="tmp_114" fromId="101" toId="103">
</dataflow>
<dataflow id="405" from="StgValue_341" to="tmp_114" fromId="341" toId="103">
</dataflow>
<dataflow id="406" from="clefia_s0_addr_2" to="z_14" fromId="91" toId="104">
</dataflow>
<dataflow id="407" from="xor_ln124_40" to="zext_ln153" fromId="88" toId="105">
</dataflow>
<dataflow id="408" from="clefia_s1" to="clefia_s1_addr_2" fromId="215" toId="106">
</dataflow>
<dataflow id="409" from="StgValue_225" to="clefia_s1_addr_2" fromId="225" toId="106">
</dataflow>
<dataflow id="410" from="zext_ln153" to="clefia_s1_addr_2" fromId="105" toId="106">
</dataflow>
<dataflow id="411" from="clefia_s1_addr_2" to="z_15" fromId="106" toId="107">
</dataflow>
<dataflow id="412" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_101" fromId="338" toId="108">
</dataflow>
<dataflow id="413" from="z_14" to="tmp_101" fromId="104" toId="108">
</dataflow>
<dataflow id="414" from="StgValue_341" to="tmp_101" fromId="341" toId="108">
</dataflow>
<dataflow id="415" from="z_14" to="xor_ln132_45" fromId="104" toId="109">
</dataflow>
<dataflow id="416" from="StgValue_344" to="xor_ln132_45" fromId="344" toId="109">
</dataflow>
<dataflow id="417" from="tmp_101" to="select_ln131_45" fromId="108" toId="110">
</dataflow>
<dataflow id="418" from="xor_ln132_45" to="select_ln131_45" fromId="109" toId="110">
</dataflow>
<dataflow id="419" from="z_14" to="select_ln131_45" fromId="104" toId="110">
</dataflow>
<dataflow id="420" from="select_ln131_45" to="trunc_ln134_45" fromId="110" toId="111">
</dataflow>
<dataflow id="421" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_102" fromId="338" toId="112">
</dataflow>
<dataflow id="422" from="select_ln131_45" to="tmp_102" fromId="110" toId="112">
</dataflow>
<dataflow id="423" from="StgValue_341" to="tmp_102" fromId="341" toId="112">
</dataflow>
<dataflow id="424" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_20" fromId="353" toId="113">
</dataflow>
<dataflow id="425" from="trunc_ln134_45" to="x_assign_20" fromId="111" toId="113">
</dataflow>
<dataflow id="426" from="tmp_102" to="x_assign_20" fromId="112" toId="113">
</dataflow>
<dataflow id="427" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_103" fromId="338" toId="114">
</dataflow>
<dataflow id="428" from="select_ln131_45" to="tmp_103" fromId="110" toId="114">
</dataflow>
<dataflow id="429" from="StgValue_359" to="tmp_103" fromId="359" toId="114">
</dataflow>
<dataflow id="430" from="x_assign_20" to="xor_ln132_46" fromId="113" toId="115">
</dataflow>
<dataflow id="431" from="StgValue_344" to="xor_ln132_46" fromId="344" toId="115">
</dataflow>
<dataflow id="432" from="tmp_103" to="select_ln131_46" fromId="114" toId="116">
</dataflow>
<dataflow id="433" from="xor_ln132_46" to="select_ln131_46" fromId="115" toId="116">
</dataflow>
<dataflow id="434" from="x_assign_20" to="select_ln131_46" fromId="113" toId="116">
</dataflow>
<dataflow id="435" from="select_ln131_46" to="trunc_ln134_46" fromId="116" toId="117">
</dataflow>
<dataflow id="436" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_104" fromId="338" toId="118">
</dataflow>
<dataflow id="437" from="select_ln131_46" to="tmp_104" fromId="116" toId="118">
</dataflow>
<dataflow id="438" from="StgValue_341" to="tmp_104" fromId="341" toId="118">
</dataflow>
<dataflow id="439" from="clefia_s1_addr_2" to="z_15" fromId="106" toId="119">
</dataflow>
<dataflow id="440" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_s" fromId="353" toId="120">
</dataflow>
<dataflow id="441" from="trunc_ln134_46" to="or_ln134_s" fromId="117" toId="120">
</dataflow>
<dataflow id="442" from="tmp_104" to="or_ln134_s" fromId="118" toId="120">
</dataflow>
<dataflow id="443" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_105" fromId="338" toId="121">
</dataflow>
<dataflow id="444" from="z_15" to="tmp_105" fromId="119" toId="121">
</dataflow>
<dataflow id="445" from="StgValue_341" to="tmp_105" fromId="341" toId="121">
</dataflow>
<dataflow id="446" from="z_15" to="xor_ln132_47" fromId="119" toId="122">
</dataflow>
<dataflow id="447" from="StgValue_344" to="xor_ln132_47" fromId="344" toId="122">
</dataflow>
<dataflow id="448" from="tmp_105" to="select_ln131_47" fromId="121" toId="123">
</dataflow>
<dataflow id="449" from="xor_ln132_47" to="select_ln131_47" fromId="122" toId="123">
</dataflow>
<dataflow id="450" from="z_15" to="select_ln131_47" fromId="119" toId="123">
</dataflow>
<dataflow id="451" from="select_ln131_47" to="trunc_ln134_47" fromId="123" toId="124">
</dataflow>
<dataflow id="452" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_106" fromId="338" toId="125">
</dataflow>
<dataflow id="453" from="select_ln131_47" to="tmp_106" fromId="123" toId="125">
</dataflow>
<dataflow id="454" from="StgValue_341" to="tmp_106" fromId="341" toId="125">
</dataflow>
<dataflow id="455" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_21" fromId="353" toId="126">
</dataflow>
<dataflow id="456" from="trunc_ln134_47" to="x_assign_21" fromId="124" toId="126">
</dataflow>
<dataflow id="457" from="tmp_106" to="x_assign_21" fromId="125" toId="126">
</dataflow>
<dataflow id="458" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_107" fromId="338" toId="127">
</dataflow>
<dataflow id="459" from="select_ln131_47" to="tmp_107" fromId="123" toId="127">
</dataflow>
<dataflow id="460" from="StgValue_359" to="tmp_107" fromId="359" toId="127">
</dataflow>
<dataflow id="461" from="x_assign_21" to="xor_ln132_48" fromId="126" toId="128">
</dataflow>
<dataflow id="462" from="StgValue_344" to="xor_ln132_48" fromId="344" toId="128">
</dataflow>
<dataflow id="463" from="tmp_107" to="select_ln131_48" fromId="127" toId="129">
</dataflow>
<dataflow id="464" from="xor_ln132_48" to="select_ln131_48" fromId="128" toId="129">
</dataflow>
<dataflow id="465" from="x_assign_21" to="select_ln131_48" fromId="126" toId="129">
</dataflow>
<dataflow id="466" from="select_ln131_48" to="trunc_ln134_48" fromId="129" toId="130">
</dataflow>
<dataflow id="467" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_108" fromId="338" toId="131">
</dataflow>
<dataflow id="468" from="select_ln131_48" to="tmp_108" fromId="129" toId="131">
</dataflow>
<dataflow id="469" from="StgValue_341" to="tmp_108" fromId="341" toId="131">
</dataflow>
<dataflow id="470" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_1" fromId="353" toId="132">
</dataflow>
<dataflow id="471" from="trunc_ln134_48" to="or_ln134_1" fromId="130" toId="132">
</dataflow>
<dataflow id="472" from="tmp_108" to="or_ln134_1" fromId="131" toId="132">
</dataflow>
<dataflow id="473" from="src_offset_read" to="add_ln162_1" fromId="11" toId="133">
</dataflow>
<dataflow id="475" from="StgValue_474" to="add_ln162_1" fromId="474" toId="133">
</dataflow>
<dataflow id="476" from="add_ln162_1" to="zext_ln162_1" fromId="133" toId="134">
</dataflow>
<dataflow id="477" from="src" to="src_addr_18" fromId="210" toId="135">
</dataflow>
<dataflow id="478" from="StgValue_225" to="src_addr_18" fromId="225" toId="135">
</dataflow>
<dataflow id="479" from="zext_ln162_1" to="src_addr_18" fromId="134" toId="135">
</dataflow>
<dataflow id="480" from="src_offset_read" to="add_ln124_58" fromId="11" toId="136">
</dataflow>
<dataflow id="482" from="StgValue_481" to="add_ln124_58" fromId="481" toId="136">
</dataflow>
<dataflow id="483" from="add_ln124_58" to="zext_ln124_61" fromId="136" toId="137">
</dataflow>
<dataflow id="484" from="src" to="src_addr_19" fromId="210" toId="138">
</dataflow>
<dataflow id="485" from="StgValue_225" to="src_addr_19" fromId="225" toId="138">
</dataflow>
<dataflow id="486" from="zext_ln124_61" to="src_addr_19" fromId="137" toId="138">
</dataflow>
<dataflow id="487" from="src_addr_18" to="src_load_18" fromId="135" toId="139">
</dataflow>
<dataflow id="488" from="or_ln134_s" to="xor_ln124_100" fromId="120" toId="140">
</dataflow>
<dataflow id="489" from="or_ln134_1" to="xor_ln124_100" fromId="132" toId="140">
</dataflow>
<dataflow id="490" from="src_addr_19" to="src_load_19" fromId="138" toId="141">
</dataflow>
<dataflow id="491" from="dst_offset_read" to="add_ln162" fromId="22" toId="142">
</dataflow>
<dataflow id="492" from="StgValue_474" to="add_ln162" fromId="474" toId="142">
</dataflow>
<dataflow id="493" from="add_ln162" to="zext_ln162" fromId="142" toId="143">
</dataflow>
<dataflow id="494" from="dst" to="dst_addr_18" fromId="208" toId="144">
</dataflow>
<dataflow id="495" from="StgValue_225" to="dst_addr_18" fromId="225" toId="144">
</dataflow>
<dataflow id="496" from="zext_ln162" to="dst_addr_18" fromId="143" toId="144">
</dataflow>
<dataflow id="497" from="src_addr_18" to="src_load_18" fromId="135" toId="145">
</dataflow>
<dataflow id="498" from="src_load_18" to="xor_ln124_98" fromId="145" toId="146">
</dataflow>
<dataflow id="499" from="x_assign_s" to="xor_ln124_98" fromId="98" toId="146">
</dataflow>
<dataflow id="500" from="xor_ln124_98" to="xor_ln124_99" fromId="146" toId="147">
</dataflow>
<dataflow id="501" from="z" to="xor_ln124_99" fromId="72" toId="147">
</dataflow>
<dataflow id="502" from="xor_ln124_100" to="xor_ln124_101" fromId="140" toId="148">
</dataflow>
<dataflow id="503" from="x_assign_21" to="xor_ln124_101" fromId="126" toId="148">
</dataflow>
<dataflow id="504" from="xor_ln124_101" to="xor_ln124_41" fromId="148" toId="149">
</dataflow>
<dataflow id="505" from="xor_ln124_99" to="xor_ln124_41" fromId="147" toId="149">
</dataflow>
<dataflow id="506" from="dst_offset_read" to="add_ln124_59" fromId="22" toId="150">
</dataflow>
<dataflow id="507" from="StgValue_481" to="add_ln124_59" fromId="481" toId="150">
</dataflow>
<dataflow id="508" from="add_ln124_59" to="zext_ln124_62" fromId="150" toId="151">
</dataflow>
<dataflow id="509" from="dst" to="dst_addr_19" fromId="208" toId="152">
</dataflow>
<dataflow id="510" from="StgValue_225" to="dst_addr_19" fromId="225" toId="152">
</dataflow>
<dataflow id="511" from="zext_ln124_62" to="dst_addr_19" fromId="151" toId="152">
</dataflow>
<dataflow id="512" from="xor_ln124_41" to="store_ln124" fromId="149" toId="153">
</dataflow>
<dataflow id="513" from="dst_addr_18" to="store_ln124" fromId="144" toId="153">
</dataflow>
<dataflow id="514" from="src_offset_read" to="add_ln124_60" fromId="11" toId="154">
</dataflow>
<dataflow id="516" from="StgValue_515" to="add_ln124_60" fromId="515" toId="154">
</dataflow>
<dataflow id="517" from="add_ln124_60" to="zext_ln124_63" fromId="154" toId="155">
</dataflow>
<dataflow id="518" from="src" to="src_addr_20" fromId="210" toId="156">
</dataflow>
<dataflow id="519" from="StgValue_225" to="src_addr_20" fromId="225" toId="156">
</dataflow>
<dataflow id="520" from="zext_ln124_63" to="src_addr_20" fromId="155" toId="156">
</dataflow>
<dataflow id="521" from="src_addr_19" to="src_load_19" fromId="138" toId="157">
</dataflow>
<dataflow id="522" from="src_load_19" to="xor_ln124_102" fromId="157" toId="158">
</dataflow>
<dataflow id="523" from="x_assign_22" to="xor_ln124_102" fromId="81" toId="158">
</dataflow>
<dataflow id="524" from="xor_ln124_102" to="xor_ln124_103" fromId="158" toId="159">
</dataflow>
<dataflow id="525" from="z_13" to="xor_ln124_103" fromId="89" toId="159">
</dataflow>
<dataflow id="526" from="xor_ln124_100" to="xor_ln124_104" fromId="140" toId="160">
</dataflow>
<dataflow id="527" from="x_assign_20" to="xor_ln124_104" fromId="113" toId="160">
</dataflow>
<dataflow id="528" from="xor_ln124_104" to="xor_ln124_42" fromId="160" toId="161">
</dataflow>
<dataflow id="529" from="xor_ln124_103" to="xor_ln124_42" fromId="159" toId="161">
</dataflow>
<dataflow id="530" from="xor_ln124_42" to="store_ln124" fromId="161" toId="162">
</dataflow>
<dataflow id="531" from="dst_addr_19" to="store_ln124" fromId="152" toId="162">
</dataflow>
<dataflow id="532" from="src_offset_read" to="add_ln124_62" fromId="11" toId="163">
</dataflow>
<dataflow id="534" from="StgValue_533" to="add_ln124_62" fromId="533" toId="163">
</dataflow>
<dataflow id="535" from="add_ln124_62" to="zext_ln124_65" fromId="163" toId="164">
</dataflow>
<dataflow id="536" from="src" to="src_addr_21" fromId="210" toId="165">
</dataflow>
<dataflow id="537" from="StgValue_225" to="src_addr_21" fromId="225" toId="165">
</dataflow>
<dataflow id="538" from="zext_ln124_65" to="src_addr_21" fromId="164" toId="165">
</dataflow>
<dataflow id="539" from="src_addr_20" to="src_load_20" fromId="156" toId="166">
</dataflow>
<dataflow id="540" from="src_addr_21" to="src_load_21" fromId="165" toId="167">
</dataflow>
<dataflow id="541" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_2" fromId="353" toId="168">
</dataflow>
<dataflow id="542" from="trunc_ln134_50" to="or_ln134_2" fromId="85" toId="168">
</dataflow>
<dataflow id="543" from="tmp_112" to="or_ln134_2" fromId="86" toId="168">
</dataflow>
<dataflow id="544" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln" fromId="353" toId="169">
</dataflow>
<dataflow id="545" from="trunc_ln134_51" to="or_ln" fromId="102" toId="169">
</dataflow>
<dataflow id="546" from="tmp_114" to="or_ln" fromId="103" toId="169">
</dataflow>
<dataflow id="547" from="dst_offset_read" to="add_ln124_61" fromId="22" toId="170">
</dataflow>
<dataflow id="548" from="StgValue_515" to="add_ln124_61" fromId="515" toId="170">
</dataflow>
<dataflow id="549" from="add_ln124_61" to="zext_ln124_64" fromId="170" toId="171">
</dataflow>
<dataflow id="550" from="dst" to="dst_addr_20" fromId="208" toId="172">
</dataflow>
<dataflow id="551" from="StgValue_225" to="dst_addr_20" fromId="225" toId="172">
</dataflow>
<dataflow id="552" from="zext_ln124_64" to="dst_addr_20" fromId="171" toId="172">
</dataflow>
<dataflow id="553" from="src_addr_20" to="src_load_20" fromId="156" toId="173">
</dataflow>
<dataflow id="554" from="src_load_20" to="xor_ln124_105" fromId="173" toId="174">
</dataflow>
<dataflow id="555" from="x_assign_s" to="xor_ln124_105" fromId="98" toId="174">
</dataflow>
<dataflow id="556" from="xor_ln124_105" to="xor_ln124_106" fromId="174" toId="175">
</dataflow>
<dataflow id="557" from="z_14" to="xor_ln124_106" fromId="104" toId="175">
</dataflow>
<dataflow id="558" from="or_ln" to="xor_ln124_107" fromId="169" toId="176">
</dataflow>
<dataflow id="559" from="x_assign_21" to="xor_ln124_107" fromId="126" toId="176">
</dataflow>
<dataflow id="560" from="xor_ln124_107" to="xor_ln124_108" fromId="176" toId="177">
</dataflow>
<dataflow id="561" from="or_ln134_2" to="xor_ln124_108" fromId="168" toId="177">
</dataflow>
<dataflow id="562" from="xor_ln124_108" to="xor_ln124_43" fromId="177" toId="178">
</dataflow>
<dataflow id="563" from="xor_ln124_106" to="xor_ln124_43" fromId="175" toId="178">
</dataflow>
<dataflow id="564" from="dst_offset_read" to="add_ln124_63" fromId="22" toId="179">
</dataflow>
<dataflow id="565" from="StgValue_533" to="add_ln124_63" fromId="533" toId="179">
</dataflow>
<dataflow id="566" from="add_ln124_63" to="zext_ln124_66" fromId="179" toId="180">
</dataflow>
<dataflow id="567" from="dst" to="dst_addr_21" fromId="208" toId="181">
</dataflow>
<dataflow id="568" from="StgValue_225" to="dst_addr_21" fromId="225" toId="181">
</dataflow>
<dataflow id="569" from="zext_ln124_66" to="dst_addr_21" fromId="180" toId="181">
</dataflow>
<dataflow id="570" from="xor_ln124_43" to="store_ln124" fromId="178" toId="182">
</dataflow>
<dataflow id="571" from="dst_addr_20" to="store_ln124" fromId="172" toId="182">
</dataflow>
<dataflow id="572" from="src_addr_21" to="src_load_21" fromId="165" toId="183">
</dataflow>
<dataflow id="573" from="src_load_21" to="xor_ln124_109" fromId="183" toId="184">
</dataflow>
<dataflow id="574" from="x_assign_22" to="xor_ln124_109" fromId="81" toId="184">
</dataflow>
<dataflow id="575" from="xor_ln124_109" to="xor_ln124_110" fromId="184" toId="185">
</dataflow>
<dataflow id="576" from="z_15" to="xor_ln124_110" fromId="119" toId="185">
</dataflow>
<dataflow id="577" from="x_assign_20" to="xor_ln124_111" fromId="113" toId="186">
</dataflow>
<dataflow id="578" from="or_ln" to="xor_ln124_111" fromId="169" toId="186">
</dataflow>
<dataflow id="579" from="xor_ln124_111" to="xor_ln124_112" fromId="186" toId="187">
</dataflow>
<dataflow id="580" from="or_ln134_2" to="xor_ln124_112" fromId="168" toId="187">
</dataflow>
<dataflow id="581" from="xor_ln124_112" to="xor_ln124_44" fromId="187" toId="188">
</dataflow>
<dataflow id="582" from="xor_ln124_110" to="xor_ln124_44" fromId="185" toId="188">
</dataflow>
<dataflow id="583" from="xor_ln124_44" to="store_ln124" fromId="188" toId="189">
</dataflow>
<dataflow id="584" from="dst_addr_21" to="store_ln124" fromId="181" toId="189">
</dataflow>
</dataflows>


</stg>
