
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002efc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000dc  00802000  00002efc  00002f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000f04  008020dc  008020dc  0000306c  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000306c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000309c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000510  00000000  00000000  000030e0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000c56d  00000000  00000000  000035f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001f50  00000000  00000000  0000fb5d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00009835  00000000  00000000  00011aad  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b88  00000000  00000000  0001b2e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0003029e  00000000  00000000  0001be6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000253a  00000000  00000000  0004c10a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000430  00000000  00000000  0004e648  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000be56  00000000  00000000  0004ea78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	1c c1       	rjmp	.+568    	; 0x23a <__ctors_end>
       2:	00 00       	nop
       4:	36 c1       	rjmp	.+620    	; 0x272 <__bad_interrupt>
       6:	00 00       	nop
       8:	34 c1       	rjmp	.+616    	; 0x272 <__bad_interrupt>
       a:	00 00       	nop
       c:	32 c1       	rjmp	.+612    	; 0x272 <__bad_interrupt>
       e:	00 00       	nop
      10:	30 c1       	rjmp	.+608    	; 0x272 <__bad_interrupt>
      12:	00 00       	nop
      14:	2e c1       	rjmp	.+604    	; 0x272 <__bad_interrupt>
      16:	00 00       	nop
      18:	0c 94 4b 09 	jmp	0x1296	; 0x1296 <__vector_6>
      1c:	0c 94 75 09 	jmp	0x12ea	; 0x12ea <__vector_7>
      20:	28 c1       	rjmp	.+592    	; 0x272 <__bad_interrupt>
      22:	00 00       	nop
      24:	26 c1       	rjmp	.+588    	; 0x272 <__bad_interrupt>
      26:	00 00       	nop
      28:	24 c1       	rjmp	.+584    	; 0x272 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	22 c1       	rjmp	.+580    	; 0x272 <__bad_interrupt>
      2e:	00 00       	nop
      30:	20 c1       	rjmp	.+576    	; 0x272 <__bad_interrupt>
      32:	00 00       	nop
      34:	1e c1       	rjmp	.+572    	; 0x272 <__bad_interrupt>
      36:	00 00       	nop
      38:	1c c1       	rjmp	.+568    	; 0x272 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	1a c1       	rjmp	.+564    	; 0x272 <__bad_interrupt>
      3e:	00 00       	nop
      40:	18 c1       	rjmp	.+560    	; 0x272 <__bad_interrupt>
      42:	00 00       	nop
      44:	16 c1       	rjmp	.+556    	; 0x272 <__bad_interrupt>
      46:	00 00       	nop
      48:	14 c1       	rjmp	.+552    	; 0x272 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	12 c1       	rjmp	.+548    	; 0x272 <__bad_interrupt>
      4e:	00 00       	nop
      50:	10 c1       	rjmp	.+544    	; 0x272 <__bad_interrupt>
      52:	00 00       	nop
      54:	0e c1       	rjmp	.+540    	; 0x272 <__bad_interrupt>
      56:	00 00       	nop
      58:	0c c1       	rjmp	.+536    	; 0x272 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	0a c1       	rjmp	.+532    	; 0x272 <__bad_interrupt>
      5e:	00 00       	nop
      60:	0c 94 83 0a 	jmp	0x1506	; 0x1506 <__vector_24>
      64:	0c 94 8e 0a 	jmp	0x151c	; 0x151c <__vector_25>
      68:	04 c1       	rjmp	.+520    	; 0x272 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	02 c1       	rjmp	.+516    	; 0x272 <__bad_interrupt>
      6e:	00 00       	nop
      70:	00 c1       	rjmp	.+512    	; 0x272 <__bad_interrupt>
      72:	00 00       	nop
      74:	fe c0       	rjmp	.+508    	; 0x272 <__bad_interrupt>
      76:	00 00       	nop
      78:	fc c0       	rjmp	.+504    	; 0x272 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	fa c0       	rjmp	.+500    	; 0x272 <__bad_interrupt>
      7e:	00 00       	nop
      80:	f8 c0       	rjmp	.+496    	; 0x272 <__bad_interrupt>
      82:	00 00       	nop
      84:	f6 c0       	rjmp	.+492    	; 0x272 <__bad_interrupt>
      86:	00 00       	nop
      88:	f4 c0       	rjmp	.+488    	; 0x272 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	f2 c0       	rjmp	.+484    	; 0x272 <__bad_interrupt>
      8e:	00 00       	nop
      90:	f0 c0       	rjmp	.+480    	; 0x272 <__bad_interrupt>
      92:	00 00       	nop
      94:	ee c0       	rjmp	.+476    	; 0x272 <__bad_interrupt>
      96:	00 00       	nop
      98:	ec c0       	rjmp	.+472    	; 0x272 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ea c0       	rjmp	.+468    	; 0x272 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	e8 c0       	rjmp	.+464    	; 0x272 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	e6 c0       	rjmp	.+460    	; 0x272 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	e4 c0       	rjmp	.+456    	; 0x272 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	e2 c0       	rjmp	.+452    	; 0x272 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	e0 c0       	rjmp	.+448    	; 0x272 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	de c0       	rjmp	.+444    	; 0x272 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	dc c0       	rjmp	.+440    	; 0x272 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	da c0       	rjmp	.+436    	; 0x272 <__bad_interrupt>
      be:	00 00       	nop
      c0:	d8 c0       	rjmp	.+432    	; 0x272 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	d6 c0       	rjmp	.+428    	; 0x272 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	d4 c0       	rjmp	.+424    	; 0x272 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	d2 c0       	rjmp	.+420    	; 0x272 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	d0 c0       	rjmp	.+416    	; 0x272 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	ce c0       	rjmp	.+412    	; 0x272 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	cc c0       	rjmp	.+408    	; 0x272 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ca c0       	rjmp	.+404    	; 0x272 <__bad_interrupt>
      de:	00 00       	nop
      e0:	c8 c0       	rjmp	.+400    	; 0x272 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	c6 c0       	rjmp	.+396    	; 0x272 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	c4 c0       	rjmp	.+392    	; 0x272 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	c2 c0       	rjmp	.+388    	; 0x272 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	c0 c0       	rjmp	.+384    	; 0x272 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	be c0       	rjmp	.+380    	; 0x272 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	bc c0       	rjmp	.+376    	; 0x272 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ba c0       	rjmp	.+372    	; 0x272 <__bad_interrupt>
      fe:	00 00       	nop
     100:	b8 c0       	rjmp	.+368    	; 0x272 <__bad_interrupt>
     102:	00 00       	nop
     104:	b6 c0       	rjmp	.+364    	; 0x272 <__bad_interrupt>
     106:	00 00       	nop
     108:	b4 c0       	rjmp	.+360    	; 0x272 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	b2 c0       	rjmp	.+356    	; 0x272 <__bad_interrupt>
     10e:	00 00       	nop
     110:	b0 c0       	rjmp	.+352    	; 0x272 <__bad_interrupt>
     112:	00 00       	nop
     114:	ae c0       	rjmp	.+348    	; 0x272 <__bad_interrupt>
     116:	00 00       	nop
     118:	ac c0       	rjmp	.+344    	; 0x272 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	da c4       	rjmp	.+2484   	; 0xad2 <__vector_71>
     11e:	00 00       	nop
     120:	a8 c0       	rjmp	.+336    	; 0x272 <__bad_interrupt>
     122:	00 00       	nop
     124:	a6 c0       	rjmp	.+332    	; 0x272 <__bad_interrupt>
     126:	00 00       	nop
     128:	a4 c0       	rjmp	.+328    	; 0x272 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	a2 c0       	rjmp	.+324    	; 0x272 <__bad_interrupt>
     12e:	00 00       	nop
     130:	a0 c0       	rjmp	.+320    	; 0x272 <__bad_interrupt>
     132:	00 00       	nop
     134:	9e c0       	rjmp	.+316    	; 0x272 <__bad_interrupt>
     136:	00 00       	nop
     138:	9c c0       	rjmp	.+312    	; 0x272 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	9a c0       	rjmp	.+308    	; 0x272 <__bad_interrupt>
     13e:	00 00       	nop
     140:	98 c0       	rjmp	.+304    	; 0x272 <__bad_interrupt>
     142:	00 00       	nop
     144:	96 c0       	rjmp	.+300    	; 0x272 <__bad_interrupt>
     146:	00 00       	nop
     148:	94 c0       	rjmp	.+296    	; 0x272 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	0c 94 e1 09 	jmp	0x13c2	; 0x13c2 <__vector_83>
     150:	90 c0       	rjmp	.+288    	; 0x272 <__bad_interrupt>
     152:	00 00       	nop
     154:	8e c0       	rjmp	.+284    	; 0x272 <__bad_interrupt>
     156:	00 00       	nop
     158:	8c c0       	rjmp	.+280    	; 0x272 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	8a c0       	rjmp	.+276    	; 0x272 <__bad_interrupt>
     15e:	00 00       	nop
     160:	88 c0       	rjmp	.+272    	; 0x272 <__bad_interrupt>
     162:	00 00       	nop
     164:	86 c0       	rjmp	.+268    	; 0x272 <__bad_interrupt>
     166:	00 00       	nop
     168:	84 c0       	rjmp	.+264    	; 0x272 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	82 c0       	rjmp	.+260    	; 0x272 <__bad_interrupt>
     16e:	00 00       	nop
     170:	80 c0       	rjmp	.+256    	; 0x272 <__bad_interrupt>
     172:	00 00       	nop
     174:	7e c0       	rjmp	.+252    	; 0x272 <__bad_interrupt>
     176:	00 00       	nop
     178:	7c c0       	rjmp	.+248    	; 0x272 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	7a c0       	rjmp	.+244    	; 0x272 <__bad_interrupt>
     17e:	00 00       	nop
     180:	78 c0       	rjmp	.+240    	; 0x272 <__bad_interrupt>
     182:	00 00       	nop
     184:	76 c0       	rjmp	.+236    	; 0x272 <__bad_interrupt>
     186:	00 00       	nop
     188:	74 c0       	rjmp	.+232    	; 0x272 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	72 c0       	rjmp	.+228    	; 0x272 <__bad_interrupt>
     18e:	00 00       	nop
     190:	70 c0       	rjmp	.+224    	; 0x272 <__bad_interrupt>
     192:	00 00       	nop
     194:	6e c0       	rjmp	.+220    	; 0x272 <__bad_interrupt>
     196:	00 00       	nop
     198:	6c c0       	rjmp	.+216    	; 0x272 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	6a c0       	rjmp	.+212    	; 0x272 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	68 c0       	rjmp	.+208    	; 0x272 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	66 c0       	rjmp	.+204    	; 0x272 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	64 c0       	rjmp	.+200    	; 0x272 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	62 c0       	rjmp	.+196    	; 0x272 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	60 c0       	rjmp	.+192    	; 0x272 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	5e c0       	rjmp	.+188    	; 0x272 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	5c c0       	rjmp	.+184    	; 0x272 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	5a c0       	rjmp	.+180    	; 0x272 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	58 c0       	rjmp	.+176    	; 0x272 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	56 c0       	rjmp	.+172    	; 0x272 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	54 c0       	rjmp	.+168    	; 0x272 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	52 c0       	rjmp	.+164    	; 0x272 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	50 c0       	rjmp	.+160    	; 0x272 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	4e c0       	rjmp	.+156    	; 0x272 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	4c c0       	rjmp	.+152    	; 0x272 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	4a c0       	rjmp	.+148    	; 0x272 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	48 c0       	rjmp	.+144    	; 0x272 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	46 c0       	rjmp	.+140    	; 0x272 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	44 c0       	rjmp	.+136    	; 0x272 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	42 c0       	rjmp	.+132    	; 0x272 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	40 c0       	rjmp	.+128    	; 0x272 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 97 15 	jmp	0x2b2e	; 0x2b2e <__vector_125>
     1f8:	0c 94 54 16 	jmp	0x2ca8	; 0x2ca8 <__vector_126>
     1fc:	03 04       	cpc	r0, r3
     1fe:	05 04       	cpc	r0, r5
     200:	07 04       	cpc	r0, r7
     202:	09 04       	cpc	r0, r9
     204:	0b 04       	cpc	r0, r11
     206:	0d 04       	cpc	r0, r13
     208:	0f 04       	cpc	r0, r15
     20a:	11 04       	cpc	r1, r1
     20c:	8c 0c       	add	r8, r12
     20e:	b1 0c       	add	r11, r1
     210:	d4 0c       	add	r13, r4
     212:	f7 0c       	add	r15, r7
     214:	00 0d       	add	r16, r0
     216:	05 0d       	add	r16, r5
     218:	5b 0d       	add	r21, r11
     21a:	60 0d       	add	r22, r0
     21c:	11 0d       	add	r17, r1
     21e:	1b 0d       	add	r17, r11
     220:	25 0d       	add	r18, r5
     222:	33 0d       	add	r19, r3
     224:	36 0d       	add	r19, r6
     226:	39 0d       	add	r19, r9
     228:	44 0d       	add	r20, r4
     22a:	4f 0d       	add	r20, r15
     22c:	cb 10       	cpse	r12, r11
     22e:	ce 10       	cpse	r12, r14
     230:	d1 10       	cpse	r13, r1
     232:	d4 10       	cpse	r13, r4
     234:	d7 10       	cpse	r13, r7
     236:	da 10       	cpse	r13, r10
     238:	dd 10       	cpse	r13, r13

0000023a <__ctors_end>:
     23a:	11 24       	eor	r1, r1
     23c:	1f be       	out	0x3f, r1	; 63
     23e:	cf ef       	ldi	r28, 0xFF	; 255
     240:	cd bf       	out	0x3d, r28	; 61
     242:	df e2       	ldi	r29, 0x2F	; 47
     244:	de bf       	out	0x3e, r29	; 62

00000246 <__do_copy_data>:
     246:	10 e2       	ldi	r17, 0x20	; 32
     248:	a0 e0       	ldi	r26, 0x00	; 0
     24a:	b0 e2       	ldi	r27, 0x20	; 32
     24c:	ec ef       	ldi	r30, 0xFC	; 252
     24e:	fe e2       	ldi	r31, 0x2E	; 46
     250:	02 c0       	rjmp	.+4      	; 0x256 <__do_copy_data+0x10>
     252:	05 90       	lpm	r0, Z+
     254:	0d 92       	st	X+, r0
     256:	ac 3d       	cpi	r26, 0xDC	; 220
     258:	b1 07       	cpc	r27, r17
     25a:	d9 f7       	brne	.-10     	; 0x252 <__do_copy_data+0xc>

0000025c <__do_clear_bss>:
     25c:	2f e2       	ldi	r18, 0x2F	; 47
     25e:	ac ed       	ldi	r26, 0xDC	; 220
     260:	b0 e2       	ldi	r27, 0x20	; 32
     262:	01 c0       	rjmp	.+2      	; 0x266 <.do_clear_bss_start>

00000264 <.do_clear_bss_loop>:
     264:	1d 92       	st	X+, r1

00000266 <.do_clear_bss_start>:
     266:	a0 3e       	cpi	r26, 0xE0	; 224
     268:	b2 07       	cpc	r27, r18
     26a:	e1 f7       	brne	.-8      	; 0x264 <.do_clear_bss_loop>
     26c:	91 d2       	rcall	.+1314   	; 0x790 <main>
     26e:	0c 94 7c 17 	jmp	0x2ef8	; 0x2ef8 <_exit>

00000272 <__bad_interrupt>:
     272:	c6 ce       	rjmp	.-628    	; 0x0 <__vectors>

00000274 <tiny_calibration_init>:
	}

int tiny_distance_from_centre(unsigned int point){
	int midVal = point-12000;
	return midVal < 0 ? -midVal : midVal;
}
     274:	cf 93       	push	r28
     276:	df 93       	push	r29
     278:	c0 e5       	ldi	r28, 0x50	; 80
     27a:	d0 e0       	ldi	r29, 0x00	; 0
     27c:	84 e0       	ldi	r24, 0x04	; 4
     27e:	8e 83       	std	Y+6, r24	; 0x06
     280:	8c e1       	ldi	r24, 0x1C	; 28
     282:	e1 d3       	rcall	.+1986   	; 0xa46 <ReadCalibrationByte>
     284:	e0 e6       	ldi	r30, 0x60	; 96
     286:	f0 e0       	ldi	r31, 0x00	; 0
     288:	83 83       	std	Z+3, r24	; 0x03
     28a:	8b eb       	ldi	r24, 0xBB	; 187
     28c:	86 83       	std	Z+6, r24	; 0x06
     28e:	80 e8       	ldi	r24, 0x80	; 128
     290:	85 83       	std	Z+5, r24	; 0x05
     292:	81 e0       	ldi	r24, 0x01	; 1
     294:	80 83       	st	Z, r24
     296:	88 ed       	ldi	r24, 0xD8	; 216
     298:	84 bf       	out	0x34, r24	; 52
     29a:	10 92 41 00 	sts	0x0041, r1	; 0x800041 <__TEXT_REGION_LENGTH__+0x700041>
     29e:	83 e0       	ldi	r24, 0x03	; 3
     2a0:	88 83       	st	Y, r24
     2a2:	e0 e5       	ldi	r30, 0x50	; 80
     2a4:	f0 e0       	ldi	r31, 0x00	; 0
     2a6:	81 81       	ldd	r24, Z+1	; 0x01
     2a8:	83 30       	cpi	r24, 0x03	; 3
     2aa:	e9 f7       	brne	.-6      	; 0x2a6 <tiny_calibration_init+0x32>
     2ac:	e0 e5       	ldi	r30, 0x50	; 80
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
     2b0:	80 81       	ld	r24, Z
     2b2:	81 60       	ori	r24, 0x01	; 1
     2b4:	80 83       	st	Z, r24
     2b6:	88 e1       	ldi	r24, 0x18	; 24
     2b8:	85 83       	std	Z+5, r24	; 0x05
     2ba:	81 81       	ldd	r24, Z+1	; 0x01
     2bc:	80 ff       	sbrs	r24, 0
     2be:	fd cf       	rjmp	.-6      	; 0x2ba <tiny_calibration_init+0x46>
     2c0:	e0 e5       	ldi	r30, 0x50	; 80
     2c2:	f0 e0       	ldi	r31, 0x00	; 0
     2c4:	80 81       	ld	r24, Z
     2c6:	80 61       	ori	r24, 0x10	; 16
     2c8:	80 83       	st	Z, r24
     2ca:	81 81       	ldd	r24, Z+1	; 0x01
     2cc:	84 ff       	sbrs	r24, 4
     2ce:	fd cf       	rjmp	.-6      	; 0x2ca <tiny_calibration_init+0x56>
     2d0:	88 ed       	ldi	r24, 0xD8	; 216
     2d2:	84 bf       	out	0x34, r24	; 52
     2d4:	84 e0       	ldi	r24, 0x04	; 4
     2d6:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
     2da:	df 91       	pop	r29
     2dc:	cf 91       	pop	r28
     2de:	08 95       	ret

000002e0 <tiny_calibration_first_sof>:
     2e0:	e0 e7       	ldi	r30, 0x70	; 112
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	85 81       	ldd	r24, Z+5	; 0x05
     2e6:	8e 7f       	andi	r24, 0xFE	; 254
     2e8:	85 83       	std	Z+5, r24	; 0x05
     2ea:	e0 e0       	ldi	r30, 0x00	; 0
     2ec:	fa e0       	ldi	r31, 0x0A	; 10
     2ee:	8f eb       	ldi	r24, 0xBF	; 191
     2f0:	9d e5       	ldi	r25, 0x5D	; 93
     2f2:	86 a3       	std	Z+38, r24	; 0x26
     2f4:	97 a3       	std	Z+39, r25	; 0x27
     2f6:	80 ee       	ldi	r24, 0xE0	; 224
     2f8:	9e e2       	ldi	r25, 0x2E	; 46
     2fa:	80 a3       	std	Z+32, r24	; 0x20
     2fc:	91 a3       	std	Z+33, r25	; 0x21
     2fe:	82 e0       	ldi	r24, 0x02	; 2
     300:	80 83       	st	Z, r24
     302:	08 95       	ret

00000304 <tiny_calibration_maintain>:
     304:	80 91 20 0a 	lds	r24, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     308:	90 91 21 0a 	lds	r25, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
     30c:	81 3e       	cpi	r24, 0xE1	; 225
     30e:	2e e2       	ldi	r18, 0x2E	; 46
     310:	92 07       	cpc	r25, r18
     312:	20 f0       	brcs	.+8      	; 0x31c <tiny_calibration_maintain+0x18>
     314:	20 91 c2 23 	lds	r18, 0x23C2	; 0x8023c2 <cali_value_negative_gradient>
     318:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     31c:	80 3e       	cpi	r24, 0xE0	; 224
     31e:	2e e2       	ldi	r18, 0x2E	; 46
     320:	92 07       	cpc	r25, r18
     322:	20 f4       	brcc	.+8      	; 0x32c <tiny_calibration_maintain+0x28>
     324:	20 91 bf 23 	lds	r18, 0x23BF	; 0x8023bf <cali_value_positive_gradient>
     328:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     32c:	20 91 05 20 	lds	r18, 0x2005	; 0x802005 <warmup>
     330:	22 23       	and	r18, r18
     332:	31 f0       	breq	.+12     	; 0x340 <tiny_calibration_maintain+0x3c>
     334:	80 91 05 20 	lds	r24, 0x2005	; 0x802005 <warmup>
     338:	81 50       	subi	r24, 0x01	; 1
     33a:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     33e:	35 c0       	rjmp	.+106    	; 0x3aa <tiny_calibration_maintain+0xa6>
     340:	88 5f       	subi	r24, 0xF8	; 248
     342:	9a 42       	sbci	r25, 0x2A	; 42
     344:	81 3d       	cpi	r24, 0xD1	; 209
     346:	97 40       	sbci	r25, 0x07	; 7
     348:	80 f1       	brcs	.+96     	; 0x3aa <tiny_calibration_maintain+0xa6>
     34a:	10 92 dc 20 	sts	0x20DC, r1	; 0x8020dc <__data_end>
     34e:	80 91 dd 20 	lds	r24, 0x20DD	; 0x8020dd <outOfRange>
     352:	90 91 de 20 	lds	r25, 0x20DE	; 0x8020de <outOfRange+0x1>
     356:	a0 91 df 20 	lds	r26, 0x20DF	; 0x8020df <outOfRange+0x2>
     35a:	b0 91 e0 20 	lds	r27, 0x20E0	; 0x8020e0 <outOfRange+0x3>
     35e:	01 96       	adiw	r24, 0x01	; 1
     360:	a1 1d       	adc	r26, r1
     362:	b1 1d       	adc	r27, r1
     364:	80 93 dd 20 	sts	0x20DD, r24	; 0x8020dd <outOfRange>
     368:	90 93 de 20 	sts	0x20DE, r25	; 0x8020de <outOfRange+0x1>
     36c:	a0 93 df 20 	sts	0x20DF, r26	; 0x8020df <outOfRange+0x2>
     370:	b0 93 e0 20 	sts	0x20E0, r27	; 0x8020e0 <outOfRange+0x3>
     374:	80 91 dd 20 	lds	r24, 0x20DD	; 0x8020dd <outOfRange>
     378:	90 91 de 20 	lds	r25, 0x20DE	; 0x8020de <outOfRange+0x1>
     37c:	a0 91 df 20 	lds	r26, 0x20DF	; 0x8020df <outOfRange+0x2>
     380:	b0 91 e0 20 	lds	r27, 0x20E0	; 0x8020e0 <outOfRange+0x3>
     384:	89 2f       	mov	r24, r25
     386:	9a 2f       	mov	r25, r26
     388:	ab 2f       	mov	r26, r27
     38a:	bb 27       	eor	r27, r27
     38c:	ee ec       	ldi	r30, 0xCE	; 206
     38e:	f3 e2       	ldi	r31, 0x23	; 35
     390:	84 8b       	std	Z+20, r24	; 0x14
     392:	80 91 dd 20 	lds	r24, 0x20DD	; 0x8020dd <outOfRange>
     396:	90 91 de 20 	lds	r25, 0x20DE	; 0x8020de <outOfRange+0x1>
     39a:	a0 91 df 20 	lds	r26, 0x20DF	; 0x8020df <outOfRange+0x2>
     39e:	b0 91 e0 20 	lds	r27, 0x20E0	; 0x8020e0 <outOfRange+0x3>
     3a2:	83 8b       	std	Z+19, r24	; 0x13
     3a4:	86 e0       	ldi	r24, 0x06	; 6
     3a6:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     3aa:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     3ae:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     3b2:	01 96       	adiw	r24, 0x01	; 1
     3b4:	b1 f4       	brne	.+44     	; 0x3e2 <tiny_calibration_maintain+0xde>
     3b6:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
     3ba:	8f 3f       	cpi	r24, 0xFF	; 255
     3bc:	91 f0       	breq	.+36     	; 0x3e2 <tiny_calibration_maintain+0xde>
     3be:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3c2:	81 11       	cpse	r24, r1
     3c4:	06 c0       	rjmp	.+12     	; 0x3d2 <tiny_calibration_maintain+0xce>
     3c6:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3ca:	81 50       	subi	r24, 0x01	; 1
     3cc:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     3d0:	08 95       	ret
     3d2:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     3d6:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     3da:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     3de:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     3e2:	08 95       	ret

000003e4 <tiny_calibration_safe_add>:
     3e4:	00 97       	sbiw	r24, 0x00	; 0
     3e6:	09 f4       	brne	.+2      	; 0x3ea <tiny_calibration_safe_add+0x6>
     3e8:	66 c0       	rjmp	.+204    	; 0x4b6 <__FUSE_REGION_LENGTH__+0xb6>
     3ea:	0c f0       	brlt	.+2      	; 0x3ee <tiny_calibration_safe_add+0xa>
     3ec:	9c 01       	movw	r18, r24
     3ee:	99 23       	and	r25, r25
     3f0:	34 f4       	brge	.+12     	; 0x3fe <tiny_calibration_safe_add+0x1a>
     3f2:	22 27       	eor	r18, r18
     3f4:	33 27       	eor	r19, r19
     3f6:	28 1b       	sub	r18, r24
     3f8:	39 0b       	sbc	r19, r25
     3fa:	51 e0       	ldi	r21, 0x01	; 1
     3fc:	01 c0       	rjmp	.+2      	; 0x400 <__FUSE_REGION_LENGTH__>
     3fe:	50 e0       	ldi	r21, 0x00	; 0
     400:	e8 e6       	ldi	r30, 0x68	; 104
     402:	f0 e0       	ldi	r31, 0x00	; 0
     404:	83 81       	ldd	r24, Z+3	; 0x03
     406:	90 e0       	ldi	r25, 0x00	; 0
     408:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     40c:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     410:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     414:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     418:	96 95       	lsr	r25
     41a:	98 2f       	mov	r25, r24
     41c:	88 27       	eor	r24, r24
     41e:	97 95       	ror	r25
     420:	87 95       	ror	r24
     422:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     426:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     42a:	42 81       	ldd	r20, Z+2	; 0x02
     42c:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     430:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     434:	84 0f       	add	r24, r20
     436:	91 1d       	adc	r25, r1
     438:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     43c:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     440:	00 00       	nop
     442:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     446:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     44a:	82 17       	cp	r24, r18
     44c:	93 07       	cpc	r25, r19
     44e:	28 f4       	brcc	.+10     	; 0x45a <__FUSE_REGION_LENGTH__+0x5a>
     450:	10 92 c0 23 	sts	0x23C0, r1	; 0x8023c0 <calTemp>
     454:	10 92 c1 23 	sts	0x23C1, r1	; 0x8023c1 <calTemp+0x1>
     458:	08 95       	ret
     45a:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     45e:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     462:	82 0f       	add	r24, r18
     464:	93 1f       	adc	r25, r19
     466:	81 15       	cp	r24, r1
     468:	90 42       	sbci	r25, 0x20	; 32
     46a:	38 f0       	brcs	.+14     	; 0x47a <__FUSE_REGION_LENGTH__+0x7a>
     46c:	8f ef       	ldi	r24, 0xFF	; 255
     46e:	9f e1       	ldi	r25, 0x1F	; 31
     470:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     474:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     478:	08 95       	ret
     47a:	55 23       	and	r21, r21
     47c:	59 f0       	breq	.+22     	; 0x494 <__FUSE_REGION_LENGTH__+0x94>
     47e:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     482:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     486:	82 1b       	sub	r24, r18
     488:	93 0b       	sbc	r25, r19
     48a:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     48e:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     492:	0a c0       	rjmp	.+20     	; 0x4a8 <__FUSE_REGION_LENGTH__+0xa8>
     494:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     498:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     49c:	28 0f       	add	r18, r24
     49e:	39 1f       	adc	r19, r25
     4a0:	20 93 c0 23 	sts	0x23C0, r18	; 0x8023c0 <calTemp>
     4a4:	30 93 c1 23 	sts	0x23C1, r19	; 0x8023c1 <calTemp+0x1>
     4a8:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     4ac:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     4b0:	8f 77       	andi	r24, 0x7F	; 127
     4b2:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     4b6:	08 95       	ret

000004b8 <tiny_calibration_find_values>:
volatile int gradient;
volatile unsigned int calChange;
#define NUM_INAROW 12
volatile unsigned char inarow = NUM_INAROW;

void tiny_calibration_find_values(){
     4b8:	cf 93       	push	r28
     4ba:	df 93       	push	r29
	unsigned int cnt = TC_CALI.CNT;
     4bc:	c0 91 20 0a 	lds	r28, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     4c0:	d0 91 21 0a 	lds	r29, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
	gradient = cnt - last_val;
     4c4:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <last_val>
     4c8:	90 91 04 20 	lds	r25, 0x2004	; 0x802004 <last_val+0x1>
     4cc:	9e 01       	movw	r18, r28
     4ce:	28 1b       	sub	r18, r24
     4d0:	39 0b       	sbc	r19, r25
     4d2:	20 93 c3 23 	sts	0x23C3, r18	; 0x8023c3 <gradient>
     4d6:	30 93 c4 23 	sts	0x23C4, r19	; 0x8023c4 <gradient+0x1>
	
	//Find the negative value first.
	if(calibration_values_found == 0x00){
     4da:	80 91 dc 20 	lds	r24, 0x20DC	; 0x8020dc <__data_end>
     4de:	81 11       	cpse	r24, r1
     4e0:	4d c0       	rjmp	.+154    	; 0x57c <tiny_calibration_find_values+0xc4>
		if((gradient < -50) && (gradient > -150)){
     4e2:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     4e6:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     4ea:	8e 3c       	cpi	r24, 0xCE	; 206
     4ec:	9f 4f       	sbci	r25, 0xFF	; 255
     4ee:	e4 f4       	brge	.+56     	; 0x528 <tiny_calibration_find_values+0x70>
     4f0:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     4f4:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     4f8:	8b 36       	cpi	r24, 0x6B	; 107
     4fa:	9f 4f       	sbci	r25, 0xFF	; 255
     4fc:	ac f0       	brlt	.+42     	; 0x528 <tiny_calibration_find_values+0x70>
			if(inarow){
     4fe:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     502:	88 23       	and	r24, r24
     504:	31 f0       	breq	.+12     	; 0x512 <tiny_calibration_find_values+0x5a>
				inarow--;
     506:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     50a:	81 50       	subi	r24, 0x01	; 1
     50c:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     510:	35 c0       	rjmp	.+106    	; 0x57c <tiny_calibration_find_values+0xc4>
				}else{
				cali_value_negative_gradient = DFLLRC2M.CALA;
     512:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     516:	80 93 c2 23 	sts	0x23C2, r24	; 0x8023c2 <cali_value_negative_gradient>
				calibration_values_found = 0x01;
     51a:	81 e0       	ldi	r24, 0x01	; 1
     51c:	80 93 dc 20 	sts	0x20DC, r24	; 0x8020dc <__data_end>
				inarow = NUM_INAROW;
     520:	8c e0       	ldi	r24, 0x0C	; 12
     522:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     526:	2a c0       	rjmp	.+84     	; 0x57c <tiny_calibration_find_values+0xc4>
			}
		}
		else{
			inarow = NUM_INAROW;
     528:	8c e0       	ldi	r24, 0x0C	; 12
     52a:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
			calChange = gradient < -150 ? 1 : -1;
     52e:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     532:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     536:	8a 36       	cpi	r24, 0x6A	; 106
     538:	9f 4f       	sbci	r25, 0xFF	; 255
     53a:	1c f0       	brlt	.+6      	; 0x542 <tiny_calibration_find_values+0x8a>
     53c:	8f ef       	ldi	r24, 0xFF	; 255
     53e:	9f ef       	ldi	r25, 0xFF	; 255
     540:	02 c0       	rjmp	.+4      	; 0x546 <tiny_calibration_find_values+0x8e>
     542:	81 e0       	ldi	r24, 0x01	; 1
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	80 93 bd 23 	sts	0x23BD, r24	; 0x8023bd <calChange>
     54a:	90 93 be 23 	sts	0x23BE, r25	; 0x8023be <calChange+0x1>
			calChange -= gradient / 48;
     54e:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     552:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     556:	20 91 bd 23 	lds	r18, 0x23BD	; 0x8023bd <calChange>
     55a:	30 91 be 23 	lds	r19, 0x23BE	; 0x8023be <calChange+0x1>
     55e:	60 e3       	ldi	r22, 0x30	; 48
     560:	70 e0       	ldi	r23, 0x00	; 0
     562:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <__divmodhi4>
     566:	26 1b       	sub	r18, r22
     568:	37 0b       	sbc	r19, r23
     56a:	20 93 bd 23 	sts	0x23BD, r18	; 0x8023bd <calChange>
     56e:	30 93 be 23 	sts	0x23BE, r19	; 0x8023be <calChange+0x1>
			tiny_calibration_safe_add(calChange);
     572:	80 91 bd 23 	lds	r24, 0x23BD	; 0x8023bd <calChange>
     576:	90 91 be 23 	lds	r25, 0x23BE	; 0x8023be <calChange+0x1>
     57a:	34 df       	rcall	.-408    	; 0x3e4 <tiny_calibration_safe_add>
		}
	}
	
	//Search for the positive gradient
	if(calibration_values_found == 0x01){
     57c:	80 91 dc 20 	lds	r24, 0x20DC	; 0x8020dc <__data_end>
     580:	81 30       	cpi	r24, 0x01	; 1
     582:	29 f5       	brne	.+74     	; 0x5ce <tiny_calibration_find_values+0x116>
		if(gradient > 50){
     584:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     588:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     58c:	c3 97       	sbiw	r24, 0x33	; 51
     58e:	94 f0       	brlt	.+36     	; 0x5b4 <tiny_calibration_find_values+0xfc>
			if(inarow){
     590:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     594:	88 23       	and	r24, r24
     596:	31 f0       	breq	.+12     	; 0x5a4 <tiny_calibration_find_values+0xec>
				inarow--;
     598:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     59c:	81 50       	subi	r24, 0x01	; 1
     59e:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     5a2:	15 c0       	rjmp	.+42     	; 0x5ce <tiny_calibration_find_values+0x116>
				} else{
				cali_value_positive_gradient = DFLLRC2M.CALA;
     5a4:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     5a8:	80 93 bf 23 	sts	0x23BF, r24	; 0x8023bf <cali_value_positive_gradient>
				calibration_values_found = 0x03;
     5ac:	83 e0       	ldi	r24, 0x03	; 3
     5ae:	80 93 dc 20 	sts	0x20DC, r24	; 0x8020dc <__data_end>
     5b2:	0d c0       	rjmp	.+26     	; 0x5ce <tiny_calibration_find_values+0x116>
			}
		}
		else tiny_calibration_safe_add((gradient > 150 ? -1 : 1));
     5b4:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     5b8:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     5bc:	87 39       	cpi	r24, 0x97	; 151
     5be:	91 05       	cpc	r25, r1
     5c0:	1c f4       	brge	.+6      	; 0x5c8 <tiny_calibration_find_values+0x110>
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	02 c0       	rjmp	.+4      	; 0x5cc <tiny_calibration_find_values+0x114>
     5c8:	8f ef       	ldi	r24, 0xFF	; 255
     5ca:	9f ef       	ldi	r25, 0xFF	; 255
     5cc:	0b df       	rcall	.-490    	; 0x3e4 <tiny_calibration_safe_add>
	}
	last_val = cnt;
     5ce:	c0 93 03 20 	sts	0x2003, r28	; 0x802003 <last_val>
     5d2:	d0 93 04 20 	sts	0x2004, r29	; 0x802004 <last_val+0x1>
}
     5d6:	df 91       	pop	r29
     5d8:	cf 91       	pop	r28
     5da:	08 95       	ret

000005dc <magnitude_difference>:
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     5dc:	86 17       	cp	r24, r22
     5de:	97 07       	cpc	r25, r23
     5e0:	79 f0       	breq	.+30     	; 0x600 <magnitude_difference+0x24>
	if(a>b)	return a - b;
     5e2:	68 17       	cp	r22, r24
     5e4:	79 07       	cpc	r23, r25
     5e6:	28 f4       	brcc	.+10     	; 0x5f2 <magnitude_difference+0x16>
     5e8:	9c 01       	movw	r18, r24
     5ea:	26 1b       	sub	r18, r22
     5ec:	37 0b       	sbc	r19, r23
     5ee:	b9 01       	movw	r22, r18
     5f0:	09 c0       	rjmp	.+18     	; 0x604 <magnitude_difference+0x28>
	if(b>a)	return b - a;
     5f2:	86 17       	cp	r24, r22
     5f4:	97 07       	cpc	r25, r23
     5f6:	18 f4       	brcc	.+6      	; 0x5fe <magnitude_difference+0x22>
     5f8:	68 1b       	sub	r22, r24
     5fa:	79 0b       	sbc	r23, r25
     5fc:	03 c0       	rjmp	.+6      	; 0x604 <magnitude_difference+0x28>
     5fe:	08 95       	ret
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     600:	60 e0       	ldi	r22, 0x00	; 0
     602:	70 e0       	ldi	r23, 0x00	; 0
     604:	86 2f       	mov	r24, r22
     606:	97 2f       	mov	r25, r23
	if(a>b)	return a - b;
	if(b>a)	return b - a;
}
     608:	08 95       	ret

0000060a <tiny_calibration_layer2>:
}

#define LAYER2_INTERVAL 64
#define MAXIMUM_DEVIATION 1
volatile unsigned int layer2_counter = LAYER2_INTERVAL;
void tiny_calibration_layer2(){
     60a:	0f 93       	push	r16
     60c:	1f 93       	push	r17
     60e:	cf 93       	push	r28
     610:	df 93       	push	r29
	//Run only once every LAYER2_INTERVAL milliseconds.
	if(layer2_counter){
     612:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     616:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     61a:	89 2b       	or	r24, r25
     61c:	51 f0       	breq	.+20     	; 0x632 <tiny_calibration_layer2+0x28>
		layer2_counter--;
     61e:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     622:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     626:	01 97       	sbiw	r24, 0x01	; 1
     628:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     62c:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
		return;
     630:	4d c0       	rjmp	.+154    	; 0x6cc <tiny_calibration_layer2+0xc2>
	}
	layer2_counter = LAYER2_INTERVAL;
     632:	80 e4       	ldi	r24, 0x40	; 64
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     63a:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
	
	//Return if a median TRFCNT hasn't been set yet.
	if(median_TRFCNT == 65535){
     63e:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     642:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     646:	01 96       	adiw	r24, 0x01	; 1
     648:	09 f4       	brne	.+2      	; 0x64c <tiny_calibration_layer2+0x42>
     64a:	40 c0       	rjmp	.+128    	; 0x6cc <tiny_calibration_layer2+0xc2>
		return;
	}
	unsigned int TRFCNT_temp = DMA.CH0.TRFCNT;
     64c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     650:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
	TRFCNT_temp = TRFCNT_temp % (global_mode > 5 ? PACKET_SIZE : HALFPACKET_SIZE);
     654:	20 91 09 20 	lds	r18, 0x2009	; 0x802009 <global_mode>
     658:	26 30       	cpi	r18, 0x06	; 6
     65a:	18 f4       	brcc	.+6      	; 0x662 <tiny_calibration_layer2+0x58>
     65c:	67 e7       	ldi	r22, 0x77	; 119
     65e:	71 e0       	ldi	r23, 0x01	; 1
     660:	02 c0       	rjmp	.+4      	; 0x666 <tiny_calibration_layer2+0x5c>
     662:	6e ee       	ldi	r22, 0xEE	; 238
     664:	72 e0       	ldi	r23, 0x02	; 2
     666:	0e 94 46 17 	call	0x2e8c	; 0x2e8c <__udivmodhi4>
     66a:	08 2f       	mov	r16, r24
     66c:	19 2f       	mov	r17, r25
     66e:	c8 2f       	mov	r28, r24
     670:	d1 2f       	mov	r29, r17
	
	if((TRFCNT_temp > median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     672:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     676:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     67a:	8c 17       	cp	r24, r28
     67c:	9d 07       	cpc	r25, r29
     67e:	80 f4       	brcc	.+32     	; 0x6a0 <tiny_calibration_layer2+0x96>
     680:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     684:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     688:	80 2f       	mov	r24, r16
     68a:	91 2f       	mov	r25, r17
     68c:	a7 df       	rcall	.-178    	; 0x5dc <magnitude_difference>
     68e:	02 97       	sbiw	r24, 0x02	; 2
     690:	38 f0       	brcs	.+14     	; 0x6a0 <tiny_calibration_layer2+0x96>
		TC_CALI.PERBUF = 24000;
     692:	80 ec       	ldi	r24, 0xC0	; 192
     694:	9d e5       	ldi	r25, 0x5D	; 93
     696:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     69a:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
     69e:	16 c0       	rjmp	.+44     	; 0x6cc <tiny_calibration_layer2+0xc2>
	}
	if((TRFCNT_temp < median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     6a0:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     6a4:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6a8:	c8 17       	cp	r28, r24
     6aa:	d9 07       	cpc	r29, r25
     6ac:	78 f4       	brcc	.+30     	; 0x6cc <tiny_calibration_layer2+0xc2>
     6ae:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     6b2:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6b6:	80 2f       	mov	r24, r16
     6b8:	91 2f       	mov	r25, r17
     6ba:	90 df       	rcall	.-224    	; 0x5dc <magnitude_difference>
     6bc:	02 97       	sbiw	r24, 0x02	; 2
     6be:	30 f0       	brcs	.+12     	; 0x6cc <tiny_calibration_layer2+0xc2>
		TC_CALI.PERBUF = 23999;
     6c0:	8f eb       	ldi	r24, 0xBF	; 191
     6c2:	9d e5       	ldi	r25, 0x5D	; 93
     6c4:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     6c8:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
	}
}
     6cc:	df 91       	pop	r29
     6ce:	cf 91       	pop	r28
     6d0:	1f 91       	pop	r17
     6d2:	0f 91       	pop	r16
     6d4:	08 95       	ret

000006d6 <tiny_calibration_synchronise_phase>:
	if(b>a)	return b - a;
}

void tiny_calibration_synchronise_phase(unsigned int phase, unsigned int precision){
	//Wait for the calibration timer to roughly equal a phase value, then return.
	unsigned int maxVal = phase + precision;
     6d6:	ac 01       	movw	r20, r24
     6d8:	46 0f       	add	r20, r22
     6da:	57 1f       	adc	r21, r23
	unsigned int minVal = phase - precision;
     6dc:	86 1b       	sub	r24, r22
     6de:	97 0b       	sbc	r25, r23
	while (!((TC_CALI.CNT < maxVal) && (TC_CALI.CNT > minVal)));
     6e0:	e0 e0       	ldi	r30, 0x00	; 0
     6e2:	fa e0       	ldi	r31, 0x0A	; 10
     6e4:	20 a1       	ldd	r18, Z+32	; 0x20
     6e6:	31 a1       	ldd	r19, Z+33	; 0x21
     6e8:	24 17       	cp	r18, r20
     6ea:	35 07       	cpc	r19, r21
     6ec:	d8 f7       	brcc	.-10     	; 0x6e4 <tiny_calibration_synchronise_phase+0xe>
     6ee:	20 a1       	ldd	r18, Z+32	; 0x20
     6f0:	31 a1       	ldd	r19, Z+33	; 0x21
     6f2:	82 17       	cp	r24, r18
     6f4:	93 07       	cpc	r25, r19
     6f6:	b0 f7       	brcc	.-20     	; 0x6e4 <tiny_calibration_synchronise_phase+0xe>
	return;
}
     6f8:	08 95       	ret

000006fa <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     6fa:	e0 e8       	ldi	r30, 0x80	; 128
     6fc:	f6 e0       	ldi	r31, 0x06	; 6
     6fe:	8f e0       	ldi	r24, 0x0F	; 15
     700:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     702:	85 e0       	ldi	r24, 0x05	; 5
     704:	84 83       	std	Z+4, r24	; 0x04
     706:	08 95       	ret

00000708 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     708:	08 95       	ret

0000070a <iso_callback>:
bool main_setup_in_received(void)
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
     70a:	0f 93       	push	r16
     70c:	1f 93       	push	r17
     70e:	84 2f       	mov	r24, r20
	unsigned short offset = (ep - 0x81) * 125;
     710:	24 2f       	mov	r18, r20
     712:	30 e0       	ldi	r19, 0x00	; 0
     714:	21 58       	subi	r18, 0x81	; 129
     716:	31 09       	sbc	r19, r1
     718:	9d e7       	ldi	r25, 0x7D	; 125
     71a:	92 9f       	mul	r25, r18
     71c:	b0 01       	movw	r22, r0
     71e:	93 9f       	mul	r25, r19
     720:	70 0d       	add	r23, r0
     722:	11 24       	eor	r1, r1
	if (global_mode < 5){
     724:	90 91 09 20 	lds	r25, 0x2009	; 0x802009 <global_mode>
     728:	95 30       	cpi	r25, 0x05	; 5
     72a:	d0 f4       	brcc	.+52     	; 0x760 <iso_callback+0x56>
		if(ep > 0x83) offset += 375; //Shift from range [375, 750]  to [750, 1125]  Don't do this in modes 6 and 7 because they use 750 byte long sub-buffers.
     72c:	44 38       	cpi	r20, 0x84	; 132
     72e:	10 f0       	brcs	.+4      	; 0x734 <iso_callback+0x2a>
     730:	69 58       	subi	r22, 0x89	; 137
     732:	7e 4f       	sbci	r23, 0xFE	; 254
		udd_ep_run(ep, false, (uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE + offset], 125, iso_callback);
     734:	90 91 e9 20 	lds	r25, 0x20E9	; 0x8020e9 <usb_state>
     738:	47 e7       	ldi	r20, 0x77	; 119
     73a:	51 e0       	ldi	r21, 0x01	; 1
     73c:	94 9f       	mul	r25, r20
     73e:	90 01       	movw	r18, r0
     740:	95 9f       	mul	r25, r21
     742:	30 0d       	add	r19, r0
     744:	11 24       	eor	r1, r1
     746:	62 0f       	add	r22, r18
     748:	73 1f       	adc	r23, r19
     74a:	ab 01       	movw	r20, r22
     74c:	44 50       	subi	r20, 0x04	; 4
     74e:	58 4d       	sbci	r21, 0xD8	; 216
     750:	05 e8       	ldi	r16, 0x85	; 133
     752:	13 e0       	ldi	r17, 0x03	; 3
     754:	2d e7       	ldi	r18, 0x7D	; 125
     756:	30 e0       	ldi	r19, 0x00	; 0
     758:	60 e0       	ldi	r22, 0x00	; 0
     75a:	0e 94 51 14 	call	0x28a2	; 0x28a2 <udd_ep_run>
     75e:	15 c0       	rjmp	.+42     	; 0x78a <iso_callback+0x80>
	}
	else{
		udd_ep_run(ep, false, (uint8_t *)&isoBuf[usb_state * PACKET_SIZE + offset], 125, iso_callback);
     760:	90 91 e9 20 	lds	r25, 0x20E9	; 0x8020e9 <usb_state>
     764:	2e ee       	ldi	r18, 0xEE	; 238
     766:	32 e0       	ldi	r19, 0x02	; 2
     768:	92 9f       	mul	r25, r18
     76a:	a0 01       	movw	r20, r0
     76c:	93 9f       	mul	r25, r19
     76e:	50 0d       	add	r21, r0
     770:	11 24       	eor	r1, r1
     772:	64 0f       	add	r22, r20
     774:	75 1f       	adc	r23, r21
     776:	ab 01       	movw	r20, r22
     778:	44 50       	subi	r20, 0x04	; 4
     77a:	58 4d       	sbci	r21, 0xD8	; 216
     77c:	05 e8       	ldi	r16, 0x85	; 133
     77e:	13 e0       	ldi	r17, 0x03	; 3
     780:	2d e7       	ldi	r18, 0x7D	; 125
     782:	30 e0       	ldi	r19, 0x00	; 0
     784:	60 e0       	ldi	r22, 0x00	; 0
     786:	0e 94 51 14 	call	0x28a2	; 0x28a2 <udd_ep_run>
	}
	return;
}
     78a:	1f 91       	pop	r17
     78c:	0f 91       	pop	r16
     78e:	08 95       	ret

00000790 <main>:
volatile unsigned char modeChanged = 0;

unified_debug uds;

int main(void){
	irq_initialize_vectors();
     790:	87 e0       	ldi	r24, 0x07	; 7
     792:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     796:	78 94       	sei
//	sysclk_init();	
	tiny_calibration_init();
     798:	6d dd       	rcall	.-1318   	; 0x274 <tiny_calibration_init>
		
	board_init();
     79a:	b6 df       	rcall	.-148    	; 0x708 <board_init>
	udc_start();
     79c:	0e 94 0a 0c 	call	0x1814	; 0x1814 <udc_start>
	tiny_dac_setup();
     7a0:	ab d1       	rcall	.+854    	; 0xaf8 <tiny_dac_setup>
	tiny_dma_setup();
     7a2:	ce d1       	rcall	.+924    	; 0xb40 <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     7a4:	60 e0       	ldi	r22, 0x00	; 0
     7a6:	80 e0       	ldi	r24, 0x00	; 0
     7a8:	57 d1       	rcall	.+686    	; 0xa58 <tiny_adc_setup>
	tiny_adc_pid_setup();
     7aa:	43 d1       	rcall	.+646    	; 0xa32 <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     7ac:	8c e0       	ldi	r24, 0x0C	; 12
     7ae:	37 d1       	rcall	.+622    	; 0xa1e <tiny_adc_ch1setup>
	tiny_timer_setup();
     7b0:	c6 d5       	rcall	.+2956   	; 0x133e <tiny_timer_setup>
	tiny_uart_setup();
     7b2:	81 d6       	rcall	.+3330   	; 0x14b6 <tiny_uart_setup>
	tiny_spi_setup();
     7b4:	9a d6       	rcall	.+3380   	; 0x14ea <tiny_spi_setup>
	tiny_dig_setup();
     7b6:	a1 df       	rcall	.-190    	; 0x6fa <tiny_dig_setup>
			
	//USARTC0.DATA = 0x55;
	//asm("nop");

	strcpy(uds.header, "debug123");
     7b8:	89 e0       	ldi	r24, 0x09	; 9
     7ba:	e2 ed       	ldi	r30, 0xD2	; 210
     7bc:	f0 e2       	ldi	r31, 0x20	; 32
     7be:	ae ec       	ldi	r26, 0xCE	; 206
     7c0:	b3 e2       	ldi	r27, 0x23	; 35
     7c2:	01 90       	ld	r0, Z+
     7c4:	0d 92       	st	X+, r0
     7c6:	8a 95       	dec	r24
     7c8:	e1 f7       	brne	.-8      	; 0x7c2 <main+0x32>
	...
			asm("nop");
			asm("nop");
			asm("nop");
			asm("nop");
			asm("nop");
			if(modeChanged){
     7e6:	80 91 e1 20 	lds	r24, 0x20E1	; 0x8020e1 <modeChanged>
     7ea:	88 23       	and	r24, r24
     7ec:	71 f3       	breq	.-36     	; 0x7ca <main+0x3a>
				switch(futureMode){
     7ee:	e0 91 fa 25 	lds	r30, 0x25FA	; 0x8025fa <futureMode>
     7f2:	8e 2f       	mov	r24, r30
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	88 30       	cpi	r24, 0x08	; 8
     7f8:	91 05       	cpc	r25, r1
     7fa:	a0 f4       	brcc	.+40     	; 0x824 <main+0x94>
     7fc:	fc 01       	movw	r30, r24
     7fe:	e2 50       	subi	r30, 0x02	; 2
     800:	ff 4f       	sbci	r31, 0xFF	; 255
     802:	0c 94 6d 17 	jmp	0x2eda	; 0x2eda <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
     806:	c8 d1       	rcall	.+912    	; 0xb98 <tiny_dma_set_mode_0>
					break;
     808:	0d c0       	rjmp	.+26     	; 0x824 <main+0x94>
					case 1:
					tiny_dma_set_mode_1();
     80a:	38 d2       	rcall	.+1136   	; 0xc7c <tiny_dma_set_mode_1>
					break;
     80c:	0b c0       	rjmp	.+22     	; 0x824 <main+0x94>
					case 2:
					tiny_dma_set_mode_2();
     80e:	bf d2       	rcall	.+1406   	; 0xd8e <tiny_dma_set_mode_2>
					break;
     810:	09 c0       	rjmp	.+18     	; 0x824 <main+0x94>
					case 3:
					tiny_dma_set_mode_3();
     812:	43 d3       	rcall	.+1670   	; 0xe9a <tiny_dma_set_mode_3>
					break;
     814:	07 c0       	rjmp	.+14     	; 0x824 <main+0x94>
					case 4:
					tiny_dma_set_mode_4();
     816:	cf d3       	rcall	.+1950   	; 0xfb6 <tiny_dma_set_mode_4>
					break;
     818:	05 c0       	rjmp	.+10     	; 0x824 <main+0x94>
					case 5:
					tiny_dma_set_mode_5();
     81a:	55 d4       	rcall	.+2218   	; 0x10c6 <tiny_dma_set_mode_5>
					break;
     81c:	03 c0       	rjmp	.+6      	; 0x824 <main+0x94>
					case 6:
					tiny_dma_set_mode_6();
     81e:	54 d4       	rcall	.+2216   	; 0x10c8 <tiny_dma_set_mode_6>
					break;
     820:	01 c0       	rjmp	.+2      	; 0x824 <main+0x94>
					case 7:
					tiny_dma_set_mode_7();
     822:	c5 d4       	rcall	.+2442   	; 0x11ae <tiny_dma_set_mode_7>
					break;
				}
				modeChanged = 0;
     824:	10 92 e1 20 	sts	0x20E1, r1	; 0x8020e1 <modeChanged>
     828:	d0 cf       	rjmp	.-96     	; 0x7ca <main+0x3a>

0000082a <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     82a:	08 95       	ret

0000082c <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     82c:	08 95       	ret

0000082e <main_sof_action>:
	return;
}

void main_sof_action(void)
{
     82e:	cf 93       	push	r28
     830:	df 93       	push	r29
	uds.trfcntL0 = DMA.CH0.TRFCNTL;
     832:	a0 e0       	ldi	r26, 0x00	; 0
     834:	b1 e0       	ldi	r27, 0x01	; 1
     836:	54 96       	adiw	r26, 0x14	; 20
     838:	8c 91       	ld	r24, X
     83a:	54 97       	sbiw	r26, 0x14	; 20
     83c:	ee ec       	ldi	r30, 0xCE	; 206
     83e:	f3 e2       	ldi	r31, 0x23	; 35
     840:	81 87       	std	Z+9, r24	; 0x09
	uds.trfcntH0 = DMA.CH0.TRFCNTH;	
     842:	55 96       	adiw	r26, 0x15	; 21
     844:	8c 91       	ld	r24, X
     846:	55 97       	sbiw	r26, 0x15	; 21
     848:	82 87       	std	Z+10, r24	; 0x0a
	uds.trfcntL1 = DMA.CH1.TRFCNTL;
     84a:	94 96       	adiw	r26, 0x24	; 36
     84c:	8c 91       	ld	r24, X
     84e:	94 97       	sbiw	r26, 0x24	; 36
     850:	83 87       	std	Z+11, r24	; 0x0b
	uds.trfcntH1 = DMA.CH1.TRFCNTH;
     852:	95 96       	adiw	r26, 0x25	; 37
     854:	8c 91       	ld	r24, X
     856:	95 97       	sbiw	r26, 0x25	; 37
     858:	84 87       	std	Z+12, r24	; 0x0c
	uds.counterL = TC_CALI.CNTL;
     85a:	c0 e0       	ldi	r28, 0x00	; 0
     85c:	da e0       	ldi	r29, 0x0A	; 10
     85e:	88 a1       	ldd	r24, Y+32	; 0x20
     860:	85 8b       	std	Z+21, r24	; 0x15
	uds.counterH = TC_CALI.CNTH;
     862:	89 a1       	ldd	r24, Y+33	; 0x21
     864:	86 8b       	std	Z+22, r24	; 0x16
	if((DMA.CH0.TRFCNT > 325) && (DMA.CH0.TRFCNT < 425)){
     866:	54 96       	adiw	r26, 0x14	; 20
     868:	8d 91       	ld	r24, X+
     86a:	9c 91       	ld	r25, X
     86c:	55 97       	sbiw	r26, 0x15	; 21
     86e:	86 34       	cpi	r24, 0x46	; 70
     870:	91 40       	sbci	r25, 0x01	; 1
     872:	80 f0       	brcs	.+32     	; 0x894 <main_sof_action+0x66>
     874:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     878:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     87c:	89 3a       	cpi	r24, 0xA9	; 169
     87e:	91 40       	sbci	r25, 0x01	; 1
     880:	48 f4       	brcc	.+18     	; 0x894 <main_sof_action+0x66>
		currentTrfcnt = DMA.CH0.TRFCNT;
     882:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     886:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     88a:	80 93 d8 2f 	sts	0x2FD8, r24	; 0x802fd8 <currentTrfcnt>
     88e:	90 93 d9 2f 	sts	0x2FD9, r25	; 0x802fd9 <currentTrfcnt+0x1>
		asm("nop");
     892:	00 00       	nop
	}
	if(firstFrame){
     894:	80 91 e7 20 	lds	r24, 0x20E7	; 0x8020e7 <firstFrame>
     898:	88 23       	and	r24, r24
     89a:	39 f0       	breq	.+14     	; 0x8aa <main_sof_action+0x7c>
		tiny_calibration_first_sof();
     89c:	21 dd       	rcall	.-1470   	; 0x2e0 <tiny_calibration_first_sof>
		firstFrame = 0;
     89e:	10 92 e7 20 	sts	0x20E7, r1	; 0x8020e7 <firstFrame>
		tcinit = 1;
     8a2:	81 e0       	ldi	r24, 0x01	; 1
     8a4:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <tcinit>
		return;
     8a8:	64 c0       	rjmp	.+200    	; 0x972 <main_sof_action+0x144>
	}
	else{
		if(tcinit){
     8aa:	80 91 e6 20 	lds	r24, 0x20E6	; 0x8020e6 <tcinit>
     8ae:	88 23       	and	r24, r24
     8b0:	b9 f1       	breq	.+110    	; 0x920 <main_sof_action+0xf2>
			if(calibration_values_found == 0x03){
     8b2:	80 91 dc 20 	lds	r24, 0x20DC	; 0x8020dc <__data_end>
     8b6:	83 30       	cpi	r24, 0x03	; 3
     8b8:	19 f4       	brne	.+6      	; 0x8c0 <main_sof_action+0x92>
				tiny_calibration_maintain();
     8ba:	24 dd       	rcall	.-1464   	; 0x304 <tiny_calibration_maintain>
				tiny_calibration_layer2();
     8bc:	a6 de       	rcall	.-692    	; 0x60a <tiny_calibration_layer2>
     8be:	01 c0       	rjmp	.+2      	; 0x8c2 <main_sof_action+0x94>
			} else tiny_calibration_find_values();
     8c0:	fb dd       	rcall	.-1034   	; 0x4b8 <tiny_calibration_find_values>
			if(debug_divider == DEBUG_DIVISION){
     8c2:	80 91 e2 20 	lds	r24, 0x20E2	; 0x8020e2 <debug_divider>
     8c6:	81 11       	cpse	r24, r1
     8c8:	26 c0       	rjmp	.+76     	; 0x916 <main_sof_action+0xe8>
				debug_divider = 0;
     8ca:	10 92 e2 20 	sts	0x20E2, r1	; 0x8020e2 <debug_divider>
				cntCnt[cntCntCnt] = DMA.CH0.TRFCNT;
     8ce:	e0 91 e3 20 	lds	r30, 0x20E3	; 0x8020e3 <cntCntCnt>
     8d2:	f0 91 e4 20 	lds	r31, 0x20E4	; 0x8020e4 <cntCntCnt+0x1>
     8d6:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     8da:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     8de:	ee 0f       	add	r30, r30
     8e0:	ff 1f       	adc	r31, r31
     8e2:	e8 52       	subi	r30, 0x28	; 40
     8e4:	f2 4d       	sbci	r31, 0xD2	; 210
     8e6:	80 83       	st	Z, r24
     8e8:	91 83       	std	Z+1, r25	; 0x01
				if(cntCntCnt == (CNT_CNT_MAX - 1)){
     8ea:	80 91 e3 20 	lds	r24, 0x20E3	; 0x8020e3 <cntCntCnt>
     8ee:	90 91 e4 20 	lds	r25, 0x20E4	; 0x8020e4 <cntCntCnt+0x1>
     8f2:	8f 3f       	cpi	r24, 0xFF	; 255
     8f4:	91 05       	cpc	r25, r1
     8f6:	29 f4       	brne	.+10     	; 0x902 <main_sof_action+0xd4>
					cntCntCnt = 0;
     8f8:	10 92 e3 20 	sts	0x20E3, r1	; 0x8020e3 <cntCntCnt>
     8fc:	10 92 e4 20 	sts	0x20E4, r1	; 0x8020e4 <cntCntCnt+0x1>
     900:	0f c0       	rjmp	.+30     	; 0x920 <main_sof_action+0xf2>
				}
				else cntCntCnt++;
     902:	80 91 e3 20 	lds	r24, 0x20E3	; 0x8020e3 <cntCntCnt>
     906:	90 91 e4 20 	lds	r25, 0x20E4	; 0x8020e4 <cntCntCnt+0x1>
     90a:	01 96       	adiw	r24, 0x01	; 1
     90c:	80 93 e3 20 	sts	0x20E3, r24	; 0x8020e3 <cntCntCnt>
     910:	90 93 e4 20 	sts	0x20E4, r25	; 0x8020e4 <cntCntCnt+0x1>
     914:	05 c0       	rjmp	.+10     	; 0x920 <main_sof_action+0xf2>
			}
			else debug_divider++;
     916:	80 91 e2 20 	lds	r24, 0x20E2	; 0x8020e2 <debug_divider>
     91a:	8f 5f       	subi	r24, 0xFF	; 255
     91c:	80 93 e2 20 	sts	0x20E2, r24	; 0x8020e2 <debug_divider>
		}
	}
	
	if(debugOnNextEnd){
     920:	80 91 e5 20 	lds	r24, 0x20E5	; 0x8020e5 <debugOnNextEnd>
     924:	88 23       	and	r24, r24
     926:	51 f0       	breq	.+20     	; 0x93c <main_sof_action+0x10e>
		currentTrfcnt = DMA.CH0.TRFCNT;
     928:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     92c:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     930:	80 93 d8 2f 	sts	0x2FD8, r24	; 0x802fd8 <currentTrfcnt>
     934:	90 93 d9 2f 	sts	0x2FD9, r25	; 0x802fd9 <currentTrfcnt+0x1>
		debugOnNextEnd = 0;
     938:	10 92 e5 20 	sts	0x20E5, r1	; 0x8020e5 <debugOnNextEnd>
	}
	if(global_mode < 5){
     93c:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
     940:	85 30       	cpi	r24, 0x05	; 5
     942:	60 f4       	brcc	.+24     	; 0x95c <main_sof_action+0x12e>
		usb_state = (DMA.CH0.TRFCNT < 375) ? 1 : 0;
     944:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     948:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     94c:	81 e0       	ldi	r24, 0x01	; 1
     94e:	27 37       	cpi	r18, 0x77	; 119
     950:	31 40       	sbci	r19, 0x01	; 1
     952:	08 f0       	brcs	.+2      	; 0x956 <main_sof_action+0x128>
     954:	80 e0       	ldi	r24, 0x00	; 0
     956:	80 93 e9 20 	sts	0x20E9, r24	; 0x8020e9 <usb_state>
     95a:	0b c0       	rjmp	.+22     	; 0x972 <main_sof_action+0x144>
	}
	else{
		usb_state = (DMA.CH0.TRFCNT < 750) ? 1 : 0;
     95c:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     960:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     964:	81 e0       	ldi	r24, 0x01	; 1
     966:	2e 3e       	cpi	r18, 0xEE	; 238
     968:	32 40       	sbci	r19, 0x02	; 2
     96a:	08 f0       	brcs	.+2      	; 0x96e <main_sof_action+0x140>
     96c:	80 e0       	ldi	r24, 0x00	; 0
     96e:	80 93 e9 20 	sts	0x20E9, r24	; 0x8020e9 <usb_state>
	}
	return;
}
     972:	df 91       	pop	r29
     974:	cf 91       	pop	r28
     976:	08 95       	ret

00000978 <main_vendor_enable>:

bool main_vendor_enable(void)
{
     978:	0f 93       	push	r16
     97a:	1f 93       	push	r17
	main_b_vendor_enable = true;
     97c:	81 e0       	ldi	r24, 0x01	; 1
     97e:	80 93 ec 20 	sts	0x20EC, r24	; 0x8020ec <main_b_vendor_enable>
	firstFrame = 1;
     982:	80 93 e7 20 	sts	0x20E7, r24	; 0x8020e7 <firstFrame>
	udd_ep_run(0x81, false, (uint8_t *)&isoBuf[0], 125, iso_callback);
     986:	05 e8       	ldi	r16, 0x85	; 133
     988:	13 e0       	ldi	r17, 0x03	; 3
     98a:	2d e7       	ldi	r18, 0x7D	; 125
     98c:	30 e0       	ldi	r19, 0x00	; 0
     98e:	4c ef       	ldi	r20, 0xFC	; 252
     990:	57 e2       	ldi	r21, 0x27	; 39
     992:	60 e0       	ldi	r22, 0x00	; 0
     994:	81 e8       	ldi	r24, 0x81	; 129
     996:	0e 94 51 14 	call	0x28a2	; 0x28a2 <udd_ep_run>
	udd_ep_run(0x82, false, (uint8_t *)&isoBuf[125], 125, iso_callback);
     99a:	2d e7       	ldi	r18, 0x7D	; 125
     99c:	30 e0       	ldi	r19, 0x00	; 0
     99e:	49 e7       	ldi	r20, 0x79	; 121
     9a0:	58 e2       	ldi	r21, 0x28	; 40
     9a2:	60 e0       	ldi	r22, 0x00	; 0
     9a4:	82 e8       	ldi	r24, 0x82	; 130
     9a6:	0e 94 51 14 	call	0x28a2	; 0x28a2 <udd_ep_run>
	udd_ep_run(0x83, false, (uint8_t *)&isoBuf[250], 125, iso_callback);
     9aa:	2d e7       	ldi	r18, 0x7D	; 125
     9ac:	30 e0       	ldi	r19, 0x00	; 0
     9ae:	46 ef       	ldi	r20, 0xF6	; 246
     9b0:	58 e2       	ldi	r21, 0x28	; 40
     9b2:	60 e0       	ldi	r22, 0x00	; 0
     9b4:	83 e8       	ldi	r24, 0x83	; 131
     9b6:	0e 94 51 14 	call	0x28a2	; 0x28a2 <udd_ep_run>
	udd_ep_run(0x84, false, (uint8_t *)&isoBuf[375], 125, iso_callback);
     9ba:	2d e7       	ldi	r18, 0x7D	; 125
     9bc:	30 e0       	ldi	r19, 0x00	; 0
     9be:	43 e7       	ldi	r20, 0x73	; 115
     9c0:	59 e2       	ldi	r21, 0x29	; 41
     9c2:	60 e0       	ldi	r22, 0x00	; 0
     9c4:	84 e8       	ldi	r24, 0x84	; 132
     9c6:	0e 94 51 14 	call	0x28a2	; 0x28a2 <udd_ep_run>
	udd_ep_run(0x85, false, (uint8_t *)&isoBuf[500], 125, iso_callback);
     9ca:	2d e7       	ldi	r18, 0x7D	; 125
     9cc:	30 e0       	ldi	r19, 0x00	; 0
     9ce:	40 ef       	ldi	r20, 0xF0	; 240
     9d0:	59 e2       	ldi	r21, 0x29	; 41
     9d2:	60 e0       	ldi	r22, 0x00	; 0
     9d4:	85 e8       	ldi	r24, 0x85	; 133
     9d6:	0e 94 51 14 	call	0x28a2	; 0x28a2 <udd_ep_run>
	udd_ep_run(0x86, false, (uint8_t *)&isoBuf[625], 125, iso_callback);
     9da:	2d e7       	ldi	r18, 0x7D	; 125
     9dc:	30 e0       	ldi	r19, 0x00	; 0
     9de:	4d e6       	ldi	r20, 0x6D	; 109
     9e0:	5a e2       	ldi	r21, 0x2A	; 42
     9e2:	60 e0       	ldi	r22, 0x00	; 0
     9e4:	86 e8       	ldi	r24, 0x86	; 134
     9e6:	0e 94 51 14 	call	0x28a2	; 0x28a2 <udd_ep_run>
	return true;
}
     9ea:	81 e0       	ldi	r24, 0x01	; 1
     9ec:	1f 91       	pop	r17
     9ee:	0f 91       	pop	r16
     9f0:	08 95       	ret

000009f2 <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     9f2:	10 92 ec 20 	sts	0x20EC, r1	; 0x8020ec <main_b_vendor_enable>
     9f6:	08 95       	ret

000009f8 <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	08 95       	ret

000009fc <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     9fc:	81 e0       	ldi	r24, 0x01	; 1
     9fe:	08 95       	ret

00000a00 <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     a00:	e0 e0       	ldi	r30, 0x00	; 0
     a02:	f2 e0       	ldi	r31, 0x02	; 2
     a04:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     a06:	98 2f       	mov	r25, r24
     a08:	9c 71       	andi	r25, 0x1C	; 28
     a0a:	93 68       	ori	r25, 0x83	; 131
     a0c:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     a0e:	88 1f       	adc	r24, r24
     a10:	88 27       	eor	r24, r24
     a12:	88 1f       	adc	r24, r24
     a14:	88 0f       	add	r24, r24
     a16:	81 a3       	std	Z+33, r24	; 0x21
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     a18:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     a1a:	16 a2       	std	Z+38, r1	; 0x26
     a1c:	08 95       	ret

00000a1e <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     a1e:	e0 e0       	ldi	r30, 0x00	; 0
     a20:	f2 e0       	ldi	r31, 0x02	; 2
     a22:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     a24:	83 68       	ori	r24, 0x83	; 131
     a26:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     a28:	80 e1       	ldi	r24, 0x10	; 16
     a2a:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     a2c:	12 aa       	std	Z+50, r1	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     a2e:	16 aa       	std	Z+54, r1	; 0x36
     a30:	08 95       	ret

00000a32 <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     a32:	e0 e0       	ldi	r30, 0x00	; 0
     a34:	f2 e0       	ldi	r31, 0x02	; 2
     a36:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     a38:	83 e8       	ldi	r24, 0x83	; 131
     a3a:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     a3c:	8f e2       	ldi	r24, 0x2F	; 47
     a3e:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     a40:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     a42:	16 a6       	std	Z+46, r1	; 0x2e
     a44:	08 95       	ret

00000a46 <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     a46:	aa ec       	ldi	r26, 0xCA	; 202
     a48:	b1 e0       	ldi	r27, 0x01	; 1
     a4a:	92 e0       	ldi	r25, 0x02	; 2
     a4c:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     a4e:	e8 2f       	mov	r30, r24
     a50:	f0 e0       	ldi	r31, 0x00	; 0
     a52:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     a54:	1c 92       	st	X, r1

	return( result );
}
     a56:	08 95       	ret

00000a58 <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     a58:	cf 93       	push	r28
     a5a:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     a5c:	e0 e7       	ldi	r30, 0x70	; 112
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	91 81       	ldd	r25, Z+1	; 0x01
     a62:	9d 7f       	andi	r25, 0xFD	; 253
     a64:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     a66:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     a6a:	62 30       	cpi	r22, 0x02	; 2
     a6c:	31 f1       	breq	.+76     	; 0xaba <tiny_adc_setup+0x62>
     a6e:	e0 e0       	ldi	r30, 0x00	; 0
     a70:	f2 e0       	ldi	r31, 0x02	; 2
     a72:	9c e1       	ldi	r25, 0x1C	; 28
     a74:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     a76:	90 e4       	ldi	r25, 0x40	; 64
     a78:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     a7a:	81 11       	cpse	r24, r1
     a7c:	02 c0       	rjmp	.+4      	; 0xa82 <tiny_adc_setup+0x2a>
     a7e:	80 e4       	ldi	r24, 0x40	; 64
     a80:	01 c0       	rjmp	.+2      	; 0xa84 <tiny_adc_setup+0x2c>
     a82:	80 ec       	ldi	r24, 0xC0	; 192
     a84:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	#if OVERCLOCK == 48
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV32_gc : ADC_PRESCALER_DIV64_gc;  //ADC Clock = Sysclock/128
     a88:	61 30       	cpi	r22, 0x01	; 1
     a8a:	11 f0       	breq	.+4      	; 0xa90 <tiny_adc_setup+0x38>
     a8c:	84 e0       	ldi	r24, 0x04	; 4
     a8e:	01 c0       	rjmp	.+2      	; 0xa92 <tiny_adc_setup+0x3a>
     a90:	83 e0       	ldi	r24, 0x03	; 3
     a92:	c0 e0       	ldi	r28, 0x00	; 0
     a94:	d2 e0       	ldi	r29, 0x02	; 2
     a96:	8c 83       	std	Y+4, r24	; 0x04
	#else
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
	#endif
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     a98:	80 e2       	ldi	r24, 0x20	; 32
     a9a:	d5 df       	rcall	.-86     	; 0xa46 <ReadCalibrationByte>
     a9c:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     a9e:	81 e2       	ldi	r24, 0x21	; 33
     aa0:	d2 df       	rcall	.-92     	; 0xa46 <ReadCalibrationByte>
     aa2:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     aa4:	18 8e       	std	Y+24, r1	; 0x18
     aa6:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     aa8:	81 e0       	ldi	r24, 0x01	; 1
     aaa:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     aac:	c2 df       	rcall	.-124    	; 0xa32 <tiny_adc_pid_setup>
     aae:	0e c0       	rjmp	.+28     	; 0xacc <tiny_adc_setup+0x74>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     ab0:	80 ec       	ldi	r24, 0xC0	; 192
     ab2:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	#if OVERCLOCK == 48
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV32_gc : ADC_PRESCALER_DIV64_gc;  //ADC Clock = Sysclock/128
     ab6:	84 e0       	ldi	r24, 0x04	; 4
     ab8:	ec cf       	rjmp	.-40     	; 0xa92 <tiny_adc_setup+0x3a>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     aba:	e0 e0       	ldi	r30, 0x00	; 0
     abc:	f2 e0       	ldi	r31, 0x02	; 2
     abe:	9e e1       	ldi	r25, 0x1E	; 30
     ac0:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     ac2:	90 e4       	ldi	r25, 0x40	; 64
     ac4:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     ac6:	81 11       	cpse	r24, r1
     ac8:	f3 cf       	rjmp	.-26     	; 0xab0 <tiny_adc_setup+0x58>
     aca:	d9 cf       	rjmp	.-78     	; 0xa7e <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     acc:	df 91       	pop	r29
     ace:	cf 91       	pop	r28
     ad0:	08 95       	ret

00000ad2 <__vector_71>:
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;

	return( result );
}

ISR(ADCA_CH0_vect){
     ad2:	1f 92       	push	r1
     ad4:	0f 92       	push	r0
     ad6:	0f b6       	in	r0, 0x3f	; 63
     ad8:	0f 92       	push	r0
     ada:	11 24       	eor	r1, r1
     adc:	8f 93       	push	r24
	...
	asm("nop");
	asm("nop");
	asm("nop");
	asm("nop");
	ADCA.CH0.INTFLAGS = 0x01;
     ae6:	81 e0       	ldi	r24, 0x01	; 1
     ae8:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <__TEXT_REGION_LENGTH__+0x700223>
     aec:	8f 91       	pop	r24
     aee:	0f 90       	pop	r0
     af0:	0f be       	out	0x3f, r0	; 63
     af2:	0f 90       	pop	r0
     af4:	1f 90       	pop	r1
     af6:	18 95       	reti

00000af8 <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     af8:	cf 93       	push	r28
     afa:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     afc:	e0 e7       	ldi	r30, 0x70	; 112
     afe:	f0 e0       	ldi	r31, 0x00	; 0
     b00:	82 81       	ldd	r24, Z+2	; 0x02
     b02:	8b 7f       	andi	r24, 0xFB	; 251
     b04:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     b06:	c0 e2       	ldi	r28, 0x20	; 32
     b08:	d3 e0       	ldi	r29, 0x03	; 3
     b0a:	8d e0       	ldi	r24, 0x0D	; 13
     b0c:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     b0e:	80 e4       	ldi	r24, 0x40	; 64
     b10:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     b12:	89 e0       	ldi	r24, 0x09	; 9
     b14:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     b16:	83 e3       	ldi	r24, 0x33	; 51
     b18:	96 df       	rcall	.-212    	; 0xa46 <ReadCalibrationByte>
     b1a:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     b1c:	82 e3       	ldi	r24, 0x32	; 50
     b1e:	93 df       	rcall	.-218    	; 0xa46 <ReadCalibrationByte>
     b20:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     b22:	87 e3       	ldi	r24, 0x37	; 55
     b24:	90 df       	rcall	.-224    	; 0xa46 <ReadCalibrationByte>
     b26:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     b28:	86 e3       	ldi	r24, 0x36	; 54
     b2a:	8d df       	rcall	.-230    	; 0xa46 <ReadCalibrationByte>
     b2c:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     b2e:	e0 e2       	ldi	r30, 0x20	; 32
     b30:	f6 e0       	ldi	r31, 0x06	; 6
     b32:	80 81       	ld	r24, Z
     b34:	83 60       	ori	r24, 0x03	; 3
     b36:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     b38:	14 82       	std	Z+4, r1	; 0x04
     b3a:	df 91       	pop	r29
     b3c:	cf 91       	pop	r28
     b3e:	08 95       	ret

00000b40 <tiny_dma_setup>:
		median_TRFCNT_delay = 1; //Wait a few frames before actually setting median_TRFCNT, in case a SOF interrupt was queued during tiny_dma_set_mode_xxx.
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
		
}

void tiny_dma_loop_mode_7(void){
     b40:	e0 e7       	ldi	r30, 0x70	; 112
     b42:	f0 e0       	ldi	r31, 0x00	; 0
     b44:	80 81       	ld	r24, Z
     b46:	8e 7f       	andi	r24, 0xFE	; 254
     b48:	80 83       	st	Z, r24
     b4a:	83 e8       	ldi	r24, 0x83	; 131
     b4c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     b50:	08 95       	ret

00000b52 <tiny_dma_flush>:
     b52:	e0 e0       	ldi	r30, 0x00	; 0
     b54:	f1 e0       	ldi	r31, 0x01	; 1
     b56:	10 8a       	std	Z+16, r1	; 0x10
     b58:	80 e4       	ldi	r24, 0x40	; 64
     b5a:	80 8b       	std	Z+16, r24	; 0x10
     b5c:	10 a2       	std	Z+32, r1	; 0x20
     b5e:	80 a3       	std	Z+32, r24	; 0x20
     b60:	10 aa       	std	Z+48, r1	; 0x30
     b62:	80 ab       	std	Z+48, r24	; 0x30
     b64:	e0 e4       	ldi	r30, 0x40	; 64
     b66:	f1 e0       	ldi	r31, 0x01	; 1
     b68:	10 82       	st	Z, r1
     b6a:	80 83       	st	Z, r24
     b6c:	10 92 eb 20 	sts	0x20EB, r1	; 0x8020eb <b1_state>
     b70:	10 92 ea 20 	sts	0x20EA, r1	; 0x8020ea <b2_state>
     b74:	81 e0       	ldi	r24, 0x01	; 1
     b76:	80 93 e9 20 	sts	0x20E9, r24	; 0x8020e9 <usb_state>
     b7a:	10 92 cc 23 	sts	0x23CC, r1	; 0x8023cc <dma_ch0_ran>
     b7e:	10 92 cd 23 	sts	0x23CD, r1	; 0x8023cd <dma_ch0_ran+0x1>
     b82:	10 92 ca 23 	sts	0x23CA, r1	; 0x8023ca <dma_ch1_ran>
     b86:	10 92 cb 23 	sts	0x23CB, r1	; 0x8023cb <dma_ch1_ran+0x1>
     b8a:	08 95       	ret

00000b8c <tiny_dma_delayed_set>:
     b8c:	80 93 fa 25 	sts	0x25FA, r24	; 0x8025fa <futureMode>
     b90:	81 e0       	ldi	r24, 0x01	; 1
     b92:	80 93 e1 20 	sts	0x20E1, r24	; 0x8020e1 <modeChanged>
     b96:	08 95       	ret

00000b98 <tiny_dma_set_mode_0>:
     b98:	cf 93       	push	r28
     b9a:	df 93       	push	r29
     b9c:	10 92 09 20 	sts	0x2009, r1	; 0x802009 <global_mode>
     ba0:	d8 df       	rcall	.-80     	; 0xb52 <tiny_dma_flush>
     ba2:	c0 e0       	ldi	r28, 0x00	; 0
     ba4:	d1 e0       	ldi	r29, 0x01	; 1
     ba6:	1e aa       	std	Y+54, r1	; 0x36
     ba8:	84 e2       	ldi	r24, 0x24	; 36
     baa:	88 ab       	std	Y+48, r24	; 0x30
     bac:	19 aa       	std	Y+49, r1	; 0x31
     bae:	49 e5       	ldi	r20, 0x59	; 89
     bb0:	4a ab       	std	Y+50, r20	; 0x32
     bb2:	32 e0       	ldi	r19, 0x02	; 2
     bb4:	3b ab       	std	Y+51, r19	; 0x33
     bb6:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     bba:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     bbe:	6c ab       	std	Y+52, r22	; 0x34
     bc0:	7d ab       	std	Y+53, r23	; 0x35
     bc2:	6b ef       	ldi	r22, 0xFB	; 251
     bc4:	75 e2       	ldi	r23, 0x25	; 37
     bc6:	68 af       	std	Y+56, r22	; 0x38
     bc8:	79 af       	std	Y+57, r23	; 0x39
     bca:	1a ae       	std	Y+58, r1	; 0x3a
     bcc:	9b e3       	ldi	r25, 0x3B	; 59
     bce:	9c af       	std	Y+60, r25	; 0x3c
     bd0:	93 e0       	ldi	r25, 0x03	; 3
     bd2:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     bd6:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     bda:	28 a9       	ldd	r18, Y+48	; 0x30
     bdc:	20 68       	ori	r18, 0x80	; 128
     bde:	28 ab       	std	Y+48, r18	; 0x30
     be0:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     be4:	e0 e4       	ldi	r30, 0x40	; 64
     be6:	f1 e0       	ldi	r31, 0x01	; 1
     be8:	80 83       	st	Z, r24
     bea:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     bee:	40 93 42 01 	sts	0x0142, r20	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     bf2:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     bf6:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
     bfa:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
     bfe:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     c02:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     c06:	4a ee       	ldi	r20, 0xEA	; 234
     c08:	53 e2       	ldi	r21, 0x23	; 35
     c0a:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     c0e:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     c12:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     c16:	29 e3       	ldi	r18, 0x39	; 57
     c18:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     c1c:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     c20:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     c24:	90 81       	ld	r25, Z
     c26:	90 68       	ori	r25, 0x80	; 128
     c28:	90 83       	st	Z, r25
     c2a:	18 8a       	std	Y+16, r1	; 0x10
     c2c:	90 e4       	ldi	r25, 0x40	; 64
     c2e:	98 8b       	std	Y+16, r25	; 0x10
     c30:	88 8b       	std	Y+16, r24	; 0x10
     c32:	19 8a       	std	Y+17, r1	; 0x11
     c34:	95 e9       	ldi	r25, 0x95	; 149
     c36:	9a 8b       	std	Y+18, r25	; 0x12
     c38:	90 e1       	ldi	r25, 0x10	; 16
     c3a:	9b 8b       	std	Y+19, r25	; 0x13
     c3c:	4e ee       	ldi	r20, 0xEE	; 238
     c3e:	52 e0       	ldi	r21, 0x02	; 2
     c40:	4c 8b       	std	Y+20, r20	; 0x14
     c42:	5d 8b       	std	Y+21, r21	; 0x15
     c44:	88 8f       	std	Y+24, r24	; 0x18
     c46:	39 8f       	std	Y+25, r19	; 0x19
     c48:	1a 8e       	std	Y+26, r1	; 0x1a
     c4a:	8c ef       	ldi	r24, 0xFC	; 252
     c4c:	97 e2       	ldi	r25, 0x27	; 39
     c4e:	8c 8f       	std	Y+28, r24	; 0x1c
     c50:	9d 8f       	std	Y+29, r25	; 0x1d
     c52:	1e 8e       	std	Y+30, r1	; 0x1e
     c54:	68 ec       	ldi	r22, 0xC8	; 200
     c56:	70 e0       	ldi	r23, 0x00	; 0
     c58:	84 ef       	ldi	r24, 0xF4	; 244
     c5a:	91 e0       	ldi	r25, 0x01	; 1
     c5c:	3c dd       	rcall	.-1416   	; 0x6d6 <tiny_calibration_synchronise_phase>
     c5e:	88 ec       	ldi	r24, 0xC8	; 200
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     c66:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     c6a:	81 e0       	ldi	r24, 0x01	; 1
     c6c:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     c70:	88 89       	ldd	r24, Y+16	; 0x10
     c72:	80 68       	ori	r24, 0x80	; 128
     c74:	88 8b       	std	Y+16, r24	; 0x10
     c76:	df 91       	pop	r29
     c78:	cf 91       	pop	r28
     c7a:	08 95       	ret

00000c7c <tiny_dma_set_mode_1>:
     c7c:	1f 93       	push	r17
     c7e:	cf 93       	push	r28
     c80:	df 93       	push	r29
     c82:	11 e0       	ldi	r17, 0x01	; 1
     c84:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     c88:	64 df       	rcall	.-312    	; 0xb52 <tiny_dma_flush>
     c8a:	c0 e0       	ldi	r28, 0x00	; 0
     c8c:	d1 e0       	ldi	r29, 0x01	; 1
     c8e:	18 aa       	std	Y+48, r1	; 0x30
     c90:	80 e4       	ldi	r24, 0x40	; 64
     c92:	88 ab       	std	Y+48, r24	; 0x30
     c94:	84 e0       	ldi	r24, 0x04	; 4
     c96:	88 ab       	std	Y+48, r24	; 0x30
     c98:	19 aa       	std	Y+49, r1	; 0x31
     c9a:	1a aa       	std	Y+50, r1	; 0x32
     c9c:	4b e4       	ldi	r20, 0x4B	; 75
     c9e:	4b ab       	std	Y+51, r20	; 0x33
     ca0:	1c aa       	std	Y+52, r1	; 0x34
     ca2:	1d aa       	std	Y+53, r1	; 0x35
     ca4:	1e aa       	std	Y+54, r1	; 0x36
     ca6:	8a e0       	ldi	r24, 0x0A	; 10
     ca8:	90 e2       	ldi	r25, 0x20	; 32
     caa:	88 af       	std	Y+56, r24	; 0x38
     cac:	99 af       	std	Y+57, r25	; 0x39
     cae:	1a ae       	std	Y+58, r1	; 0x3a
     cb0:	70 ea       	ldi	r23, 0xA0	; 160
     cb2:	7c af       	std	Y+60, r23	; 0x3c
     cb4:	68 e0       	ldi	r22, 0x08	; 8
     cb6:	60 93 3d 01 	sts	0x013D, r22	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     cba:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     cbe:	88 a9       	ldd	r24, Y+48	; 0x30
     cc0:	80 6a       	ori	r24, 0xA0	; 160
     cc2:	88 ab       	std	Y+48, r24	; 0x30
     cc4:	e0 ea       	ldi	r30, 0xA0	; 160
     cc6:	f8 e0       	ldi	r31, 0x08	; 8
     cc8:	85 e5       	ldi	r24, 0x55	; 85
     cca:	80 83       	st	Z, r24
     ccc:	80 83       	st	Z, r24
     cce:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     cd2:	e0 e4       	ldi	r30, 0x40	; 64
     cd4:	f1 e0       	ldi	r31, 0x01	; 1
     cd6:	84 e2       	ldi	r24, 0x24	; 36
     cd8:	80 83       	st	Z, r24
     cda:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     cde:	99 e5       	ldi	r25, 0x59	; 89
     ce0:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     ce4:	32 e0       	ldi	r19, 0x02	; 2
     ce6:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     cea:	a0 91 0b 20 	lds	r26, 0x200B	; 0x80200b <auxDacBufLen>
     cee:	b0 91 0c 20 	lds	r27, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     cf2:	a0 93 44 01 	sts	0x0144, r26	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     cf6:	b0 93 45 01 	sts	0x0145, r27	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     cfa:	ab ef       	ldi	r26, 0xFB	; 251
     cfc:	b5 e2       	ldi	r27, 0x25	; 37
     cfe:	a0 93 48 01 	sts	0x0148, r26	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     d02:	b0 93 49 01 	sts	0x0149, r27	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     d06:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     d0a:	9b e3       	ldi	r25, 0x3B	; 59
     d0c:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     d10:	93 e0       	ldi	r25, 0x03	; 3
     d12:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     d16:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     d1a:	20 81       	ld	r18, Z
     d1c:	20 68       	ori	r18, 0x80	; 128
     d1e:	20 83       	st	Z, r18
     d20:	88 a3       	std	Y+32, r24	; 0x20
     d22:	99 a3       	std	Y+33, r25	; 0x21
     d24:	25 e9       	ldi	r18, 0x95	; 149
     d26:	2a a3       	std	Y+34, r18	; 0x22
     d28:	4b a3       	std	Y+35, r20	; 0x23
     d2a:	4e ee       	ldi	r20, 0xEE	; 238
     d2c:	52 e0       	ldi	r21, 0x02	; 2
     d2e:	4c a3       	std	Y+36, r20	; 0x24
     d30:	5d a3       	std	Y+37, r21	; 0x25
     d32:	78 a7       	std	Y+40, r23	; 0x28
     d34:	69 a7       	std	Y+41, r22	; 0x29
     d36:	1a a6       	std	Y+42, r1	; 0x2a
     d38:	6a ee       	ldi	r22, 0xEA	; 234
     d3a:	7a e2       	ldi	r23, 0x2A	; 42
     d3c:	6c a7       	std	Y+44, r22	; 0x2c
     d3e:	7d a7       	std	Y+45, r23	; 0x2d
     d40:	1e a6       	std	Y+46, r1	; 0x2e
     d42:	88 8b       	std	Y+16, r24	; 0x10
     d44:	99 8b       	std	Y+17, r25	; 0x11
     d46:	2a 8b       	std	Y+18, r18	; 0x12
     d48:	90 e1       	ldi	r25, 0x10	; 16
     d4a:	9b 8b       	std	Y+19, r25	; 0x13
     d4c:	4c 8b       	std	Y+20, r20	; 0x14
     d4e:	5d 8b       	std	Y+21, r21	; 0x15
     d50:	88 8f       	std	Y+24, r24	; 0x18
     d52:	39 8f       	std	Y+25, r19	; 0x19
     d54:	1a 8e       	std	Y+26, r1	; 0x1a
     d56:	8c ef       	ldi	r24, 0xFC	; 252
     d58:	97 e2       	ldi	r25, 0x27	; 39
     d5a:	8c 8f       	std	Y+28, r24	; 0x1c
     d5c:	9d 8f       	std	Y+29, r25	; 0x1d
     d5e:	1e 8e       	std	Y+30, r1	; 0x1e
     d60:	68 ec       	ldi	r22, 0xC8	; 200
     d62:	70 e0       	ldi	r23, 0x00	; 0
     d64:	84 ef       	ldi	r24, 0xF4	; 244
     d66:	91 e0       	ldi	r25, 0x01	; 1
     d68:	b6 dc       	rcall	.-1684   	; 0x6d6 <tiny_calibration_synchronise_phase>
     d6a:	88 ec       	ldi	r24, 0xC8	; 200
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     d72:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     d76:	10 93 06 20 	sts	0x2006, r17	; 0x802006 <median_TRFCNT_delay>
     d7a:	88 a1       	ldd	r24, Y+32	; 0x20
     d7c:	80 68       	ori	r24, 0x80	; 128
     d7e:	88 a3       	std	Y+32, r24	; 0x20
     d80:	88 89       	ldd	r24, Y+16	; 0x10
     d82:	80 68       	ori	r24, 0x80	; 128
     d84:	88 8b       	std	Y+16, r24	; 0x10
     d86:	df 91       	pop	r29
     d88:	cf 91       	pop	r28
     d8a:	1f 91       	pop	r17
     d8c:	08 95       	ret

00000d8e <tiny_dma_set_mode_2>:
     d8e:	1f 93       	push	r17
     d90:	cf 93       	push	r28
     d92:	df 93       	push	r29
     d94:	12 e0       	ldi	r17, 0x02	; 2
     d96:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     d9a:	db de       	rcall	.-586    	; 0xb52 <tiny_dma_flush>
     d9c:	c0 e0       	ldi	r28, 0x00	; 0
     d9e:	d1 e0       	ldi	r29, 0x01	; 1
     da0:	1e aa       	std	Y+54, r1	; 0x36
     da2:	84 e2       	ldi	r24, 0x24	; 36
     da4:	88 ab       	std	Y+48, r24	; 0x30
     da6:	19 aa       	std	Y+49, r1	; 0x31
     da8:	39 e5       	ldi	r19, 0x59	; 89
     daa:	3a ab       	std	Y+50, r19	; 0x32
     dac:	1b ab       	std	Y+51, r17	; 0x33
     dae:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
     db2:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     db6:	4c ab       	std	Y+52, r20	; 0x34
     db8:	5d ab       	std	Y+53, r21	; 0x35
     dba:	4b ef       	ldi	r20, 0xFB	; 251
     dbc:	55 e2       	ldi	r21, 0x25	; 37
     dbe:	48 af       	std	Y+56, r20	; 0x38
     dc0:	59 af       	std	Y+57, r21	; 0x39
     dc2:	1a ae       	std	Y+58, r1	; 0x3a
     dc4:	9b e3       	ldi	r25, 0x3B	; 59
     dc6:	9c af       	std	Y+60, r25	; 0x3c
     dc8:	93 e0       	ldi	r25, 0x03	; 3
     dca:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     dce:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     dd2:	28 a9       	ldd	r18, Y+48	; 0x30
     dd4:	20 68       	ori	r18, 0x80	; 128
     dd6:	28 ab       	std	Y+48, r18	; 0x30
     dd8:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     ddc:	e0 e4       	ldi	r30, 0x40	; 64
     dde:	f1 e0       	ldi	r31, 0x01	; 1
     de0:	80 83       	st	Z, r24
     de2:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     de6:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     dea:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     dee:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
     df2:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
     df6:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     dfa:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     dfe:	2a ee       	ldi	r18, 0xEA	; 234
     e00:	33 e2       	ldi	r19, 0x23	; 35
     e02:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     e06:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     e0a:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     e0e:	29 e3       	ldi	r18, 0x39	; 57
     e10:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     e14:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     e18:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     e1c:	90 81       	ld	r25, Z
     e1e:	90 68       	ori	r25, 0x80	; 128
     e20:	90 83       	st	Z, r25
     e22:	18 8a       	std	Y+16, r1	; 0x10
     e24:	90 e4       	ldi	r25, 0x40	; 64
     e26:	98 8b       	std	Y+16, r25	; 0x10
     e28:	88 8b       	std	Y+16, r24	; 0x10
     e2a:	19 8a       	std	Y+17, r1	; 0x11
     e2c:	45 e9       	ldi	r20, 0x95	; 149
     e2e:	4a 8b       	std	Y+18, r20	; 0x12
     e30:	90 e1       	ldi	r25, 0x10	; 16
     e32:	9b 8b       	std	Y+19, r25	; 0x13
     e34:	2e ee       	ldi	r18, 0xEE	; 238
     e36:	32 e0       	ldi	r19, 0x02	; 2
     e38:	2c 8b       	std	Y+20, r18	; 0x14
     e3a:	3d 8b       	std	Y+21, r19	; 0x15
     e3c:	88 8f       	std	Y+24, r24	; 0x18
     e3e:	19 8f       	std	Y+25, r17	; 0x19
     e40:	1a 8e       	std	Y+26, r1	; 0x1a
     e42:	6c ef       	ldi	r22, 0xFC	; 252
     e44:	77 e2       	ldi	r23, 0x27	; 39
     e46:	6c 8f       	std	Y+28, r22	; 0x1c
     e48:	7d 8f       	std	Y+29, r23	; 0x1d
     e4a:	1e 8e       	std	Y+30, r1	; 0x1e
     e4c:	88 a3       	std	Y+32, r24	; 0x20
     e4e:	19 a2       	std	Y+33, r1	; 0x21
     e50:	4a a3       	std	Y+34, r20	; 0x22
     e52:	9b a3       	std	Y+35, r25	; 0x23
     e54:	2c a3       	std	Y+36, r18	; 0x24
     e56:	3d a3       	std	Y+37, r19	; 0x25
     e58:	84 e3       	ldi	r24, 0x34	; 52
     e5a:	88 a7       	std	Y+40, r24	; 0x28
     e5c:	19 a7       	std	Y+41, r17	; 0x29
     e5e:	1a a6       	std	Y+42, r1	; 0x2a
     e60:	8a ee       	ldi	r24, 0xEA	; 234
     e62:	9a e2       	ldi	r25, 0x2A	; 42
     e64:	8c a7       	std	Y+44, r24	; 0x2c
     e66:	9d a7       	std	Y+45, r25	; 0x2d
     e68:	1e a6       	std	Y+46, r1	; 0x2e
     e6a:	68 ec       	ldi	r22, 0xC8	; 200
     e6c:	70 e0       	ldi	r23, 0x00	; 0
     e6e:	84 ef       	ldi	r24, 0xF4	; 244
     e70:	91 e0       	ldi	r25, 0x01	; 1
     e72:	31 dc       	rcall	.-1950   	; 0x6d6 <tiny_calibration_synchronise_phase>
     e74:	88 ec       	ldi	r24, 0xC8	; 200
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     e7c:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     e80:	81 e0       	ldi	r24, 0x01	; 1
     e82:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     e86:	88 89       	ldd	r24, Y+16	; 0x10
     e88:	80 68       	ori	r24, 0x80	; 128
     e8a:	88 8b       	std	Y+16, r24	; 0x10
     e8c:	88 a1       	ldd	r24, Y+32	; 0x20
     e8e:	80 68       	ori	r24, 0x80	; 128
     e90:	88 a3       	std	Y+32, r24	; 0x20
     e92:	df 91       	pop	r29
     e94:	cf 91       	pop	r28
     e96:	1f 91       	pop	r17
     e98:	08 95       	ret

00000e9a <tiny_dma_set_mode_3>:
     e9a:	1f 93       	push	r17
     e9c:	cf 93       	push	r28
     e9e:	df 93       	push	r29
     ea0:	13 e0       	ldi	r17, 0x03	; 3
     ea2:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     ea6:	55 de       	rcall	.-854    	; 0xb52 <tiny_dma_flush>
     ea8:	c0 e0       	ldi	r28, 0x00	; 0
     eaa:	d1 e0       	ldi	r29, 0x01	; 1
     eac:	18 a2       	std	Y+32, r1	; 0x20
     eae:	50 e4       	ldi	r21, 0x40	; 64
     eb0:	58 a3       	std	Y+32, r21	; 0x20
     eb2:	84 e0       	ldi	r24, 0x04	; 4
     eb4:	88 a3       	std	Y+32, r24	; 0x20
     eb6:	19 a2       	std	Y+33, r1	; 0x21
     eb8:	1a a2       	std	Y+34, r1	; 0x22
     eba:	4b e4       	ldi	r20, 0x4B	; 75
     ebc:	4b a3       	std	Y+35, r20	; 0x23
     ebe:	1c a2       	std	Y+36, r1	; 0x24
     ec0:	1d a2       	std	Y+37, r1	; 0x25
     ec2:	1e a2       	std	Y+38, r1	; 0x26
     ec4:	8a e0       	ldi	r24, 0x0A	; 10
     ec6:	90 e2       	ldi	r25, 0x20	; 32
     ec8:	88 a7       	std	Y+40, r24	; 0x28
     eca:	99 a7       	std	Y+41, r25	; 0x29
     ecc:	1a a6       	std	Y+42, r1	; 0x2a
     ece:	30 ea       	ldi	r19, 0xA0	; 160
     ed0:	3c a7       	std	Y+44, r19	; 0x2c
     ed2:	28 e0       	ldi	r18, 0x08	; 8
     ed4:	2d a7       	std	Y+45, r18	; 0x2d
     ed6:	1e a6       	std	Y+46, r1	; 0x2e
     ed8:	88 a1       	ldd	r24, Y+32	; 0x20
     eda:	80 6a       	ori	r24, 0xA0	; 160
     edc:	88 a3       	std	Y+32, r24	; 0x20
     ede:	85 e5       	ldi	r24, 0x55	; 85
     ee0:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     ee4:	1e aa       	std	Y+54, r1	; 0x36
     ee6:	84 e2       	ldi	r24, 0x24	; 36
     ee8:	88 ab       	std	Y+48, r24	; 0x30
     eea:	19 aa       	std	Y+49, r1	; 0x31
     eec:	69 e5       	ldi	r22, 0x59	; 89
     eee:	6a ab       	std	Y+50, r22	; 0x32
     ef0:	1b ab       	std	Y+51, r17	; 0x33
     ef2:	e0 91 0d 20 	lds	r30, 0x200D	; 0x80200d <dacBuf_len>
     ef6:	f0 91 0e 20 	lds	r31, 0x200E	; 0x80200e <dacBuf_len+0x1>
     efa:	ec ab       	std	Y+52, r30	; 0x34
     efc:	fd ab       	std	Y+53, r31	; 0x35
     efe:	ea ee       	ldi	r30, 0xEA	; 234
     f00:	f3 e2       	ldi	r31, 0x23	; 35
     f02:	e8 af       	std	Y+56, r30	; 0x38
     f04:	f9 af       	std	Y+57, r31	; 0x39
     f06:	1a ae       	std	Y+58, r1	; 0x3a
     f08:	99 e3       	ldi	r25, 0x39	; 57
     f0a:	9c af       	std	Y+60, r25	; 0x3c
     f0c:	10 93 3d 01 	sts	0x013D, r17	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     f10:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     f14:	98 a9       	ldd	r25, Y+48	; 0x30
     f16:	90 68       	ori	r25, 0x80	; 128
     f18:	98 ab       	std	Y+48, r25	; 0x30
     f1a:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     f1e:	e0 e4       	ldi	r30, 0x40	; 64
     f20:	f1 e0       	ldi	r31, 0x01	; 1
     f22:	80 83       	st	Z, r24
     f24:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     f28:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     f2c:	92 e0       	ldi	r25, 0x02	; 2
     f2e:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     f32:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     f36:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     f3a:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     f3e:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     f42:	6b ef       	ldi	r22, 0xFB	; 251
     f44:	75 e2       	ldi	r23, 0x25	; 37
     f46:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     f4a:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     f4e:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     f52:	9b e3       	ldi	r25, 0x3B	; 59
     f54:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     f58:	10 93 4d 01 	sts	0x014D, r17	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     f5c:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     f60:	90 81       	ld	r25, Z
     f62:	90 68       	ori	r25, 0x80	; 128
     f64:	90 83       	st	Z, r25
     f66:	18 8a       	std	Y+16, r1	; 0x10
     f68:	58 8b       	std	Y+16, r21	; 0x10
     f6a:	88 8b       	std	Y+16, r24	; 0x10
     f6c:	19 8a       	std	Y+17, r1	; 0x11
     f6e:	85 e9       	ldi	r24, 0x95	; 149
     f70:	8a 8b       	std	Y+18, r24	; 0x12
     f72:	4b 8b       	std	Y+19, r20	; 0x13
     f74:	8e ee       	ldi	r24, 0xEE	; 238
     f76:	92 e0       	ldi	r25, 0x02	; 2
     f78:	8c 8b       	std	Y+20, r24	; 0x14
     f7a:	9d 8b       	std	Y+21, r25	; 0x15
     f7c:	38 8f       	std	Y+24, r19	; 0x18
     f7e:	29 8f       	std	Y+25, r18	; 0x19
     f80:	1a 8e       	std	Y+26, r1	; 0x1a
     f82:	8c ef       	ldi	r24, 0xFC	; 252
     f84:	97 e2       	ldi	r25, 0x27	; 39
     f86:	8c 8f       	std	Y+28, r24	; 0x1c
     f88:	9d 8f       	std	Y+29, r25	; 0x1d
     f8a:	1e 8e       	std	Y+30, r1	; 0x1e
     f8c:	68 ec       	ldi	r22, 0xC8	; 200
     f8e:	70 e0       	ldi	r23, 0x00	; 0
     f90:	84 ef       	ldi	r24, 0xF4	; 244
     f92:	91 e0       	ldi	r25, 0x01	; 1
     f94:	a0 db       	rcall	.-2240   	; 0x6d6 <tiny_calibration_synchronise_phase>
     f96:	88 ec       	ldi	r24, 0xC8	; 200
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     f9e:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     fa8:	88 89       	ldd	r24, Y+16	; 0x10
     faa:	80 68       	ori	r24, 0x80	; 128
     fac:	88 8b       	std	Y+16, r24	; 0x10
     fae:	df 91       	pop	r29
     fb0:	cf 91       	pop	r28
     fb2:	1f 91       	pop	r17
     fb4:	08 95       	ret

00000fb6 <tiny_dma_set_mode_4>:
     fb6:	1f 93       	push	r17
     fb8:	cf 93       	push	r28
     fba:	df 93       	push	r29
     fbc:	14 e0       	ldi	r17, 0x04	; 4
     fbe:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     fc2:	c7 dd       	rcall	.-1138   	; 0xb52 <tiny_dma_flush>
     fc4:	c0 e0       	ldi	r28, 0x00	; 0
     fc6:	d1 e0       	ldi	r29, 0x01	; 1
     fc8:	18 aa       	std	Y+48, r1	; 0x30
     fca:	80 e4       	ldi	r24, 0x40	; 64
     fcc:	88 ab       	std	Y+48, r24	; 0x30
     fce:	18 ab       	std	Y+48, r17	; 0x30
     fd0:	19 aa       	std	Y+49, r1	; 0x31
     fd2:	1a aa       	std	Y+50, r1	; 0x32
     fd4:	3b e4       	ldi	r19, 0x4B	; 75
     fd6:	3b ab       	std	Y+51, r19	; 0x33
     fd8:	1c aa       	std	Y+52, r1	; 0x34
     fda:	1d aa       	std	Y+53, r1	; 0x35
     fdc:	1e aa       	std	Y+54, r1	; 0x36
     fde:	8a e0       	ldi	r24, 0x0A	; 10
     fe0:	90 e2       	ldi	r25, 0x20	; 32
     fe2:	88 af       	std	Y+56, r24	; 0x38
     fe4:	99 af       	std	Y+57, r25	; 0x39
     fe6:	1a ae       	std	Y+58, r1	; 0x3a
     fe8:	50 ea       	ldi	r21, 0xA0	; 160
     fea:	5c af       	std	Y+60, r21	; 0x3c
     fec:	88 e0       	ldi	r24, 0x08	; 8
     fee:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     ff2:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     ff6:	98 a9       	ldd	r25, Y+48	; 0x30
     ff8:	90 6a       	ori	r25, 0xA0	; 160
     ffa:	98 ab       	std	Y+48, r25	; 0x30
     ffc:	95 e5       	ldi	r25, 0x55	; 85
     ffe:	90 93 a0 08 	sts	0x08A0, r25	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
    1002:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    1006:	e0 e4       	ldi	r30, 0x40	; 64
    1008:	f1 e0       	ldi	r31, 0x01	; 1
    100a:	94 e2       	ldi	r25, 0x24	; 36
    100c:	90 83       	st	Z, r25
    100e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    1012:	29 e5       	ldi	r18, 0x59	; 89
    1014:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    1018:	22 e0       	ldi	r18, 0x02	; 2
    101a:	20 93 43 01 	sts	0x0143, r18	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    101e:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
    1022:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1026:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    102a:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    102e:	6b ef       	ldi	r22, 0xFB	; 251
    1030:	75 e2       	ldi	r23, 0x25	; 37
    1032:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    1036:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    103a:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    103e:	2b e3       	ldi	r18, 0x3B	; 59
    1040:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1044:	23 e0       	ldi	r18, 0x03	; 3
    1046:	20 93 4d 01 	sts	0x014D, r18	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    104a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    104e:	20 81       	ld	r18, Z
    1050:	20 68       	ori	r18, 0x80	; 128
    1052:	20 83       	st	Z, r18
    1054:	98 8b       	std	Y+16, r25	; 0x10
    1056:	19 8a       	std	Y+17, r1	; 0x11
    1058:	45 e9       	ldi	r20, 0x95	; 149
    105a:	4a 8b       	std	Y+18, r20	; 0x12
    105c:	3b 8b       	std	Y+19, r19	; 0x13
    105e:	2e ee       	ldi	r18, 0xEE	; 238
    1060:	32 e0       	ldi	r19, 0x02	; 2
    1062:	2c 8b       	std	Y+20, r18	; 0x14
    1064:	3d 8b       	std	Y+21, r19	; 0x15
    1066:	58 8f       	std	Y+24, r21	; 0x18
    1068:	89 8f       	std	Y+25, r24	; 0x19
    106a:	1a 8e       	std	Y+26, r1	; 0x1a
    106c:	6c ef       	ldi	r22, 0xFC	; 252
    106e:	77 e2       	ldi	r23, 0x27	; 39
    1070:	6c 8f       	std	Y+28, r22	; 0x1c
    1072:	7d 8f       	std	Y+29, r23	; 0x1d
    1074:	1e 8e       	std	Y+30, r1	; 0x1e
    1076:	98 a3       	std	Y+32, r25	; 0x20
    1078:	19 a2       	std	Y+33, r1	; 0x21
    107a:	4a a3       	std	Y+34, r20	; 0x22
    107c:	9a e4       	ldi	r25, 0x4A	; 74
    107e:	9b a3       	std	Y+35, r25	; 0x23
    1080:	2c a3       	std	Y+36, r18	; 0x24
    1082:	3d a3       	std	Y+37, r19	; 0x25
    1084:	93 ec       	ldi	r25, 0xC3	; 195
    1086:	98 a7       	std	Y+40, r25	; 0x28
    1088:	89 a7       	std	Y+41, r24	; 0x29
    108a:	1a a6       	std	Y+42, r1	; 0x2a
    108c:	8a ee       	ldi	r24, 0xEA	; 234
    108e:	9a e2       	ldi	r25, 0x2A	; 42
    1090:	8c a7       	std	Y+44, r24	; 0x2c
    1092:	9d a7       	std	Y+45, r25	; 0x2d
    1094:	1e a6       	std	Y+46, r1	; 0x2e
    1096:	68 ec       	ldi	r22, 0xC8	; 200
    1098:	70 e0       	ldi	r23, 0x00	; 0
    109a:	84 ef       	ldi	r24, 0xF4	; 244
    109c:	91 e0       	ldi	r25, 0x01	; 1
    109e:	1b db       	rcall	.-2506   	; 0x6d6 <tiny_calibration_synchronise_phase>
    10a0:	88 ec       	ldi	r24, 0xC8	; 200
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
    10a8:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
    10ac:	81 e0       	ldi	r24, 0x01	; 1
    10ae:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
    10b2:	88 89       	ldd	r24, Y+16	; 0x10
    10b4:	80 68       	ori	r24, 0x80	; 128
    10b6:	88 8b       	std	Y+16, r24	; 0x10
    10b8:	88 a1       	ldd	r24, Y+32	; 0x20
    10ba:	80 68       	ori	r24, 0x80	; 128
    10bc:	88 a3       	std	Y+32, r24	; 0x20
    10be:	df 91       	pop	r29
    10c0:	cf 91       	pop	r28
    10c2:	1f 91       	pop	r17
    10c4:	08 95       	ret

000010c6 <tiny_dma_set_mode_5>:
    10c6:	ff cf       	rjmp	.-2      	; 0x10c6 <tiny_dma_set_mode_5>

000010c8 <tiny_dma_set_mode_6>:
    10c8:	cf 93       	push	r28
    10ca:	df 93       	push	r29
    10cc:	86 e0       	ldi	r24, 0x06	; 6
    10ce:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    10d2:	3f dd       	rcall	.-1410   	; 0xb52 <tiny_dma_flush>
    10d4:	c0 e0       	ldi	r28, 0x00	; 0
    10d6:	d1 e0       	ldi	r29, 0x01	; 1
    10d8:	1e aa       	std	Y+54, r1	; 0x36
    10da:	84 e2       	ldi	r24, 0x24	; 36
    10dc:	88 ab       	std	Y+48, r24	; 0x30
    10de:	19 aa       	std	Y+49, r1	; 0x31
    10e0:	39 e5       	ldi	r19, 0x59	; 89
    10e2:	3a ab       	std	Y+50, r19	; 0x32
    10e4:	93 e0       	ldi	r25, 0x03	; 3
    10e6:	9b ab       	std	Y+51, r25	; 0x33
    10e8:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    10ec:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    10f0:	4c ab       	std	Y+52, r20	; 0x34
    10f2:	5d ab       	std	Y+53, r21	; 0x35
    10f4:	4a ee       	ldi	r20, 0xEA	; 234
    10f6:	53 e2       	ldi	r21, 0x23	; 35
    10f8:	48 af       	std	Y+56, r20	; 0x38
    10fa:	59 af       	std	Y+57, r21	; 0x39
    10fc:	1a ae       	std	Y+58, r1	; 0x3a
    10fe:	29 e3       	ldi	r18, 0x39	; 57
    1100:	2c af       	std	Y+60, r18	; 0x3c
    1102:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    1106:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    110a:	28 a9       	ldd	r18, Y+48	; 0x30
    110c:	20 68       	ori	r18, 0x80	; 128
    110e:	28 ab       	std	Y+48, r18	; 0x30
    1110:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    1114:	e0 e4       	ldi	r30, 0x40	; 64
    1116:	f1 e0       	ldi	r31, 0x01	; 1
    1118:	80 83       	st	Z, r24
    111a:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    111e:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    1122:	32 e0       	ldi	r19, 0x02	; 2
    1124:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    1128:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    112c:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1130:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    1134:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    1138:	4b ef       	ldi	r20, 0xFB	; 251
    113a:	55 e2       	ldi	r21, 0x25	; 37
    113c:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    1140:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    1144:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1148:	2b e3       	ldi	r18, 0x3B	; 59
    114a:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    114e:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    1152:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    1156:	20 81       	ld	r18, Z
    1158:	20 68       	ori	r18, 0x80	; 128
    115a:	20 83       	st	Z, r18
    115c:	18 8a       	std	Y+16, r1	; 0x10
    115e:	20 e4       	ldi	r18, 0x40	; 64
    1160:	28 8b       	std	Y+16, r18	; 0x10
    1162:	88 8b       	std	Y+16, r24	; 0x10
    1164:	99 8b       	std	Y+17, r25	; 0x11
    1166:	95 e9       	ldi	r25, 0x95	; 149
    1168:	9a 8b       	std	Y+18, r25	; 0x12
    116a:	90 e1       	ldi	r25, 0x10	; 16
    116c:	9b 8b       	std	Y+19, r25	; 0x13
    116e:	4c ed       	ldi	r20, 0xDC	; 220
    1170:	55 e0       	ldi	r21, 0x05	; 5
    1172:	4c 8b       	std	Y+20, r20	; 0x14
    1174:	5d 8b       	std	Y+21, r21	; 0x15
    1176:	88 8f       	std	Y+24, r24	; 0x18
    1178:	39 8f       	std	Y+25, r19	; 0x19
    117a:	1a 8e       	std	Y+26, r1	; 0x1a
    117c:	8c ef       	ldi	r24, 0xFC	; 252
    117e:	97 e2       	ldi	r25, 0x27	; 39
    1180:	8c 8f       	std	Y+28, r24	; 0x1c
    1182:	9d 8f       	std	Y+29, r25	; 0x1d
    1184:	1e 8e       	std	Y+30, r1	; 0x1e
    1186:	68 ec       	ldi	r22, 0xC8	; 200
    1188:	70 e0       	ldi	r23, 0x00	; 0
    118a:	84 ef       	ldi	r24, 0xF4	; 244
    118c:	91 e0       	ldi	r25, 0x01	; 1
    118e:	a3 da       	rcall	.-2746   	; 0x6d6 <tiny_calibration_synchronise_phase>
    1190:	80 e9       	ldi	r24, 0x90	; 144
    1192:	91 e0       	ldi	r25, 0x01	; 1
    1194:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
    1198:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
    119c:	81 e0       	ldi	r24, 0x01	; 1
    119e:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
    11a2:	88 89       	ldd	r24, Y+16	; 0x10
    11a4:	80 68       	ori	r24, 0x80	; 128
    11a6:	88 8b       	std	Y+16, r24	; 0x10
    11a8:	df 91       	pop	r29
    11aa:	cf 91       	pop	r28
    11ac:	08 95       	ret

000011ae <tiny_dma_set_mode_7>:
    11ae:	cf 93       	push	r28
    11b0:	df 93       	push	r29
    11b2:	87 e0       	ldi	r24, 0x07	; 7
    11b4:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    11b8:	cc dc       	rcall	.-1640   	; 0xb52 <tiny_dma_flush>
    11ba:	c0 e0       	ldi	r28, 0x00	; 0
    11bc:	d1 e0       	ldi	r29, 0x01	; 1
    11be:	1e aa       	std	Y+54, r1	; 0x36
    11c0:	94 e2       	ldi	r25, 0x24	; 36
    11c2:	98 ab       	std	Y+48, r25	; 0x30
    11c4:	19 aa       	std	Y+49, r1	; 0x31
    11c6:	39 e5       	ldi	r19, 0x59	; 89
    11c8:	3a ab       	std	Y+50, r19	; 0x32
    11ca:	83 e0       	ldi	r24, 0x03	; 3
    11cc:	8b ab       	std	Y+51, r24	; 0x33
    11ce:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    11d2:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    11d6:	4c ab       	std	Y+52, r20	; 0x34
    11d8:	5d ab       	std	Y+53, r21	; 0x35
    11da:	4a ee       	ldi	r20, 0xEA	; 234
    11dc:	53 e2       	ldi	r21, 0x23	; 35
    11de:	48 af       	std	Y+56, r20	; 0x38
    11e0:	59 af       	std	Y+57, r21	; 0x39
    11e2:	1a ae       	std	Y+58, r1	; 0x3a
    11e4:	29 e3       	ldi	r18, 0x39	; 57
    11e6:	2c af       	std	Y+60, r18	; 0x3c
    11e8:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    11ec:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    11f0:	28 a9       	ldd	r18, Y+48	; 0x30
    11f2:	20 68       	ori	r18, 0x80	; 128
    11f4:	28 ab       	std	Y+48, r18	; 0x30
    11f6:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    11fa:	e0 e4       	ldi	r30, 0x40	; 64
    11fc:	f1 e0       	ldi	r31, 0x01	; 1
    11fe:	90 83       	st	Z, r25
    1200:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    1204:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    1208:	32 e0       	ldi	r19, 0x02	; 2
    120a:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    120e:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    1212:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1216:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    121a:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    121e:	4b ef       	ldi	r20, 0xFB	; 251
    1220:	55 e2       	ldi	r21, 0x25	; 37
    1222:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    1226:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    122a:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    122e:	2b e3       	ldi	r18, 0x3B	; 59
    1230:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1234:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    1238:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    123c:	20 81       	ld	r18, Z
    123e:	20 68       	ori	r18, 0x80	; 128
    1240:	20 83       	st	Z, r18
    1242:	18 8a       	std	Y+16, r1	; 0x10
    1244:	20 e4       	ldi	r18, 0x40	; 64
    1246:	28 8b       	std	Y+16, r18	; 0x10
    1248:	25 e2       	ldi	r18, 0x25	; 37
    124a:	28 8b       	std	Y+16, r18	; 0x10
    124c:	89 8b       	std	Y+17, r24	; 0x11
    124e:	85 e9       	ldi	r24, 0x95	; 149
    1250:	8a 8b       	std	Y+18, r24	; 0x12
    1252:	80 e1       	ldi	r24, 0x10	; 16
    1254:	8b 8b       	std	Y+19, r24	; 0x13
    1256:	4c ed       	ldi	r20, 0xDC	; 220
    1258:	55 e0       	ldi	r21, 0x05	; 5
    125a:	4c 8b       	std	Y+20, r20	; 0x14
    125c:	5d 8b       	std	Y+21, r21	; 0x15
    125e:	98 8f       	std	Y+24, r25	; 0x18
    1260:	39 8f       	std	Y+25, r19	; 0x19
    1262:	1a 8e       	std	Y+26, r1	; 0x1a
    1264:	8c ef       	ldi	r24, 0xFC	; 252
    1266:	97 e2       	ldi	r25, 0x27	; 39
    1268:	8c 8f       	std	Y+28, r24	; 0x1c
    126a:	9d 8f       	std	Y+29, r25	; 0x1d
    126c:	1e 8e       	std	Y+30, r1	; 0x1e
    126e:	68 ec       	ldi	r22, 0xC8	; 200
    1270:	70 e0       	ldi	r23, 0x00	; 0
    1272:	84 ef       	ldi	r24, 0xF4	; 244
    1274:	91 e0       	ldi	r25, 0x01	; 1
    1276:	2f da       	rcall	.-2978   	; 0x6d6 <tiny_calibration_synchronise_phase>
    1278:	80 e9       	ldi	r24, 0x90	; 144
    127a:	91 e0       	ldi	r25, 0x01	; 1
    127c:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
    1280:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
    1284:	81 e0       	ldi	r24, 0x01	; 1
    1286:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
    128a:	88 89       	ldd	r24, Y+16	; 0x10
    128c:	80 68       	ori	r24, 0x80	; 128
    128e:	88 8b       	std	Y+16, r24	; 0x10
    1290:	df 91       	pop	r29
    1292:	cf 91       	pop	r28
    1294:	08 95       	ret

00001296 <__vector_6>:
}

ISR(DMA_CH0_vect){
    1296:	1f 92       	push	r1
    1298:	0f 92       	push	r0
    129a:	0f b6       	in	r0, 0x3f	; 63
    129c:	0f 92       	push	r0
    129e:	11 24       	eor	r1, r1
    12a0:	8f 93       	push	r24
    12a2:	9f 93       	push	r25
    12a4:	ef 93       	push	r30
    12a6:	ff 93       	push	r31
	DMA.INTFLAGS = 0x01;
    12a8:	81 e0       	ldi	r24, 0x01	; 1
    12aa:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
	dma_ch0_ran++;
    12ae:	80 91 cc 23 	lds	r24, 0x23CC	; 0x8023cc <dma_ch0_ran>
    12b2:	90 91 cd 23 	lds	r25, 0x23CD	; 0x8023cd <dma_ch0_ran+0x1>
    12b6:	01 96       	adiw	r24, 0x01	; 1
    12b8:	80 93 cc 23 	sts	0x23CC, r24	; 0x8023cc <dma_ch0_ran>
    12bc:	90 93 cd 23 	sts	0x23CD, r25	; 0x8023cd <dma_ch0_ran+0x1>
	uds.dma_ch0_cntL = dma_ch0_ran & 0xff;
    12c0:	80 91 cc 23 	lds	r24, 0x23CC	; 0x8023cc <dma_ch0_ran>
    12c4:	90 91 cd 23 	lds	r25, 0x23CD	; 0x8023cd <dma_ch0_ran+0x1>
    12c8:	ee ec       	ldi	r30, 0xCE	; 206
    12ca:	f3 e2       	ldi	r31, 0x23	; 35
    12cc:	87 8b       	std	Z+23, r24	; 0x17
	uds.dma_ch0_cntH = (dma_ch0_ran >> 8) & 0xff;
    12ce:	80 91 cc 23 	lds	r24, 0x23CC	; 0x8023cc <dma_ch0_ran>
    12d2:	90 91 cd 23 	lds	r25, 0x23CD	; 0x8023cd <dma_ch0_ran+0x1>
    12d6:	90 8f       	std	Z+24, r25	; 0x18
}
    12d8:	ff 91       	pop	r31
    12da:	ef 91       	pop	r30
    12dc:	9f 91       	pop	r25
    12de:	8f 91       	pop	r24
    12e0:	0f 90       	pop	r0
    12e2:	0f be       	out	0x3f, r0	; 63
    12e4:	0f 90       	pop	r0
    12e6:	1f 90       	pop	r1
    12e8:	18 95       	reti

000012ea <__vector_7>:

ISR(DMA_CH1_vect){
    12ea:	1f 92       	push	r1
    12ec:	0f 92       	push	r0
    12ee:	0f b6       	in	r0, 0x3f	; 63
    12f0:	0f 92       	push	r0
    12f2:	11 24       	eor	r1, r1
    12f4:	8f 93       	push	r24
    12f6:	9f 93       	push	r25
    12f8:	ef 93       	push	r30
    12fa:	ff 93       	push	r31
	DMA.INTFLAGS = 0x02;
    12fc:	82 e0       	ldi	r24, 0x02	; 2
    12fe:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
	dma_ch1_ran++;
    1302:	80 91 ca 23 	lds	r24, 0x23CA	; 0x8023ca <dma_ch1_ran>
    1306:	90 91 cb 23 	lds	r25, 0x23CB	; 0x8023cb <dma_ch1_ran+0x1>
    130a:	01 96       	adiw	r24, 0x01	; 1
    130c:	80 93 ca 23 	sts	0x23CA, r24	; 0x8023ca <dma_ch1_ran>
    1310:	90 93 cb 23 	sts	0x23CB, r25	; 0x8023cb <dma_ch1_ran+0x1>
	uds.dma_ch1_cntL = dma_ch1_ran & 0xff;
    1314:	80 91 ca 23 	lds	r24, 0x23CA	; 0x8023ca <dma_ch1_ran>
    1318:	90 91 cb 23 	lds	r25, 0x23CB	; 0x8023cb <dma_ch1_ran+0x1>
    131c:	ee ec       	ldi	r30, 0xCE	; 206
    131e:	f3 e2       	ldi	r31, 0x23	; 35
    1320:	81 8f       	std	Z+25, r24	; 0x19
	uds.dma_ch1_cntH = (dma_ch1_ran >> 8) & 0xff;
    1322:	80 91 ca 23 	lds	r24, 0x23CA	; 0x8023ca <dma_ch1_ran>
    1326:	90 91 cb 23 	lds	r25, 0x23CB	; 0x8023cb <dma_ch1_ran+0x1>
    132a:	92 8f       	std	Z+26, r25	; 0x1a
}
    132c:	ff 91       	pop	r31
    132e:	ef 91       	pop	r30
    1330:	9f 91       	pop	r25
    1332:	8f 91       	pop	r24
    1334:	0f 90       	pop	r0
    1336:	0f be       	out	0x3f, r0	; 63
    1338:	0f 90       	pop	r0
    133a:	1f 90       	pop	r1
    133c:	18 95       	reti

0000133e <tiny_timer_setup>:
#define PSU_PER 2048	
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
    133e:	e0 e7       	ldi	r30, 0x70	; 112
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	83 81       	ldd	r24, Z+3	; 0x03
    1344:	8c 7f       	andi	r24, 0xFC	; 252
    1346:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
    1348:	84 81       	ldd	r24, Z+4	; 0x04
    134a:	8c 7f       	andi	r24, 0xFC	; 252
    134c:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
    134e:	80 81       	ld	r24, Z
    1350:	8d 7f       	andi	r24, 0xFD	; 253
    1352:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
    1354:	e0 e8       	ldi	r30, 0x80	; 128
    1356:	f1 e0       	ldi	r31, 0x01	; 1
    1358:	80 ec       	ldi	r24, 0xC0	; 192
    135a:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
    135c:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
    135e:	88 ec       	ldi	r24, 0xC8	; 200
    1360:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
    1362:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    1364:	a0 e0       	ldi	r26, 0x00	; 0
    1366:	b8 e0       	ldi	r27, 0x08	; 8
    1368:	34 e0       	ldi	r19, 0x04	; 4
    136a:	3c 93       	st	X, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    136c:	23 e0       	ldi	r18, 0x03	; 3
    136e:	11 96       	adiw	r26, 0x01	; 1
    1370:	2c 93       	st	X, r18
    1372:	11 97       	sbiw	r26, 0x01	; 1
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
    1374:	14 96       	adiw	r26, 0x04	; 4
    1376:	1c 92       	st	X, r1
    1378:	14 97       	sbiw	r26, 0x04	; 4
		TC_DAC.PER = 469;
    137a:	85 ed       	ldi	r24, 0xD5	; 213
    137c:	91 e0       	ldi	r25, 0x01	; 1
    137e:	96 96       	adiw	r26, 0x26	; 38
    1380:	8d 93       	st	X+, r24
    1382:	9c 93       	st	X, r25
    1384:	97 97       	sbiw	r26, 0x27	; 39
		TC_DAC.INTCTRLA = 0x00;
    1386:	16 96       	adiw	r26, 0x06	; 6
    1388:	1c 92       	st	X, r1
    138a:	16 97       	sbiw	r26, 0x06	; 6
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    138c:	e0 e4       	ldi	r30, 0x40	; 64
    138e:	f8 e0       	ldi	r31, 0x08	; 8
    1390:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    1392:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
    1394:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
    1396:	86 a3       	std	Z+38, r24	; 0x26
    1398:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
    139a:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
    139c:	e0 e6       	ldi	r30, 0x60	; 96
    139e:	f6 e0       	ldi	r31, 0x06	; 6
    13a0:	80 81       	ld	r24, Z
    13a2:	80 61       	ori	r24, 0x10	; 16
    13a4:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
    13a6:	e0 e4       	ldi	r30, 0x40	; 64
    13a8:	f9 e0       	ldi	r31, 0x09	; 9
    13aa:	83 e1       	ldi	r24, 0x13	; 19
    13ac:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
    13ae:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_MED_gc;
    13b0:	82 e0       	ldi	r24, 0x02	; 2
    13b2:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
    13b4:	a6 a3       	std	Z+38, r26	; 0x26
    13b6:	b7 a3       	std	Z+39, r27	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
    13b8:	10 a6       	std	Z+40, r1	; 0x28
    13ba:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
    13bc:	81 e0       	ldi	r24, 0x01	; 1
    13be:	80 83       	st	Z, r24
    13c0:	08 95       	ret

000013c2 <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
    13c2:	1f 92       	push	r1
    13c4:	0f 92       	push	r0
    13c6:	0f b6       	in	r0, 0x3f	; 63
    13c8:	0f 92       	push	r0
    13ca:	11 24       	eor	r1, r1
    13cc:	2f 93       	push	r18
    13ce:	3f 93       	push	r19
    13d0:	4f 93       	push	r20
    13d2:	5f 93       	push	r21
    13d4:	8f 93       	push	r24
    13d6:	9f 93       	push	r25
    13d8:	ef 93       	push	r30
    13da:	ff 93       	push	r31
    13dc:	cf 93       	push	r28
    13de:	df 93       	push	r29
    13e0:	1f 92       	push	r1
    13e2:	cd b7       	in	r28, 0x3d	; 61
    13e4:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	TC_PSU.INTFLAGS = 0xff;
    13e6:	8f ef       	ldi	r24, 0xFF	; 255
    13e8:	80 93 4c 09 	sts	0x094C, r24	; 0x80094c <__TEXT_REGION_LENGTH__+0x70094c>
	if (global_mode == 7){
    13ec:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
    13f0:	87 30       	cpi	r24, 0x07	; 7
    13f2:	31 f4       	brne	.+12     	; 0x1400 <__vector_83+0x3e>
		nothing = ADCA.CH1.RESL;
    13f4:	e0 e0       	ldi	r30, 0x00	; 0
    13f6:	f2 e0       	ldi	r31, 0x02	; 2
    13f8:	84 a5       	ldd	r24, Z+44	; 0x2c
    13fa:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
    13fc:	95 a5       	ldd	r25, Z+45	; 0x2d
    13fe:	02 c0       	rjmp	.+4      	; 0x1404 <__vector_83+0x42>
	}
	else{
		tempvar = ADCA.CH1.RESL;
    1400:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
    1404:	80 91 e8 20 	lds	r24, 0x20E8	; 0x8020e8 <PSU_target>
    1408:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
    140a:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    140e:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1412:	91 e0       	ldi	r25, 0x01	; 1
    1414:	82 30       	cpi	r24, 0x02	; 2
    1416:	0c f4       	brge	.+2      	; 0x141a <__vector_83+0x58>
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	99 23       	and	r25, r25
    141c:	c9 f0       	breq	.+50     	; 0x1450 <__vector_83+0x8e>
    141e:	91 e0       	ldi	r25, 0x01	; 1
    1420:	2a 3f       	cpi	r18, 0xFA	; 250
    1422:	37 40       	sbci	r19, 0x07	; 7
    1424:	08 f0       	brcs	.+2      	; 0x1428 <__vector_83+0x66>
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	99 23       	and	r25, r25
    142a:	91 f0       	breq	.+36     	; 0x1450 <__vector_83+0x8e>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
    142c:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1430:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1434:	89 30       	cpi	r24, 0x09	; 9
    1436:	1c f4       	brge	.+6      	; 0x143e <__vector_83+0x7c>
    1438:	81 e0       	ldi	r24, 0x01	; 1
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	02 c0       	rjmp	.+4      	; 0x1442 <__vector_83+0x80>
    143e:	86 e0       	ldi	r24, 0x06	; 6
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	82 0f       	add	r24, r18
    1444:	93 1f       	adc	r25, r19
    1446:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    144a:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
    144e:	23 c0       	rjmp	.+70     	; 0x1496 <__vector_83+0xd4>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
    1450:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1454:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1458:	91 e0       	ldi	r25, 0x01	; 1
    145a:	8f 3f       	cpi	r24, 0xFF	; 255
    145c:	0c f0       	brlt	.+2      	; 0x1460 <__vector_83+0x9e>
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	99 23       	and	r25, r25
    1462:	c9 f0       	breq	.+50     	; 0x1496 <__vector_83+0xd4>
    1464:	91 e0       	ldi	r25, 0x01	; 1
    1466:	27 30       	cpi	r18, 0x07	; 7
    1468:	31 05       	cpc	r19, r1
    146a:	08 f4       	brcc	.+2      	; 0x146e <__vector_83+0xac>
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	99 23       	and	r25, r25
    1470:	91 f0       	breq	.+36     	; 0x1496 <__vector_83+0xd4>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
    1472:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1476:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    147a:	88 3f       	cpi	r24, 0xF8	; 248
    147c:	1c f0       	brlt	.+6      	; 0x1484 <__vector_83+0xc2>
    147e:	81 e0       	ldi	r24, 0x01	; 1
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	02 c0       	rjmp	.+4      	; 0x1488 <__vector_83+0xc6>
    1484:	86 e0       	ldi	r24, 0x06	; 6
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	a9 01       	movw	r20, r18
    148a:	48 1b       	sub	r20, r24
    148c:	59 0b       	sbc	r21, r25
    148e:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    1492:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
    1496:	0f 90       	pop	r0
    1498:	df 91       	pop	r29
    149a:	cf 91       	pop	r28
    149c:	ff 91       	pop	r31
    149e:	ef 91       	pop	r30
    14a0:	9f 91       	pop	r25
    14a2:	8f 91       	pop	r24
    14a4:	5f 91       	pop	r21
    14a6:	4f 91       	pop	r20
    14a8:	3f 91       	pop	r19
    14aa:	2f 91       	pop	r18
    14ac:	0f 90       	pop	r0
    14ae:	0f be       	out	0x3f, r0	; 63
    14b0:	0f 90       	pop	r0
    14b2:	1f 90       	pop	r1
    14b4:	18 95       	reti

000014b6 <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
    14b6:	e0 e7       	ldi	r30, 0x70	; 112
    14b8:	f0 e0       	ldi	r31, 0x00	; 0
    14ba:	83 81       	ldd	r24, Z+3	; 0x03
    14bc:	8f 7e       	andi	r24, 0xEF	; 239
    14be:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b10101010;
    14c0:	e0 e4       	ldi	r30, 0x40	; 64
    14c2:	f6 e0       	ldi	r31, 0x06	; 6
    14c4:	80 81       	ld	r24, Z
    14c6:	8a 6a       	ori	r24, 0xAA	; 170
    14c8:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
    14ca:	8f ef       	ldi	r24, 0xFF	; 255
    14cc:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    14ce:	88 e5       	ldi	r24, 0x58	; 88
    14d0:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	//#ifndef VERO
//		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
	//#endif
	
	USARTC0.CTRLA = USART_RXCINTLVL_HI_gc;
    14d2:	e0 ea       	ldi	r30, 0xA0	; 160
    14d4:	f8 e0       	ldi	r31, 0x08	; 8
    14d6:	80 e3       	ldi	r24, 0x30	; 48
    14d8:	83 83       	std	Z+3, r24	; 0x03
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
    14da:	84 ec       	ldi	r24, 0xC4	; 196
    14dc:	85 83       	std	Z+5, r24	; 0x05
	#if OVERCLOCK == 48
		USARTC0.BAUDCTRLA = 7;  	//BSEL = fper/(2fbaud) -1;  48/(2*3) - 1 = 7
    14de:	87 e0       	ldi	r24, 0x07	; 7
    14e0:	86 83       	std	Z+6, r24	; 0x06
	#else
		USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
	#endif
	USARTC0.BAUDCTRLB = 0x00;// USART_BSCALE0_bm goes to 1.5MHz for some reason;
    14e2:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    14e4:	88 e1       	ldi	r24, 0x18	; 24
    14e6:	84 83       	std	Z+4, r24	; 0x04
    14e8:	08 95       	ret

000014ea <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
    14ea:	e0 e7       	ldi	r30, 0x70	; 112
    14ec:	f0 e0       	ldi	r31, 0x00	; 0
    14ee:	83 81       	ldd	r24, Z+3	; 0x03
    14f0:	87 7f       	andi	r24, 0xF7	; 247
    14f2:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
    14f4:	e0 ec       	ldi	r30, 0xC0	; 192
    14f6:	f8 e0       	ldi	r31, 0x08	; 8
    14f8:	80 e4       	ldi	r24, 0x40	; 64
    14fa:	80 83       	st	Z, r24
	SPIC.INTCTRL = SPI_INTLVL_OFF_gc;
    14fc:	11 82       	std	Z+1, r1	; 0x01
	//#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    14fe:	88 e5       	ldi	r24, 0x58	; 88
    1500:	80 93 55 06 	sts	0x0655, r24	; 0x800655 <__TEXT_REGION_LENGTH__+0x700655>
    1504:	08 95       	ret

00001506 <__vector_24>:
	//#endif
		
	return;
}

ISR(SPIC_INT_vect){
    1506:	1f 92       	push	r1
    1508:	0f 92       	push	r0
    150a:	0f b6       	in	r0, 0x3f	; 63
    150c:	0f 92       	push	r0
    150e:	11 24       	eor	r1, r1
	asm("nop");
    1510:	00 00       	nop
}
    1512:	0f 90       	pop	r0
    1514:	0f be       	out	0x3f, r0	; 63
    1516:	0f 90       	pop	r0
    1518:	1f 90       	pop	r1
    151a:	18 95       	reti

0000151c <__vector_25>:

ISR(USARTC0_RXC_vect){
    151c:	1f 92       	push	r1
    151e:	0f 92       	push	r0
    1520:	0f b6       	in	r0, 0x3f	; 63
    1522:	0f 92       	push	r0
    1524:	11 24       	eor	r1, r1
    1526:	8f 93       	push	r24
    1528:	ef 93       	push	r30
    152a:	ff 93       	push	r31
	unsigned char temp = USARTC0.DATA;
    152c:	e0 ea       	ldi	r30, 0xA0	; 160
    152e:	f8 e0       	ldi	r31, 0x08	; 8
    1530:	80 81       	ld	r24, Z
	USARTC0.DATA = temp;
    1532:	80 83       	st	Z, r24
    1534:	ff 91       	pop	r31
    1536:	ef 91       	pop	r30
    1538:	8f 91       	pop	r24
    153a:	0f 90       	pop	r0
    153c:	0f be       	out	0x3f, r0	; 63
    153e:	0f 90       	pop	r0
    1540:	1f 90       	pop	r1
    1542:	18 95       	reti

00001544 <sysclk_enable_module>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1544:	9f b7       	in	r25, 0x3f	; 63
    1546:	f8 94       	cli
    1548:	e8 2f       	mov	r30, r24
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	e0 59       	subi	r30, 0x90	; 144
    154e:	ff 4f       	sbci	r31, 0xFF	; 255
    1550:	60 95       	com	r22
    1552:	80 81       	ld	r24, Z
    1554:	68 23       	and	r22, r24
    1556:	60 83       	st	Z, r22
    1558:	9f bf       	out	0x3f, r25	; 63
    155a:	08 95       	ret

0000155c <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    155c:	86 30       	cpi	r24, 0x06	; 6
    155e:	11 f0       	breq	.+4      	; 0x1564 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    1560:	60 e0       	ldi	r22, 0x00	; 0
    1562:	01 c0       	rjmp	.+2      	; 0x1566 <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    1564:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1566:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    156a:	81 fd       	sbrc	r24, 1
    156c:	26 c0       	rjmp	.+76     	; 0x15ba <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    156e:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1570:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1572:	e0 e5       	ldi	r30, 0x50	; 80
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	80 81       	ld	r24, Z
    1578:	82 60       	ori	r24, 0x02	; 2
    157a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    157c:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    157e:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1580:	81 ff       	sbrs	r24, 1
    1582:	fd cf       	rjmp	.-6      	; 0x157e <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1584:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1586:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    1588:	a0 e5       	ldi	r26, 0x50	; 80
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	16 96       	adiw	r26, 0x06	; 6
    158e:	8c 91       	ld	r24, X
    1590:	16 97       	sbiw	r26, 0x06	; 6
    1592:	89 7f       	andi	r24, 0xF9	; 249
    1594:	16 96       	adiw	r26, 0x06	; 6
    1596:	8c 93       	st	X, r24
    1598:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    159a:	e0 e6       	ldi	r30, 0x60	; 96
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 e8       	ldi	r24, 0x80	; 128
    15a0:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    15a2:	8b eb       	ldi	r24, 0xBB	; 187
    15a4:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    15a6:	16 96       	adiw	r26, 0x06	; 6
    15a8:	8c 91       	ld	r24, X
    15aa:	16 97       	sbiw	r26, 0x06	; 6
    15ac:	84 60       	ori	r24, 0x04	; 4
    15ae:	16 96       	adiw	r26, 0x06	; 6
    15b0:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    15b2:	80 81       	ld	r24, Z
    15b4:	81 60       	ori	r24, 0x01	; 1
    15b6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    15b8:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    15ba:	63 60       	ori	r22, 0x03	; 3
    15bc:	84 e4       	ldi	r24, 0x44	; 68
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	ec d4       	rcall	.+2520   	; 0x1f9a <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    15c2:	60 e4       	ldi	r22, 0x40	; 64
    15c4:	80 e0       	ldi	r24, 0x00	; 0
    15c6:	be cf       	rjmp	.-132    	; 0x1544 <sysclk_enable_module>
    15c8:	08 95       	ret

000015ca <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
    15ca:	80 91 ed 20 	lds	r24, 0x20ED	; 0x8020ed <udi_vendor_alternate_setting>
    15ce:	08 95       	ret

000015d0 <udi_vendor_enable>:
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
    15d0:	1c d1       	rcall	.+568    	; 0x180a <udc_get_interface_desc>
    15d2:	fc 01       	movw	r30, r24
    15d4:	83 81       	ldd	r24, Z+3	; 0x03
    15d6:	80 93 ed 20 	sts	0x20ED, r24	; 0x8020ed <udi_vendor_alternate_setting>
	if (0 == udi_vendor_alternate_setting) {
    15da:	81 11       	cpse	r24, r1
    15dc:	02 c0       	rjmp	.+4      	; 0x15e2 <udi_vendor_enable+0x12>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
    15de:	cc c9       	rjmp	.-3176   	; 0x978 <main_vendor_enable>
    15e0:	08 95       	ret
			return false;
		}
	}
	return true;
    15e2:	81 e0       	ldi	r24, 0x01	; 1
}
    15e4:	08 95       	ret

000015e6 <udi_vendor_disable>:


void udi_vendor_disable(void)
{
	if (1 == udi_vendor_alternate_setting) {
    15e6:	80 91 ed 20 	lds	r24, 0x20ED	; 0x8020ed <udi_vendor_alternate_setting>
    15ea:	81 30       	cpi	r24, 0x01	; 1
    15ec:	09 f4       	brne	.+2      	; 0x15f0 <udi_vendor_disable+0xa>
		UDI_VENDOR_DISABLE_EXT();
    15ee:	01 ca       	rjmp	.-3070   	; 0x9f2 <main_vendor_disable>
    15f0:	08 95       	ret

000015f2 <udi_vendor_setup>:
}


bool udi_vendor_setup(void)
{
	if (Udd_setup_is_in()) {
    15f2:	80 91 ea 25 	lds	r24, 0x25EA	; 0x8025ea <udd_g_ctrlreq>
    15f6:	88 23       	and	r24, r24
    15f8:	4c f4       	brge	.+18     	; 0x160c <udi_vendor_setup+0x1a>
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    15fa:	80 76       	andi	r24, 0x60	; 96
    15fc:	80 34       	cpi	r24, 0x40	; 64
    15fe:	a9 f4       	brne	.+42     	; 0x162a <udi_vendor_setup+0x38>
				&& (udd_g_ctrlreq.req.bRequest == 0)) {
    1600:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1604:	81 11       	cpse	r24, r1
    1606:	13 c0       	rjmp	.+38     	; 0x162e <udi_vendor_setup+0x3c>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
    1608:	f9 c9       	rjmp	.-3086   	; 0x9fc <main_setup_in_received>
    160a:	08 95       	ret
		}
	}
	if (Udd_setup_is_out()) {
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    160c:	80 76       	andi	r24, 0x60	; 96
    160e:	80 34       	cpi	r24, 0x40	; 64
    1610:	81 f4       	brne	.+32     	; 0x1632 <udi_vendor_setup+0x40>
				&& (udd_g_ctrlreq.req.bRequest == 0)
    1612:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1616:	81 11       	cpse	r24, r1
    1618:	0e c0       	rjmp	.+28     	; 0x1636 <udi_vendor_setup+0x44>
				&& (0 != udd_g_ctrlreq.req.wLength)) {
    161a:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    161e:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1622:	89 2b       	or	r24, r25
    1624:	51 f0       	breq	.+20     	; 0x163a <udi_vendor_setup+0x48>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
    1626:	e8 c9       	rjmp	.-3120   	; 0x9f8 <main_setup_out_received>
    1628:	08 95       	ret
		}
	}
	return false; // Not supported request
    162a:	80 e0       	ldi	r24, 0x00	; 0
    162c:	08 95       	ret
    162e:	80 e0       	ldi	r24, 0x00	; 0
    1630:	08 95       	ret
    1632:	80 e0       	ldi	r24, 0x00	; 0
    1634:	08 95       	ret
    1636:	80 e0       	ldi	r24, 0x00	; 0
    1638:	08 95       	ret
    163a:	80 e0       	ldi	r24, 0x00	; 0
}
    163c:	08 95       	ret

0000163e <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    163e:	e0 91 f2 20 	lds	r30, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    1642:	f0 91 f3 20 	lds	r31, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    1646:	01 90       	ld	r0, Z+
    1648:	f0 81       	ld	r31, Z
    164a:	e0 2d       	mov	r30, r0
    164c:	22 81       	ldd	r18, Z+2	; 0x02
    164e:	33 81       	ldd	r19, Z+3	; 0x03
    1650:	2e 0f       	add	r18, r30
    1652:	3f 1f       	adc	r19, r31
    1654:	fc 01       	movw	r30, r24
    1656:	40 81       	ld	r20, Z
    1658:	e4 0f       	add	r30, r20
    165a:	f1 1d       	adc	r31, r1
    165c:	e2 17       	cp	r30, r18
    165e:	f3 07       	cpc	r31, r19
    1660:	b8 f4       	brcc	.+46     	; 0x1690 <udc_next_desc_in_iface+0x52>
    1662:	81 81       	ldd	r24, Z+1	; 0x01
    1664:	84 30       	cpi	r24, 0x04	; 4
    1666:	b9 f0       	breq	.+46     	; 0x1696 <udc_next_desc_in_iface+0x58>
    1668:	86 13       	cpse	r24, r22
    166a:	09 c0       	rjmp	.+18     	; 0x167e <udc_next_desc_in_iface+0x40>
    166c:	05 c0       	rjmp	.+10     	; 0x1678 <udc_next_desc_in_iface+0x3a>
    166e:	81 81       	ldd	r24, Z+1	; 0x01
    1670:	84 30       	cpi	r24, 0x04	; 4
    1672:	a1 f0       	breq	.+40     	; 0x169c <udc_next_desc_in_iface+0x5e>
    1674:	86 13       	cpse	r24, r22
    1676:	03 c0       	rjmp	.+6      	; 0x167e <udc_next_desc_in_iface+0x40>
    1678:	8e 2f       	mov	r24, r30
    167a:	9f 2f       	mov	r25, r31
    167c:	08 95       	ret
    167e:	80 81       	ld	r24, Z
    1680:	e8 0f       	add	r30, r24
    1682:	f1 1d       	adc	r31, r1
    1684:	e2 17       	cp	r30, r18
    1686:	f3 07       	cpc	r31, r19
    1688:	90 f3       	brcs	.-28     	; 0x166e <udc_next_desc_in_iface+0x30>
    168a:	80 e0       	ldi	r24, 0x00	; 0
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	08 95       	ret
    1690:	80 e0       	ldi	r24, 0x00	; 0
    1692:	90 e0       	ldi	r25, 0x00	; 0
    1694:	08 95       	ret
    1696:	80 e0       	ldi	r24, 0x00	; 0
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	08 95       	ret
    169c:	80 e0       	ldi	r24, 0x00	; 0
    169e:	90 e0       	ldi	r25, 0x00	; 0
    16a0:	08 95       	ret

000016a2 <udc_valid_address>:
    16a2:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    16a6:	8f 77       	andi	r24, 0x7F	; 127
    16a8:	0c 94 88 13 	jmp	0x2710	; 0x2710 <udd_set_address>
    16ac:	08 95       	ret

000016ae <udc_update_iface_desc>:
    16ae:	90 91 f4 20 	lds	r25, 0x20F4	; 0x8020f4 <udc_num_configuration>
    16b2:	99 23       	and	r25, r25
    16b4:	81 f1       	breq	.+96     	; 0x1716 <udc_update_iface_desc+0x68>
    16b6:	e0 91 f2 20 	lds	r30, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    16ba:	f0 91 f3 20 	lds	r31, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    16be:	01 90       	ld	r0, Z+
    16c0:	f0 81       	ld	r31, Z
    16c2:	e0 2d       	mov	r30, r0
    16c4:	94 81       	ldd	r25, Z+4	; 0x04
    16c6:	89 17       	cp	r24, r25
    16c8:	40 f5       	brcc	.+80     	; 0x171a <udc_update_iface_desc+0x6c>
    16ca:	e0 93 f0 20 	sts	0x20F0, r30	; 0x8020f0 <udc_ptr_iface>
    16ce:	f0 93 f1 20 	sts	0x20F1, r31	; 0x8020f1 <udc_ptr_iface+0x1>
    16d2:	22 81       	ldd	r18, Z+2	; 0x02
    16d4:	33 81       	ldd	r19, Z+3	; 0x03
    16d6:	2e 0f       	add	r18, r30
    16d8:	3f 1f       	adc	r19, r31
    16da:	e2 17       	cp	r30, r18
    16dc:	f3 07       	cpc	r31, r19
    16de:	f8 f4       	brcc	.+62     	; 0x171e <udc_update_iface_desc+0x70>
    16e0:	91 81       	ldd	r25, Z+1	; 0x01
    16e2:	94 30       	cpi	r25, 0x04	; 4
    16e4:	61 f4       	brne	.+24     	; 0x16fe <udc_update_iface_desc+0x50>
    16e6:	92 81       	ldd	r25, Z+2	; 0x02
    16e8:	98 13       	cpse	r25, r24
    16ea:	09 c0       	rjmp	.+18     	; 0x16fe <udc_update_iface_desc+0x50>
    16ec:	93 81       	ldd	r25, Z+3	; 0x03
    16ee:	96 13       	cpse	r25, r22
    16f0:	06 c0       	rjmp	.+12     	; 0x16fe <udc_update_iface_desc+0x50>
    16f2:	e0 93 f0 20 	sts	0x20F0, r30	; 0x8020f0 <udc_ptr_iface>
    16f6:	f0 93 f1 20 	sts	0x20F1, r31	; 0x8020f1 <udc_ptr_iface+0x1>
    16fa:	81 e0       	ldi	r24, 0x01	; 1
    16fc:	08 95       	ret
    16fe:	90 81       	ld	r25, Z
    1700:	e9 0f       	add	r30, r25
    1702:	f1 1d       	adc	r31, r1
    1704:	e2 17       	cp	r30, r18
    1706:	f3 07       	cpc	r31, r19
    1708:	58 f3       	brcs	.-42     	; 0x16e0 <udc_update_iface_desc+0x32>
    170a:	e0 93 f0 20 	sts	0x20F0, r30	; 0x8020f0 <udc_ptr_iface>
    170e:	f0 93 f1 20 	sts	0x20F1, r31	; 0x8020f1 <udc_ptr_iface+0x1>
    1712:	80 e0       	ldi	r24, 0x00	; 0
    1714:	08 95       	ret
    1716:	80 e0       	ldi	r24, 0x00	; 0
    1718:	08 95       	ret
    171a:	80 e0       	ldi	r24, 0x00	; 0
    171c:	08 95       	ret
    171e:	80 e0       	ldi	r24, 0x00	; 0
    1720:	08 95       	ret

00001722 <udc_iface_disable>:
    1722:	ef 92       	push	r14
    1724:	ff 92       	push	r15
    1726:	1f 93       	push	r17
    1728:	cf 93       	push	r28
    172a:	df 93       	push	r29
    172c:	c8 2f       	mov	r28, r24
    172e:	60 e0       	ldi	r22, 0x00	; 0
    1730:	be df       	rcall	.-132    	; 0x16ae <udc_update_iface_desc>
    1732:	18 2f       	mov	r17, r24
    1734:	88 23       	and	r24, r24
    1736:	81 f1       	breq	.+96     	; 0x1798 <udc_iface_disable+0x76>
    1738:	a0 91 f2 20 	lds	r26, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    173c:	b0 91 f3 20 	lds	r27, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    1740:	ec 2f       	mov	r30, r28
    1742:	f0 e0       	ldi	r31, 0x00	; 0
    1744:	ee 0f       	add	r30, r30
    1746:	ff 1f       	adc	r31, r31
    1748:	12 96       	adiw	r26, 0x02	; 2
    174a:	8d 91       	ld	r24, X+
    174c:	9c 91       	ld	r25, X
    174e:	13 97       	sbiw	r26, 0x03	; 3
    1750:	e8 0f       	add	r30, r24
    1752:	f9 1f       	adc	r31, r25
    1754:	e0 80       	ld	r14, Z
    1756:	f1 80       	ldd	r15, Z+1	; 0x01
    1758:	d7 01       	movw	r26, r14
    175a:	16 96       	adiw	r26, 0x06	; 6
    175c:	ed 91       	ld	r30, X+
    175e:	fc 91       	ld	r31, X
    1760:	17 97       	sbiw	r26, 0x07	; 7
    1762:	09 95       	icall
    1764:	68 2f       	mov	r22, r24
    1766:	8c 2f       	mov	r24, r28
    1768:	a2 df       	rcall	.-188    	; 0x16ae <udc_update_iface_desc>
    176a:	18 2f       	mov	r17, r24
    176c:	88 23       	and	r24, r24
    176e:	a1 f0       	breq	.+40     	; 0x1798 <udc_iface_disable+0x76>
    1770:	c0 91 f0 20 	lds	r28, 0x20F0	; 0x8020f0 <udc_ptr_iface>
    1774:	d0 91 f1 20 	lds	r29, 0x20F1	; 0x8020f1 <udc_ptr_iface+0x1>
    1778:	65 e0       	ldi	r22, 0x05	; 5
    177a:	ce 01       	movw	r24, r28
    177c:	60 df       	rcall	.-320    	; 0x163e <udc_next_desc_in_iface>
    177e:	ec 01       	movw	r28, r24
    1780:	89 2b       	or	r24, r25
    1782:	21 f0       	breq	.+8      	; 0x178c <udc_iface_disable+0x6a>
    1784:	8a 81       	ldd	r24, Y+2	; 0x02
    1786:	0e 94 54 15 	call	0x2aa8	; 0x2aa8 <udd_ep_free>
    178a:	f6 cf       	rjmp	.-20     	; 0x1778 <udc_iface_disable+0x56>
    178c:	d7 01       	movw	r26, r14
    178e:	12 96       	adiw	r26, 0x02	; 2
    1790:	ed 91       	ld	r30, X+
    1792:	fc 91       	ld	r31, X
    1794:	13 97       	sbiw	r26, 0x03	; 3
    1796:	09 95       	icall
    1798:	81 2f       	mov	r24, r17
    179a:	df 91       	pop	r29
    179c:	cf 91       	pop	r28
    179e:	1f 91       	pop	r17
    17a0:	ff 90       	pop	r15
    17a2:	ef 90       	pop	r14
    17a4:	08 95       	ret

000017a6 <udc_iface_enable>:
    17a6:	1f 93       	push	r17
    17a8:	cf 93       	push	r28
    17aa:	df 93       	push	r29
    17ac:	18 2f       	mov	r17, r24
    17ae:	7f df       	rcall	.-258    	; 0x16ae <udc_update_iface_desc>
    17b0:	88 23       	and	r24, r24
    17b2:	39 f1       	breq	.+78     	; 0x1802 <udc_iface_enable+0x5c>
    17b4:	c0 91 f0 20 	lds	r28, 0x20F0	; 0x8020f0 <udc_ptr_iface>
    17b8:	d0 91 f1 20 	lds	r29, 0x20F1	; 0x8020f1 <udc_ptr_iface+0x1>
    17bc:	65 e0       	ldi	r22, 0x05	; 5
    17be:	ce 01       	movw	r24, r28
    17c0:	3e df       	rcall	.-388    	; 0x163e <udc_next_desc_in_iface>
    17c2:	ec 01       	movw	r28, r24
    17c4:	89 2b       	or	r24, r25
    17c6:	41 f0       	breq	.+16     	; 0x17d8 <udc_iface_enable+0x32>
    17c8:	4c 81       	ldd	r20, Y+4	; 0x04
    17ca:	5d 81       	ldd	r21, Y+5	; 0x05
    17cc:	6b 81       	ldd	r22, Y+3	; 0x03
    17ce:	8a 81       	ldd	r24, Y+2	; 0x02
    17d0:	ac d7       	rcall	.+3928   	; 0x272a <udd_ep_alloc>
    17d2:	81 11       	cpse	r24, r1
    17d4:	f3 cf       	rjmp	.-26     	; 0x17bc <udc_iface_enable+0x16>
    17d6:	15 c0       	rjmp	.+42     	; 0x1802 <udc_iface_enable+0x5c>
    17d8:	a0 91 f2 20 	lds	r26, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    17dc:	b0 91 f3 20 	lds	r27, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    17e0:	e1 2f       	mov	r30, r17
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	ee 0f       	add	r30, r30
    17e6:	ff 1f       	adc	r31, r31
    17e8:	12 96       	adiw	r26, 0x02	; 2
    17ea:	8d 91       	ld	r24, X+
    17ec:	9c 91       	ld	r25, X
    17ee:	13 97       	sbiw	r26, 0x03	; 3
    17f0:	e8 0f       	add	r30, r24
    17f2:	f9 1f       	adc	r31, r25
    17f4:	01 90       	ld	r0, Z+
    17f6:	f0 81       	ld	r31, Z
    17f8:	e0 2d       	mov	r30, r0
    17fa:	01 90       	ld	r0, Z+
    17fc:	f0 81       	ld	r31, Z
    17fe:	e0 2d       	mov	r30, r0
    1800:	09 95       	icall
    1802:	df 91       	pop	r29
    1804:	cf 91       	pop	r28
    1806:	1f 91       	pop	r17
    1808:	08 95       	ret

0000180a <udc_get_interface_desc>:
    180a:	80 91 f0 20 	lds	r24, 0x20F0	; 0x8020f0 <udc_ptr_iface>
    180e:	90 91 f1 20 	lds	r25, 0x20F1	; 0x8020f1 <udc_ptr_iface+0x1>
    1812:	08 95       	ret

00001814 <udc_start>:
    1814:	02 c7       	rjmp	.+3588   	; 0x261a <udd_enable>
    1816:	08 95       	ret

00001818 <udc_reset>:
    1818:	cf 93       	push	r28
    181a:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    181e:	88 23       	and	r24, r24
    1820:	c1 f0       	breq	.+48     	; 0x1852 <udc_reset+0x3a>
    1822:	e0 91 f2 20 	lds	r30, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    1826:	f0 91 f3 20 	lds	r31, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    182a:	01 90       	ld	r0, Z+
    182c:	f0 81       	ld	r31, Z
    182e:	e0 2d       	mov	r30, r0
    1830:	84 81       	ldd	r24, Z+4	; 0x04
    1832:	88 23       	and	r24, r24
    1834:	71 f0       	breq	.+28     	; 0x1852 <udc_reset+0x3a>
    1836:	c0 e0       	ldi	r28, 0x00	; 0
    1838:	8c 2f       	mov	r24, r28
    183a:	73 df       	rcall	.-282    	; 0x1722 <udc_iface_disable>
    183c:	cf 5f       	subi	r28, 0xFF	; 255
    183e:	e0 91 f2 20 	lds	r30, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    1842:	f0 91 f3 20 	lds	r31, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    1846:	01 90       	ld	r0, Z+
    1848:	f0 81       	ld	r31, Z
    184a:	e0 2d       	mov	r30, r0
    184c:	84 81       	ldd	r24, Z+4	; 0x04
    184e:	c8 17       	cp	r28, r24
    1850:	98 f3       	brcs	.-26     	; 0x1838 <udc_reset+0x20>
    1852:	10 92 f4 20 	sts	0x20F4, r1	; 0x8020f4 <udc_num_configuration>
    1856:	10 92 f8 20 	sts	0x20F8, r1	; 0x8020f8 <udc_device_status>
    185a:	10 92 f9 20 	sts	0x20F9, r1	; 0x8020f9 <udc_device_status+0x1>
    185e:	cf 91       	pop	r28
    1860:	08 95       	ret

00001862 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    1862:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    1864:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1868:	88 23       	and	r24, r24
    186a:	49 f1       	breq	.+82     	; 0x18be <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    186c:	a0 91 f2 20 	lds	r26, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    1870:	b0 91 f3 20 	lds	r27, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    1874:	ed 91       	ld	r30, X+
    1876:	fc 91       	ld	r31, X
    1878:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    187a:	84 81       	ldd	r24, Z+4	; 0x04
    187c:	88 23       	and	r24, r24
    187e:	f9 f0       	breq	.+62     	; 0x18be <udc_sof_notify+0x5c>
    1880:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    1882:	ec 2f       	mov	r30, r28
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	ee 0f       	add	r30, r30
    1888:	ff 1f       	adc	r31, r31
    188a:	12 96       	adiw	r26, 0x02	; 2
    188c:	8d 91       	ld	r24, X+
    188e:	9c 91       	ld	r25, X
    1890:	13 97       	sbiw	r26, 0x03	; 3
    1892:	e8 0f       	add	r30, r24
    1894:	f9 1f       	adc	r31, r25
    1896:	01 90       	ld	r0, Z+
    1898:	f0 81       	ld	r31, Z
    189a:	e0 2d       	mov	r30, r0
    189c:	00 84       	ldd	r0, Z+8	; 0x08
    189e:	f1 85       	ldd	r31, Z+9	; 0x09
    18a0:	e0 2d       	mov	r30, r0
    18a2:	30 97       	sbiw	r30, 0x00	; 0
    18a4:	09 f0       	breq	.+2      	; 0x18a8 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    18a6:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    18a8:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    18aa:	a0 91 f2 20 	lds	r26, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    18ae:	b0 91 f3 20 	lds	r27, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    18b2:	ed 91       	ld	r30, X+
    18b4:	fc 91       	ld	r31, X
    18b6:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    18b8:	84 81       	ldd	r24, Z+4	; 0x04
    18ba:	c8 17       	cp	r28, r24
    18bc:	10 f3       	brcs	.-60     	; 0x1882 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    18be:	cf 91       	pop	r28
    18c0:	08 95       	ret

000018c2 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    18c2:	0f 93       	push	r16
    18c4:	1f 93       	push	r17
    18c6:	cf 93       	push	r28
    18c8:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    18ca:	ea ee       	ldi	r30, 0xEA	; 234
    18cc:	f5 e2       	ldi	r31, 0x25	; 37
    18ce:	12 86       	std	Z+10, r1	; 0x0a
    18d0:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    18d2:	14 86       	std	Z+12, r1	; 0x0c
    18d4:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    18d6:	16 86       	std	Z+14, r1	; 0x0e
    18d8:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    18da:	80 81       	ld	r24, Z
    18dc:	28 2f       	mov	r18, r24
    18de:	88 23       	and	r24, r24
    18e0:	3c f4       	brge	.+14     	; 0x18f0 <udc_process_setup+0x2e>
		if (udd_g_ctrlreq.req.wLength == 0) {
    18e2:	40 91 f0 25 	lds	r20, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    18e6:	50 91 f1 25 	lds	r21, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    18ea:	45 2b       	or	r20, r21
    18ec:	09 f4       	brne	.+2      	; 0x18f0 <udc_process_setup+0x2e>
    18ee:	49 c3       	rjmp	.+1682   	; 0x1f82 <udc_process_setup+0x6c0>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    18f0:	98 2f       	mov	r25, r24
    18f2:	90 76       	andi	r25, 0x60	; 96
    18f4:	90 34       	cpi	r25, 0x40	; 64
    18f6:	09 f0       	breq	.+2      	; 0x18fa <udc_process_setup+0x38>
    18f8:	ea c0       	rjmp	.+468    	; 0x1ace <udc_process_setup+0x20c>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    18fa:	e0 91 eb 25 	lds	r30, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    18fe:	4e 2f       	mov	r20, r30
    1900:	50 e0       	ldi	r21, 0x00	; 0
    1902:	fa 01       	movw	r30, r20
    1904:	e0 5a       	subi	r30, 0xA0	; 160
    1906:	f1 09       	sbc	r31, r1
    1908:	e8 30       	cpi	r30, 0x08	; 8
    190a:	f1 05       	cpc	r31, r1
    190c:	08 f0       	brcs	.+2      	; 0x1910 <udc_process_setup+0x4e>
    190e:	df c0       	rjmp	.+446    	; 0x1ace <udc_process_setup+0x20c>
    1910:	ea 5f       	subi	r30, 0xFA	; 250
    1912:	fe 4f       	sbci	r31, 0xFE	; 254
    1914:	0c 94 6d 17 	jmp	0x2eda	; 0x2eda <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			debugOnNextEnd = 1;
    1918:	81 e0       	ldi	r24, 0x01	; 1
    191a:	80 93 e5 20 	sts	0x20E5, r24	; 0x8020e5 <debugOnNextEnd>
			uds.medianTrfcntL = median_TRFCNT & 0xff;
    191e:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
    1922:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
    1926:	ee ec       	ldi	r30, 0xCE	; 206
    1928:	f3 e2       	ldi	r31, 0x23	; 35
    192a:	85 87       	std	Z+13, r24	; 0x0d
			uds.medianTrfcntH = (median_TRFCNT >> 8) & 0xff;
    192c:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
    1930:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
    1934:	96 87       	std	Z+14, r25	; 0x0e
			uds.calValNeg = cali_value_negative_gradient;
    1936:	80 91 c2 23 	lds	r24, 0x23C2	; 0x8023c2 <cali_value_negative_gradient>
    193a:	87 87       	std	Z+15, r24	; 0x0f
			uds.calValPos = cali_value_positive_gradient;
    193c:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <cali_value_positive_gradient>
    1940:	80 8b       	std	Z+16, r24	; 0x10
			uds.CALA = DFLLRC2M.CALA;
    1942:	a8 e6       	ldi	r26, 0x68	; 104
    1944:	b0 e0       	ldi	r27, 0x00	; 0
    1946:	12 96       	adiw	r26, 0x02	; 2
    1948:	8c 91       	ld	r24, X
    194a:	12 97       	sbiw	r26, 0x02	; 2
    194c:	81 8b       	std	Z+17, r24	; 0x11
			uds.CALB = DFLLRC2M.CALB;
    194e:	13 96       	adiw	r26, 0x03	; 3
    1950:	8c 91       	ld	r24, X
    1952:	82 8b       	std	Z+18, r24	; 0x12
			udd_set_setup_payload(&uds, udd_g_ctrlreq.req.wLength);
    1954:	60 91 f0 25 	lds	r22, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1958:	70 91 f1 25 	lds	r23, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    195c:	cf 01       	movw	r24, r30
    195e:	de d6       	rcall	.+3516   	; 0x271c <udd_set_setup_payload>
    1960:	14 c3       	rjmp	.+1576   	; 0x1f8a <udc_process_setup+0x6c8>
			//asm("nop");
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    1962:	e0 e0       	ldi	r30, 0x00	; 0
    1964:	f8 e0       	ldi	r31, 0x08	; 8
    1966:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1968:	ca ee       	ldi	r28, 0xEA	; 234
    196a:	d5 e2       	ldi	r29, 0x25	; 37
    196c:	8a 81       	ldd	r24, Y+2	; 0x02
    196e:	9b 81       	ldd	r25, Y+3	; 0x03
    1970:	86 ab       	std	Z+54, r24	; 0x36
    1972:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1974:	8c 81       	ldd	r24, Y+4	; 0x04
    1976:	8f 70       	andi	r24, 0x0F	; 15
    1978:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    197a:	6e 81       	ldd	r22, Y+6	; 0x06
    197c:	7f 81       	ldd	r23, Y+7	; 0x07
    197e:	8a ee       	ldi	r24, 0xEA	; 234
    1980:	93 e2       	ldi	r25, 0x23	; 35
    1982:	cc d6       	rcall	.+3480   	; 0x271c <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    1984:	8e 81       	ldd	r24, Y+6	; 0x06
    1986:	9f 81       	ldd	r25, Y+7	; 0x07
    1988:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
    198c:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
    1990:	82 17       	cp	r24, r18
    1992:	93 07       	cpc	r25, r19
    1994:	09 f4       	brne	.+2      	; 0x1998 <udc_process_setup+0xd6>
    1996:	f9 c2       	rjmp	.+1522   	; 0x1f8a <udc_process_setup+0x6c8>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    1998:	80 93 0d 20 	sts	0x200D, r24	; 0x80200d <dacBuf_len>
    199c:	90 93 0e 20 	sts	0x200E, r25	; 0x80200e <dacBuf_len+0x1>
				tiny_dma_delayed_set(global_mode);
    19a0:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
    19a4:	f3 d8       	rcall	.-3610   	; 0xb8c <tiny_dma_delayed_set>
    19a6:	f1 c2       	rjmp	.+1506   	; 0x1f8a <udc_process_setup+0x6c8>
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    19a8:	e0 e4       	ldi	r30, 0x40	; 64
    19aa:	f8 e0       	ldi	r31, 0x08	; 8
    19ac:	10 82       	st	Z, r1
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    19ae:	ca ee       	ldi	r28, 0xEA	; 234
    19b0:	d5 e2       	ldi	r29, 0x25	; 37
    19b2:	8a 81       	ldd	r24, Y+2	; 0x02
    19b4:	9b 81       	ldd	r25, Y+3	; 0x03
    19b6:	86 ab       	std	Z+54, r24	; 0x36
    19b8:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    19ba:	8c 81       	ldd	r24, Y+4	; 0x04
    19bc:	8f 70       	andi	r24, 0x0F	; 15
    19be:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    19c0:	6e 81       	ldd	r22, Y+6	; 0x06
    19c2:	7f 81       	ldd	r23, Y+7	; 0x07
    19c4:	8b ef       	ldi	r24, 0xFB	; 251
    19c6:	95 e2       	ldi	r25, 0x25	; 37
    19c8:	a9 d6       	rcall	.+3410   	; 0x271c <udd_set_setup_payload>
			if(auxDacBufLen != udd_g_ctrlreq.req.wLength){
    19ca:	8e 81       	ldd	r24, Y+6	; 0x06
    19cc:	9f 81       	ldd	r25, Y+7	; 0x07
    19ce:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
    19d2:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    19d6:	82 17       	cp	r24, r18
    19d8:	93 07       	cpc	r25, r19
    19da:	09 f4       	brne	.+2      	; 0x19de <udc_process_setup+0x11c>
    19dc:	d6 c2       	rjmp	.+1452   	; 0x1f8a <udc_process_setup+0x6c8>
				auxDacBufLen = udd_g_ctrlreq.req.wLength;
    19de:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <auxDacBufLen>
    19e2:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <auxDacBufLen+0x1>
				tiny_dma_delayed_set(global_mode);
    19e6:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
    19ea:	d0 d8       	rcall	.-3680   	; 0xb8c <tiny_dma_delayed_set>
    19ec:	ce c2       	rjmp	.+1436   	; 0x1f8a <udc_process_setup+0x6c8>
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    19ee:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    19f2:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    19f6:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    19fa:	80 93 e8 20 	sts	0x20E8, r24	; 0x8020e8 <PSU_target>
    19fe:	c5 c2       	rjmp	.+1418   	; 0x1f8a <udc_process_setup+0x6c8>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    1a00:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1a04:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    1a08:	c0 c2       	rjmp	.+1408   	; 0x1f8a <udc_process_setup+0x6c8>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    1a0a:	e0 91 ec 25 	lds	r30, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1a0e:	f0 91 ed 25 	lds	r31, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1a12:	e8 30       	cpi	r30, 0x08	; 8
    1a14:	f1 05       	cpc	r31, r1
    1a16:	08 f0       	brcs	.+2      	; 0x1a1a <udc_process_setup+0x158>
    1a18:	5a c0       	rjmp	.+180    	; 0x1ace <udc_process_setup+0x20c>
    1a1a:	e2 5f       	subi	r30, 0xF2	; 242
    1a1c:	fe 4f       	sbci	r31, 0xFE	; 254
    1a1e:	0c 94 6d 17 	jmp	0x2eda	; 0x2eda <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    1a22:	60 e0       	ldi	r22, 0x00	; 0
    1a24:	80 e0       	ldi	r24, 0x00	; 0
    1a26:	18 d8       	rcall	.-4048   	; 0xa58 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a28:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1a2c:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(0);
    1a30:	80 e0       	ldi	r24, 0x00	; 0
    1a32:	ac d8       	rcall	.-3752   	; 0xb8c <tiny_dma_delayed_set>
    1a34:	aa c2       	rjmp	.+1364   	; 0x1f8a <udc_process_setup+0x6c8>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    1a36:	60 e0       	ldi	r22, 0x00	; 0
    1a38:	80 e0       	ldi	r24, 0x00	; 0
    1a3a:	0e d8       	rcall	.-4068   	; 0xa58 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a3c:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1a40:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(1);
    1a44:	81 e0       	ldi	r24, 0x01	; 1
    1a46:	a2 d8       	rcall	.-3772   	; 0xb8c <tiny_dma_delayed_set>
    1a48:	a0 c2       	rjmp	.+1344   	; 0x1f8a <udc_process_setup+0x6c8>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    1a4a:	61 e0       	ldi	r22, 0x01	; 1
    1a4c:	81 e0       	ldi	r24, 0x01	; 1
    1a4e:	04 d8       	rcall	.-4088   	; 0xa58 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a50:	ca ee       	ldi	r28, 0xEA	; 234
    1a52:	d5 e2       	ldi	r29, 0x25	; 37
    1a54:	8c 81       	ldd	r24, Y+4	; 0x04
    1a56:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    1a5a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a5c:	0e 94 0f 05 	call	0xa1e	; 0xa1e <tiny_adc_ch1setup>
					tiny_dma_delayed_set(2);
    1a60:	82 e0       	ldi	r24, 0x02	; 2
    1a62:	94 d8       	rcall	.-3800   	; 0xb8c <tiny_dma_delayed_set>
    1a64:	92 c2       	rjmp	.+1316   	; 0x1f8a <udc_process_setup+0x6c8>
					break;
				case 3:  //Mode 3
					tiny_dma_delayed_set(3);
    1a66:	83 e0       	ldi	r24, 0x03	; 3
    1a68:	91 d8       	rcall	.-3806   	; 0xb8c <tiny_dma_delayed_set>
    1a6a:	8f c2       	rjmp	.+1310   	; 0x1f8a <udc_process_setup+0x6c8>
					break;
				case 4:  //Mode 4
					tiny_dma_delayed_set(4);
    1a6c:	84 e0       	ldi	r24, 0x04	; 4
    1a6e:	8e d8       	rcall	.-3812   	; 0xb8c <tiny_dma_delayed_set>
    1a70:	8c c2       	rjmp	.+1304   	; 0x1f8a <udc_process_setup+0x6c8>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    1a72:	60 e0       	ldi	r22, 0x00	; 0
    1a74:	80 e0       	ldi	r24, 0x00	; 0
    1a76:	0e 94 2c 05 	call	0xa58	; 0xa58 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a7a:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1a7e:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(5);
    1a82:	85 e0       	ldi	r24, 0x05	; 5
    1a84:	83 d8       	rcall	.-3834   	; 0xb8c <tiny_dma_delayed_set>
    1a86:	81 c2       	rjmp	.+1282   	; 0x1f8a <udc_process_setup+0x6c8>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    1a88:	61 e0       	ldi	r22, 0x01	; 1
    1a8a:	80 e0       	ldi	r24, 0x00	; 0
    1a8c:	0e 94 2c 05 	call	0xa58	; 0xa58 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a90:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1a94:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(6);
    1a98:	86 e0       	ldi	r24, 0x06	; 6
    1a9a:	78 d8       	rcall	.-3856   	; 0xb8c <tiny_dma_delayed_set>
    1a9c:	76 c2       	rjmp	.+1260   	; 0x1f8a <udc_process_setup+0x6c8>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    1a9e:	62 e0       	ldi	r22, 0x02	; 2
    1aa0:	80 e0       	ldi	r24, 0x00	; 0
    1aa2:	0e 94 2c 05 	call	0xa58	; 0xa58 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    1aa6:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1aaa:	80 68       	ori	r24, 0x80	; 128
    1aac:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(7);
    1ab0:	87 e0       	ldi	r24, 0x07	; 7
    1ab2:	6c d8       	rcall	.-3880   	; 0xb8c <tiny_dma_delayed_set>
    1ab4:	6a c2       	rjmp	.+1236   	; 0x1f8a <udc_process_setup+0x6c8>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    1ab6:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1aba:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    1abe:	65 c2       	rjmp	.+1226   	; 0x1f8a <udc_process_setup+0x6c8>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    1ac0:	e9 e7       	ldi	r30, 0x79	; 121
    1ac2:	f0 e0       	ldi	r31, 0x00	; 0
    1ac4:	91 e0       	ldi	r25, 0x01	; 1
    1ac6:	88 ed       	ldi	r24, 0xD8	; 216
    1ac8:	f8 94       	cli
    1aca:	84 bf       	out	0x34, r24	; 52
    1acc:	90 83       	st	Z, r25
			return true;
		}
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1ace:	91 11       	cpse	r25, r1
    1ad0:	e1 c1       	rjmp	.+962    	; 0x1e94 <udc_process_setup+0x5d2>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    1ad2:	22 23       	and	r18, r18
    1ad4:	0c f0       	brlt	.+2      	; 0x1ad8 <udc_process_setup+0x216>
    1ad6:	05 c1       	rjmp	.+522    	; 0x1ce2 <udc_process_setup+0x420>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    1ad8:	20 91 f0 25 	lds	r18, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1adc:	30 91 f1 25 	lds	r19, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1ae0:	21 15       	cp	r18, r1
    1ae2:	31 05       	cpc	r19, r1
    1ae4:	09 f4       	brne	.+2      	; 0x1ae8 <udc_process_setup+0x226>
    1ae6:	d6 c1       	rjmp	.+940    	; 0x1e94 <udc_process_setup+0x5d2>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1ae8:	8f 71       	andi	r24, 0x1F	; 31
    1aea:	09 f0       	breq	.+2      	; 0x1aee <udc_process_setup+0x22c>
    1aec:	a3 c0       	rjmp	.+326    	; 0x1c34 <udc_process_setup+0x372>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1aee:	90 91 eb 25 	lds	r25, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1af2:	96 30       	cpi	r25, 0x06	; 6
    1af4:	79 f0       	breq	.+30     	; 0x1b14 <udc_process_setup+0x252>
    1af6:	98 30       	cpi	r25, 0x08	; 8
    1af8:	09 f4       	brne	.+2      	; 0x1afc <udc_process_setup+0x23a>
    1afa:	92 c0       	rjmp	.+292    	; 0x1c20 <udc_process_setup+0x35e>
    1afc:	91 11       	cpse	r25, r1
    1afe:	9a c0       	rjmp	.+308    	; 0x1c34 <udc_process_setup+0x372>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    1b00:	22 30       	cpi	r18, 0x02	; 2
    1b02:	31 05       	cpc	r19, r1
    1b04:	09 f0       	breq	.+2      	; 0x1b08 <udc_process_setup+0x246>
    1b06:	c6 c1       	rjmp	.+908    	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    1b08:	62 e0       	ldi	r22, 0x02	; 2
    1b0a:	70 e0       	ldi	r23, 0x00	; 0
    1b0c:	88 ef       	ldi	r24, 0xF8	; 248
    1b0e:	90 e2       	ldi	r25, 0x20	; 32
    1b10:	05 d6       	rcall	.+3082   	; 0x271c <udd_set_setup_payload>
    1b12:	3d c2       	rjmp	.+1146   	; 0x1f8e <udc_process_setup+0x6cc>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1b14:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1b18:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1b1c:	29 2f       	mov	r18, r25
    1b1e:	33 27       	eor	r19, r19
    1b20:	22 30       	cpi	r18, 0x02	; 2
    1b22:	31 05       	cpc	r19, r1
    1b24:	a9 f0       	breq	.+42     	; 0x1b50 <udc_process_setup+0x28e>
    1b26:	24 f4       	brge	.+8      	; 0x1b30 <udc_process_setup+0x26e>
    1b28:	21 30       	cpi	r18, 0x01	; 1
    1b2a:	31 05       	cpc	r19, r1
    1b2c:	41 f0       	breq	.+16     	; 0x1b3e <udc_process_setup+0x27c>
    1b2e:	a9 c1       	rjmp	.+850    	; 0x1e82 <udc_process_setup+0x5c0>
    1b30:	23 30       	cpi	r18, 0x03	; 3
    1b32:	31 05       	cpc	r19, r1
    1b34:	d9 f1       	breq	.+118    	; 0x1bac <udc_process_setup+0x2ea>
    1b36:	2f 30       	cpi	r18, 0x0F	; 15
    1b38:	31 05       	cpc	r19, r1
    1b3a:	51 f1       	breq	.+84     	; 0x1b90 <udc_process_setup+0x2ce>
    1b3c:	a2 c1       	rjmp	.+836    	; 0x1e82 <udc_process_setup+0x5c0>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    1b3e:	80 91 19 20 	lds	r24, 0x2019	; 0x802019 <udc_config>
    1b42:	90 91 1a 20 	lds	r25, 0x201A	; 0x80201a <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1b46:	dc 01       	movw	r26, r24
    1b48:	6c 91       	ld	r22, X
    1b4a:	70 e0       	ldi	r23, 0x00	; 0
    1b4c:	e7 d5       	rcall	.+3022   	; 0x271c <udd_set_setup_payload>
    1b4e:	59 c0       	rjmp	.+178    	; 0x1c02 <udc_process_setup+0x340>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    1b50:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1b54:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
    1b58:	21 89       	ldd	r18, Z+17	; 0x11
    1b5a:	82 17       	cp	r24, r18
    1b5c:	08 f0       	brcs	.+2      	; 0x1b60 <udc_process_setup+0x29e>
    1b5e:	9a c1       	rjmp	.+820    	; 0x1e94 <udc_process_setup+0x5d2>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1b60:	99 27       	eor	r25, r25
    1b62:	88 0f       	add	r24, r24
    1b64:	99 1f       	adc	r25, r25
    1b66:	88 0f       	add	r24, r24
    1b68:	99 1f       	adc	r25, r25
    1b6a:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1b6e:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1b72:	e8 0f       	add	r30, r24
    1b74:	f9 1f       	adc	r31, r25
    1b76:	80 81       	ld	r24, Z
    1b78:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1b7a:	fc 01       	movw	r30, r24
    1b7c:	62 81       	ldd	r22, Z+2	; 0x02
    1b7e:	73 81       	ldd	r23, Z+3	; 0x03
    1b80:	cd d5       	rcall	.+2970   	; 0x271c <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1b82:	e0 91 f2 25 	lds	r30, 0x25F2	; 0x8025f2 <udd_g_ctrlreq+0x8>
    1b86:	f0 91 f3 25 	lds	r31, 0x25F3	; 0x8025f3 <udd_g_ctrlreq+0x9>
    1b8a:	82 e0       	ldi	r24, 0x02	; 2
    1b8c:	81 83       	std	Z+1, r24	; 0x01
    1b8e:	39 c0       	rjmp	.+114    	; 0x1c02 <udc_process_setup+0x340>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1b90:	80 91 1d 20 	lds	r24, 0x201D	; 0x80201d <udc_config+0x4>
    1b94:	90 91 1e 20 	lds	r25, 0x201E	; 0x80201e <udc_config+0x5>
    1b98:	00 97       	sbiw	r24, 0x00	; 0
    1b9a:	09 f4       	brne	.+2      	; 0x1b9e <udc_process_setup+0x2dc>
    1b9c:	7b c1       	rjmp	.+758    	; 0x1e94 <udc_process_setup+0x5d2>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1b9e:	dc 01       	movw	r26, r24
    1ba0:	12 96       	adiw	r26, 0x02	; 2
    1ba2:	6d 91       	ld	r22, X+
    1ba4:	7c 91       	ld	r23, X
    1ba6:	13 97       	sbiw	r26, 0x03	; 3
    1ba8:	b9 d5       	rcall	.+2930   	; 0x271c <udd_set_setup_payload>
    1baa:	2b c0       	rjmp	.+86     	; 0x1c02 <udc_process_setup+0x340>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1bac:	99 27       	eor	r25, r25
    1bae:	81 30       	cpi	r24, 0x01	; 1
    1bb0:	91 05       	cpc	r25, r1
    1bb2:	71 f0       	breq	.+28     	; 0x1bd0 <udc_process_setup+0x30e>
    1bb4:	38 f0       	brcs	.+14     	; 0x1bc4 <udc_process_setup+0x302>
    1bb6:	02 97       	sbiw	r24, 0x02	; 2
    1bb8:	09 f0       	breq	.+2      	; 0x1bbc <udc_process_setup+0x2fa>
    1bba:	6c c1       	rjmp	.+728    	; 0x1e94 <udc_process_setup+0x5d2>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1bbc:	8a ea       	ldi	r24, 0xAA	; 170
    1bbe:	90 e2       	ldi	r25, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1bc0:	28 e1       	ldi	r18, 0x18	; 24
    1bc2:	09 c0       	rjmp	.+18     	; 0x1bd6 <udc_process_setup+0x314>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1bc4:	64 e0       	ldi	r22, 0x04	; 4
    1bc6:	70 e0       	ldi	r23, 0x00	; 0
    1bc8:	8e ec       	ldi	r24, 0xCE	; 206
    1bca:	90 e2       	ldi	r25, 0x20	; 32
    1bcc:	a7 d5       	rcall	.+2894   	; 0x271c <udd_set_setup_payload>
    1bce:	19 c0       	rjmp	.+50     	; 0x1c02 <udc_process_setup+0x340>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1bd0:	83 ec       	ldi	r24, 0xC3	; 195
    1bd2:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1bd4:	29 e0       	ldi	r18, 0x09	; 9
    1bd6:	38 2f       	mov	r19, r24
    1bd8:	aa e7       	ldi	r26, 0x7A	; 122
    1bda:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1bdc:	e8 2f       	mov	r30, r24
    1bde:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1be0:	81 91       	ld	r24, Z+
    1be2:	90 e0       	ldi	r25, 0x00	; 0
    1be4:	8d 93       	st	X+, r24
    1be6:	9d 93       	st	X+, r25
    1be8:	8e 2f       	mov	r24, r30
    1bea:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1bec:	82 17       	cp	r24, r18
    1bee:	c0 f3       	brcs	.-16     	; 0x1be0 <udc_process_setup+0x31e>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1bf0:	62 2f       	mov	r22, r18
    1bf2:	66 0f       	add	r22, r22
    1bf4:	6e 5f       	subi	r22, 0xFE	; 254
    1bf6:	60 93 78 20 	sts	0x2078, r22	; 0x802078 <udc_string_desc>
		udd_set_setup_payload(
    1bfa:	70 e0       	ldi	r23, 0x00	; 0
    1bfc:	88 e7       	ldi	r24, 0x78	; 120
    1bfe:	90 e2       	ldi	r25, 0x20	; 32
    1c00:	8d d5       	rcall	.+2842   	; 0x271c <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1c02:	ea ee       	ldi	r30, 0xEA	; 234
    1c04:	f5 e2       	ldi	r31, 0x25	; 37
    1c06:	86 81       	ldd	r24, Z+6	; 0x06
    1c08:	97 81       	ldd	r25, Z+7	; 0x07
    1c0a:	22 85       	ldd	r18, Z+10	; 0x0a
    1c0c:	33 85       	ldd	r19, Z+11	; 0x0b
    1c0e:	82 17       	cp	r24, r18
    1c10:	93 07       	cpc	r25, r19
    1c12:	08 f0       	brcs	.+2      	; 0x1c16 <udc_process_setup+0x354>
    1c14:	bc c1       	rjmp	.+888    	; 0x1f8e <udc_process_setup+0x6cc>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1c16:	80 93 f4 25 	sts	0x25F4, r24	; 0x8025f4 <udd_g_ctrlreq+0xa>
    1c1a:	90 93 f5 25 	sts	0x25F5, r25	; 0x8025f5 <udd_g_ctrlreq+0xb>
    1c1e:	b7 c1       	rjmp	.+878    	; 0x1f8e <udc_process_setup+0x6cc>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1c20:	21 30       	cpi	r18, 0x01	; 1
    1c22:	31 05       	cpc	r19, r1
    1c24:	09 f0       	breq	.+2      	; 0x1c28 <udc_process_setup+0x366>
    1c26:	36 c1       	rjmp	.+620    	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1c28:	61 e0       	ldi	r22, 0x01	; 1
    1c2a:	70 e0       	ldi	r23, 0x00	; 0
    1c2c:	84 ef       	ldi	r24, 0xF4	; 244
    1c2e:	90 e2       	ldi	r25, 0x20	; 32
    1c30:	75 d5       	rcall	.+2794   	; 0x271c <udd_set_setup_payload>
    1c32:	ad c1       	rjmp	.+858    	; 0x1f8e <udc_process_setup+0x6cc>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1c34:	81 30       	cpi	r24, 0x01	; 1
    1c36:	e1 f5       	brne	.+120    	; 0x1cb0 <udc_process_setup+0x3ee>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1c38:	90 91 eb 25 	lds	r25, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1c3c:	9a 30       	cpi	r25, 0x0A	; 10
    1c3e:	c1 f5       	brne	.+112    	; 0x1cb0 <udc_process_setup+0x3ee>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1c40:	21 30       	cpi	r18, 0x01	; 1
    1c42:	31 05       	cpc	r19, r1
    1c44:	09 f0       	breq	.+2      	; 0x1c48 <udc_process_setup+0x386>
    1c46:	26 c1       	rjmp	.+588    	; 0x1e94 <udc_process_setup+0x5d2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1c48:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1c4c:	88 23       	and	r24, r24
    1c4e:	09 f4       	brne	.+2      	; 0x1c52 <udc_process_setup+0x390>
    1c50:	21 c1       	rjmp	.+578    	; 0x1e94 <udc_process_setup+0x5d2>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1c52:	c0 91 ee 25 	lds	r28, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1c56:	d0 91 ef 25 	lds	r29, 0x25EF	; 0x8025ef <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1c5a:	00 91 f2 20 	lds	r16, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    1c5e:	10 91 f3 20 	lds	r17, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    1c62:	d8 01       	movw	r26, r16
    1c64:	ed 91       	ld	r30, X+
    1c66:	fc 91       	ld	r31, X
    1c68:	84 81       	ldd	r24, Z+4	; 0x04
    1c6a:	c8 17       	cp	r28, r24
    1c6c:	08 f0       	brcs	.+2      	; 0x1c70 <udc_process_setup+0x3ae>
    1c6e:	12 c1       	rjmp	.+548    	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1c70:	60 e0       	ldi	r22, 0x00	; 0
    1c72:	8c 2f       	mov	r24, r28
    1c74:	1c dd       	rcall	.-1480   	; 0x16ae <udc_update_iface_desc>
    1c76:	88 23       	and	r24, r24
    1c78:	09 f4       	brne	.+2      	; 0x1c7c <udc_process_setup+0x3ba>
    1c7a:	0c c1       	rjmp	.+536    	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1c7c:	ce 01       	movw	r24, r28
    1c7e:	99 27       	eor	r25, r25
    1c80:	88 0f       	add	r24, r24
    1c82:	99 1f       	adc	r25, r25
    1c84:	d8 01       	movw	r26, r16
    1c86:	12 96       	adiw	r26, 0x02	; 2
    1c88:	ed 91       	ld	r30, X+
    1c8a:	fc 91       	ld	r31, X
    1c8c:	13 97       	sbiw	r26, 0x03	; 3
    1c8e:	e8 0f       	add	r30, r24
    1c90:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1c92:	01 90       	ld	r0, Z+
    1c94:	f0 81       	ld	r31, Z
    1c96:	e0 2d       	mov	r30, r0
    1c98:	86 81       	ldd	r24, Z+6	; 0x06
    1c9a:	97 81       	ldd	r25, Z+7	; 0x07
    1c9c:	fc 01       	movw	r30, r24
    1c9e:	09 95       	icall
    1ca0:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1ca4:	61 e0       	ldi	r22, 0x01	; 1
    1ca6:	70 e0       	ldi	r23, 0x00	; 0
    1ca8:	86 ef       	ldi	r24, 0xF6	; 246
    1caa:	90 e2       	ldi	r25, 0x20	; 32
    1cac:	37 d5       	rcall	.+2670   	; 0x271c <udd_set_setup_payload>
    1cae:	6f c1       	rjmp	.+734    	; 0x1f8e <udc_process_setup+0x6cc>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1cb0:	82 30       	cpi	r24, 0x02	; 2
    1cb2:	09 f0       	breq	.+2      	; 0x1cb6 <udc_process_setup+0x3f4>
    1cb4:	ef c0       	rjmp	.+478    	; 0x1e94 <udc_process_setup+0x5d2>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1cb6:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1cba:	81 11       	cpse	r24, r1
    1cbc:	e4 c0       	rjmp	.+456    	; 0x1e86 <udc_process_setup+0x5c4>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1cbe:	22 30       	cpi	r18, 0x02	; 2
    1cc0:	31 05       	cpc	r19, r1
    1cc2:	09 f0       	breq	.+2      	; 0x1cc6 <udc_process_setup+0x404>
    1cc4:	e7 c0       	rjmp	.+462    	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1cc6:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1cca:	9b d5       	rcall	.+2870   	; 0x2802 <udd_ep_is_halted>
    1ccc:	90 e0       	ldi	r25, 0x00	; 0
    1cce:	80 93 ee 20 	sts	0x20EE, r24	; 0x8020ee <udc_ep_status.5554>
    1cd2:	90 93 ef 20 	sts	0x20EF, r25	; 0x8020ef <udc_ep_status.5554+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1cd6:	62 e0       	ldi	r22, 0x02	; 2
    1cd8:	70 e0       	ldi	r23, 0x00	; 0
    1cda:	8e ee       	ldi	r24, 0xEE	; 238
    1cdc:	90 e2       	ldi	r25, 0x20	; 32
    1cde:	1e d5       	rcall	.+2620   	; 0x271c <udd_set_setup_payload>
    1ce0:	56 c1       	rjmp	.+684    	; 0x1f8e <udc_process_setup+0x6cc>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1ce2:	8f 71       	andi	r24, 0x1F	; 31
    1ce4:	09 f0       	breq	.+2      	; 0x1ce8 <udc_process_setup+0x426>
    1ce6:	83 c0       	rjmp	.+262    	; 0x1dee <udc_process_setup+0x52c>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1ce8:	90 91 eb 25 	lds	r25, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1cec:	93 30       	cpi	r25, 0x03	; 3
    1cee:	09 f4       	brne	.+2      	; 0x1cf2 <udc_process_setup+0x430>
    1cf0:	cc c0       	rjmp	.+408    	; 0x1e8a <udc_process_setup+0x5c8>
    1cf2:	18 f4       	brcc	.+6      	; 0x1cfa <udc_process_setup+0x438>
    1cf4:	91 30       	cpi	r25, 0x01	; 1
    1cf6:	a1 f0       	breq	.+40     	; 0x1d20 <udc_process_setup+0x45e>
    1cf8:	7a c0       	rjmp	.+244    	; 0x1dee <udc_process_setup+0x52c>
    1cfa:	95 30       	cpi	r25, 0x05	; 5
    1cfc:	19 f0       	breq	.+6      	; 0x1d04 <udc_process_setup+0x442>
    1cfe:	99 30       	cpi	r25, 0x09	; 9
    1d00:	39 f1       	breq	.+78     	; 0x1d50 <udc_process_setup+0x48e>
    1d02:	75 c0       	rjmp	.+234    	; 0x1dee <udc_process_setup+0x52c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1d04:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1d08:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1d0c:	89 2b       	or	r24, r25
    1d0e:	09 f0       	breq	.+2      	; 0x1d12 <udc_process_setup+0x450>
    1d10:	c1 c0       	rjmp	.+386    	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1d12:	81 e5       	ldi	r24, 0x51	; 81
    1d14:	9b e0       	ldi	r25, 0x0B	; 11
    1d16:	80 93 f6 25 	sts	0x25F6, r24	; 0x8025f6 <udd_g_ctrlreq+0xc>
    1d1a:	90 93 f7 25 	sts	0x25F7, r25	; 0x8025f7 <udd_g_ctrlreq+0xd>
    1d1e:	37 c1       	rjmp	.+622    	; 0x1f8e <udc_process_setup+0x6cc>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1d20:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1d24:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1d28:	89 2b       	or	r24, r25
    1d2a:	09 f0       	breq	.+2      	; 0x1d2e <udc_process_setup+0x46c>
    1d2c:	b3 c0       	rjmp	.+358    	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1d2e:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1d32:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1d36:	01 97       	sbiw	r24, 0x01	; 1
    1d38:	09 f0       	breq	.+2      	; 0x1d3c <udc_process_setup+0x47a>
    1d3a:	ac c0       	rjmp	.+344    	; 0x1e94 <udc_process_setup+0x5d2>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1d3c:	80 91 f8 20 	lds	r24, 0x20F8	; 0x8020f8 <udc_device_status>
    1d40:	90 91 f9 20 	lds	r25, 0x20F9	; 0x8020f9 <udc_device_status+0x1>
    1d44:	8d 7f       	andi	r24, 0xFD	; 253
    1d46:	80 93 f8 20 	sts	0x20F8, r24	; 0x8020f8 <udc_device_status>
    1d4a:	90 93 f9 20 	sts	0x20F9, r25	; 0x8020f9 <udc_device_status+0x1>
    1d4e:	1f c1       	rjmp	.+574    	; 0x1f8e <udc_process_setup+0x6cc>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1d50:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1d54:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1d58:	89 2b       	or	r24, r25
    1d5a:	09 f0       	breq	.+2      	; 0x1d5e <udc_process_setup+0x49c>
    1d5c:	9b c0       	rjmp	.+310    	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1d5e:	db d4       	rcall	.+2486   	; 0x2716 <udd_getaddress>
    1d60:	88 23       	and	r24, r24
    1d62:	09 f4       	brne	.+2      	; 0x1d66 <udc_process_setup+0x4a4>
    1d64:	97 c0       	rjmp	.+302    	; 0x1e94 <udc_process_setup+0x5d2>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1d66:	20 91 ec 25 	lds	r18, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1d6a:	30 91 ed 25 	lds	r19, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1d6e:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1d70:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1d74:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1d78:	81 89       	ldd	r24, Z+17	; 0x11
    1d7a:	90 e0       	ldi	r25, 0x00	; 0
    1d7c:	82 17       	cp	r24, r18
    1d7e:	93 07       	cpc	r25, r19
    1d80:	08 f4       	brcc	.+2      	; 0x1d84 <udc_process_setup+0x4c2>
    1d82:	88 c0       	rjmp	.+272    	; 0x1e94 <udc_process_setup+0x5d2>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1d84:	49 dd       	rcall	.-1390   	; 0x1818 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1d86:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1d8a:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1d8e:	80 93 f4 20 	sts	0x20F4, r24	; 0x8020f4 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1d92:	88 23       	and	r24, r24
    1d94:	09 f4       	brne	.+2      	; 0x1d98 <udc_process_setup+0x4d6>
    1d96:	fb c0       	rjmp	.+502    	; 0x1f8e <udc_process_setup+0x6cc>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1d98:	99 27       	eor	r25, r25
    1d9a:	81 50       	subi	r24, 0x01	; 1
    1d9c:	90 4c       	sbci	r25, 0xC0	; 192
    1d9e:	88 0f       	add	r24, r24
    1da0:	99 1f       	adc	r25, r25
    1da2:	88 0f       	add	r24, r24
    1da4:	99 1f       	adc	r25, r25
    1da6:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1daa:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1dae:	e8 0f       	add	r30, r24
    1db0:	f9 1f       	adc	r31, r25
    1db2:	e0 93 f2 20 	sts	0x20F2, r30	; 0x8020f2 <udc_ptr_conf>
    1db6:	f0 93 f3 20 	sts	0x20F3, r31	; 0x8020f3 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1dba:	01 90       	ld	r0, Z+
    1dbc:	f0 81       	ld	r31, Z
    1dbe:	e0 2d       	mov	r30, r0
    1dc0:	84 81       	ldd	r24, Z+4	; 0x04
    1dc2:	88 23       	and	r24, r24
    1dc4:	09 f4       	brne	.+2      	; 0x1dc8 <udc_process_setup+0x506>
    1dc6:	e3 c0       	rjmp	.+454    	; 0x1f8e <udc_process_setup+0x6cc>
    1dc8:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1dca:	60 e0       	ldi	r22, 0x00	; 0
    1dcc:	8c 2f       	mov	r24, r28
    1dce:	eb dc       	rcall	.-1578   	; 0x17a6 <udc_iface_enable>
    1dd0:	88 23       	and	r24, r24
    1dd2:	09 f4       	brne	.+2      	; 0x1dd6 <udc_process_setup+0x514>
    1dd4:	5f c0       	rjmp	.+190    	; 0x1e94 <udc_process_setup+0x5d2>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1dd6:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1dd8:	e0 91 f2 20 	lds	r30, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    1ddc:	f0 91 f3 20 	lds	r31, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    1de0:	01 90       	ld	r0, Z+
    1de2:	f0 81       	ld	r31, Z
    1de4:	e0 2d       	mov	r30, r0
    1de6:	84 81       	ldd	r24, Z+4	; 0x04
    1de8:	c8 17       	cp	r28, r24
    1dea:	78 f3       	brcs	.-34     	; 0x1dca <udc_process_setup+0x508>
    1dec:	d0 c0       	rjmp	.+416    	; 0x1f8e <udc_process_setup+0x6cc>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1dee:	81 30       	cpi	r24, 0x01	; 1
    1df0:	e1 f4       	brne	.+56     	; 0x1e2a <udc_process_setup+0x568>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1df2:	90 91 eb 25 	lds	r25, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1df6:	9b 30       	cpi	r25, 0x0B	; 11
    1df8:	c1 f4       	brne	.+48     	; 0x1e2a <udc_process_setup+0x568>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1dfa:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1dfe:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1e02:	89 2b       	or	r24, r25
    1e04:	09 f0       	breq	.+2      	; 0x1e08 <udc_process_setup+0x546>
    1e06:	46 c0       	rjmp	.+140    	; 0x1e94 <udc_process_setup+0x5d2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1e08:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1e0c:	88 23       	and	r24, r24
    1e0e:	09 f4       	brne	.+2      	; 0x1e12 <udc_process_setup+0x550>
    1e10:	41 c0       	rjmp	.+130    	; 0x1e94 <udc_process_setup+0x5d2>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1e12:	ea ee       	ldi	r30, 0xEA	; 234
    1e14:	f5 e2       	ldi	r31, 0x25	; 37
    1e16:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1e18:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1e1a:	8c 2f       	mov	r24, r28
    1e1c:	82 dc       	rcall	.-1788   	; 0x1722 <udc_iface_disable>
    1e1e:	88 23       	and	r24, r24
    1e20:	c9 f1       	breq	.+114    	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1e22:	6d 2f       	mov	r22, r29
    1e24:	8c 2f       	mov	r24, r28
    1e26:	bf dc       	rcall	.-1666   	; 0x17a6 <udc_iface_enable>
    1e28:	33 c0       	rjmp	.+102    	; 0x1e90 <udc_process_setup+0x5ce>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1e2a:	82 30       	cpi	r24, 0x02	; 2
    1e2c:	99 f5       	brne	.+102    	; 0x1e94 <udc_process_setup+0x5d2>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1e2e:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1e32:	81 30       	cpi	r24, 0x01	; 1
    1e34:	19 f0       	breq	.+6      	; 0x1e3c <udc_process_setup+0x57a>
    1e36:	83 30       	cpi	r24, 0x03	; 3
    1e38:	89 f0       	breq	.+34     	; 0x1e5c <udc_process_setup+0x59a>
    1e3a:	29 c0       	rjmp	.+82     	; 0x1e8e <udc_process_setup+0x5cc>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1e3c:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1e40:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1e44:	89 2b       	or	r24, r25
    1e46:	31 f5       	brne	.+76     	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1e48:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1e4c:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1e50:	89 2b       	or	r24, r25
    1e52:	01 f5       	brne	.+64     	; 0x1e94 <udc_process_setup+0x5d2>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1e54:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1e58:	ef d4       	rcall	.+2526   	; 0x2838 <udd_ep_clear_halt>
    1e5a:	1a c0       	rjmp	.+52     	; 0x1e90 <udc_process_setup+0x5ce>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1e5c:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1e60:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1e64:	89 2b       	or	r24, r25
    1e66:	b1 f4       	brne	.+44     	; 0x1e94 <udc_process_setup+0x5d2>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1e68:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1e6c:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1e70:	89 2b       	or	r24, r25
    1e72:	81 f4       	brne	.+32     	; 0x1e94 <udc_process_setup+0x5d2>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1e74:	ca ee       	ldi	r28, 0xEA	; 234
    1e76:	d5 e2       	ldi	r29, 0x25	; 37
    1e78:	8c 81       	ldd	r24, Y+4	; 0x04
    1e7a:	cd d5       	rcall	.+2970   	; 0x2a16 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1e7c:	8c 81       	ldd	r24, Y+4	; 0x04
    1e7e:	30 d6       	rcall	.+3168   	; 0x2ae0 <udd_ep_set_halt>
    1e80:	07 c0       	rjmp	.+14     	; 0x1e90 <udc_process_setup+0x5ce>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1e82:	80 e0       	ldi	r24, 0x00	; 0
    1e84:	05 c0       	rjmp	.+10     	; 0x1e90 <udc_process_setup+0x5ce>
				break;
			}
		}
#endif
	}
	return false;
    1e86:	80 e0       	ldi	r24, 0x00	; 0
    1e88:	03 c0       	rjmp	.+6      	; 0x1e90 <udc_process_setup+0x5ce>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1e8a:	80 e0       	ldi	r24, 0x00	; 0
    1e8c:	01 c0       	rjmp	.+2      	; 0x1e90 <udc_process_setup+0x5ce>
				break;
			}
		}
#endif
	}
	return false;
    1e8e:	80 e0       	ldi	r24, 0x00	; 0
		}
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1e90:	81 11       	cpse	r24, r1
    1e92:	7e c0       	rjmp	.+252    	; 0x1f90 <udc_process_setup+0x6ce>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1e94:	80 91 ea 25 	lds	r24, 0x25EA	; 0x8025ea <udd_g_ctrlreq>
    1e98:	8f 71       	andi	r24, 0x1F	; 31
    1e9a:	81 30       	cpi	r24, 0x01	; 1
    1e9c:	71 f5       	brne	.+92     	; 0x1efa <udc_process_setup+0x638>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1e9e:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1ea2:	88 23       	and	r24, r24
    1ea4:	51 f1       	breq	.+84     	; 0x1efa <udc_process_setup+0x638>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1ea6:	00 91 ee 25 	lds	r16, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1eaa:	10 91 ef 25 	lds	r17, 0x25EF	; 0x8025ef <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1eae:	c0 91 f2 20 	lds	r28, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    1eb2:	d0 91 f3 20 	lds	r29, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    1eb6:	e8 81       	ld	r30, Y
    1eb8:	f9 81       	ldd	r31, Y+1	; 0x01
    1eba:	84 81       	ldd	r24, Z+4	; 0x04
    1ebc:	08 17       	cp	r16, r24
    1ebe:	e8 f4       	brcc	.+58     	; 0x1efa <udc_process_setup+0x638>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1ec0:	60 e0       	ldi	r22, 0x00	; 0
    1ec2:	80 2f       	mov	r24, r16
    1ec4:	f4 db       	rcall	.-2072   	; 0x16ae <udc_update_iface_desc>
    1ec6:	88 23       	and	r24, r24
    1ec8:	c1 f0       	breq	.+48     	; 0x1efa <udc_process_setup+0x638>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1eca:	f8 01       	movw	r30, r16
    1ecc:	ff 27       	eor	r31, r31
    1ece:	cf 01       	movw	r24, r30
    1ed0:	88 0f       	add	r24, r24
    1ed2:	99 1f       	adc	r25, r25
    1ed4:	ea 81       	ldd	r30, Y+2	; 0x02
    1ed6:	fb 81       	ldd	r31, Y+3	; 0x03
    1ed8:	e8 0f       	add	r30, r24
    1eda:	f9 1f       	adc	r31, r25
    1edc:	c0 81       	ld	r28, Z
    1ede:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1ee0:	ee 81       	ldd	r30, Y+6	; 0x06
    1ee2:	ff 81       	ldd	r31, Y+7	; 0x07
    1ee4:	09 95       	icall
    1ee6:	68 2f       	mov	r22, r24
    1ee8:	80 2f       	mov	r24, r16
    1eea:	e1 db       	rcall	.-2110   	; 0x16ae <udc_update_iface_desc>
    1eec:	88 23       	and	r24, r24
    1eee:	29 f0       	breq	.+10     	; 0x1efa <udc_process_setup+0x638>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1ef0:	ec 81       	ldd	r30, Y+4	; 0x04
    1ef2:	fd 81       	ldd	r31, Y+5	; 0x05
    1ef4:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1ef6:	81 11       	cpse	r24, r1
    1ef8:	4b c0       	rjmp	.+150    	; 0x1f90 <udc_process_setup+0x6ce>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1efa:	80 91 ea 25 	lds	r24, 0x25EA	; 0x8025ea <udd_g_ctrlreq>
    1efe:	8f 71       	andi	r24, 0x1F	; 31
    1f00:	82 30       	cpi	r24, 0x02	; 2
    1f02:	09 f0       	breq	.+2      	; 0x1f06 <udc_process_setup+0x644>
    1f04:	40 c0       	rjmp	.+128    	; 0x1f86 <udc_process_setup+0x6c4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1f06:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1f0a:	88 23       	and	r24, r24
    1f0c:	b1 f1       	breq	.+108    	; 0x1f7a <udc_process_setup+0x6b8>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1f0e:	a0 91 f2 20 	lds	r26, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    1f12:	b0 91 f3 20 	lds	r27, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    1f16:	ed 91       	ld	r30, X+
    1f18:	fc 91       	ld	r31, X
    1f1a:	11 97       	sbiw	r26, 0x01	; 1
    1f1c:	84 81       	ldd	r24, Z+4	; 0x04
    1f1e:	88 23       	and	r24, r24
    1f20:	71 f1       	breq	.+92     	; 0x1f7e <udc_process_setup+0x6bc>
    1f22:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1f24:	ec 2f       	mov	r30, r28
    1f26:	f0 e0       	ldi	r31, 0x00	; 0
    1f28:	ee 0f       	add	r30, r30
    1f2a:	ff 1f       	adc	r31, r31
    1f2c:	12 96       	adiw	r26, 0x02	; 2
    1f2e:	8d 91       	ld	r24, X+
    1f30:	9c 91       	ld	r25, X
    1f32:	13 97       	sbiw	r26, 0x03	; 3
    1f34:	e8 0f       	add	r30, r24
    1f36:	f9 1f       	adc	r31, r25
    1f38:	00 81       	ld	r16, Z
    1f3a:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1f3c:	d8 01       	movw	r26, r16
    1f3e:	16 96       	adiw	r26, 0x06	; 6
    1f40:	ed 91       	ld	r30, X+
    1f42:	fc 91       	ld	r31, X
    1f44:	17 97       	sbiw	r26, 0x07	; 7
    1f46:	09 95       	icall
    1f48:	68 2f       	mov	r22, r24
    1f4a:	8c 2f       	mov	r24, r28
    1f4c:	b0 db       	rcall	.-2208   	; 0x16ae <udc_update_iface_desc>
    1f4e:	88 23       	and	r24, r24
    1f50:	f9 f0       	breq	.+62     	; 0x1f90 <udc_process_setup+0x6ce>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1f52:	d8 01       	movw	r26, r16
    1f54:	14 96       	adiw	r26, 0x04	; 4
    1f56:	ed 91       	ld	r30, X+
    1f58:	fc 91       	ld	r31, X
    1f5a:	15 97       	sbiw	r26, 0x05	; 5
    1f5c:	09 95       	icall
    1f5e:	81 11       	cpse	r24, r1
    1f60:	17 c0       	rjmp	.+46     	; 0x1f90 <udc_process_setup+0x6ce>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1f62:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1f64:	a0 91 f2 20 	lds	r26, 0x20F2	; 0x8020f2 <udc_ptr_conf>
    1f68:	b0 91 f3 20 	lds	r27, 0x20F3	; 0x8020f3 <udc_ptr_conf+0x1>
    1f6c:	ed 91       	ld	r30, X+
    1f6e:	fc 91       	ld	r31, X
    1f70:	11 97       	sbiw	r26, 0x01	; 1
    1f72:	94 81       	ldd	r25, Z+4	; 0x04
    1f74:	c9 17       	cp	r28, r25
    1f76:	b0 f2       	brcs	.-84     	; 0x1f24 <udc_process_setup+0x662>
    1f78:	0b c0       	rjmp	.+22     	; 0x1f90 <udc_process_setup+0x6ce>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1f7a:	80 e0       	ldi	r24, 0x00	; 0
    1f7c:	09 c0       	rjmp	.+18     	; 0x1f90 <udc_process_setup+0x6ce>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1f7e:	80 e0       	ldi	r24, 0x00	; 0
    1f80:	07 c0       	rjmp	.+14     	; 0x1f90 <udc_process_setup+0x6ce>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1f82:	80 e0       	ldi	r24, 0x00	; 0
    1f84:	05 c0       	rjmp	.+10     	; 0x1f90 <udc_process_setup+0x6ce>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1f86:	80 e0       	ldi	r24, 0x00	; 0
    1f88:	03 c0       	rjmp	.+6      	; 0x1f90 <udc_process_setup+0x6ce>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    1f8a:	81 e0       	ldi	r24, 0x01	; 1
    1f8c:	01 c0       	rjmp	.+2      	; 0x1f90 <udc_process_setup+0x6ce>
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    1f8e:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1f90:	df 91       	pop	r29
    1f92:	cf 91       	pop	r28
    1f94:	1f 91       	pop	r17
    1f96:	0f 91       	pop	r16
    1f98:	08 95       	ret

00001f9a <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1f9a:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1f9c:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1f9e:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1fa0:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1fa2:	60 83       	st	Z, r22
	ret                             // Return to caller
    1fa4:	08 95       	ret

00001fa6 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1fa6:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1faa:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1fac:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1fae:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1fb2:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1fb4:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1fb8:	08 95       	ret

00001fba <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1fba:	81 11       	cpse	r24, r1
    1fbc:	22 c0       	rjmp	.+68     	; 0x2002 <udd_sleep_mode+0x48>
    1fbe:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_b_idle>
    1fc2:	99 23       	and	r25, r25
    1fc4:	d9 f0       	breq	.+54     	; 0x1ffc <udd_sleep_mode+0x42>
    1fc6:	90 91 db 2f 	lds	r25, 0x2FDB	; 0x802fdb <sleepmgr_locks+0x1>
    1fca:	91 11       	cpse	r25, r1
    1fcc:	01 c0       	rjmp	.+2      	; 0x1fd0 <udd_sleep_mode+0x16>
    1fce:	ff cf       	rjmp	.-2      	; 0x1fce <udd_sleep_mode+0x14>
    1fd0:	2f b7       	in	r18, 0x3f	; 63
    1fd2:	f8 94       	cli
    1fd4:	ea ed       	ldi	r30, 0xDA	; 218
    1fd6:	ff e2       	ldi	r31, 0x2F	; 47
    1fd8:	91 81       	ldd	r25, Z+1	; 0x01
    1fda:	91 50       	subi	r25, 0x01	; 1
    1fdc:	91 83       	std	Z+1, r25	; 0x01
    1fde:	2f bf       	out	0x3f, r18	; 63
    1fe0:	0d c0       	rjmp	.+26     	; 0x1ffc <udd_sleep_mode+0x42>
    1fe2:	90 91 db 2f 	lds	r25, 0x2FDB	; 0x802fdb <sleepmgr_locks+0x1>
    1fe6:	9f 3f       	cpi	r25, 0xFF	; 255
    1fe8:	09 f4       	brne	.+2      	; 0x1fec <udd_sleep_mode+0x32>
    1fea:	ff cf       	rjmp	.-2      	; 0x1fea <udd_sleep_mode+0x30>
    1fec:	2f b7       	in	r18, 0x3f	; 63
    1fee:	f8 94       	cli
    1ff0:	ea ed       	ldi	r30, 0xDA	; 218
    1ff2:	ff e2       	ldi	r31, 0x2F	; 47
    1ff4:	91 81       	ldd	r25, Z+1	; 0x01
    1ff6:	9f 5f       	subi	r25, 0xFF	; 255
    1ff8:	91 83       	std	Z+1, r25	; 0x01
    1ffa:	2f bf       	out	0x3f, r18	; 63
    1ffc:	80 93 bc 23 	sts	0x23BC, r24	; 0x8023bc <udd_b_idle>
    2000:	08 95       	ret
    2002:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_b_idle>
    2006:	99 23       	and	r25, r25
    2008:	61 f3       	breq	.-40     	; 0x1fe2 <udd_sleep_mode+0x28>
    200a:	f8 cf       	rjmp	.-16     	; 0x1ffc <udd_sleep_mode+0x42>

0000200c <udd_ctrl_init>:
    200c:	0f 93       	push	r16
    200e:	e8 ec       	ldi	r30, 0xC8	; 200
    2010:	f4 e0       	ldi	r31, 0x04	; 4
    2012:	80 81       	ld	r24, Z
    2014:	8f 7d       	andi	r24, 0xDF	; 223
    2016:	80 83       	st	Z, r24
    2018:	80 81       	ld	r24, Z
    201a:	8f 7d       	andi	r24, 0xDF	; 223
    201c:	80 83       	st	Z, r24
    201e:	e0 e5       	ldi	r30, 0x50	; 80
    2020:	f3 e2       	ldi	r31, 0x23	; 35
    2022:	02 e0       	ldi	r16, 0x02	; 2
    2024:	05 93       	las	Z, r16
    2026:	10 92 52 23 	sts	0x2352, r1	; 0x802352 <udd_sram+0x26>
    202a:	10 92 53 23 	sts	0x2353, r1	; 0x802353 <udd_sram+0x27>
    202e:	00 e2       	ldi	r16, 0x20	; 32
    2030:	06 93       	lac	Z, r16
    2032:	00 e4       	ldi	r16, 0x40	; 64
    2034:	06 93       	lac	Z, r16
    2036:	e8 e4       	ldi	r30, 0x48	; 72
    2038:	f3 e2       	ldi	r31, 0x23	; 35
    203a:	00 e2       	ldi	r16, 0x20	; 32
    203c:	06 93       	lac	Z, r16
    203e:	00 e4       	ldi	r16, 0x40	; 64
    2040:	06 93       	lac	Z, r16
    2042:	ea ee       	ldi	r30, 0xEA	; 234
    2044:	f5 e2       	ldi	r31, 0x25	; 37
    2046:	14 86       	std	Z+12, r1	; 0x0c
    2048:	15 86       	std	Z+13, r1	; 0x0d
    204a:	16 86       	std	Z+14, r1	; 0x0e
    204c:	17 86       	std	Z+15, r1	; 0x0f
    204e:	12 86       	std	Z+10, r1	; 0x0a
    2050:	13 86       	std	Z+11, r1	; 0x0b
    2052:	10 92 2b 23 	sts	0x232B, r1	; 0x80232b <udd_ep_control_state>
    2056:	0f 91       	pop	r16
    2058:	08 95       	ret

0000205a <udd_ctrl_stall_data>:
    205a:	0f 93       	push	r16
    205c:	85 e0       	ldi	r24, 0x05	; 5
    205e:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    2062:	e1 e5       	ldi	r30, 0x51	; 81
    2064:	f3 e2       	ldi	r31, 0x23	; 35
    2066:	04 e0       	ldi	r16, 0x04	; 4
    2068:	05 93       	las	Z, r16
    206a:	e9 e4       	ldi	r30, 0x49	; 73
    206c:	f3 e2       	ldi	r31, 0x23	; 35
    206e:	04 e0       	ldi	r16, 0x04	; 4
    2070:	05 93       	las	Z, r16
    2072:	0f 91       	pop	r16
    2074:	08 95       	ret

00002076 <udd_ctrl_send_zlp_in>:
    2076:	0f 93       	push	r16
    2078:	83 e0       	ldi	r24, 0x03	; 3
    207a:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    207e:	10 92 52 23 	sts	0x2352, r1	; 0x802352 <udd_sram+0x26>
    2082:	10 92 53 23 	sts	0x2353, r1	; 0x802353 <udd_sram+0x27>
    2086:	e0 e5       	ldi	r30, 0x50	; 80
    2088:	f3 e2       	ldi	r31, 0x23	; 35
    208a:	02 e0       	ldi	r16, 0x02	; 2
    208c:	06 93       	lac	Z, r16
    208e:	0f 91       	pop	r16
    2090:	08 95       	ret

00002092 <udd_ctrl_endofrequest>:
    2092:	e0 91 f6 25 	lds	r30, 0x25F6	; 0x8025f6 <udd_g_ctrlreq+0xc>
    2096:	f0 91 f7 25 	lds	r31, 0x25F7	; 0x8025f7 <udd_g_ctrlreq+0xd>
    209a:	30 97       	sbiw	r30, 0x00	; 0
    209c:	09 f0       	breq	.+2      	; 0x20a0 <udd_ctrl_endofrequest+0xe>
    209e:	09 95       	icall
    20a0:	08 95       	ret

000020a2 <udd_ctrl_in_sent>:
    20a2:	0f 93       	push	r16
    20a4:	cf 93       	push	r28
    20a6:	df 93       	push	r29
    20a8:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    20ac:	83 30       	cpi	r24, 0x03	; 3
    20ae:	19 f4       	brne	.+6      	; 0x20b6 <udd_ctrl_in_sent+0x14>
    20b0:	f0 df       	rcall	.-32     	; 0x2092 <udd_ctrl_endofrequest>
    20b2:	ac df       	rcall	.-168    	; 0x200c <udd_ctrl_init>
    20b4:	5e c0       	rjmp	.+188    	; 0x2172 <udd_ctrl_in_sent+0xd0>
    20b6:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <udd_ctrl_payload_nb_trans>
    20ba:	90 91 28 23 	lds	r25, 0x2328	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    20be:	c0 91 f4 25 	lds	r28, 0x25F4	; 0x8025f4 <udd_g_ctrlreq+0xa>
    20c2:	d0 91 f5 25 	lds	r29, 0x25F5	; 0x8025f5 <udd_g_ctrlreq+0xb>
    20c6:	c8 1b       	sub	r28, r24
    20c8:	d9 0b       	sbc	r29, r25
    20ca:	71 f5       	brne	.+92     	; 0x2128 <udd_ctrl_in_sent+0x86>
    20cc:	20 91 29 23 	lds	r18, 0x2329	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    20d0:	30 91 2a 23 	lds	r19, 0x232A	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    20d4:	82 0f       	add	r24, r18
    20d6:	93 1f       	adc	r25, r19
    20d8:	80 93 29 23 	sts	0x2329, r24	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    20dc:	90 93 2a 23 	sts	0x232A, r25	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    20e0:	20 91 f0 25 	lds	r18, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    20e4:	30 91 f1 25 	lds	r19, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    20e8:	82 17       	cp	r24, r18
    20ea:	93 07       	cpc	r25, r19
    20ec:	21 f0       	breq	.+8      	; 0x20f6 <udd_ctrl_in_sent+0x54>
    20ee:	80 91 fa 20 	lds	r24, 0x20FA	; 0x8020fa <b_shortpacket.5259>
    20f2:	88 23       	and	r24, r24
    20f4:	41 f0       	breq	.+16     	; 0x2106 <udd_ctrl_in_sent+0x64>
    20f6:	84 e0       	ldi	r24, 0x04	; 4
    20f8:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    20fc:	e8 e4       	ldi	r30, 0x48	; 72
    20fe:	f3 e2       	ldi	r31, 0x23	; 35
    2100:	02 e0       	ldi	r16, 0x02	; 2
    2102:	06 93       	lac	Z, r16
    2104:	36 c0       	rjmp	.+108    	; 0x2172 <udd_ctrl_in_sent+0xd0>
    2106:	e0 91 f8 25 	lds	r30, 0x25F8	; 0x8025f8 <udd_g_ctrlreq+0xe>
    210a:	f0 91 f9 25 	lds	r31, 0x25F9	; 0x8025f9 <udd_g_ctrlreq+0xf>
    210e:	30 97       	sbiw	r30, 0x00	; 0
    2110:	99 f0       	breq	.+38     	; 0x2138 <udd_ctrl_in_sent+0x96>
    2112:	09 95       	icall
    2114:	88 23       	and	r24, r24
    2116:	81 f0       	breq	.+32     	; 0x2138 <udd_ctrl_in_sent+0x96>
    2118:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <udd_ctrl_payload_nb_trans>
    211c:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    2120:	c0 91 f4 25 	lds	r28, 0x25F4	; 0x8025f4 <udd_g_ctrlreq+0xa>
    2124:	d0 91 f5 25 	lds	r29, 0x25F5	; 0x8025f5 <udd_g_ctrlreq+0xb>
    2128:	c0 34       	cpi	r28, 0x40	; 64
    212a:	d1 05       	cpc	r29, r1
    212c:	28 f0       	brcs	.+10     	; 0x2138 <udd_ctrl_in_sent+0x96>
    212e:	10 92 fa 20 	sts	0x20FA, r1	; 0x8020fa <b_shortpacket.5259>
    2132:	c0 e4       	ldi	r28, 0x40	; 64
    2134:	d0 e0       	ldi	r29, 0x00	; 0
    2136:	03 c0       	rjmp	.+6      	; 0x213e <udd_ctrl_in_sent+0x9c>
    2138:	81 e0       	ldi	r24, 0x01	; 1
    213a:	80 93 fa 20 	sts	0x20FA, r24	; 0x8020fa <b_shortpacket.5259>
    213e:	ec e2       	ldi	r30, 0x2C	; 44
    2140:	f3 e2       	ldi	r31, 0x23	; 35
    2142:	c6 a3       	std	Z+38, r28	; 0x26
    2144:	d7 a3       	std	Z+39, r29	; 0x27
    2146:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <udd_ctrl_payload_nb_trans>
    214a:	90 91 28 23 	lds	r25, 0x2328	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    214e:	20 91 f2 25 	lds	r18, 0x25F2	; 0x8025f2 <udd_g_ctrlreq+0x8>
    2152:	30 91 f3 25 	lds	r19, 0x25F3	; 0x8025f3 <udd_g_ctrlreq+0x9>
    2156:	28 0f       	add	r18, r24
    2158:	39 1f       	adc	r19, r25
    215a:	20 a7       	std	Z+40, r18	; 0x28
    215c:	31 a7       	std	Z+41, r19	; 0x29
    215e:	c8 0f       	add	r28, r24
    2160:	d9 1f       	adc	r29, r25
    2162:	c0 93 27 23 	sts	0x2327, r28	; 0x802327 <udd_ctrl_payload_nb_trans>
    2166:	d0 93 28 23 	sts	0x2328, r29	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    216a:	e0 e5       	ldi	r30, 0x50	; 80
    216c:	f3 e2       	ldi	r31, 0x23	; 35
    216e:	02 e0       	ldi	r16, 0x02	; 2
    2170:	06 93       	lac	Z, r16
    2172:	df 91       	pop	r29
    2174:	cf 91       	pop	r28
    2176:	0f 91       	pop	r16
    2178:	08 95       	ret

0000217a <udd_ep_get_size>:
    217a:	fc 01       	movw	r30, r24
    217c:	81 81       	ldd	r24, Z+1	; 0x01
    217e:	e8 2f       	mov	r30, r24
    2180:	e7 70       	andi	r30, 0x07	; 7
    2182:	8e 2f       	mov	r24, r30
    2184:	90 e0       	ldi	r25, 0x00	; 0
    2186:	fc 01       	movw	r30, r24
    2188:	31 97       	sbiw	r30, 0x01	; 1
    218a:	e7 30       	cpi	r30, 0x07	; 7
    218c:	f1 05       	cpc	r31, r1
    218e:	c0 f4       	brcc	.+48     	; 0x21c0 <udd_ep_get_size+0x46>
    2190:	ea 5e       	subi	r30, 0xEA	; 234
    2192:	fe 4f       	sbci	r31, 0xFE	; 254
    2194:	a2 c6       	rjmp	.+3396   	; 0x2eda <__tablejump2__>
    2196:	80 e1       	ldi	r24, 0x10	; 16
    2198:	90 e0       	ldi	r25, 0x00	; 0
    219a:	08 95       	ret
    219c:	80 e2       	ldi	r24, 0x20	; 32
    219e:	90 e0       	ldi	r25, 0x00	; 0
    21a0:	08 95       	ret
    21a2:	80 e4       	ldi	r24, 0x40	; 64
    21a4:	90 e0       	ldi	r25, 0x00	; 0
    21a6:	08 95       	ret
    21a8:	80 e8       	ldi	r24, 0x80	; 128
    21aa:	90 e0       	ldi	r25, 0x00	; 0
    21ac:	08 95       	ret
    21ae:	80 e0       	ldi	r24, 0x00	; 0
    21b0:	91 e0       	ldi	r25, 0x01	; 1
    21b2:	08 95       	ret
    21b4:	80 e0       	ldi	r24, 0x00	; 0
    21b6:	92 e0       	ldi	r25, 0x02	; 2
    21b8:	08 95       	ret
    21ba:	8f ef       	ldi	r24, 0xFF	; 255
    21bc:	93 e0       	ldi	r25, 0x03	; 3
    21be:	08 95       	ret
    21c0:	88 e0       	ldi	r24, 0x08	; 8
    21c2:	90 e0       	ldi	r25, 0x00	; 0
    21c4:	08 95       	ret

000021c6 <udd_ep_get_job>:
    21c6:	28 2f       	mov	r18, r24
    21c8:	2f 70       	andi	r18, 0x0F	; 15
    21ca:	30 e0       	ldi	r19, 0x00	; 0
    21cc:	22 0f       	add	r18, r18
    21ce:	33 1f       	adc	r19, r19
    21d0:	08 2e       	mov	r0, r24
    21d2:	00 0c       	add	r0, r0
    21d4:	99 0b       	sbc	r25, r25
    21d6:	88 27       	eor	r24, r24
    21d8:	99 0f       	add	r25, r25
    21da:	88 1f       	adc	r24, r24
    21dc:	99 27       	eor	r25, r25
    21de:	82 0f       	add	r24, r18
    21e0:	93 1f       	adc	r25, r19
    21e2:	02 97       	sbiw	r24, 0x02	; 2
    21e4:	9c 01       	movw	r18, r24
    21e6:	22 0f       	add	r18, r18
    21e8:	33 1f       	adc	r19, r19
    21ea:	22 0f       	add	r18, r18
    21ec:	33 1f       	adc	r19, r19
    21ee:	22 0f       	add	r18, r18
    21f0:	33 1f       	adc	r19, r19
    21f2:	82 0f       	add	r24, r18
    21f4:	93 1f       	adc	r25, r19
    21f6:	85 58       	subi	r24, 0x85	; 133
    21f8:	9d 4d       	sbci	r25, 0xDD	; 221
    21fa:	08 95       	ret

000021fc <udd_ctrl_interrupt_tc_setup>:
    21fc:	0f 93       	push	r16
    21fe:	cf 93       	push	r28
    2200:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2204:	80 ff       	sbrs	r24, 0
    2206:	62 c0       	rjmp	.+196    	; 0x22cc <udd_ctrl_interrupt_tc_setup+0xd0>
    2208:	81 e0       	ldi	r24, 0x01	; 1
    220a:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    220e:	e8 e4       	ldi	r30, 0x48	; 72
    2210:	f3 e2       	ldi	r31, 0x23	; 35
    2212:	00 e8       	ldi	r16, 0x80	; 128
    2214:	06 93       	lac	Z, r16
    2216:	e0 e5       	ldi	r30, 0x50	; 80
    2218:	f3 e2       	ldi	r31, 0x23	; 35
    221a:	00 e8       	ldi	r16, 0x80	; 128
    221c:	06 93       	lac	Z, r16
    221e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    2222:	e8 e4       	ldi	r30, 0x48	; 72
    2224:	f3 e2       	ldi	r31, 0x23	; 35
    2226:	00 e1       	ldi	r16, 0x10	; 16
    2228:	06 93       	lac	Z, r16
    222a:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    222e:	88 23       	and	r24, r24
    2230:	29 f0       	breq	.+10     	; 0x223c <udd_ctrl_interrupt_tc_setup+0x40>
    2232:	83 50       	subi	r24, 0x03	; 3
    2234:	82 30       	cpi	r24, 0x02	; 2
    2236:	08 f4       	brcc	.+2      	; 0x223a <udd_ctrl_interrupt_tc_setup+0x3e>
    2238:	2c df       	rcall	.-424    	; 0x2092 <udd_ctrl_endofrequest>
    223a:	e8 de       	rcall	.-560    	; 0x200c <udd_ctrl_init>
    223c:	80 91 4a 23 	lds	r24, 0x234A	; 0x80234a <udd_sram+0x1e>
    2240:	90 91 4b 23 	lds	r25, 0x234B	; 0x80234b <udd_sram+0x1f>
    2244:	08 97       	sbiw	r24, 0x08	; 8
    2246:	09 f0       	breq	.+2      	; 0x224a <udd_ctrl_interrupt_tc_setup+0x4e>
    2248:	43 c0       	rjmp	.+134    	; 0x22d0 <udd_ctrl_interrupt_tc_setup+0xd4>
    224a:	88 e0       	ldi	r24, 0x08	; 8
    224c:	e7 ee       	ldi	r30, 0xE7	; 231
    224e:	f2 e2       	ldi	r31, 0x22	; 34
    2250:	aa ee       	ldi	r26, 0xEA	; 234
    2252:	b5 e2       	ldi	r27, 0x25	; 37
    2254:	01 90       	ld	r0, Z+
    2256:	0d 92       	st	X+, r0
    2258:	8a 95       	dec	r24
    225a:	e1 f7       	brne	.-8      	; 0x2254 <udd_ctrl_interrupt_tc_setup+0x58>
    225c:	e8 ec       	ldi	r30, 0xC8	; 200
    225e:	f4 e0       	ldi	r31, 0x04	; 4
    2260:	80 81       	ld	r24, Z
    2262:	80 62       	ori	r24, 0x20	; 32
    2264:	80 83       	st	Z, r24
    2266:	80 81       	ld	r24, Z
    2268:	80 62       	ori	r24, 0x20	; 32
    226a:	80 83       	st	Z, r24
    226c:	2a db       	rcall	.-2476   	; 0x18c2 <udc_process_setup>
    226e:	c8 2f       	mov	r28, r24
    2270:	81 11       	cpse	r24, r1
    2272:	03 c0       	rjmp	.+6      	; 0x227a <udd_ctrl_interrupt_tc_setup+0x7e>
    2274:	f2 de       	rcall	.-540    	; 0x205a <udd_ctrl_stall_data>
    2276:	c1 e0       	ldi	r28, 0x01	; 1
    2278:	2c c0       	rjmp	.+88     	; 0x22d2 <udd_ctrl_interrupt_tc_setup+0xd6>
    227a:	80 91 ea 25 	lds	r24, 0x25EA	; 0x8025ea <udd_g_ctrlreq>
    227e:	88 23       	and	r24, r24
    2280:	6c f4       	brge	.+26     	; 0x229c <udd_ctrl_interrupt_tc_setup+0xa0>
    2282:	10 92 29 23 	sts	0x2329, r1	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2286:	10 92 2a 23 	sts	0x232A, r1	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    228a:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <udd_ctrl_payload_nb_trans>
    228e:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    2292:	82 e0       	ldi	r24, 0x02	; 2
    2294:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    2298:	04 df       	rcall	.-504    	; 0x20a2 <udd_ctrl_in_sent>
    229a:	1b c0       	rjmp	.+54     	; 0x22d2 <udd_ctrl_interrupt_tc_setup+0xd6>
    229c:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    22a0:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    22a4:	89 2b       	or	r24, r25
    22a6:	11 f4       	brne	.+4      	; 0x22ac <udd_ctrl_interrupt_tc_setup+0xb0>
    22a8:	e6 de       	rcall	.-564    	; 0x2076 <udd_ctrl_send_zlp_in>
    22aa:	13 c0       	rjmp	.+38     	; 0x22d2 <udd_ctrl_interrupt_tc_setup+0xd6>
    22ac:	10 92 29 23 	sts	0x2329, r1	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    22b0:	10 92 2a 23 	sts	0x232A, r1	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    22b4:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <udd_ctrl_payload_nb_trans>
    22b8:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    22bc:	81 e0       	ldi	r24, 0x01	; 1
    22be:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    22c2:	e8 e4       	ldi	r30, 0x48	; 72
    22c4:	f3 e2       	ldi	r31, 0x23	; 35
    22c6:	02 e0       	ldi	r16, 0x02	; 2
    22c8:	06 93       	lac	Z, r16
    22ca:	03 c0       	rjmp	.+6      	; 0x22d2 <udd_ctrl_interrupt_tc_setup+0xd6>
    22cc:	c0 e0       	ldi	r28, 0x00	; 0
    22ce:	01 c0       	rjmp	.+2      	; 0x22d2 <udd_ctrl_interrupt_tc_setup+0xd6>
    22d0:	c1 e0       	ldi	r28, 0x01	; 1
    22d2:	8c 2f       	mov	r24, r28
    22d4:	cf 91       	pop	r28
    22d6:	0f 91       	pop	r16
    22d8:	08 95       	ret

000022da <udd_ep_trans_complet>:
    22da:	8f 92       	push	r8
    22dc:	9f 92       	push	r9
    22de:	af 92       	push	r10
    22e0:	bf 92       	push	r11
    22e2:	df 92       	push	r13
    22e4:	ef 92       	push	r14
    22e6:	ff 92       	push	r15
    22e8:	0f 93       	push	r16
    22ea:	1f 93       	push	r17
    22ec:	cf 93       	push	r28
    22ee:	df 93       	push	r29
    22f0:	d8 2e       	mov	r13, r24
    22f2:	69 df       	rcall	.-302    	; 0x21c6 <udd_ep_get_job>
    22f4:	8c 01       	movw	r16, r24
    22f6:	bd 2c       	mov	r11, r13
    22f8:	bb 1c       	adc	r11, r11
    22fa:	bb 24       	eor	r11, r11
    22fc:	bb 1c       	adc	r11, r11
    22fe:	cd 2d       	mov	r28, r13
    2300:	cf 70       	andi	r28, 0x0F	; 15
    2302:	d0 e0       	ldi	r29, 0x00	; 0
    2304:	cc 0f       	add	r28, r28
    2306:	dd 1f       	adc	r29, r29
    2308:	cb 0d       	add	r28, r11
    230a:	d1 1d       	adc	r29, r1
    230c:	ce 01       	movw	r24, r28
    230e:	88 0f       	add	r24, r24
    2310:	99 1f       	adc	r25, r25
    2312:	88 0f       	add	r24, r24
    2314:	99 1f       	adc	r25, r25
    2316:	88 0f       	add	r24, r24
    2318:	99 1f       	adc	r25, r25
    231a:	9c 01       	movw	r18, r24
    231c:	28 5b       	subi	r18, 0xB8	; 184
    231e:	3c 4d       	sbci	r19, 0xDC	; 220
    2320:	79 01       	movw	r14, r18
    2322:	c9 01       	movw	r24, r18
    2324:	2a df       	rcall	.-428    	; 0x217a <udd_ep_get_size>
    2326:	4c 01       	movw	r8, r24
    2328:	bb 20       	and	r11, r11
    232a:	09 f4       	brne	.+2      	; 0x232e <udd_ep_trans_complet+0x54>
    232c:	79 c0       	rjmp	.+242    	; 0x2420 <udd_ep_trans_complet+0x146>
    232e:	fe 01       	movw	r30, r28
    2330:	ee 0f       	add	r30, r30
    2332:	ff 1f       	adc	r31, r31
    2334:	ee 0f       	add	r30, r30
    2336:	ff 1f       	adc	r31, r31
    2338:	ee 0f       	add	r30, r30
    233a:	ff 1f       	adc	r31, r31
    233c:	e4 5d       	subi	r30, 0xD4	; 212
    233e:	fc 4d       	sbci	r31, 0xDC	; 220
    2340:	22 a1       	ldd	r18, Z+34	; 0x22
    2342:	33 a1       	ldd	r19, Z+35	; 0x23
    2344:	d8 01       	movw	r26, r16
    2346:	15 96       	adiw	r26, 0x05	; 5
    2348:	8d 91       	ld	r24, X+
    234a:	9c 91       	ld	r25, X
    234c:	16 97       	sbiw	r26, 0x06	; 6
    234e:	82 0f       	add	r24, r18
    2350:	93 1f       	adc	r25, r19
    2352:	15 96       	adiw	r26, 0x05	; 5
    2354:	8d 93       	st	X+, r24
    2356:	9c 93       	st	X, r25
    2358:	16 97       	sbiw	r26, 0x06	; 6
    235a:	13 96       	adiw	r26, 0x03	; 3
    235c:	2d 91       	ld	r18, X+
    235e:	3c 91       	ld	r19, X
    2360:	14 97       	sbiw	r26, 0x04	; 4
    2362:	82 17       	cp	r24, r18
    2364:	93 07       	cpc	r25, r19
    2366:	09 f4       	brne	.+2      	; 0x236a <udd_ep_trans_complet+0x90>
    2368:	45 c0       	rjmp	.+138    	; 0x23f4 <udd_ep_trans_complet+0x11a>
    236a:	28 1b       	sub	r18, r24
    236c:	39 0b       	sbc	r19, r25
    236e:	21 15       	cp	r18, r1
    2370:	b4 e0       	ldi	r27, 0x04	; 4
    2372:	3b 07       	cpc	r19, r27
    2374:	38 f0       	brcs	.+14     	; 0x2384 <udd_ep_trans_complet+0xaa>
    2376:	2f ef       	ldi	r18, 0xFF	; 255
    2378:	33 e0       	ldi	r19, 0x03	; 3
    237a:	c9 01       	movw	r24, r18
    237c:	b4 01       	movw	r22, r8
    237e:	86 d5       	rcall	.+2828   	; 0x2e8c <__udivmodhi4>
    2380:	28 1b       	sub	r18, r24
    2382:	39 0b       	sbc	r19, r25
    2384:	f8 01       	movw	r30, r16
    2386:	80 81       	ld	r24, Z
    2388:	81 ff       	sbrs	r24, 1
    238a:	09 c0       	rjmp	.+18     	; 0x239e <udd_ep_trans_complet+0xc4>
    238c:	c9 01       	movw	r24, r18
    238e:	b4 01       	movw	r22, r8
    2390:	7d d5       	rcall	.+2810   	; 0x2e8c <__udivmodhi4>
    2392:	41 e0       	ldi	r20, 0x01	; 1
    2394:	89 2b       	or	r24, r25
    2396:	09 f0       	breq	.+2      	; 0x239a <udd_ep_trans_complet+0xc0>
    2398:	40 e0       	ldi	r20, 0x00	; 0
    239a:	84 2f       	mov	r24, r20
    239c:	01 c0       	rjmp	.+2      	; 0x23a0 <udd_ep_trans_complet+0xc6>
    239e:	80 e0       	ldi	r24, 0x00	; 0
    23a0:	d8 01       	movw	r26, r16
    23a2:	9c 91       	ld	r25, X
    23a4:	80 fb       	bst	r24, 0
    23a6:	91 f9       	bld	r25, 1
    23a8:	9c 93       	st	X, r25
    23aa:	fe 01       	movw	r30, r28
    23ac:	ee 0f       	add	r30, r30
    23ae:	ff 1f       	adc	r31, r31
    23b0:	ee 0f       	add	r30, r30
    23b2:	ff 1f       	adc	r31, r31
    23b4:	ee 0f       	add	r30, r30
    23b6:	ff 1f       	adc	r31, r31
    23b8:	e4 5d       	subi	r30, 0xD4	; 212
    23ba:	fc 4d       	sbci	r31, 0xDC	; 220
    23bc:	12 a2       	std	Z+34, r1	; 0x22
    23be:	13 a2       	std	Z+35, r1	; 0x23
    23c0:	26 8f       	std	Z+30, r18	; 0x1e
    23c2:	37 8f       	std	Z+31, r19	; 0x1f
    23c4:	11 96       	adiw	r26, 0x01	; 1
    23c6:	2d 91       	ld	r18, X+
    23c8:	3c 91       	ld	r19, X
    23ca:	12 97       	sbiw	r26, 0x02	; 2
    23cc:	15 96       	adiw	r26, 0x05	; 5
    23ce:	8d 91       	ld	r24, X+
    23d0:	9c 91       	ld	r25, X
    23d2:	16 97       	sbiw	r26, 0x06	; 6
    23d4:	82 0f       	add	r24, r18
    23d6:	93 1f       	adc	r25, r19
    23d8:	cc 0f       	add	r28, r28
    23da:	dd 1f       	adc	r29, r29
    23dc:	cc 0f       	add	r28, r28
    23de:	dd 1f       	adc	r29, r29
    23e0:	cc 0f       	add	r28, r28
    23e2:	dd 1f       	adc	r29, r29
    23e4:	c4 5b       	subi	r28, 0xB4	; 180
    23e6:	dc 4d       	sbci	r29, 0xDC	; 220
    23e8:	88 83       	st	Y, r24
    23ea:	99 83       	std	Y+1, r25	; 0x01
    23ec:	f7 01       	movw	r30, r14
    23ee:	02 e0       	ldi	r16, 0x02	; 2
    23f0:	06 93       	lac	Z, r16
    23f2:	e4 c0       	rjmp	.+456    	; 0x25bc <udd_ep_trans_complet+0x2e2>
    23f4:	d8 01       	movw	r26, r16
    23f6:	8c 91       	ld	r24, X
    23f8:	81 ff       	sbrs	r24, 1
    23fa:	cd c0       	rjmp	.+410    	; 0x2596 <udd_ep_trans_complet+0x2bc>
    23fc:	8d 7f       	andi	r24, 0xFD	; 253
    23fe:	8c 93       	st	X, r24
    2400:	cc 0f       	add	r28, r28
    2402:	dd 1f       	adc	r29, r29
    2404:	cc 0f       	add	r28, r28
    2406:	dd 1f       	adc	r29, r29
    2408:	cc 0f       	add	r28, r28
    240a:	dd 1f       	adc	r29, r29
    240c:	c4 5d       	subi	r28, 0xD4	; 212
    240e:	dc 4d       	sbci	r29, 0xDC	; 220
    2410:	1a a2       	std	Y+34, r1	; 0x22
    2412:	1b a2       	std	Y+35, r1	; 0x23
    2414:	1e 8e       	std	Y+30, r1	; 0x1e
    2416:	1f 8e       	std	Y+31, r1	; 0x1f
    2418:	f7 01       	movw	r30, r14
    241a:	02 e0       	ldi	r16, 0x02	; 2
    241c:	06 93       	lac	Z, r16
    241e:	ce c0       	rjmp	.+412    	; 0x25bc <udd_ep_trans_complet+0x2e2>
    2420:	fe 01       	movw	r30, r28
    2422:	ee 0f       	add	r30, r30
    2424:	ff 1f       	adc	r31, r31
    2426:	ee 0f       	add	r30, r30
    2428:	ff 1f       	adc	r31, r31
    242a:	ee 0f       	add	r30, r30
    242c:	ff 1f       	adc	r31, r31
    242e:	e4 5d       	subi	r30, 0xD4	; 212
    2430:	fc 4d       	sbci	r31, 0xDC	; 220
    2432:	a6 8c       	ldd	r10, Z+30	; 0x1e
    2434:	b7 8c       	ldd	r11, Z+31	; 0x1f
    2436:	d8 01       	movw	r26, r16
    2438:	8c 91       	ld	r24, X
    243a:	82 ff       	sbrs	r24, 2
    243c:	19 c0       	rjmp	.+50     	; 0x2470 <udd_ep_trans_complet+0x196>
    243e:	11 96       	adiw	r26, 0x01	; 1
    2440:	ed 91       	ld	r30, X+
    2442:	fc 91       	ld	r31, X
    2444:	12 97       	sbiw	r26, 0x02	; 2
    2446:	15 96       	adiw	r26, 0x05	; 5
    2448:	2d 91       	ld	r18, X+
    244a:	3c 91       	ld	r19, X
    244c:	16 97       	sbiw	r26, 0x06	; 6
    244e:	13 96       	adiw	r26, 0x03	; 3
    2450:	8d 91       	ld	r24, X+
    2452:	9c 91       	ld	r25, X
    2454:	14 97       	sbiw	r26, 0x04	; 4
    2456:	b4 01       	movw	r22, r8
    2458:	19 d5       	rcall	.+2610   	; 0x2e8c <__udivmodhi4>
    245a:	b0 e4       	ldi	r27, 0x40	; 64
    245c:	db 9e       	mul	r13, r27
    245e:	b0 01       	movw	r22, r0
    2460:	11 24       	eor	r1, r1
    2462:	65 54       	subi	r22, 0x45	; 69
    2464:	7f 4d       	sbci	r23, 0xDF	; 223
    2466:	ac 01       	movw	r20, r24
    2468:	cf 01       	movw	r24, r30
    246a:	82 0f       	add	r24, r18
    246c:	93 1f       	adc	r25, r19
    246e:	3b d5       	rcall	.+2678   	; 0x2ee6 <memcpy>
    2470:	f8 01       	movw	r30, r16
    2472:	25 81       	ldd	r18, Z+5	; 0x05
    2474:	36 81       	ldd	r19, Z+6	; 0x06
    2476:	2a 0d       	add	r18, r10
    2478:	3b 1d       	adc	r19, r11
    247a:	25 83       	std	Z+5, r18	; 0x05
    247c:	36 83       	std	Z+6, r19	; 0x06
    247e:	83 81       	ldd	r24, Z+3	; 0x03
    2480:	94 81       	ldd	r25, Z+4	; 0x04
    2482:	82 17       	cp	r24, r18
    2484:	93 07       	cpc	r25, r19
    2486:	68 f4       	brcc	.+26     	; 0x24a2 <udd_ep_trans_complet+0x1c8>
    2488:	85 83       	std	Z+5, r24	; 0x05
    248a:	96 83       	std	Z+6, r25	; 0x06
    248c:	cc 0f       	add	r28, r28
    248e:	dd 1f       	adc	r29, r29
    2490:	cc 0f       	add	r28, r28
    2492:	dd 1f       	adc	r29, r29
    2494:	cc 0f       	add	r28, r28
    2496:	dd 1f       	adc	r29, r29
    2498:	c4 5d       	subi	r28, 0xD4	; 212
    249a:	dc 4d       	sbci	r29, 0xDC	; 220
    249c:	8a a1       	ldd	r24, Y+34	; 0x22
    249e:	9b a1       	ldd	r25, Y+35	; 0x23
    24a0:	7a c0       	rjmp	.+244    	; 0x2596 <udd_ep_trans_complet+0x2bc>
    24a2:	fe 01       	movw	r30, r28
    24a4:	ee 0f       	add	r30, r30
    24a6:	ff 1f       	adc	r31, r31
    24a8:	ee 0f       	add	r30, r30
    24aa:	ff 1f       	adc	r31, r31
    24ac:	ee 0f       	add	r30, r30
    24ae:	ff 1f       	adc	r31, r31
    24b0:	e4 5d       	subi	r30, 0xD4	; 212
    24b2:	fc 4d       	sbci	r31, 0xDC	; 220
    24b4:	42 a1       	ldd	r20, Z+34	; 0x22
    24b6:	53 a1       	ldd	r21, Z+35	; 0x23
    24b8:	4a 15       	cp	r20, r10
    24ba:	5b 05       	cpc	r21, r11
    24bc:	09 f0       	breq	.+2      	; 0x24c0 <udd_ep_trans_complet+0x1e6>
    24be:	6b c0       	rjmp	.+214    	; 0x2596 <udd_ep_trans_complet+0x2bc>
    24c0:	28 17       	cp	r18, r24
    24c2:	39 07       	cpc	r19, r25
    24c4:	09 f4       	brne	.+2      	; 0x24c8 <udd_ep_trans_complet+0x1ee>
    24c6:	67 c0       	rjmp	.+206    	; 0x2596 <udd_ep_trans_complet+0x2bc>
    24c8:	ac 01       	movw	r20, r24
    24ca:	42 1b       	sub	r20, r18
    24cc:	53 0b       	sbc	r21, r19
    24ce:	9a 01       	movw	r18, r20
    24d0:	21 15       	cp	r18, r1
    24d2:	54 e0       	ldi	r21, 0x04	; 4
    24d4:	35 07       	cpc	r19, r21
    24d6:	50 f0       	brcs	.+20     	; 0x24ec <udd_ep_trans_complet+0x212>
    24d8:	2f ef       	ldi	r18, 0xFF	; 255
    24da:	33 e0       	ldi	r19, 0x03	; 3
    24dc:	c9 01       	movw	r24, r18
    24de:	b4 01       	movw	r22, r8
    24e0:	d5 d4       	rcall	.+2474   	; 0x2e8c <__udivmodhi4>
    24e2:	d9 01       	movw	r26, r18
    24e4:	a8 1b       	sub	r26, r24
    24e6:	b9 0b       	sbc	r27, r25
    24e8:	cd 01       	movw	r24, r26
    24ea:	07 c0       	rjmp	.+14     	; 0x24fa <udd_ep_trans_complet+0x220>
    24ec:	c9 01       	movw	r24, r18
    24ee:	b4 01       	movw	r22, r8
    24f0:	cd d4       	rcall	.+2458   	; 0x2e8c <__udivmodhi4>
    24f2:	f9 01       	movw	r30, r18
    24f4:	e8 1b       	sub	r30, r24
    24f6:	f9 0b       	sbc	r31, r25
    24f8:	cf 01       	movw	r24, r30
    24fa:	fe 01       	movw	r30, r28
    24fc:	ee 0f       	add	r30, r30
    24fe:	ff 1f       	adc	r31, r31
    2500:	ee 0f       	add	r30, r30
    2502:	ff 1f       	adc	r31, r31
    2504:	ee 0f       	add	r30, r30
    2506:	ff 1f       	adc	r31, r31
    2508:	e4 5d       	subi	r30, 0xD4	; 212
    250a:	fc 4d       	sbci	r31, 0xDC	; 220
    250c:	16 8e       	std	Z+30, r1	; 0x1e
    250e:	17 8e       	std	Z+31, r1	; 0x1f
    2510:	88 15       	cp	r24, r8
    2512:	99 05       	cpc	r25, r9
    2514:	00 f5       	brcc	.+64     	; 0x2556 <udd_ep_trans_complet+0x27c>
    2516:	d8 01       	movw	r26, r16
    2518:	8c 91       	ld	r24, X
    251a:	84 60       	ori	r24, 0x04	; 4
    251c:	8c 93       	st	X, r24
    251e:	b0 e4       	ldi	r27, 0x40	; 64
    2520:	db 9e       	mul	r13, r27
    2522:	c0 01       	movw	r24, r0
    2524:	11 24       	eor	r1, r1
    2526:	85 54       	subi	r24, 0x45	; 69
    2528:	9f 4d       	sbci	r25, 0xDF	; 223
    252a:	fe 01       	movw	r30, r28
    252c:	ee 0f       	add	r30, r30
    252e:	ff 1f       	adc	r31, r31
    2530:	ee 0f       	add	r30, r30
    2532:	ff 1f       	adc	r31, r31
    2534:	ee 0f       	add	r30, r30
    2536:	ff 1f       	adc	r31, r31
    2538:	e4 5b       	subi	r30, 0xB4	; 180
    253a:	fc 4d       	sbci	r31, 0xDC	; 220
    253c:	80 83       	st	Z, r24
    253e:	91 83       	std	Z+1, r25	; 0x01
    2540:	cc 0f       	add	r28, r28
    2542:	dd 1f       	adc	r29, r29
    2544:	cc 0f       	add	r28, r28
    2546:	dd 1f       	adc	r29, r29
    2548:	cc 0f       	add	r28, r28
    254a:	dd 1f       	adc	r29, r29
    254c:	c4 5d       	subi	r28, 0xD4	; 212
    254e:	dc 4d       	sbci	r29, 0xDC	; 220
    2550:	8a a2       	std	Y+34, r8	; 0x22
    2552:	9b a2       	std	Y+35, r9	; 0x23
    2554:	1c c0       	rjmp	.+56     	; 0x258e <udd_ep_trans_complet+0x2b4>
    2556:	f8 01       	movw	r30, r16
    2558:	41 81       	ldd	r20, Z+1	; 0x01
    255a:	52 81       	ldd	r21, Z+2	; 0x02
    255c:	25 81       	ldd	r18, Z+5	; 0x05
    255e:	36 81       	ldd	r19, Z+6	; 0x06
    2560:	24 0f       	add	r18, r20
    2562:	35 1f       	adc	r19, r21
    2564:	fe 01       	movw	r30, r28
    2566:	ee 0f       	add	r30, r30
    2568:	ff 1f       	adc	r31, r31
    256a:	ee 0f       	add	r30, r30
    256c:	ff 1f       	adc	r31, r31
    256e:	ee 0f       	add	r30, r30
    2570:	ff 1f       	adc	r31, r31
    2572:	e4 5b       	subi	r30, 0xB4	; 180
    2574:	fc 4d       	sbci	r31, 0xDC	; 220
    2576:	20 83       	st	Z, r18
    2578:	31 83       	std	Z+1, r19	; 0x01
    257a:	cc 0f       	add	r28, r28
    257c:	dd 1f       	adc	r29, r29
    257e:	cc 0f       	add	r28, r28
    2580:	dd 1f       	adc	r29, r29
    2582:	cc 0f       	add	r28, r28
    2584:	dd 1f       	adc	r29, r29
    2586:	c4 5d       	subi	r28, 0xD4	; 212
    2588:	dc 4d       	sbci	r29, 0xDC	; 220
    258a:	8a a3       	std	Y+34, r24	; 0x22
    258c:	9b a3       	std	Y+35, r25	; 0x23
    258e:	f7 01       	movw	r30, r14
    2590:	02 e0       	ldi	r16, 0x02	; 2
    2592:	06 93       	lac	Z, r16
    2594:	13 c0       	rjmp	.+38     	; 0x25bc <udd_ep_trans_complet+0x2e2>
    2596:	d8 01       	movw	r26, r16
    2598:	8c 91       	ld	r24, X
    259a:	80 ff       	sbrs	r24, 0
    259c:	0f c0       	rjmp	.+30     	; 0x25bc <udd_ep_trans_complet+0x2e2>
    259e:	8e 7f       	andi	r24, 0xFE	; 254
    25a0:	8c 93       	st	X, r24
    25a2:	17 96       	adiw	r26, 0x07	; 7
    25a4:	ed 91       	ld	r30, X+
    25a6:	fc 91       	ld	r31, X
    25a8:	18 97       	sbiw	r26, 0x08	; 8
    25aa:	30 97       	sbiw	r30, 0x00	; 0
    25ac:	39 f0       	breq	.+14     	; 0x25bc <udd_ep_trans_complet+0x2e2>
    25ae:	15 96       	adiw	r26, 0x05	; 5
    25b0:	6d 91       	ld	r22, X+
    25b2:	7c 91       	ld	r23, X
    25b4:	16 97       	sbiw	r26, 0x06	; 6
    25b6:	4d 2d       	mov	r20, r13
    25b8:	80 e0       	ldi	r24, 0x00	; 0
    25ba:	09 95       	icall
    25bc:	df 91       	pop	r29
    25be:	cf 91       	pop	r28
    25c0:	1f 91       	pop	r17
    25c2:	0f 91       	pop	r16
    25c4:	ff 90       	pop	r15
    25c6:	ef 90       	pop	r14
    25c8:	df 90       	pop	r13
    25ca:	bf 90       	pop	r11
    25cc:	af 90       	pop	r10
    25ce:	9f 90       	pop	r9
    25d0:	8f 90       	pop	r8
    25d2:	08 95       	ret

000025d4 <udd_attach>:
    25d4:	cf 93       	push	r28
    25d6:	cf b7       	in	r28, 0x3f	; 63
    25d8:	f8 94       	cli
    25da:	81 e0       	ldi	r24, 0x01	; 1
    25dc:	ee dc       	rcall	.-1572   	; 0x1fba <udd_sleep_mode>
    25de:	ea ec       	ldi	r30, 0xCA	; 202
    25e0:	f4 e0       	ldi	r31, 0x04	; 4
    25e2:	80 e4       	ldi	r24, 0x40	; 64
    25e4:	80 83       	st	Z, r24
    25e6:	80 e2       	ldi	r24, 0x20	; 32
    25e8:	80 83       	st	Z, r24
    25ea:	e1 ec       	ldi	r30, 0xC1	; 193
    25ec:	f4 e0       	ldi	r31, 0x04	; 4
    25ee:	80 81       	ld	r24, Z
    25f0:	81 60       	ori	r24, 0x01	; 1
    25f2:	80 83       	st	Z, r24
    25f4:	a9 ec       	ldi	r26, 0xC9	; 201
    25f6:	b4 e0       	ldi	r27, 0x04	; 4
    25f8:	8c 91       	ld	r24, X
    25fa:	82 60       	ori	r24, 0x02	; 2
    25fc:	8c 93       	st	X, r24
    25fe:	e8 ec       	ldi	r30, 0xC8	; 200
    2600:	f4 e0       	ldi	r31, 0x04	; 4
    2602:	80 81       	ld	r24, Z
    2604:	80 64       	ori	r24, 0x40	; 64
    2606:	80 83       	st	Z, r24
    2608:	8c 91       	ld	r24, X
    260a:	81 60       	ori	r24, 0x01	; 1
    260c:	8c 93       	st	X, r24
    260e:	80 81       	ld	r24, Z
    2610:	80 68       	ori	r24, 0x80	; 128
    2612:	80 83       	st	Z, r24
    2614:	cf bf       	out	0x3f, r28	; 63
    2616:	cf 91       	pop	r28
    2618:	08 95       	ret

0000261a <udd_enable>:
    261a:	cf 93       	push	r28
    261c:	df 93       	push	r29
    261e:	c0 e6       	ldi	r28, 0x60	; 96
    2620:	d0 e0       	ldi	r29, 0x00	; 0
    2622:	18 82       	st	Y, r1
    2624:	80 e3       	ldi	r24, 0x30	; 48
    2626:	0e 94 ae 0a 	call	0x155c	; 0x155c <sysclk_enable_usb>
    262a:	e0 ec       	ldi	r30, 0xC0	; 192
    262c:	f4 e0       	ldi	r31, 0x04	; 4
    262e:	80 81       	ld	r24, Z
    2630:	80 64       	ori	r24, 0x40	; 64
    2632:	80 83       	st	Z, r24
    2634:	81 e0       	ldi	r24, 0x01	; 1
    2636:	88 83       	st	Y, r24
    2638:	cf b7       	in	r28, 0x3f	; 63
    263a:	f8 94       	cli
    263c:	80 e0       	ldi	r24, 0x00	; 0
    263e:	90 e0       	ldi	r25, 0x00	; 0
    2640:	fc 01       	movw	r30, r24
    2642:	ee 0f       	add	r30, r30
    2644:	ff 1f       	adc	r31, r31
    2646:	ee 0f       	add	r30, r30
    2648:	ff 1f       	adc	r31, r31
    264a:	ee 0f       	add	r30, r30
    264c:	ff 1f       	adc	r31, r31
    264e:	e4 5d       	subi	r30, 0xD4	; 212
    2650:	fc 4d       	sbci	r31, 0xDC	; 220
    2652:	15 8e       	std	Z+29, r1	; 0x1d
    2654:	01 96       	adiw	r24, 0x01	; 1
    2656:	8e 30       	cpi	r24, 0x0E	; 14
    2658:	91 05       	cpc	r25, r1
    265a:	91 f7       	brne	.-28     	; 0x2640 <udd_enable+0x26>
    265c:	80 e0       	ldi	r24, 0x00	; 0
    265e:	90 e0       	ldi	r25, 0x00	; 0
    2660:	fc 01       	movw	r30, r24
    2662:	ee 0f       	add	r30, r30
    2664:	ff 1f       	adc	r31, r31
    2666:	ee 0f       	add	r30, r30
    2668:	ff 1f       	adc	r31, r31
    266a:	ee 0f       	add	r30, r30
    266c:	ff 1f       	adc	r31, r31
    266e:	e8 0f       	add	r30, r24
    2670:	f9 1f       	adc	r31, r25
    2672:	e5 58       	subi	r30, 0x85	; 133
    2674:	fd 4d       	sbci	r31, 0xDD	; 221
    2676:	20 81       	ld	r18, Z
    2678:	2e 7f       	andi	r18, 0xFE	; 254
    267a:	20 83       	st	Z, r18
    267c:	01 96       	adiw	r24, 0x01	; 1
    267e:	8c 30       	cpi	r24, 0x0C	; 12
    2680:	91 05       	cpc	r25, r1
    2682:	71 f7       	brne	.-36     	; 0x2660 <udd_enable+0x46>
    2684:	6a e1       	ldi	r22, 0x1A	; 26
    2686:	70 e0       	ldi	r23, 0x00	; 0
    2688:	82 e0       	ldi	r24, 0x02	; 2
    268a:	8d dc       	rcall	.-1766   	; 0x1fa6 <nvm_read_byte>
    268c:	8f 3f       	cpi	r24, 0xFF	; 255
    268e:	19 f0       	breq	.+6      	; 0x2696 <udd_enable+0x7c>
    2690:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2694:	03 c0       	rjmp	.+6      	; 0x269c <udd_enable+0x82>
    2696:	8f e1       	ldi	r24, 0x1F	; 31
    2698:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    269c:	6b e1       	ldi	r22, 0x1B	; 27
    269e:	70 e0       	ldi	r23, 0x00	; 0
    26a0:	82 e0       	ldi	r24, 0x02	; 2
    26a2:	81 dc       	rcall	.-1790   	; 0x1fa6 <nvm_read_byte>
    26a4:	8f 3f       	cpi	r24, 0xFF	; 255
    26a6:	19 f0       	breq	.+6      	; 0x26ae <udd_enable+0x94>
    26a8:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    26ac:	03 c0       	rjmp	.+6      	; 0x26b4 <udd_enable+0x9a>
    26ae:	8f e1       	ldi	r24, 0x1F	; 31
    26b0:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    26b4:	e0 ec       	ldi	r30, 0xC0	; 192
    26b6:	f4 e0       	ldi	r31, 0x04	; 4
    26b8:	80 81       	ld	r24, Z
    26ba:	86 60       	ori	r24, 0x06	; 6
    26bc:	80 83       	st	Z, r24
    26be:	80 81       	ld	r24, Z
    26c0:	80 68       	ori	r24, 0x80	; 128
    26c2:	80 83       	st	Z, r24
    26c4:	80 81       	ld	r24, Z
    26c6:	80 61       	ori	r24, 0x10	; 16
    26c8:	80 83       	st	Z, r24
    26ca:	88 e4       	ldi	r24, 0x48	; 72
    26cc:	93 e2       	ldi	r25, 0x23	; 35
    26ce:	86 83       	std	Z+6, r24	; 0x06
    26d0:	97 83       	std	Z+7, r25	; 0x07
    26d2:	80 81       	ld	r24, Z
    26d4:	80 62       	ori	r24, 0x20	; 32
    26d6:	80 83       	st	Z, r24
    26d8:	8f ef       	ldi	r24, 0xFF	; 255
    26da:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    26de:	e8 ec       	ldi	r30, 0xC8	; 200
    26e0:	f4 e0       	ldi	r31, 0x04	; 4
    26e2:	80 81       	ld	r24, Z
    26e4:	82 60       	ori	r24, 0x02	; 2
    26e6:	80 83       	st	Z, r24
    26e8:	10 92 bc 23 	sts	0x23BC, r1	; 0x8023bc <udd_b_idle>
    26ec:	80 91 df 2f 	lds	r24, 0x2FDF	; 0x802fdf <sleepmgr_locks+0x5>
    26f0:	8f 3f       	cpi	r24, 0xFF	; 255
    26f2:	09 f4       	brne	.+2      	; 0x26f6 <udd_enable+0xdc>
    26f4:	ff cf       	rjmp	.-2      	; 0x26f4 <udd_enable+0xda>
    26f6:	9f b7       	in	r25, 0x3f	; 63
    26f8:	f8 94       	cli
    26fa:	ea ed       	ldi	r30, 0xDA	; 218
    26fc:	ff e2       	ldi	r31, 0x2F	; 47
    26fe:	85 81       	ldd	r24, Z+5	; 0x05
    2700:	8f 5f       	subi	r24, 0xFF	; 255
    2702:	85 83       	std	Z+5, r24	; 0x05
    2704:	9f bf       	out	0x3f, r25	; 63
    2706:	66 df       	rcall	.-308    	; 0x25d4 <udd_attach>
    2708:	cf bf       	out	0x3f, r28	; 63
    270a:	df 91       	pop	r29
    270c:	cf 91       	pop	r28
    270e:	08 95       	ret

00002710 <udd_set_address>:
    2710:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2714:	08 95       	ret

00002716 <udd_getaddress>:
    2716:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    271a:	08 95       	ret

0000271c <udd_set_setup_payload>:
    271c:	ea ee       	ldi	r30, 0xEA	; 234
    271e:	f5 e2       	ldi	r31, 0x25	; 37
    2720:	80 87       	std	Z+8, r24	; 0x08
    2722:	91 87       	std	Z+9, r25	; 0x09
    2724:	62 87       	std	Z+10, r22	; 0x0a
    2726:	73 87       	std	Z+11, r23	; 0x0b
    2728:	08 95       	ret

0000272a <udd_ep_alloc>:
    272a:	28 2f       	mov	r18, r24
    272c:	2f 70       	andi	r18, 0x0F	; 15
    272e:	30 e0       	ldi	r19, 0x00	; 0
    2730:	22 0f       	add	r18, r18
    2732:	33 1f       	adc	r19, r19
    2734:	08 2e       	mov	r0, r24
    2736:	00 0c       	add	r0, r0
    2738:	99 0b       	sbc	r25, r25
    273a:	88 27       	eor	r24, r24
    273c:	99 0f       	add	r25, r25
    273e:	88 1f       	adc	r24, r24
    2740:	99 27       	eor	r25, r25
    2742:	82 0f       	add	r24, r18
    2744:	93 1f       	adc	r25, r19
    2746:	fc 01       	movw	r30, r24
    2748:	ee 0f       	add	r30, r30
    274a:	ff 1f       	adc	r31, r31
    274c:	ee 0f       	add	r30, r30
    274e:	ff 1f       	adc	r31, r31
    2750:	ee 0f       	add	r30, r30
    2752:	ff 1f       	adc	r31, r31
    2754:	e4 5d       	subi	r30, 0xD4	; 212
    2756:	fc 4d       	sbci	r31, 0xDC	; 220
    2758:	25 8d       	ldd	r18, Z+29	; 0x1d
    275a:	20 7c       	andi	r18, 0xC0	; 192
    275c:	09 f0       	breq	.+2      	; 0x2760 <udd_ep_alloc+0x36>
    275e:	4f c0       	rjmp	.+158    	; 0x27fe <udd_ep_alloc+0xd4>
    2760:	63 70       	andi	r22, 0x03	; 3
    2762:	61 30       	cpi	r22, 0x01	; 1
    2764:	11 f0       	breq	.+4      	; 0x276a <udd_ep_alloc+0x40>
    2766:	18 f4       	brcc	.+6      	; 0x276e <udd_ep_alloc+0x44>
    2768:	04 c0       	rjmp	.+8      	; 0x2772 <udd_ep_alloc+0x48>
    276a:	20 ec       	ldi	r18, 0xC0	; 192
    276c:	03 c0       	rjmp	.+6      	; 0x2774 <udd_ep_alloc+0x4a>
    276e:	20 e8       	ldi	r18, 0x80	; 128
    2770:	01 c0       	rjmp	.+2      	; 0x2774 <udd_ep_alloc+0x4a>
    2772:	20 e4       	ldi	r18, 0x40	; 64
    2774:	40 38       	cpi	r20, 0x80	; 128
    2776:	51 05       	cpc	r21, r1
    2778:	e9 f0       	breq	.+58     	; 0x27b4 <udd_ep_alloc+0x8a>
    277a:	50 f4       	brcc	.+20     	; 0x2790 <udd_ep_alloc+0x66>
    277c:	40 32       	cpi	r20, 0x20	; 32
    277e:	51 05       	cpc	r21, r1
    2780:	a9 f0       	breq	.+42     	; 0x27ac <udd_ep_alloc+0x82>
    2782:	40 34       	cpi	r20, 0x40	; 64
    2784:	51 05       	cpc	r21, r1
    2786:	a1 f0       	breq	.+40     	; 0x27b0 <udd_ep_alloc+0x86>
    2788:	40 31       	cpi	r20, 0x10	; 16
    278a:	51 05       	cpc	r21, r1
    278c:	d9 f4       	brne	.+54     	; 0x27c4 <udd_ep_alloc+0x9a>
    278e:	0c c0       	rjmp	.+24     	; 0x27a8 <udd_ep_alloc+0x7e>
    2790:	41 15       	cp	r20, r1
    2792:	32 e0       	ldi	r19, 0x02	; 2
    2794:	53 07       	cpc	r21, r19
    2796:	91 f0       	breq	.+36     	; 0x27bc <udd_ep_alloc+0x92>
    2798:	4f 3f       	cpi	r20, 0xFF	; 255
    279a:	33 e0       	ldi	r19, 0x03	; 3
    279c:	53 07       	cpc	r21, r19
    279e:	81 f0       	breq	.+32     	; 0x27c0 <udd_ep_alloc+0x96>
    27a0:	41 15       	cp	r20, r1
    27a2:	51 40       	sbci	r21, 0x01	; 1
    27a4:	79 f4       	brne	.+30     	; 0x27c4 <udd_ep_alloc+0x9a>
    27a6:	08 c0       	rjmp	.+16     	; 0x27b8 <udd_ep_alloc+0x8e>
    27a8:	41 e0       	ldi	r20, 0x01	; 1
    27aa:	0d c0       	rjmp	.+26     	; 0x27c6 <udd_ep_alloc+0x9c>
    27ac:	42 e0       	ldi	r20, 0x02	; 2
    27ae:	0b c0       	rjmp	.+22     	; 0x27c6 <udd_ep_alloc+0x9c>
    27b0:	43 e0       	ldi	r20, 0x03	; 3
    27b2:	09 c0       	rjmp	.+18     	; 0x27c6 <udd_ep_alloc+0x9c>
    27b4:	44 e0       	ldi	r20, 0x04	; 4
    27b6:	07 c0       	rjmp	.+14     	; 0x27c6 <udd_ep_alloc+0x9c>
    27b8:	45 e0       	ldi	r20, 0x05	; 5
    27ba:	05 c0       	rjmp	.+10     	; 0x27c6 <udd_ep_alloc+0x9c>
    27bc:	46 e0       	ldi	r20, 0x06	; 6
    27be:	03 c0       	rjmp	.+6      	; 0x27c6 <udd_ep_alloc+0x9c>
    27c0:	47 e0       	ldi	r20, 0x07	; 7
    27c2:	01 c0       	rjmp	.+2      	; 0x27c6 <udd_ep_alloc+0x9c>
    27c4:	40 e0       	ldi	r20, 0x00	; 0
    27c6:	fc 01       	movw	r30, r24
    27c8:	ee 0f       	add	r30, r30
    27ca:	ff 1f       	adc	r31, r31
    27cc:	ee 0f       	add	r30, r30
    27ce:	ff 1f       	adc	r31, r31
    27d0:	ee 0f       	add	r30, r30
    27d2:	ff 1f       	adc	r31, r31
    27d4:	e4 5d       	subi	r30, 0xD4	; 212
    27d6:	fc 4d       	sbci	r31, 0xDC	; 220
    27d8:	15 8e       	std	Z+29, r1	; 0x1d
    27da:	36 e0       	ldi	r19, 0x06	; 6
    27dc:	34 8f       	std	Z+28, r19	; 0x1c
    27de:	24 2b       	or	r18, r20
    27e0:	25 8f       	std	Z+29, r18	; 0x1d
    27e2:	88 0f       	add	r24, r24
    27e4:	99 1f       	adc	r25, r25
    27e6:	88 0f       	add	r24, r24
    27e8:	99 1f       	adc	r25, r25
    27ea:	88 0f       	add	r24, r24
    27ec:	99 1f       	adc	r25, r25
    27ee:	fc 01       	movw	r30, r24
    27f0:	e4 5d       	subi	r30, 0xD4	; 212
    27f2:	fc 4d       	sbci	r31, 0xDC	; 220
    27f4:	85 8d       	ldd	r24, Z+29	; 0x1d
    27f6:	80 62       	ori	r24, 0x20	; 32
    27f8:	85 8f       	std	Z+29, r24	; 0x1d
    27fa:	81 e0       	ldi	r24, 0x01	; 1
    27fc:	08 95       	ret
    27fe:	80 e0       	ldi	r24, 0x00	; 0
    2800:	08 95       	ret

00002802 <udd_ep_is_halted>:
    2802:	e8 2f       	mov	r30, r24
    2804:	ef 70       	andi	r30, 0x0F	; 15
    2806:	f0 e0       	ldi	r31, 0x00	; 0
    2808:	ee 0f       	add	r30, r30
    280a:	ff 1f       	adc	r31, r31
    280c:	08 2e       	mov	r0, r24
    280e:	00 0c       	add	r0, r0
    2810:	99 0b       	sbc	r25, r25
    2812:	88 27       	eor	r24, r24
    2814:	99 0f       	add	r25, r25
    2816:	88 1f       	adc	r24, r24
    2818:	99 27       	eor	r25, r25
    281a:	e8 0f       	add	r30, r24
    281c:	f9 1f       	adc	r31, r25
    281e:	ee 0f       	add	r30, r30
    2820:	ff 1f       	adc	r31, r31
    2822:	ee 0f       	add	r30, r30
    2824:	ff 1f       	adc	r31, r31
    2826:	ee 0f       	add	r30, r30
    2828:	ff 1f       	adc	r31, r31
    282a:	e4 5d       	subi	r30, 0xD4	; 212
    282c:	fc 4d       	sbci	r31, 0xDC	; 220
    282e:	85 8d       	ldd	r24, Z+29	; 0x1d
    2830:	82 fb       	bst	r24, 2
    2832:	88 27       	eor	r24, r24
    2834:	80 f9       	bld	r24, 0
    2836:	08 95       	ret

00002838 <udd_ep_clear_halt>:
    2838:	28 2f       	mov	r18, r24
    283a:	2f 70       	andi	r18, 0x0F	; 15
    283c:	30 e0       	ldi	r19, 0x00	; 0
    283e:	a9 01       	movw	r20, r18
    2840:	44 0f       	add	r20, r20
    2842:	55 1f       	adc	r21, r21
    2844:	28 2f       	mov	r18, r24
    2846:	08 2e       	mov	r0, r24
    2848:	00 0c       	add	r0, r0
    284a:	33 0b       	sbc	r19, r19
    284c:	22 27       	eor	r18, r18
    284e:	33 0f       	add	r19, r19
    2850:	22 1f       	adc	r18, r18
    2852:	33 27       	eor	r19, r19
    2854:	24 0f       	add	r18, r20
    2856:	35 1f       	adc	r19, r21
    2858:	f9 01       	movw	r30, r18
    285a:	ee 0f       	add	r30, r30
    285c:	ff 1f       	adc	r31, r31
    285e:	ee 0f       	add	r30, r30
    2860:	ff 1f       	adc	r31, r31
    2862:	ee 0f       	add	r30, r30
    2864:	ff 1f       	adc	r31, r31
    2866:	e4 5d       	subi	r30, 0xD4	; 212
    2868:	fc 4d       	sbci	r31, 0xDC	; 220
    286a:	95 8d       	ldd	r25, Z+29	; 0x1d
    286c:	92 ff       	sbrs	r25, 2
    286e:	17 c0       	rjmp	.+46     	; 0x289e <udd_ep_clear_halt+0x66>
    2870:	22 0f       	add	r18, r18
    2872:	33 1f       	adc	r19, r19
    2874:	22 0f       	add	r18, r18
    2876:	33 1f       	adc	r19, r19
    2878:	22 0f       	add	r18, r18
    287a:	33 1f       	adc	r19, r19
    287c:	f9 01       	movw	r30, r18
    287e:	e4 5d       	subi	r30, 0xD4	; 212
    2880:	fc 4d       	sbci	r31, 0xDC	; 220
    2882:	95 8d       	ldd	r25, Z+29	; 0x1d
    2884:	9b 7f       	andi	r25, 0xFB	; 251
    2886:	95 8f       	std	Z+29, r25	; 0x1d
    2888:	9e dc       	rcall	.-1732   	; 0x21c6 <udd_ep_get_job>
    288a:	fc 01       	movw	r30, r24
    288c:	80 81       	ld	r24, Z
    288e:	80 ff       	sbrs	r24, 0
    2890:	06 c0       	rjmp	.+12     	; 0x289e <udd_ep_clear_halt+0x66>
    2892:	8e 7f       	andi	r24, 0xFE	; 254
    2894:	80 83       	st	Z, r24
    2896:	07 80       	ldd	r0, Z+7	; 0x07
    2898:	f0 85       	ldd	r31, Z+8	; 0x08
    289a:	e0 2d       	mov	r30, r0
    289c:	09 95       	icall
    289e:	81 e0       	ldi	r24, 0x01	; 1
    28a0:	08 95       	ret

000028a2 <udd_ep_run>:
    28a2:	7f 92       	push	r7
    28a4:	8f 92       	push	r8
    28a6:	9f 92       	push	r9
    28a8:	af 92       	push	r10
    28aa:	bf 92       	push	r11
    28ac:	cf 92       	push	r12
    28ae:	df 92       	push	r13
    28b0:	ef 92       	push	r14
    28b2:	ff 92       	push	r15
    28b4:	0f 93       	push	r16
    28b6:	1f 93       	push	r17
    28b8:	cf 93       	push	r28
    28ba:	df 93       	push	r29
    28bc:	98 2e       	mov	r9, r24
    28be:	86 2e       	mov	r8, r22
    28c0:	6a 01       	movw	r12, r20
    28c2:	79 01       	movw	r14, r18
    28c4:	80 dc       	rcall	.-1792   	; 0x21c6 <udd_ep_get_job>
    28c6:	5c 01       	movw	r10, r24
    28c8:	79 2c       	mov	r7, r9
    28ca:	77 1c       	adc	r7, r7
    28cc:	77 24       	eor	r7, r7
    28ce:	77 1c       	adc	r7, r7
    28d0:	c9 2d       	mov	r28, r9
    28d2:	cf 70       	andi	r28, 0x0F	; 15
    28d4:	d0 e0       	ldi	r29, 0x00	; 0
    28d6:	cc 0f       	add	r28, r28
    28d8:	dd 1f       	adc	r29, r29
    28da:	c7 0d       	add	r28, r7
    28dc:	d1 1d       	adc	r29, r1
    28de:	fe 01       	movw	r30, r28
    28e0:	ee 0f       	add	r30, r30
    28e2:	ff 1f       	adc	r31, r31
    28e4:	ee 0f       	add	r30, r30
    28e6:	ff 1f       	adc	r31, r31
    28e8:	ee 0f       	add	r30, r30
    28ea:	ff 1f       	adc	r31, r31
    28ec:	e4 5d       	subi	r30, 0xD4	; 212
    28ee:	fc 4d       	sbci	r31, 0xDC	; 220
    28f0:	85 8d       	ldd	r24, Z+29	; 0x1d
    28f2:	80 7c       	andi	r24, 0xC0	; 192
    28f4:	09 f4       	brne	.+2      	; 0x28f8 <udd_ep_run+0x56>
    28f6:	7d c0       	rjmp	.+250    	; 0x29f2 <udd_ep_run+0x150>
    28f8:	fe 01       	movw	r30, r28
    28fa:	ee 0f       	add	r30, r30
    28fc:	ff 1f       	adc	r31, r31
    28fe:	ee 0f       	add	r30, r30
    2900:	ff 1f       	adc	r31, r31
    2902:	ee 0f       	add	r30, r30
    2904:	ff 1f       	adc	r31, r31
    2906:	e4 5d       	subi	r30, 0xD4	; 212
    2908:	fc 4d       	sbci	r31, 0xDC	; 220
    290a:	85 8d       	ldd	r24, Z+29	; 0x1d
    290c:	80 7c       	andi	r24, 0xC0	; 192
    290e:	80 3c       	cpi	r24, 0xC0	; 192
    2910:	61 f0       	breq	.+24     	; 0x292a <udd_ep_run+0x88>
    2912:	fe 01       	movw	r30, r28
    2914:	ee 0f       	add	r30, r30
    2916:	ff 1f       	adc	r31, r31
    2918:	ee 0f       	add	r30, r30
    291a:	ff 1f       	adc	r31, r31
    291c:	ee 0f       	add	r30, r30
    291e:	ff 1f       	adc	r31, r31
    2920:	e4 5d       	subi	r30, 0xD4	; 212
    2922:	fc 4d       	sbci	r31, 0xDC	; 220
    2924:	85 8d       	ldd	r24, Z+29	; 0x1d
    2926:	82 fd       	sbrc	r24, 2
    2928:	66 c0       	rjmp	.+204    	; 0x29f6 <udd_ep_run+0x154>
    292a:	8f b7       	in	r24, 0x3f	; 63
    292c:	f8 94       	cli
    292e:	f5 01       	movw	r30, r10
    2930:	90 81       	ld	r25, Z
    2932:	90 ff       	sbrs	r25, 0
    2934:	03 c0       	rjmp	.+6      	; 0x293c <udd_ep_run+0x9a>
    2936:	8f bf       	out	0x3f, r24	; 63
    2938:	71 2c       	mov	r7, r1
    293a:	5e c0       	rjmp	.+188    	; 0x29f8 <udd_ep_run+0x156>
    293c:	f5 01       	movw	r30, r10
    293e:	90 81       	ld	r25, Z
    2940:	91 60       	ori	r25, 0x01	; 1
    2942:	90 83       	st	Z, r25
    2944:	8f bf       	out	0x3f, r24	; 63
    2946:	c1 82       	std	Z+1, r12	; 0x01
    2948:	d2 82       	std	Z+2, r13	; 0x02
    294a:	e3 82       	std	Z+3, r14	; 0x03
    294c:	f4 82       	std	Z+4, r15	; 0x04
    294e:	15 82       	std	Z+5, r1	; 0x05
    2950:	16 82       	std	Z+6, r1	; 0x06
    2952:	07 83       	std	Z+7, r16	; 0x07
    2954:	10 87       	std	Z+8, r17	; 0x08
    2956:	81 10       	cpse	r8, r1
    2958:	06 c0       	rjmp	.+12     	; 0x2966 <udd_ep_run+0xc4>
    295a:	91 e0       	ldi	r25, 0x01	; 1
    295c:	e1 14       	cp	r14, r1
    295e:	f1 04       	cpc	r15, r1
    2960:	19 f0       	breq	.+6      	; 0x2968 <udd_ep_run+0xc6>
    2962:	90 e0       	ldi	r25, 0x00	; 0
    2964:	01 c0       	rjmp	.+2      	; 0x2968 <udd_ep_run+0xc6>
    2966:	91 e0       	ldi	r25, 0x01	; 1
    2968:	f5 01       	movw	r30, r10
    296a:	80 81       	ld	r24, Z
    296c:	90 fb       	bst	r25, 0
    296e:	81 f9       	bld	r24, 1
    2970:	8b 7f       	andi	r24, 0xFB	; 251
    2972:	80 83       	st	Z, r24
    2974:	77 20       	and	r7, r7
    2976:	59 f0       	breq	.+22     	; 0x298e <udd_ep_run+0xec>
    2978:	cc 0f       	add	r28, r28
    297a:	dd 1f       	adc	r29, r29
    297c:	cc 0f       	add	r28, r28
    297e:	dd 1f       	adc	r29, r29
    2980:	cc 0f       	add	r28, r28
    2982:	dd 1f       	adc	r29, r29
    2984:	c4 5d       	subi	r28, 0xD4	; 212
    2986:	dc 4d       	sbci	r29, 0xDC	; 220
    2988:	1a a2       	std	Y+34, r1	; 0x22
    298a:	1b a2       	std	Y+35, r1	; 0x23
    298c:	2d c0       	rjmp	.+90     	; 0x29e8 <udd_ep_run+0x146>
    298e:	fe 01       	movw	r30, r28
    2990:	ee 0f       	add	r30, r30
    2992:	ff 1f       	adc	r31, r31
    2994:	ee 0f       	add	r30, r30
    2996:	ff 1f       	adc	r31, r31
    2998:	ee 0f       	add	r30, r30
    299a:	ff 1f       	adc	r31, r31
    299c:	e4 5d       	subi	r30, 0xD4	; 212
    299e:	fc 4d       	sbci	r31, 0xDC	; 220
    29a0:	85 8d       	ldd	r24, Z+29	; 0x1d
    29a2:	80 7c       	andi	r24, 0xC0	; 192
    29a4:	80 3c       	cpi	r24, 0xC0	; 192
    29a6:	a1 f4       	brne	.+40     	; 0x29d0 <udd_ep_run+0x12e>
    29a8:	ce 01       	movw	r24, r28
    29aa:	88 0f       	add	r24, r24
    29ac:	99 1f       	adc	r25, r25
    29ae:	88 0f       	add	r24, r24
    29b0:	99 1f       	adc	r25, r25
    29b2:	88 0f       	add	r24, r24
    29b4:	99 1f       	adc	r25, r25
    29b6:	88 5b       	subi	r24, 0xB8	; 184
    29b8:	9c 4d       	sbci	r25, 0xDC	; 220
    29ba:	df db       	rcall	.-2114   	; 0x217a <udd_ep_get_size>
    29bc:	bc 01       	movw	r22, r24
    29be:	c7 01       	movw	r24, r14
    29c0:	65 d2       	rcall	.+1226   	; 0x2e8c <__udivmodhi4>
    29c2:	89 2b       	or	r24, r25
    29c4:	29 f0       	breq	.+10     	; 0x29d0 <udd_ep_run+0x12e>
    29c6:	f5 01       	movw	r30, r10
    29c8:	80 81       	ld	r24, Z
    29ca:	8e 7f       	andi	r24, 0xFE	; 254
    29cc:	80 83       	st	Z, r24
    29ce:	14 c0       	rjmp	.+40     	; 0x29f8 <udd_ep_run+0x156>
    29d0:	cc 0f       	add	r28, r28
    29d2:	dd 1f       	adc	r29, r29
    29d4:	cc 0f       	add	r28, r28
    29d6:	dd 1f       	adc	r29, r29
    29d8:	cc 0f       	add	r28, r28
    29da:	dd 1f       	adc	r29, r29
    29dc:	c4 5d       	subi	r28, 0xD4	; 212
    29de:	dc 4d       	sbci	r29, 0xDC	; 220
    29e0:	1e 8e       	std	Y+30, r1	; 0x1e
    29e2:	1f 8e       	std	Y+31, r1	; 0x1f
    29e4:	1a a2       	std	Y+34, r1	; 0x22
    29e6:	1b a2       	std	Y+35, r1	; 0x23
    29e8:	89 2d       	mov	r24, r9
    29ea:	77 dc       	rcall	.-1810   	; 0x22da <udd_ep_trans_complet>
    29ec:	77 24       	eor	r7, r7
    29ee:	73 94       	inc	r7
    29f0:	03 c0       	rjmp	.+6      	; 0x29f8 <udd_ep_run+0x156>
    29f2:	71 2c       	mov	r7, r1
    29f4:	01 c0       	rjmp	.+2      	; 0x29f8 <udd_ep_run+0x156>
    29f6:	71 2c       	mov	r7, r1
    29f8:	87 2d       	mov	r24, r7
    29fa:	df 91       	pop	r29
    29fc:	cf 91       	pop	r28
    29fe:	1f 91       	pop	r17
    2a00:	0f 91       	pop	r16
    2a02:	ff 90       	pop	r15
    2a04:	ef 90       	pop	r14
    2a06:	df 90       	pop	r13
    2a08:	cf 90       	pop	r12
    2a0a:	bf 90       	pop	r11
    2a0c:	af 90       	pop	r10
    2a0e:	9f 90       	pop	r9
    2a10:	8f 90       	pop	r8
    2a12:	7f 90       	pop	r7
    2a14:	08 95       	ret

00002a16 <udd_ep_abort>:
    2a16:	ff 92       	push	r15
    2a18:	0f 93       	push	r16
    2a1a:	1f 93       	push	r17
    2a1c:	cf 93       	push	r28
    2a1e:	df 93       	push	r29
    2a20:	18 2f       	mov	r17, r24
    2a22:	f8 2e       	mov	r15, r24
    2a24:	ff 1c       	adc	r15, r15
    2a26:	ff 24       	eor	r15, r15
    2a28:	ff 1c       	adc	r15, r15
    2a2a:	c8 2f       	mov	r28, r24
    2a2c:	cf 70       	andi	r28, 0x0F	; 15
    2a2e:	d0 e0       	ldi	r29, 0x00	; 0
    2a30:	cc 0f       	add	r28, r28
    2a32:	dd 1f       	adc	r29, r29
    2a34:	cf 0d       	add	r28, r15
    2a36:	d1 1d       	adc	r29, r1
    2a38:	c6 db       	rcall	.-2164   	; 0x21c6 <udd_ep_get_job>
    2a3a:	dc 01       	movw	r26, r24
    2a3c:	fe 01       	movw	r30, r28
    2a3e:	ee 0f       	add	r30, r30
    2a40:	ff 1f       	adc	r31, r31
    2a42:	ee 0f       	add	r30, r30
    2a44:	ff 1f       	adc	r31, r31
    2a46:	ee 0f       	add	r30, r30
    2a48:	ff 1f       	adc	r31, r31
    2a4a:	e8 5b       	subi	r30, 0xB8	; 184
    2a4c:	fc 4d       	sbci	r31, 0xDC	; 220
    2a4e:	02 e0       	ldi	r16, 0x02	; 2
    2a50:	05 93       	las	Z, r16
    2a52:	8c 91       	ld	r24, X
    2a54:	80 ff       	sbrs	r24, 0
    2a56:	22 c0       	rjmp	.+68     	; 0x2a9c <udd_ep_abort+0x86>
    2a58:	8e 7f       	andi	r24, 0xFE	; 254
    2a5a:	8c 93       	st	X, r24
    2a5c:	17 96       	adiw	r26, 0x07	; 7
    2a5e:	ed 91       	ld	r30, X+
    2a60:	fc 91       	ld	r31, X
    2a62:	18 97       	sbiw	r26, 0x08	; 8
    2a64:	30 97       	sbiw	r30, 0x00	; 0
    2a66:	d1 f0       	breq	.+52     	; 0x2a9c <udd_ep_abort+0x86>
    2a68:	ff 20       	and	r15, r15
    2a6a:	59 f0       	breq	.+22     	; 0x2a82 <udd_ep_abort+0x6c>
    2a6c:	cc 0f       	add	r28, r28
    2a6e:	dd 1f       	adc	r29, r29
    2a70:	cc 0f       	add	r28, r28
    2a72:	dd 1f       	adc	r29, r29
    2a74:	cc 0f       	add	r28, r28
    2a76:	dd 1f       	adc	r29, r29
    2a78:	c4 5d       	subi	r28, 0xD4	; 212
    2a7a:	dc 4d       	sbci	r29, 0xDC	; 220
    2a7c:	6a a1       	ldd	r22, Y+34	; 0x22
    2a7e:	7b a1       	ldd	r23, Y+35	; 0x23
    2a80:	0a c0       	rjmp	.+20     	; 0x2a96 <udd_ep_abort+0x80>
    2a82:	cc 0f       	add	r28, r28
    2a84:	dd 1f       	adc	r29, r29
    2a86:	cc 0f       	add	r28, r28
    2a88:	dd 1f       	adc	r29, r29
    2a8a:	cc 0f       	add	r28, r28
    2a8c:	dd 1f       	adc	r29, r29
    2a8e:	c4 5d       	subi	r28, 0xD4	; 212
    2a90:	dc 4d       	sbci	r29, 0xDC	; 220
    2a92:	6e 8d       	ldd	r22, Y+30	; 0x1e
    2a94:	7f 8d       	ldd	r23, Y+31	; 0x1f
    2a96:	41 2f       	mov	r20, r17
    2a98:	81 e0       	ldi	r24, 0x01	; 1
    2a9a:	09 95       	icall
    2a9c:	df 91       	pop	r29
    2a9e:	cf 91       	pop	r28
    2aa0:	1f 91       	pop	r17
    2aa2:	0f 91       	pop	r16
    2aa4:	ff 90       	pop	r15
    2aa6:	08 95       	ret

00002aa8 <udd_ep_free>:
    2aa8:	cf 93       	push	r28
    2aaa:	c8 2f       	mov	r28, r24
    2aac:	b4 df       	rcall	.-152    	; 0x2a16 <udd_ep_abort>
    2aae:	ec 2f       	mov	r30, r28
    2ab0:	ef 70       	andi	r30, 0x0F	; 15
    2ab2:	f0 e0       	ldi	r31, 0x00	; 0
    2ab4:	ee 0f       	add	r30, r30
    2ab6:	ff 1f       	adc	r31, r31
    2ab8:	8c 2f       	mov	r24, r28
    2aba:	cc 0f       	add	r28, r28
    2abc:	99 0b       	sbc	r25, r25
    2abe:	88 27       	eor	r24, r24
    2ac0:	99 0f       	add	r25, r25
    2ac2:	88 1f       	adc	r24, r24
    2ac4:	99 27       	eor	r25, r25
    2ac6:	e8 0f       	add	r30, r24
    2ac8:	f9 1f       	adc	r31, r25
    2aca:	ee 0f       	add	r30, r30
    2acc:	ff 1f       	adc	r31, r31
    2ace:	ee 0f       	add	r30, r30
    2ad0:	ff 1f       	adc	r31, r31
    2ad2:	ee 0f       	add	r30, r30
    2ad4:	ff 1f       	adc	r31, r31
    2ad6:	e4 5d       	subi	r30, 0xD4	; 212
    2ad8:	fc 4d       	sbci	r31, 0xDC	; 220
    2ada:	15 8e       	std	Z+29, r1	; 0x1d
    2adc:	cf 91       	pop	r28
    2ade:	08 95       	ret

00002ae0 <udd_ep_set_halt>:
    2ae0:	0f 93       	push	r16
    2ae2:	e8 2f       	mov	r30, r24
    2ae4:	ef 70       	andi	r30, 0x0F	; 15
    2ae6:	f0 e0       	ldi	r31, 0x00	; 0
    2ae8:	ee 0f       	add	r30, r30
    2aea:	ff 1f       	adc	r31, r31
    2aec:	28 2f       	mov	r18, r24
    2aee:	08 2e       	mov	r0, r24
    2af0:	00 0c       	add	r0, r0
    2af2:	33 0b       	sbc	r19, r19
    2af4:	22 27       	eor	r18, r18
    2af6:	33 0f       	add	r19, r19
    2af8:	22 1f       	adc	r18, r18
    2afa:	33 27       	eor	r19, r19
    2afc:	e2 0f       	add	r30, r18
    2afe:	f3 1f       	adc	r31, r19
    2b00:	ee 0f       	add	r30, r30
    2b02:	ff 1f       	adc	r31, r31
    2b04:	ee 0f       	add	r30, r30
    2b06:	ff 1f       	adc	r31, r31
    2b08:	ee 0f       	add	r30, r30
    2b0a:	ff 1f       	adc	r31, r31
    2b0c:	df 01       	movw	r26, r30
    2b0e:	a4 5d       	subi	r26, 0xD4	; 212
    2b10:	bc 4d       	sbci	r27, 0xDC	; 220
    2b12:	5d 96       	adiw	r26, 0x1d	; 29
    2b14:	9c 91       	ld	r25, X
    2b16:	5d 97       	sbiw	r26, 0x1d	; 29
    2b18:	94 60       	ori	r25, 0x04	; 4
    2b1a:	5d 96       	adiw	r26, 0x1d	; 29
    2b1c:	9c 93       	st	X, r25
    2b1e:	e8 5b       	subi	r30, 0xB8	; 184
    2b20:	fc 4d       	sbci	r31, 0xDC	; 220
    2b22:	01 e0       	ldi	r16, 0x01	; 1
    2b24:	06 93       	lac	Z, r16
    2b26:	77 df       	rcall	.-274    	; 0x2a16 <udd_ep_abort>
    2b28:	81 e0       	ldi	r24, 0x01	; 1
    2b2a:	0f 91       	pop	r16
    2b2c:	08 95       	ret

00002b2e <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    2b2e:	1f 92       	push	r1
    2b30:	0f 92       	push	r0
    2b32:	0f b6       	in	r0, 0x3f	; 63
    2b34:	0f 92       	push	r0
    2b36:	11 24       	eor	r1, r1
    2b38:	0f 93       	push	r16
    2b3a:	2f 93       	push	r18
    2b3c:	3f 93       	push	r19
    2b3e:	4f 93       	push	r20
    2b40:	5f 93       	push	r21
    2b42:	6f 93       	push	r22
    2b44:	7f 93       	push	r23
    2b46:	8f 93       	push	r24
    2b48:	9f 93       	push	r25
    2b4a:	af 93       	push	r26
    2b4c:	bf 93       	push	r27
    2b4e:	cf 93       	push	r28
    2b50:	ef 93       	push	r30
    2b52:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    2b54:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2b58:	88 23       	and	r24, r24
    2b5a:	44 f4       	brge	.+16     	; 0x2b6c <__vector_125+0x3e>
		udd_ack_start_of_frame_event();
    2b5c:	80 e8       	ldi	r24, 0x80	; 128
    2b5e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    2b62:	0e 94 31 0c 	call	0x1862	; 0x1862 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    2b66:	0e 94 17 04 	call	0x82e	; 0x82e <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    2b6a:	8b c0       	rjmp	.+278    	; 0x2c82 <__vector_125+0x154>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    2b6c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2b70:	82 ff       	sbrs	r24, 2
    2b72:	20 c0       	rjmp	.+64     	; 0x2bb4 <__vector_125+0x86>
		udd_ack_underflow_event();
    2b74:	84 e0       	ldi	r24, 0x04	; 4
    2b76:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    2b7a:	80 91 50 23 	lds	r24, 0x2350	; 0x802350 <udd_sram+0x24>
    2b7e:	86 ff       	sbrs	r24, 6
    2b80:	80 c0       	rjmp	.+256    	; 0x2c82 <__vector_125+0x154>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2b82:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2b86:	81 fd       	sbrc	r24, 1
    2b88:	7c c0       	rjmp	.+248    	; 0x2c82 <__vector_125+0x154>
    2b8a:	38 db       	rcall	.-2448   	; 0x21fc <udd_ctrl_interrupt_tc_setup>
    2b8c:	81 11       	cpse	r24, r1
    2b8e:	79 c0       	rjmp	.+242    	; 0x2c82 <__vector_125+0x154>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2b90:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    2b94:	81 30       	cpi	r24, 0x01	; 1
    2b96:	11 f4       	brne	.+4      	; 0x2b9c <__vector_125+0x6e>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2b98:	6e da       	rcall	.-2852   	; 0x2076 <udd_ctrl_send_zlp_in>
    2b9a:	73 c0       	rjmp	.+230    	; 0x2c82 <__vector_125+0x154>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2b9c:	84 30       	cpi	r24, 0x04	; 4
    2b9e:	09 f0       	breq	.+2      	; 0x2ba2 <__vector_125+0x74>
    2ba0:	70 c0       	rjmp	.+224    	; 0x2c82 <__vector_125+0x154>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2ba2:	e1 e5       	ldi	r30, 0x51	; 81
    2ba4:	f3 e2       	ldi	r31, 0x23	; 35
    2ba6:	04 e0       	ldi	r16, 0x04	; 4
    2ba8:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2baa:	e9 e4       	ldi	r30, 0x49	; 73
    2bac:	f3 e2       	ldi	r31, 0x23	; 35
    2bae:	04 e0       	ldi	r16, 0x04	; 4
    2bb0:	05 93       	las	Z, r16
    2bb2:	67 c0       	rjmp	.+206    	; 0x2c82 <__vector_125+0x154>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2bb4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2bb8:	81 ff       	sbrs	r24, 1
    2bba:	5e c0       	rjmp	.+188    	; 0x2c78 <__vector_125+0x14a>
		udd_ack_overflow_event();
    2bbc:	82 e0       	ldi	r24, 0x02	; 2
    2bbe:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2bc2:	80 91 48 23 	lds	r24, 0x2348	; 0x802348 <udd_sram+0x1c>
    2bc6:	86 ff       	sbrs	r24, 6
    2bc8:	5c c0       	rjmp	.+184    	; 0x2c82 <__vector_125+0x154>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2bca:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2bce:	81 fd       	sbrc	r24, 1
    2bd0:	58 c0       	rjmp	.+176    	; 0x2c82 <__vector_125+0x154>
    2bd2:	14 db       	rcall	.-2520   	; 0x21fc <udd_ctrl_interrupt_tc_setup>
    2bd4:	81 11       	cpse	r24, r1
    2bd6:	55 c0       	rjmp	.+170    	; 0x2c82 <__vector_125+0x154>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2bd8:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    2bdc:	82 30       	cpi	r24, 0x02	; 2
    2bde:	41 f4       	brne	.+16     	; 0x2bf0 <__vector_125+0xc2>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2be0:	84 e0       	ldi	r24, 0x04	; 4
    2be2:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2be6:	e8 e4       	ldi	r30, 0x48	; 72
    2be8:	f3 e2       	ldi	r31, 0x23	; 35
    2bea:	02 e0       	ldi	r16, 0x02	; 2
    2bec:	06 93       	lac	Z, r16
    2bee:	49 c0       	rjmp	.+146    	; 0x2c82 <__vector_125+0x154>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2bf0:	83 30       	cpi	r24, 0x03	; 3
    2bf2:	09 f0       	breq	.+2      	; 0x2bf6 <__vector_125+0xc8>
    2bf4:	46 c0       	rjmp	.+140    	; 0x2c82 <__vector_125+0x154>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2bf6:	e1 e5       	ldi	r30, 0x51	; 81
    2bf8:	f3 e2       	ldi	r31, 0x23	; 35
    2bfa:	04 e0       	ldi	r16, 0x04	; 4
    2bfc:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2bfe:	e9 e4       	ldi	r30, 0x49	; 73
    2c00:	f3 e2       	ldi	r31, 0x23	; 35
    2c02:	04 e0       	ldi	r16, 0x04	; 4
    2c04:	05 93       	las	Z, r16
    2c06:	3d c0       	rjmp	.+122    	; 0x2c82 <__vector_125+0x154>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2c08:	80 e1       	ldi	r24, 0x10	; 16
    2c0a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
    2c0e:	c1 e0       	ldi	r28, 0x01	; 1
			udd_ep_abort(i);
    2c10:	8c 2f       	mov	r24, r28
    2c12:	01 df       	rcall	.-510    	; 0x2a16 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2c14:	8c 2f       	mov	r24, r28
    2c16:	80 68       	ori	r24, 0x80	; 128
    2c18:	fe de       	rcall	.-516    	; 0x2a16 <udd_ep_abort>
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
    2c1a:	cf 5f       	subi	r28, 0xFF	; 255
    2c1c:	c6 30       	cpi	r28, 0x06	; 6
    2c1e:	c1 f7       	brne	.-16     	; 0x2c10 <__vector_125+0xe2>
			udd_ep_abort(i);
			udd_ep_abort(i | USB_EP_DIR_IN);
		}
#endif
		udc_reset();
    2c20:	0e 94 0c 0c 	call	0x1818	; 0x1818 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2c24:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2c28:	ec e2       	ldi	r30, 0x2C	; 44
    2c2a:	f3 e2       	ldi	r31, 0x23	; 35
    2c2c:	15 8e       	std	Z+29, r1	; 0x1d
	udd_endpoint_clear_status(ep_ctrl);
    2c2e:	96 e0       	ldi	r25, 0x06	; 6
    2c30:	94 8f       	std	Z+28, r25	; 0x1c
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2c32:	83 e4       	ldi	r24, 0x43	; 67
    2c34:	85 8f       	std	Z+29, r24	; 0x1d
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2c36:	15 a2       	std	Z+37, r1	; 0x25
	udd_endpoint_clear_status(ep_ctrl);
    2c38:	94 a3       	std	Z+36, r25	; 0x24
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2c3a:	85 a3       	std	Z+37, r24	; 0x25
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2c3c:	87 ee       	ldi	r24, 0xE7	; 231
    2c3e:	92 e2       	ldi	r25, 0x22	; 34
    2c40:	80 a3       	std	Z+32, r24	; 0x20
    2c42:	91 a3       	std	Z+33, r25	; 0x21
		// Reset endpoint control management
		udd_ctrl_init();
    2c44:	e3 d9       	rcall	.-3130   	; 0x200c <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    2c46:	1d c0       	rjmp	.+58     	; 0x2c82 <__vector_125+0x154>
	}

	if (udd_is_suspend_event()) {
    2c48:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2c4c:	86 ff       	sbrs	r24, 6
    2c4e:	08 c0       	rjmp	.+16     	; 0x2c60 <__vector_125+0x132>
		udd_ack_suspend_event();
    2c50:	80 e4       	ldi	r24, 0x40	; 64
    2c52:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    2c56:	80 e0       	ldi	r24, 0x00	; 0
    2c58:	b0 d9       	rcall	.-3232   	; 0x1fba <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    2c5a:	0e 94 15 04 	call	0x82a	; 0x82a <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    2c5e:	11 c0       	rjmp	.+34     	; 0x2c82 <__vector_125+0x154>
	}

	if (udd_is_resume_event()) {
    2c60:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2c64:	85 ff       	sbrs	r24, 5
    2c66:	0d c0       	rjmp	.+26     	; 0x2c82 <__vector_125+0x154>
		udd_ack_resume_event();
    2c68:	80 e2       	ldi	r24, 0x20	; 32
    2c6a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    2c6e:	81 e0       	ldi	r24, 0x01	; 1
    2c70:	a4 d9       	rcall	.-3256   	; 0x1fba <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2c72:	0e 94 16 04 	call	0x82c	; 0x82c <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    2c76:	05 c0       	rjmp	.+10     	; 0x2c82 <__vector_125+0x154>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    2c78:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2c7c:	84 fd       	sbrc	r24, 4
    2c7e:	c4 cf       	rjmp	.-120    	; 0x2c08 <__vector_125+0xda>
    2c80:	e3 cf       	rjmp	.-58     	; 0x2c48 <__vector_125+0x11a>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2c82:	ff 91       	pop	r31
    2c84:	ef 91       	pop	r30
    2c86:	cf 91       	pop	r28
    2c88:	bf 91       	pop	r27
    2c8a:	af 91       	pop	r26
    2c8c:	9f 91       	pop	r25
    2c8e:	8f 91       	pop	r24
    2c90:	7f 91       	pop	r23
    2c92:	6f 91       	pop	r22
    2c94:	5f 91       	pop	r21
    2c96:	4f 91       	pop	r20
    2c98:	3f 91       	pop	r19
    2c9a:	2f 91       	pop	r18
    2c9c:	0f 91       	pop	r16
    2c9e:	0f 90       	pop	r0
    2ca0:	0f be       	out	0x3f, r0	; 63
    2ca2:	0f 90       	pop	r0
    2ca4:	1f 90       	pop	r1
    2ca6:	18 95       	reti

00002ca8 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2ca8:	1f 92       	push	r1
    2caa:	0f 92       	push	r0
    2cac:	0f b6       	in	r0, 0x3f	; 63
    2cae:	0f 92       	push	r0
    2cb0:	11 24       	eor	r1, r1
    2cb2:	0f 93       	push	r16
    2cb4:	1f 93       	push	r17
    2cb6:	2f 93       	push	r18
    2cb8:	3f 93       	push	r19
    2cba:	4f 93       	push	r20
    2cbc:	5f 93       	push	r21
    2cbe:	6f 93       	push	r22
    2cc0:	7f 93       	push	r23
    2cc2:	8f 93       	push	r24
    2cc4:	9f 93       	push	r25
    2cc6:	af 93       	push	r26
    2cc8:	bf 93       	push	r27
    2cca:	cf 93       	push	r28
    2ccc:	df 93       	push	r29
    2cce:	ef 93       	push	r30
    2cd0:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2cd2:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2cd6:	81 fd       	sbrc	r24, 1
    2cd8:	03 c0       	rjmp	.+6      	; 0x2ce0 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2cda:	90 da       	rcall	.-2784   	; 0x21fc <udd_ctrl_interrupt_tc_setup>
    2cdc:	81 11       	cpse	r24, r1
    2cde:	c1 c0       	rjmp	.+386    	; 0x2e62 <__vector_126+0x1ba>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2ce0:	82 e0       	ldi	r24, 0x02	; 2
    2ce2:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2ce6:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    2cea:	81 95       	neg	r24
    2cec:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    2cee:	e8 e4       	ldi	r30, 0x48	; 72
    2cf0:	f3 e2       	ldi	r31, 0x23	; 35
    2cf2:	e8 1b       	sub	r30, r24
    2cf4:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2cf6:	20 81       	ld	r18, Z
    2cf8:	31 81       	ldd	r19, Z+1	; 0x01
    2cfa:	28 54       	subi	r18, 0x48	; 72
    2cfc:	33 42       	sbci	r19, 0x23	; 35
    2cfe:	36 95       	lsr	r19
    2d00:	27 95       	ror	r18
    2d02:	36 95       	lsr	r19
    2d04:	27 95       	ror	r18
    2d06:	36 95       	lsr	r19
    2d08:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2d0a:	82 2f       	mov	r24, r18
    2d0c:	86 95       	lsr	r24
    2d0e:	20 fd       	sbrc	r18, 0
    2d10:	02 c0       	rjmp	.+4      	; 0x2d16 <__vector_126+0x6e>
    2d12:	90 e0       	ldi	r25, 0x00	; 0
    2d14:	01 c0       	rjmp	.+2      	; 0x2d18 <__vector_126+0x70>
    2d16:	90 e8       	ldi	r25, 0x80	; 128
    2d18:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2d1a:	e8 2f       	mov	r30, r24
    2d1c:	ef 70       	andi	r30, 0x0F	; 15
    2d1e:	f0 e0       	ldi	r31, 0x00	; 0
    2d20:	ee 0f       	add	r30, r30
    2d22:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2d24:	28 2f       	mov	r18, r24
    2d26:	08 2e       	mov	r0, r24
    2d28:	00 0c       	add	r0, r0
    2d2a:	33 0b       	sbc	r19, r19
    2d2c:	22 27       	eor	r18, r18
    2d2e:	33 0f       	add	r19, r19
    2d30:	22 1f       	adc	r18, r18
    2d32:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2d34:	e2 0f       	add	r30, r18
    2d36:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    2d38:	df 01       	movw	r26, r30
    2d3a:	aa 0f       	add	r26, r26
    2d3c:	bb 1f       	adc	r27, r27
    2d3e:	aa 0f       	add	r26, r26
    2d40:	bb 1f       	adc	r27, r27
    2d42:	aa 0f       	add	r26, r26
    2d44:	bb 1f       	adc	r27, r27
    2d46:	a4 5d       	subi	r26, 0xD4	; 212
    2d48:	bc 4d       	sbci	r27, 0xDC	; 220
    2d4a:	5c 96       	adiw	r26, 0x1c	; 28
    2d4c:	9c 91       	ld	r25, X
    2d4e:	95 ff       	sbrs	r25, 5
    2d50:	88 c0       	rjmp	.+272    	; 0x2e62 <__vector_126+0x1ba>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2d52:	ee 0f       	add	r30, r30
    2d54:	ff 1f       	adc	r31, r31
    2d56:	ee 0f       	add	r30, r30
    2d58:	ff 1f       	adc	r31, r31
    2d5a:	ee 0f       	add	r30, r30
    2d5c:	ff 1f       	adc	r31, r31
    2d5e:	e8 5b       	subi	r30, 0xB8	; 184
    2d60:	fc 4d       	sbci	r31, 0xDC	; 220
    2d62:	00 e2       	ldi	r16, 0x20	; 32
    2d64:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    2d66:	81 11       	cpse	r24, r1
    2d68:	77 c0       	rjmp	.+238    	; 0x2e58 <__vector_126+0x1b0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2d6a:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    2d6e:	84 30       	cpi	r24, 0x04	; 4
    2d70:	19 f4       	brne	.+6      	; 0x2d78 <__vector_126+0xd0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2d72:	8f d9       	rcall	.-3298   	; 0x2092 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2d74:	4b d9       	rcall	.-3434   	; 0x200c <udd_ctrl_init>
    2d76:	75 c0       	rjmp	.+234    	; 0x2e62 <__vector_126+0x1ba>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2d78:	00 91 4a 23 	lds	r16, 0x234A	; 0x80234a <udd_sram+0x1e>
    2d7c:	10 91 4b 23 	lds	r17, 0x234B	; 0x80234b <udd_sram+0x1f>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2d80:	80 91 f4 25 	lds	r24, 0x25F4	; 0x8025f4 <udd_g_ctrlreq+0xa>
    2d84:	90 91 f5 25 	lds	r25, 0x25F5	; 0x8025f5 <udd_g_ctrlreq+0xb>
    2d88:	c0 91 27 23 	lds	r28, 0x2327	; 0x802327 <udd_ctrl_payload_nb_trans>
    2d8c:	d0 91 28 23 	lds	r29, 0x2328	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    2d90:	9e 01       	movw	r18, r28
    2d92:	20 0f       	add	r18, r16
    2d94:	31 1f       	adc	r19, r17
    2d96:	82 17       	cp	r24, r18
    2d98:	93 07       	cpc	r25, r19
    2d9a:	18 f4       	brcc	.+6      	; 0x2da2 <__vector_126+0xfa>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2d9c:	8c 01       	movw	r16, r24
    2d9e:	0c 1b       	sub	r16, r28
    2da0:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2da2:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <udd_g_ctrlreq+0x8>
    2da6:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <udd_g_ctrlreq+0x9>
    2daa:	a8 01       	movw	r20, r16
    2dac:	67 ee       	ldi	r22, 0xE7	; 231
    2dae:	72 e2       	ldi	r23, 0x22	; 34
    2db0:	8c 0f       	add	r24, r28
    2db2:	9d 1f       	adc	r25, r29
    2db4:	98 d0       	rcall	.+304    	; 0x2ee6 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2db6:	c0 0f       	add	r28, r16
    2db8:	d1 1f       	adc	r29, r17
    2dba:	c0 93 27 23 	sts	0x2327, r28	; 0x802327 <udd_ctrl_payload_nb_trans>
    2dbe:	d0 93 28 23 	sts	0x2328, r29	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2dc2:	00 34       	cpi	r16, 0x40	; 64
    2dc4:	11 05       	cpc	r17, r1
    2dc6:	69 f4       	brne	.+26     	; 0x2de2 <__vector_126+0x13a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    2dc8:	80 91 29 23 	lds	r24, 0x2329	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2dcc:	90 91 2a 23 	lds	r25, 0x232A	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    2dd0:	8c 0f       	add	r24, r28
    2dd2:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2dd4:	20 91 f0 25 	lds	r18, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    2dd8:	30 91 f1 25 	lds	r19, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    2ddc:	82 17       	cp	r24, r18
    2dde:	93 07       	cpc	r25, r19
    2de0:	80 f0       	brcs	.+32     	; 0x2e02 <__vector_126+0x15a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2de2:	ea ee       	ldi	r30, 0xEA	; 234
    2de4:	f5 e2       	ldi	r31, 0x25	; 37
    2de6:	c2 87       	std	Z+10, r28	; 0x0a
    2de8:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2dea:	06 84       	ldd	r0, Z+14	; 0x0e
    2dec:	f7 85       	ldd	r31, Z+15	; 0x0f
    2dee:	e0 2d       	mov	r30, r0
    2df0:	30 97       	sbiw	r30, 0x00	; 0
    2df2:	29 f0       	breq	.+10     	; 0x2dfe <__vector_126+0x156>
			if (!udd_g_ctrlreq.over_under_run()) {
    2df4:	09 95       	icall
    2df6:	81 11       	cpse	r24, r1
    2df8:	02 c0       	rjmp	.+4      	; 0x2dfe <__vector_126+0x156>
				// Stall ZLP
				udd_ctrl_stall_data();
    2dfa:	2f d9       	rcall	.-3490   	; 0x205a <udd_ctrl_stall_data>
    2dfc:	32 c0       	rjmp	.+100    	; 0x2e62 <__vector_126+0x1ba>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2dfe:	3b d9       	rcall	.-3466   	; 0x2076 <udd_ctrl_send_zlp_in>
    2e00:	30 c0       	rjmp	.+96     	; 0x2e62 <__vector_126+0x1ba>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2e02:	80 91 f4 25 	lds	r24, 0x25F4	; 0x8025f4 <udd_g_ctrlreq+0xa>
    2e06:	90 91 f5 25 	lds	r25, 0x25F5	; 0x8025f5 <udd_g_ctrlreq+0xb>
    2e0a:	c8 17       	cp	r28, r24
    2e0c:	d9 07       	cpc	r29, r25
    2e0e:	f9 f4       	brne	.+62     	; 0x2e4e <__vector_126+0x1a6>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2e10:	e0 91 f8 25 	lds	r30, 0x25F8	; 0x8025f8 <udd_g_ctrlreq+0xe>
    2e14:	f0 91 f9 25 	lds	r31, 0x25F9	; 0x8025f9 <udd_g_ctrlreq+0xf>
    2e18:	30 97       	sbiw	r30, 0x00	; 0
    2e1a:	11 f4       	brne	.+4      	; 0x2e20 <__vector_126+0x178>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2e1c:	1e d9       	rcall	.-3524   	; 0x205a <udd_ctrl_stall_data>
    2e1e:	21 c0       	rjmp	.+66     	; 0x2e62 <__vector_126+0x1ba>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2e20:	09 95       	icall
    2e22:	81 11       	cpse	r24, r1
    2e24:	02 c0       	rjmp	.+4      	; 0x2e2a <__vector_126+0x182>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2e26:	19 d9       	rcall	.-3534   	; 0x205a <udd_ctrl_stall_data>
    2e28:	1c c0       	rjmp	.+56     	; 0x2e62 <__vector_126+0x1ba>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2e2a:	20 91 29 23 	lds	r18, 0x2329	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2e2e:	30 91 2a 23 	lds	r19, 0x232A	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    2e32:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <udd_ctrl_payload_nb_trans>
    2e36:	90 91 28 23 	lds	r25, 0x2328	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    2e3a:	82 0f       	add	r24, r18
    2e3c:	93 1f       	adc	r25, r19
    2e3e:	80 93 29 23 	sts	0x2329, r24	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2e42:	90 93 2a 23 	sts	0x232A, r25	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    2e46:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <udd_ctrl_payload_nb_trans>
    2e4a:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2e4e:	e8 e4       	ldi	r30, 0x48	; 72
    2e50:	f3 e2       	ldi	r31, 0x23	; 35
    2e52:	02 e0       	ldi	r16, 0x02	; 2
    2e54:	06 93       	lac	Z, r16
    2e56:	05 c0       	rjmp	.+10     	; 0x2e62 <__vector_126+0x1ba>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    2e58:	80 38       	cpi	r24, 0x80	; 128
    2e5a:	11 f4       	brne	.+4      	; 0x2e60 <__vector_126+0x1b8>
		udd_ctrl_in_sent();
    2e5c:	22 d9       	rcall	.-3516   	; 0x20a2 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2e5e:	01 c0       	rjmp	.+2      	; 0x2e62 <__vector_126+0x1ba>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2e60:	3c da       	rcall	.-2952   	; 0x22da <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2e62:	ff 91       	pop	r31
    2e64:	ef 91       	pop	r30
    2e66:	df 91       	pop	r29
    2e68:	cf 91       	pop	r28
    2e6a:	bf 91       	pop	r27
    2e6c:	af 91       	pop	r26
    2e6e:	9f 91       	pop	r25
    2e70:	8f 91       	pop	r24
    2e72:	7f 91       	pop	r23
    2e74:	6f 91       	pop	r22
    2e76:	5f 91       	pop	r21
    2e78:	4f 91       	pop	r20
    2e7a:	3f 91       	pop	r19
    2e7c:	2f 91       	pop	r18
    2e7e:	1f 91       	pop	r17
    2e80:	0f 91       	pop	r16
    2e82:	0f 90       	pop	r0
    2e84:	0f be       	out	0x3f, r0	; 63
    2e86:	0f 90       	pop	r0
    2e88:	1f 90       	pop	r1
    2e8a:	18 95       	reti

00002e8c <__udivmodhi4>:
    2e8c:	aa 1b       	sub	r26, r26
    2e8e:	bb 1b       	sub	r27, r27
    2e90:	51 e1       	ldi	r21, 0x11	; 17
    2e92:	07 c0       	rjmp	.+14     	; 0x2ea2 <__udivmodhi4_ep>

00002e94 <__udivmodhi4_loop>:
    2e94:	aa 1f       	adc	r26, r26
    2e96:	bb 1f       	adc	r27, r27
    2e98:	a6 17       	cp	r26, r22
    2e9a:	b7 07       	cpc	r27, r23
    2e9c:	10 f0       	brcs	.+4      	; 0x2ea2 <__udivmodhi4_ep>
    2e9e:	a6 1b       	sub	r26, r22
    2ea0:	b7 0b       	sbc	r27, r23

00002ea2 <__udivmodhi4_ep>:
    2ea2:	88 1f       	adc	r24, r24
    2ea4:	99 1f       	adc	r25, r25
    2ea6:	5a 95       	dec	r21
    2ea8:	a9 f7       	brne	.-22     	; 0x2e94 <__udivmodhi4_loop>
    2eaa:	80 95       	com	r24
    2eac:	90 95       	com	r25
    2eae:	bc 01       	movw	r22, r24
    2eb0:	cd 01       	movw	r24, r26
    2eb2:	08 95       	ret

00002eb4 <__divmodhi4>:
    2eb4:	97 fb       	bst	r25, 7
    2eb6:	07 2e       	mov	r0, r23
    2eb8:	16 f4       	brtc	.+4      	; 0x2ebe <__divmodhi4+0xa>
    2eba:	00 94       	com	r0
    2ebc:	06 d0       	rcall	.+12     	; 0x2eca <__divmodhi4_neg1>
    2ebe:	77 fd       	sbrc	r23, 7
    2ec0:	08 d0       	rcall	.+16     	; 0x2ed2 <__divmodhi4_neg2>
    2ec2:	e4 df       	rcall	.-56     	; 0x2e8c <__udivmodhi4>
    2ec4:	07 fc       	sbrc	r0, 7
    2ec6:	05 d0       	rcall	.+10     	; 0x2ed2 <__divmodhi4_neg2>
    2ec8:	3e f4       	brtc	.+14     	; 0x2ed8 <__divmodhi4_exit>

00002eca <__divmodhi4_neg1>:
    2eca:	90 95       	com	r25
    2ecc:	81 95       	neg	r24
    2ece:	9f 4f       	sbci	r25, 0xFF	; 255
    2ed0:	08 95       	ret

00002ed2 <__divmodhi4_neg2>:
    2ed2:	70 95       	com	r23
    2ed4:	61 95       	neg	r22
    2ed6:	7f 4f       	sbci	r23, 0xFF	; 255

00002ed8 <__divmodhi4_exit>:
    2ed8:	08 95       	ret

00002eda <__tablejump2__>:
    2eda:	ee 0f       	add	r30, r30
    2edc:	ff 1f       	adc	r31, r31
    2ede:	05 90       	lpm	r0, Z+
    2ee0:	f4 91       	lpm	r31, Z
    2ee2:	e0 2d       	mov	r30, r0
    2ee4:	09 94       	ijmp

00002ee6 <memcpy>:
    2ee6:	fb 01       	movw	r30, r22
    2ee8:	dc 01       	movw	r26, r24
    2eea:	02 c0       	rjmp	.+4      	; 0x2ef0 <memcpy+0xa>
    2eec:	01 90       	ld	r0, Z+
    2eee:	0d 92       	st	X+, r0
    2ef0:	41 50       	subi	r20, 0x01	; 1
    2ef2:	50 40       	sbci	r21, 0x00	; 0
    2ef4:	d8 f7       	brcc	.-10     	; 0x2eec <memcpy+0x6>
    2ef6:	08 95       	ret

00002ef8 <_exit>:
    2ef8:	f8 94       	cli

00002efa <__stop_program>:
    2efa:	ff cf       	rjmp	.-2      	; 0x2efa <__stop_program>
