{
  "design": {
    "design_info": {
      "boundary_crc": "0x4F5205912BA07965",
      "device": "xczu29dr-ffvf1760-2-e",
      "name": "top_level",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_mcs_0": "",
      "clk_wiz": "",
      "util_vector_logic_0": "",
      "RFSoC_Controller_0": "",
      "gpio_split_0": "",
      "util_ds_buf_0": "",
      "usp_rf_data_converter_0": "",
      "ila_0": ""
    },
    "interface_ports": {
      "diff_clock_rtl": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "app_leds": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "sysref_in": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
      },
      "dac0_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000.0"
          }
        }
      },
      "vout00": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      }
    },
    "ports": {
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "microblaze_mcs_0": {
        "vlnv": "xilinx.com:ip:microblaze_mcs:3.0",
        "xci_name": "top_level_microblaze_mcs_0_0",
        "parameters": {
          "DEBUG_ENABLED": {
            "value": "2"
          },
          "GPIO1_BOARD_INTERFACE": {
            "value": "app_leds"
          },
          "GPO2_SIZE": {
            "value": "16"
          },
          "MEMSIZE": {
            "value": "131072"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_GPO2": {
            "value": "1"
          }
        },
        "interface_ports": {
          "GPIO1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "GPIO2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "top_level_clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_JITTER": {
            "value": "101.475"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT2_JITTER": {
            "value": "81.814"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "300.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "300.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "top_level_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "RFSoC_Controller_0": {
        "vlnv": "xilinx.com:module_ref:RFSoC_Controller:1.0",
        "xci_name": "top_level_RFSoC_Controller_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RFSoC_Controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "top_level_usp_rf_data_converter_0_0_clk_dac0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "31250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "fire_clk_out": {
            "direction": "O"
          },
          "fire_clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "top_level_util_ds_buf_0_0_BUFG_O",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "arm": {
            "direction": "I"
          },
          "fire": {
            "direction": "I"
          },
          "wave_reg_sclk": {
            "direction": "I"
          },
          "wave_reg_pclk": {
            "direction": "I"
          },
          "wave_reg_data_in": {
            "direction": "I"
          },
          "wave_reg_cycle": {
            "direction": "I"
          },
          "delay_reg_sclk": {
            "direction": "I"
          },
          "delay_reg_data_in": {
            "direction": "I"
          },
          "idle_reg_sclk": {
            "direction": "I"
          },
          "idle_reg_data_in": {
            "direction": "I"
          },
          "ch_0_data": {
            "direction": "O",
            "left": "255",
            "right": "0"
          }
        }
      },
      "gpio_split_0": {
        "vlnv": "xilinx.com:module_ref:gpio_split:1.0",
        "xci_name": "top_level_gpio_split_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gpio_split",
          "boundary_crc": "0x0"
        },
        "ports": {
          "dummy_reset": {
            "type": "rst",
            "direction": "O"
          },
          "dummy_microblaze_reset": {
            "type": "rst",
            "direction": "O"
          },
          "gpio_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "arm": {
            "direction": "O"
          },
          "fire": {
            "direction": "O"
          },
          "wave_reg_sclk": {
            "direction": "O"
          },
          "wave_reg_pclk": {
            "direction": "O"
          },
          "wave_reg_data_in": {
            "direction": "O"
          },
          "wave_reg_cycle": {
            "direction": "O"
          },
          "delay_reg_sclk": {
            "direction": "O"
          },
          "delay_reg_data_in": {
            "direction": "O"
          },
          "idle_reg_sclk": {
            "direction": "O"
          },
          "idle_reg_data_in": {
            "direction": "O"
          },
          "a_tv": {
            "direction": "O"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "top_level_util_ds_buf_0_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG"
          }
        }
      },
      "usp_rf_data_converter_0": {
        "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.1",
        "xci_name": "top_level_usp_rf_data_converter_0_0",
        "parameters": {
          "ADC_Slice00_Enable": {
            "value": "false"
          },
          "Axiclk_Freq": {
            "value": "31.25"
          },
          "DAC0_Outclk_Freq": {
            "value": "31.250"
          },
          "DAC0_PLL_Enable": {
            "value": "true"
          },
          "DAC0_Refclk_Freq": {
            "value": "200.000"
          },
          "DAC0_Sampling_Rate": {
            "value": "0.5"
          },
          "DAC_Interpolation_Mode00": {
            "value": "1"
          },
          "DAC_Mixer_Type00": {
            "value": "0"
          },
          "DAC_Slice00_Enable": {
            "value": "true"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "top_level_ila_0_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          }
        }
      }
    },
    "interface_nets": {
      "dac0_clk_1": {
        "interface_ports": [
          "dac0_clk",
          "usp_rf_data_converter_0/dac0_clk"
        ]
      },
      "usp_rf_data_converter_0_vout00": {
        "interface_ports": [
          "vout00",
          "usp_rf_data_converter_0/vout00"
        ]
      },
      "microblaze_mcs_0_GPIO1": {
        "interface_ports": [
          "app_leds",
          "microblaze_mcs_0/GPIO1"
        ]
      },
      "sysref_in_1": {
        "interface_ports": [
          "sysref_in",
          "usp_rf_data_converter_0/sysref_in"
        ]
      },
      "diff_clock_rtl_1": {
        "interface_ports": [
          "diff_clock_rtl",
          "clk_wiz/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "microblaze_mcs_0/Reset",
          "RFSoC_Controller_0/reset",
          "usp_rf_data_converter_0/s_axi_aresetn",
          "usp_rf_data_converter_0/s0_axis_aresetn",
          "ila_0/probe1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "util_vector_logic_0/Op1",
          "ila_0/probe2"
        ]
      },
      "gpio_split_0_arm": {
        "ports": [
          "gpio_split_0/arm",
          "RFSoC_Controller_0/arm"
        ]
      },
      "gpio_split_0_fire": {
        "ports": [
          "gpio_split_0/fire",
          "RFSoC_Controller_0/fire"
        ]
      },
      "gpio_split_0_wave_reg_sclk": {
        "ports": [
          "gpio_split_0/wave_reg_sclk",
          "RFSoC_Controller_0/wave_reg_sclk"
        ]
      },
      "gpio_split_0_wave_reg_pclk": {
        "ports": [
          "gpio_split_0/wave_reg_pclk",
          "RFSoC_Controller_0/wave_reg_pclk"
        ]
      },
      "gpio_split_0_wave_reg_data_in": {
        "ports": [
          "gpio_split_0/wave_reg_data_in",
          "RFSoC_Controller_0/wave_reg_data_in"
        ]
      },
      "gpio_split_0_wave_reg_cycle": {
        "ports": [
          "gpio_split_0/wave_reg_cycle",
          "RFSoC_Controller_0/wave_reg_cycle"
        ]
      },
      "gpio_split_0_delay_reg_sclk": {
        "ports": [
          "gpio_split_0/delay_reg_sclk",
          "RFSoC_Controller_0/delay_reg_sclk"
        ]
      },
      "gpio_split_0_delay_reg_data_in": {
        "ports": [
          "gpio_split_0/delay_reg_data_in",
          "RFSoC_Controller_0/delay_reg_data_in"
        ]
      },
      "gpio_split_0_idle_reg_sclk": {
        "ports": [
          "gpio_split_0/idle_reg_sclk",
          "RFSoC_Controller_0/idle_reg_sclk"
        ]
      },
      "gpio_split_0_idle_reg_data_in": {
        "ports": [
          "gpio_split_0/idle_reg_data_in",
          "RFSoC_Controller_0/idle_reg_data_in"
        ]
      },
      "RFSoC_Controller_0_fire_clk_out": {
        "ports": [
          "RFSoC_Controller_0/fire_clk_out",
          "util_ds_buf_0/BUFG_I"
        ]
      },
      "util_ds_buf_0_BUFG_O": {
        "ports": [
          "util_ds_buf_0/BUFG_O",
          "RFSoC_Controller_0/fire_clk_in"
        ]
      },
      "RFSoC_Controller_0_ch_0_data": {
        "ports": [
          "RFSoC_Controller_0/ch_0_data",
          "usp_rf_data_converter_0/s00_axis_tdata"
        ]
      },
      "gpio_split_0_a_tv": {
        "ports": [
          "gpio_split_0/a_tv",
          "usp_rf_data_converter_0/s00_axis_tvalid"
        ]
      },
      "usp_rf_data_converter_0_clk_dac0": {
        "ports": [
          "usp_rf_data_converter_0/clk_dac0",
          "RFSoC_Controller_0/clk_in",
          "usp_rf_data_converter_0/s0_axis_aclk",
          "usp_rf_data_converter_0/s_axi_aclk"
        ]
      },
      "microblaze_mcs_0_GPIO2_tri_o": {
        "ports": [
          "microblaze_mcs_0/GPIO2_tri_o",
          "gpio_split_0/gpio_in"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "microblaze_mcs_0/Clk",
          "ila_0/probe0"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "ila_0/clk"
        ]
      }
    }
  }
}