// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module layers_test_conv_layer_8_14_3_1_32_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        pool0_to_conv1_dout,
        pool0_to_conv1_empty_n,
        pool0_to_conv1_read,
        pool0_to_conv1_num_data_valid,
        pool0_to_conv1_fifo_cap,
        conv1_to_pool1_din,
        conv1_to_pool1_full_n,
        conv1_to_pool1_write,
        conv1_to_pool1_num_data_valid,
        conv1_to_pool1_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] pool0_to_conv1_dout;
input   pool0_to_conv1_empty_n;
output   pool0_to_conv1_read;
input  [11:0] pool0_to_conv1_num_data_valid;
input  [11:0] pool0_to_conv1_fifo_cap;
output  [7:0] conv1_to_pool1_din;
input   conv1_to_pool1_full_n;
output   conv1_to_pool1_write;
input  [31:0] conv1_to_pool1_num_data_valid;
input  [31:0] conv1_to_pool1_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0;
wire   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0;
wire   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0;
wire   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0;
wire   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0;
wire   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0;
wire   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0;
wire   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0;
wire   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0;
wire   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_start;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_done;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_idle;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_ready;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_pool0_to_conv1_read;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_d1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_d1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_d1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_d1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_d1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_d1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_d1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_d1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_d1;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_start;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_done;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_idle;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_ready;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_conv1_to_pool1_din;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_conv1_to_pool1_write;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0;
wire   [7:0] grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0;
wire    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0;
reg    grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_start_reg;
reg    ap_block_state1_ignore_call23;
wire    ap_CS_fsm_state2;
reg    grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_start_reg = 1'b0;
#0 grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_start_reg = 1'b0;
end

layers_test_conv_layer_8_14_3_1_32_s_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streIfE #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0),
    .ce0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0),
    .q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0),
    .address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address1),
    .ce1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1),
    .we1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1),
    .d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_d1)
);

layers_test_conv_layer_8_14_3_1_32_s_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streIfE #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0),
    .ce0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0),
    .q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0),
    .address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address1),
    .ce1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1),
    .we1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1),
    .d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_d1)
);

layers_test_conv_layer_8_14_3_1_32_s_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streIfE #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0),
    .ce0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0),
    .q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0),
    .address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address1),
    .ce1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1),
    .we1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1),
    .d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_d1)
);

layers_test_conv_layer_8_14_3_1_32_s_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streIfE #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0),
    .ce0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0),
    .q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0),
    .address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address1),
    .ce1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1),
    .we1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1),
    .d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_d1)
);

layers_test_conv_layer_8_14_3_1_32_s_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streIfE #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0),
    .ce0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0),
    .q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0),
    .address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address1),
    .ce1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1),
    .we1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1),
    .d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_d1)
);

layers_test_conv_layer_8_14_3_1_32_s_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streIfE #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0),
    .ce0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0),
    .q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0),
    .address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address1),
    .ce1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1),
    .we1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1),
    .d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_d1)
);

layers_test_conv_layer_8_14_3_1_32_s_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streIfE #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0),
    .ce0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0),
    .q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0),
    .address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address1),
    .ce1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1),
    .we1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1),
    .d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_d1)
);

layers_test_conv_layer_8_14_3_1_32_s_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streIfE #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0),
    .ce0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0),
    .q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0),
    .address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address1),
    .ce1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1),
    .we1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1),
    .d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_d1)
);

layers_test_conv_layer_8_14_3_1_32_s_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streIfE #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0),
    .ce0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0),
    .q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0),
    .address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address1),
    .ce1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1),
    .we1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1),
    .d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_d1)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3 grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_start),
    .ap_done(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_done),
    .ap_idle(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_idle),
    .ap_ready(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_ready),
    .pool0_to_conv1_dout(pool0_to_conv1_dout),
    .pool0_to_conv1_empty_n(pool0_to_conv1_empty_n),
    .pool0_to_conv1_read(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_pool0_to_conv1_read),
    .pool0_to_conv1_num_data_valid(12'd0),
    .pool0_to_conv1_fifo_cap(12'd0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_d1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_d1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_d1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_d1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_d1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_d1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_d1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_d1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_d1(grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_d1)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5 grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_start),
    .ap_done(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_done),
    .ap_idle(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_idle),
    .ap_ready(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_ready),
    .conv1_to_pool1_din(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_conv1_to_pool1_din),
    .conv1_to_pool1_full_n(conv1_to_pool1_full_n),
    .conv1_to_pool1_write(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_conv1_to_pool1_write),
    .conv1_to_pool1_num_data_valid(conv1_to_pool1_num_data_valid),
    .conv1_to_pool1_fifo_cap(conv1_to_pool1_fifo_cap),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0(grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0),
    .p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call23) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_ready == 1'b1)) begin
            grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_start_reg <= 1'b1;
        end else if ((grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_ready == 1'b1)) begin
            grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0 = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0 = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0 = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0 = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0 = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0 = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0 = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0 = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0 = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1 = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call23 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign conv1_to_pool1_din = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_conv1_to_pool1_din;

assign conv1_to_pool1_write = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_conv1_to_pool1_write;

assign grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_start = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_ap_start_reg;

assign grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_start = grp_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5_fu_98_ap_start_reg;

assign pool0_to_conv1_read = grp_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3_fu_74_pool0_to_conv1_read;

assign start_out = real_start;

endmodule //layers_test_conv_layer_8_14_3_1_32_s
