

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6680'
================================================================
* Date:           Mon May 24 12:52:55 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       1|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    6|     615|    1173|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     318|    -|
|Register         |        -|    -|     260|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    6|     875|    1492|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1054  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  391|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1055  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  391|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1056  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  391|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   6|  615| 1173|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  161|         36|    1|         36|
    |ap_done       |    9|          2|    1|          2|
    |grp_fu_31_p0  |   33|          8|   32|        256|
    |grp_fu_31_p1  |   37|          9|   32|        288|
    |grp_fu_35_p0  |   17|          4|   32|        128|
    |grp_fu_35_p1  |   17|          4|   32|        128|
    |grp_fu_40_p0  |   13|          3|   32|         96|
    |grp_fu_40_p1  |   13|          3|   32|         96|
    |l_dot2_blk_n  |    9|          2|    1|          2|
    |l_pad3_blk_n  |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  318|         73|  196|       1034|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |  35|   0|   35|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |reg_44       |  32|   0|   32|          0|
    |reg_48       |  32|   0|   32|          0|
    |reg_52       |  32|   0|   32|          0|
    |reg_58       |  32|   0|   32|          0|
    |reg_64       |  32|   0|   32|          0|
    |reg_69       |  32|   0|   32|          0|
    |reg_75       |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        | 260|   0|  260|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  (anonymous namespace)postProcess<float, 2u, unsigned int>6680|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  (anonymous namespace)postProcess<float, 2u, unsigned int>6680|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  (anonymous namespace)postProcess<float, 2u, unsigned int>6680|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  (anonymous namespace)postProcess<float, 2u, unsigned int>6680|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  (anonymous namespace)postProcess<float, 2u, unsigned int>6680|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  (anonymous namespace)postProcess<float, 2u, unsigned int>6680|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  (anonymous namespace)postProcess<float, 2u, unsigned int>6680|  return value|
|l_pad3_dout     |   in|   32|     ap_fifo|                                                         l_pad3|       pointer|
|l_pad3_empty_n  |   in|    1|     ap_fifo|                                                         l_pad3|       pointer|
|l_pad3_read     |  out|    1|     ap_fifo|                                                         l_pad3|       pointer|
|l_dot2_din      |  out|   32|     ap_fifo|                                                         l_dot2|       pointer|
|l_dot2_full_n   |   in|    1|     ap_fifo|                                                         l_dot2|       pointer|
|l_dot2_write    |  out|    1|     ap_fifo|                                                         l_dot2|       pointer|
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 36 [1/1] (3.40ns)   --->   "%l_pad3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'l_pad3_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 37 [1/1] (3.40ns)   --->   "%l_pad3_read_31 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'l_pad3_read_31' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 7.10>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %l_pad3_read" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln145_31 = bitcast i32 %l_pad3_read_31" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'bitcast' 'bitcast_ln145_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.40ns)   --->   "%l_pad3_read_32 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'l_pad3_read_32' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 41 [5/5] (7.10ns)   --->   "%add_i2_i = fadd i32 %bitcast_ln145_31, i32 %bitcast_ln145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 41 'fadd' 'add_i2_i' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.32>
ST_4 : Operation 42 [1/1] (3.40ns)   --->   "%l_pad3_read_33 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'l_pad3_read_33' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 43 [4/5] (6.32ns)   --->   "%add_i2_i = fadd i32 %bitcast_ln145_31, i32 %bitcast_ln145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 43 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.10>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln145_32 = bitcast i32 %l_pad3_read_32" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'bitcast' 'bitcast_ln145_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln145_33 = bitcast i32 %l_pad3_read_33" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'bitcast' 'bitcast_ln145_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [5/5] (7.10ns)   --->   "%add_i_i = fadd i32 %bitcast_ln145_33, i32 %bitcast_ln145_32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 46 'fadd' 'add_i_i' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [3/5] (6.32ns)   --->   "%add_i2_i = fadd i32 %bitcast_ln145_31, i32 %bitcast_ln145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 47 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.32>
ST_6 : Operation 48 [4/5] (6.32ns)   --->   "%add_i_i = fadd i32 %bitcast_ln145_33, i32 %bitcast_ln145_32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 48 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [2/5] (6.32ns)   --->   "%add_i2_i = fadd i32 %bitcast_ln145_31, i32 %bitcast_ln145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 49 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (3.40ns)   --->   "%l_pad3_read_34 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'read' 'l_pad3_read_34' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 6.32>
ST_7 : Operation 51 [3/5] (6.32ns)   --->   "%add_i_i = fadd i32 %bitcast_ln145_33, i32 %bitcast_ln145_32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 51 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/5] (6.32ns)   --->   "%add_i2_i = fadd i32 %bitcast_ln145_31, i32 %bitcast_ln145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 52 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (3.40ns)   --->   "%l_pad3_read_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'l_pad3_read_35' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 54 [2/5] (6.32ns)   --->   "%add_i_i = fadd i32 %bitcast_ln145_33, i32 %bitcast_ln145_32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 54 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln145_34 = bitcast i32 %l_pad3_read_34" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'bitcast' 'bitcast_ln145_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln145_35 = bitcast i32 %l_pad3_read_35" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'bitcast' 'bitcast_ln145_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (3.40ns)   --->   "%l_pad3_read_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'read' 'l_pad3_read_36' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 58 [5/5] (7.10ns)   --->   "%add_i2_i_1 = fadd i32 %bitcast_ln145_35, i32 %bitcast_ln145_34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 58 'fadd' 'add_i2_i_1' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.32>
ST_9 : Operation 59 [1/5] (6.32ns)   --->   "%add_i_i = fadd i32 %bitcast_ln145_33, i32 %bitcast_ln145_32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 59 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (3.40ns)   --->   "%l_pad3_read_37 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'read' 'l_pad3_read_37' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 61 [4/5] (6.32ns)   --->   "%add_i2_i_1 = fadd i32 %bitcast_ln145_35, i32 %bitcast_ln145_34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 61 'fadd' 'add_i2_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 62 [5/5] (7.10ns)   --->   "%add_i = fadd i32 %add_i_i, i32 %add_i2_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 62 'fadd' 'add_i' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln145_36 = bitcast i32 %l_pad3_read_36" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'bitcast' 'bitcast_ln145_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln145_37 = bitcast i32 %l_pad3_read_37" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'bitcast' 'bitcast_ln145_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [5/5] (6.32ns)   --->   "%add_i_i_1 = fadd i32 %bitcast_ln145_37, i32 %bitcast_ln145_36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 65 'fadd' 'add_i_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [3/5] (6.32ns)   --->   "%add_i2_i_1 = fadd i32 %bitcast_ln145_35, i32 %bitcast_ln145_34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 66 'fadd' 'add_i2_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.32>
ST_11 : Operation 67 [4/5] (6.32ns)   --->   "%add_i = fadd i32 %add_i_i, i32 %add_i2_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 67 'fadd' 'add_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [4/5] (6.32ns)   --->   "%add_i_i_1 = fadd i32 %bitcast_ln145_37, i32 %bitcast_ln145_36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 68 'fadd' 'add_i_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [2/5] (6.32ns)   --->   "%add_i2_i_1 = fadd i32 %bitcast_ln145_35, i32 %bitcast_ln145_34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 69 'fadd' 'add_i2_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (3.40ns)   --->   "%l_pad3_read_38 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'read' 'l_pad3_read_38' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 6.32>
ST_12 : Operation 71 [3/5] (6.32ns)   --->   "%add_i = fadd i32 %add_i_i, i32 %add_i2_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 71 'fadd' 'add_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [3/5] (6.32ns)   --->   "%add_i_i_1 = fadd i32 %bitcast_ln145_37, i32 %bitcast_ln145_36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 72 'fadd' 'add_i_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/5] (6.32ns)   --->   "%add_i2_i_1 = fadd i32 %bitcast_ln145_35, i32 %bitcast_ln145_34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 73 'fadd' 'add_i2_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (3.40ns)   --->   "%l_pad3_read_39 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'read' 'l_pad3_read_39' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 7.10>
ST_13 : Operation 75 [2/5] (6.32ns)   --->   "%add_i = fadd i32 %add_i_i, i32 %add_i2_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 75 'fadd' 'add_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [2/5] (6.32ns)   --->   "%add_i_i_1 = fadd i32 %bitcast_ln145_37, i32 %bitcast_ln145_36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 76 'fadd' 'add_i_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln145_38 = bitcast i32 %l_pad3_read_38" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'bitcast' 'bitcast_ln145_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln145_39 = bitcast i32 %l_pad3_read_39" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'bitcast' 'bitcast_ln145_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (3.40ns)   --->   "%l_pad3_read_40 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'read' 'l_pad3_read_40' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 80 [5/5] (7.10ns)   --->   "%add_i2_i_2 = fadd i32 %bitcast_ln145_39, i32 %bitcast_ln145_38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 80 'fadd' 'add_i2_i_2' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.32>
ST_14 : Operation 81 [1/5] (6.32ns)   --->   "%add_i = fadd i32 %add_i_i, i32 %add_i2_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 81 'fadd' 'add_i' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [1/5] (6.32ns)   --->   "%add_i_i_1 = fadd i32 %bitcast_ln145_37, i32 %bitcast_ln145_36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 82 'fadd' 'add_i_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [1/1] (3.40ns)   --->   "%l_pad3_read_41 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'l_pad3_read_41' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 84 [4/5] (6.32ns)   --->   "%add_i2_i_2 = fadd i32 %bitcast_ln145_39, i32 %bitcast_ln145_38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 84 'fadd' 'add_i2_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.10>
ST_15 : Operation 85 [5/5] (7.10ns)   --->   "%add7 = fadd i32 %add_i, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 85 'fadd' 'add7' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [5/5] (6.32ns)   --->   "%add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 86 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln145_40 = bitcast i32 %l_pad3_read_40" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'bitcast' 'bitcast_ln145_40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln145_41 = bitcast i32 %l_pad3_read_41" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'bitcast' 'bitcast_ln145_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [5/5] (6.32ns)   --->   "%add_i_i_2 = fadd i32 %bitcast_ln145_41, i32 %bitcast_ln145_40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 89 'fadd' 'add_i_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 90 [3/5] (6.32ns)   --->   "%add_i2_i_2 = fadd i32 %bitcast_ln145_39, i32 %bitcast_ln145_38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 90 'fadd' 'add_i2_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.32>
ST_16 : Operation 91 [4/5] (6.32ns)   --->   "%add7 = fadd i32 %add_i, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 91 'fadd' 'add7' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 92 [4/5] (6.32ns)   --->   "%add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 92 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 93 [4/5] (6.32ns)   --->   "%add_i_i_2 = fadd i32 %bitcast_ln145_41, i32 %bitcast_ln145_40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 93 'fadd' 'add_i_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 94 [2/5] (6.32ns)   --->   "%add_i2_i_2 = fadd i32 %bitcast_ln145_39, i32 %bitcast_ln145_38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 94 'fadd' 'add_i2_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [1/1] (3.40ns)   --->   "%l_pad3_read_42 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'l_pad3_read_42' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 6.32>
ST_17 : Operation 96 [3/5] (6.32ns)   --->   "%add7 = fadd i32 %add_i, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 96 'fadd' 'add7' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [3/5] (6.32ns)   --->   "%add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 97 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [3/5] (6.32ns)   --->   "%add_i_i_2 = fadd i32 %bitcast_ln145_41, i32 %bitcast_ln145_40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 98 'fadd' 'add_i_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/5] (6.32ns)   --->   "%add_i2_i_2 = fadd i32 %bitcast_ln145_39, i32 %bitcast_ln145_38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 99 'fadd' 'add_i2_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [1/1] (3.40ns)   --->   "%l_pad3_read_43 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'read' 'l_pad3_read_43' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 7.10>
ST_18 : Operation 101 [2/5] (6.32ns)   --->   "%add7 = fadd i32 %add_i, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 101 'fadd' 'add7' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 102 [2/5] (6.32ns)   --->   "%add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 102 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 103 [2/5] (6.32ns)   --->   "%add_i_i_2 = fadd i32 %bitcast_ln145_41, i32 %bitcast_ln145_40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 103 'fadd' 'add_i_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln145_42 = bitcast i32 %l_pad3_read_42" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'bitcast' 'bitcast_ln145_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln145_43 = bitcast i32 %l_pad3_read_43" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'bitcast' 'bitcast_ln145_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (3.40ns)   --->   "%l_pad3_read_44 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'read' 'l_pad3_read_44' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_18 : Operation 107 [5/5] (7.10ns)   --->   "%add_i2_i_3 = fadd i32 %bitcast_ln145_43, i32 %bitcast_ln145_42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 107 'fadd' 'add_i2_i_3' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.32>
ST_19 : Operation 108 [1/5] (6.32ns)   --->   "%add7 = fadd i32 %add_i, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 108 'fadd' 'add7' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 109 [1/5] (6.32ns)   --->   "%add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 109 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/5] (6.32ns)   --->   "%add_i_i_2 = fadd i32 %bitcast_ln145_41, i32 %bitcast_ln145_40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 110 'fadd' 'add_i_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (3.40ns)   --->   "%l_pad3_read_45 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'l_pad3_read_45' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_19 : Operation 112 [4/5] (6.32ns)   --->   "%add_i2_i_3 = fadd i32 %bitcast_ln145_43, i32 %bitcast_ln145_42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 112 'fadd' 'add_i2_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.10>
ST_20 : Operation 113 [5/5] (7.10ns)   --->   "%add7_1 = fadd i32 %add7, i32 %add_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 113 'fadd' 'add7_1' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 114 [5/5] (6.32ns)   --->   "%add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 114 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln145_44 = bitcast i32 %l_pad3_read_44" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'bitcast' 'bitcast_ln145_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln145_45 = bitcast i32 %l_pad3_read_45" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'bitcast' 'bitcast_ln145_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [5/5] (6.32ns)   --->   "%add_i_i_3 = fadd i32 %bitcast_ln145_45, i32 %bitcast_ln145_44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 117 'fadd' 'add_i_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 118 [3/5] (6.32ns)   --->   "%add_i2_i_3 = fadd i32 %bitcast_ln145_43, i32 %bitcast_ln145_42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 118 'fadd' 'add_i2_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.32>
ST_21 : Operation 119 [4/5] (6.32ns)   --->   "%add7_1 = fadd i32 %add7, i32 %add_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 119 'fadd' 'add7_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 120 [4/5] (6.32ns)   --->   "%add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 120 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 121 [4/5] (6.32ns)   --->   "%add_i_i_3 = fadd i32 %bitcast_ln145_45, i32 %bitcast_ln145_44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 121 'fadd' 'add_i_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 122 [2/5] (6.32ns)   --->   "%add_i2_i_3 = fadd i32 %bitcast_ln145_43, i32 %bitcast_ln145_42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 122 'fadd' 'add_i2_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.32>
ST_22 : Operation 123 [3/5] (6.32ns)   --->   "%add7_1 = fadd i32 %add7, i32 %add_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 123 'fadd' 'add7_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [3/5] (6.32ns)   --->   "%add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 124 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [3/5] (6.32ns)   --->   "%add_i_i_3 = fadd i32 %bitcast_ln145_45, i32 %bitcast_ln145_44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 125 'fadd' 'add_i_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/5] (6.32ns)   --->   "%add_i2_i_3 = fadd i32 %bitcast_ln145_43, i32 %bitcast_ln145_42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 126 'fadd' 'add_i2_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.32>
ST_23 : Operation 127 [2/5] (6.32ns)   --->   "%add7_1 = fadd i32 %add7, i32 %add_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 127 'fadd' 'add7_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [2/5] (6.32ns)   --->   "%add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 128 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 129 [2/5] (6.32ns)   --->   "%add_i_i_3 = fadd i32 %bitcast_ln145_45, i32 %bitcast_ln145_44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 129 'fadd' 'add_i_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.32>
ST_24 : Operation 130 [1/5] (6.32ns)   --->   "%add7_1 = fadd i32 %add7, i32 %add_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 130 'fadd' 'add7_1' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 131 [1/5] (6.32ns)   --->   "%add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 131 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 132 [1/5] (6.32ns)   --->   "%add_i_i_3 = fadd i32 %bitcast_ln145_45, i32 %bitcast_ln145_44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 132 'fadd' 'add_i_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.10>
ST_25 : Operation 133 [5/5] (7.10ns)   --->   "%add7_2 = fadd i32 %add7_1, i32 %add_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 133 'fadd' 'add7_2' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 134 [5/5] (6.32ns)   --->   "%add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 134 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.32>
ST_26 : Operation 135 [4/5] (6.32ns)   --->   "%add7_2 = fadd i32 %add7_1, i32 %add_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 135 'fadd' 'add7_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 136 [4/5] (6.32ns)   --->   "%add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 136 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.32>
ST_27 : Operation 137 [3/5] (6.32ns)   --->   "%add7_2 = fadd i32 %add7_1, i32 %add_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 137 'fadd' 'add7_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 138 [3/5] (6.32ns)   --->   "%add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 138 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.32>
ST_28 : Operation 139 [2/5] (6.32ns)   --->   "%add7_2 = fadd i32 %add7_1, i32 %add_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 139 'fadd' 'add7_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [2/5] (6.32ns)   --->   "%add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 140 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.32>
ST_29 : Operation 141 [1/5] (6.32ns)   --->   "%add7_2 = fadd i32 %add7_1, i32 %add_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 141 'fadd' 'add7_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 142 [1/5] (6.32ns)   --->   "%add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43]   --->   Operation 142 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.10>
ST_30 : Operation 143 [5/5] (7.10ns)   --->   "%add7_3 = fadd i32 %add7_2, i32 %add_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 143 'fadd' 'add7_3' <Predicate = true> <Delay = 7.10> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.32>
ST_31 : Operation 144 [4/5] (6.32ns)   --->   "%add7_3 = fadd i32 %add7_2, i32 %add_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 144 'fadd' 'add7_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.32>
ST_32 : Operation 145 [3/5] (6.32ns)   --->   "%add7_3 = fadd i32 %add7_2, i32 %add_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 145 'fadd' 'add7_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.32>
ST_33 : Operation 146 [2/5] (6.32ns)   --->   "%add7_3 = fadd i32 %add7_2, i32 %add_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 146 'fadd' 'add7_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.32>
ST_34 : Operation 147 [1/5] (6.32ns)   --->   "%add7_3 = fadd i32 %add7_2, i32 %add_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:78]   --->   Operation 147 'fadd' 'add7_3' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.40>
ST_35 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %l_pad3, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %l_dot2, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast i32 %add7_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:79]   --->   Operation 150 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 151 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %l_dot2, i32 %bitcast_ln79" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_35 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:82]   --->   Operation 152 'ret' 'ret_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_pad3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dot2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_pad3_read       (read         ) [ 001100000000000000000000000000000000]
l_pad3_read_31    (read         ) [ 000100000000000000000000000000000000]
bitcast_ln145     (bitcast      ) [ 000011110000000000000000000000000000]
bitcast_ln145_31  (bitcast      ) [ 000011110000000000000000000000000000]
l_pad3_read_32    (read         ) [ 000011000000000000000000000000000000]
l_pad3_read_33    (read         ) [ 000001000000000000000000000000000000]
bitcast_ln145_32  (bitcast      ) [ 000000111100000000000000000000000000]
bitcast_ln145_33  (bitcast      ) [ 000000111100000000000000000000000000]
l_pad3_read_34    (read         ) [ 000000011000000000000000000000000000]
add_i2_i          (fadd         ) [ 000000001111111000000000000000000000]
l_pad3_read_35    (read         ) [ 000000001000000000000000000000000000]
bitcast_ln145_34  (bitcast      ) [ 000000000111100000000000000000000000]
bitcast_ln145_35  (bitcast      ) [ 000000000111100000000000000000000000]
l_pad3_read_36    (read         ) [ 000000000110000000000000000000000000]
add_i_i           (fadd         ) [ 000000000011111000000000000000000000]
l_pad3_read_37    (read         ) [ 000000000010000000000000000000000000]
bitcast_ln145_36  (bitcast      ) [ 000000000001111000000000000000000000]
bitcast_ln145_37  (bitcast      ) [ 000000000001111000000000000000000000]
l_pad3_read_38    (read         ) [ 000000000000110000000000000000000000]
add_i2_i_1        (fadd         ) [ 000000000000011111110000000000000000]
l_pad3_read_39    (read         ) [ 000000000000010000000000000000000000]
bitcast_ln145_38  (bitcast      ) [ 000000000000001111000000000000000000]
bitcast_ln145_39  (bitcast      ) [ 000000000000001111000000000000000000]
l_pad3_read_40    (read         ) [ 000000000000001100000000000000000000]
add_i             (fadd         ) [ 000000000000000111110000000000000000]
add_i_i_1         (fadd         ) [ 000000000000000111110000000000000000]
l_pad3_read_41    (read         ) [ 000000000000000100000000000000000000]
bitcast_ln145_40  (bitcast      ) [ 000000000000000011110000000000000000]
bitcast_ln145_41  (bitcast      ) [ 000000000000000011110000000000000000]
l_pad3_read_42    (read         ) [ 000000000000000001100000000000000000]
add_i2_i_2        (fadd         ) [ 000000000000000000111111100000000000]
l_pad3_read_43    (read         ) [ 000000000000000000100000000000000000]
bitcast_ln145_42  (bitcast      ) [ 000000000000000000011110000000000000]
bitcast_ln145_43  (bitcast      ) [ 000000000000000000011110000000000000]
l_pad3_read_44    (read         ) [ 000000000000000000011000000000000000]
add7              (fadd         ) [ 000000000000000000001111100000000000]
add_i_1           (fadd         ) [ 000000000000000000001111100000000000]
add_i_i_2         (fadd         ) [ 000000000000000000001111100000000000]
l_pad3_read_45    (read         ) [ 000000000000000000001000000000000000]
bitcast_ln145_44  (bitcast      ) [ 000000000000000000000111100000000000]
bitcast_ln145_45  (bitcast      ) [ 000000000000000000000111100000000000]
add_i2_i_3        (fadd         ) [ 000000000000000000000001111111000000]
add7_1            (fadd         ) [ 000000000000000000000000011111000000]
add_i_2           (fadd         ) [ 000000000000000000000000011111000000]
add_i_i_3         (fadd         ) [ 000000000000000000000000011111000000]
add7_2            (fadd         ) [ 000000000000000000000000000000111110]
add_i_3           (fadd         ) [ 000000000000000000000000000000111110]
add7_3            (fadd         ) [ 000000000000000000000000000000000001]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
bitcast_ln79      (bitcast      ) [ 000000000000000000000000000000000000]
write_ln174       (write        ) [ 000000000000000000000000000000000000]
ret_ln82          (ret          ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_pad3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_pad3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_dot2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dot2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="grp_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_pad3_read/1 l_pad3_read_31/2 l_pad3_read_32/3 l_pad3_read_33/4 l_pad3_read_34/6 l_pad3_read_35/7 l_pad3_read_36/8 l_pad3_read_37/9 l_pad3_read_38/11 l_pad3_read_39/12 l_pad3_read_40/13 l_pad3_read_41/14 l_pad3_read_42/16 l_pad3_read_43/17 l_pad3_read_44/18 l_pad3_read_45/19 "/>
</bind>
</comp>

<comp id="24" class="1004" name="write_ln174_write_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="0" index="2" bw="32" slack="0"/>
<pin id="28" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/35 "/>
</bind>
</comp>

<comp id="31" class="1004" name="grp_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="32" slack="0"/>
<pin id="33" dir="0" index="1" bw="32" slack="0"/>
<pin id="34" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i2_i/3 add_i_i/5 add_i2_i_1/8 add_i/10 add_i2_i_2/13 add7/15 add_i2_i_3/18 add7_1/20 add7_2/25 add7_3/30 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="0"/>
<pin id="38" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i_i_1/10 add_i_1/15 add_i_2/20 add_i_3/25 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i_i_2/15 add_i_i_3/20 "/>
</bind>
</comp>

<comp id="44" class="1005" name="reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="2"/>
<pin id="46" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="l_pad3_read l_pad3_read_32 l_pad3_read_34 l_pad3_read_36 l_pad3_read_38 l_pad3_read_40 l_pad3_read_42 l_pad3_read_44 "/>
</bind>
</comp>

<comp id="48" class="1005" name="reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="1"/>
<pin id="50" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_pad3_read_31 l_pad3_read_33 l_pad3_read_35 l_pad3_read_37 l_pad3_read_39 l_pad3_read_41 l_pad3_read_43 l_pad3_read_45 "/>
</bind>
</comp>

<comp id="52" class="1005" name="reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="1"/>
<pin id="54" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i2_i add_i add7 add7_1 add7_2 add7_3 "/>
</bind>
</comp>

<comp id="58" class="1005" name="reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i add_i2_i_2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="3"/>
<pin id="66" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_i2_i_1 add_i2_i_3 "/>
</bind>
</comp>

<comp id="69" class="1005" name="reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i_1 add_i_1 add_i_2 add_i_3 "/>
</bind>
</comp>

<comp id="75" class="1005" name="reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i_2 add_i_i_3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="bitcast_ln145_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="2"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="bitcast_ln145_31_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_31/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bitcast_ln145_32_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="2"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_32/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="bitcast_ln145_33_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_33/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="bitcast_ln145_34_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="2"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_34/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="bitcast_ln145_35_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_35/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bitcast_ln145_36_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_36/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="bitcast_ln145_37_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_37/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bitcast_ln145_38_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_38/13 "/>
</bind>
</comp>

<comp id="125" class="1004" name="bitcast_ln145_39_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_39/13 "/>
</bind>
</comp>

<comp id="130" class="1004" name="bitcast_ln145_40_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_40/15 "/>
</bind>
</comp>

<comp id="135" class="1004" name="bitcast_ln145_41_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_41/15 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bitcast_ln145_42_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_42/18 "/>
</bind>
</comp>

<comp id="145" class="1004" name="bitcast_ln145_43_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_43/18 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bitcast_ln145_44_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_44/20 "/>
</bind>
</comp>

<comp id="155" class="1004" name="bitcast_ln145_45_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_45/20 "/>
</bind>
</comp>

<comp id="160" class="1004" name="bitcast_ln79_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79/35 "/>
</bind>
</comp>

<comp id="165" class="1005" name="bitcast_ln145_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145 "/>
</bind>
</comp>

<comp id="170" class="1005" name="bitcast_ln145_31_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_31 "/>
</bind>
</comp>

<comp id="175" class="1005" name="bitcast_ln145_32_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_32 "/>
</bind>
</comp>

<comp id="180" class="1005" name="bitcast_ln145_33_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_33 "/>
</bind>
</comp>

<comp id="185" class="1005" name="bitcast_ln145_34_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_34 "/>
</bind>
</comp>

<comp id="190" class="1005" name="bitcast_ln145_35_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_35 "/>
</bind>
</comp>

<comp id="195" class="1005" name="bitcast_ln145_36_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_36 "/>
</bind>
</comp>

<comp id="200" class="1005" name="bitcast_ln145_37_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_37 "/>
</bind>
</comp>

<comp id="205" class="1005" name="bitcast_ln145_38_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_38 "/>
</bind>
</comp>

<comp id="210" class="1005" name="bitcast_ln145_39_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_39 "/>
</bind>
</comp>

<comp id="215" class="1005" name="bitcast_ln145_40_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_40 "/>
</bind>
</comp>

<comp id="220" class="1005" name="bitcast_ln145_41_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_41 "/>
</bind>
</comp>

<comp id="225" class="1005" name="bitcast_ln145_42_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_42 "/>
</bind>
</comp>

<comp id="230" class="1005" name="bitcast_ln145_43_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_43 "/>
</bind>
</comp>

<comp id="235" class="1005" name="bitcast_ln145_44_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_44 "/>
</bind>
</comp>

<comp id="240" class="1005" name="bitcast_ln145_45_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="4" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="29"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="31" pin=1"/></net>

<net id="47"><net_src comp="18" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="18" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="31" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="56"><net_src comp="52" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="57"><net_src comp="52" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="61"><net_src comp="31" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="63"><net_src comp="58" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="67"><net_src comp="31" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="72"><net_src comp="35" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="74"><net_src comp="69" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="78"><net_src comp="40" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="83"><net_src comp="44" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="88"><net_src comp="48" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="93"><net_src comp="44" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="98"><net_src comp="48" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="103"><net_src comp="44" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="108"><net_src comp="48" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="113"><net_src comp="44" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="118"><net_src comp="48" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="123"><net_src comp="44" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="128"><net_src comp="48" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="133"><net_src comp="44" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="138"><net_src comp="48" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="143"><net_src comp="44" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="148"><net_src comp="48" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="153"><net_src comp="44" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="158"><net_src comp="48" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="163"><net_src comp="52" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="168"><net_src comp="80" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="173"><net_src comp="85" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="178"><net_src comp="90" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="183"><net_src comp="95" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="188"><net_src comp="100" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="193"><net_src comp="105" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="198"><net_src comp="110" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="203"><net_src comp="115" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="208"><net_src comp="120" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="213"><net_src comp="125" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="218"><net_src comp="130" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="223"><net_src comp="135" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="228"><net_src comp="140" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="31" pin=1"/></net>

<net id="233"><net_src comp="145" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="238"><net_src comp="150" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="243"><net_src comp="155" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_dot2 | {35 }
 - Input state : 
	Port: (anonymous namespace)postProcess<float, 2u, unsigned int>6680 : l_pad3 | {1 2 3 4 6 7 8 9 11 12 13 14 16 17 18 19 }
	Port: (anonymous namespace)postProcess<float, 2u, unsigned int>6680 : l_dot2 | {}
  - Chain level:
	State 1
	State 2
	State 3
		add_i2_i : 1
	State 4
	State 5
		add_i_i : 1
	State 6
	State 7
	State 8
		add_i2_i_1 : 1
	State 9
	State 10
		add_i_i_1 : 1
	State 11
	State 12
	State 13
		add_i2_i_2 : 1
	State 14
	State 15
		add_i_i_2 : 1
	State 16
	State 17
	State 18
		add_i2_i_3 : 1
	State 19
	State 20
		add_i_i_3 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_31        |    2    |   205   |   391   |
|   fadd   |        grp_fu_35        |    2    |   205   |   391   |
|          |        grp_fu_40        |    2    |   205   |   391   |
|----------|-------------------------|---------|---------|---------|
|   read   |      grp_read_fu_18     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_24 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |   615   |   1173  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|bitcast_ln145_31_reg_170|   32   |
|bitcast_ln145_32_reg_175|   32   |
|bitcast_ln145_33_reg_180|   32   |
|bitcast_ln145_34_reg_185|   32   |
|bitcast_ln145_35_reg_190|   32   |
|bitcast_ln145_36_reg_195|   32   |
|bitcast_ln145_37_reg_200|   32   |
|bitcast_ln145_38_reg_205|   32   |
|bitcast_ln145_39_reg_210|   32   |
|bitcast_ln145_40_reg_215|   32   |
|bitcast_ln145_41_reg_220|   32   |
|bitcast_ln145_42_reg_225|   32   |
|bitcast_ln145_43_reg_230|   32   |
|bitcast_ln145_44_reg_235|   32   |
|bitcast_ln145_45_reg_240|   32   |
|  bitcast_ln145_reg_165 |   32   |
|         reg_44         |   32   |
|         reg_48         |   32   |
|         reg_52         |   32   |
|         reg_58         |   32   |
|         reg_64         |   32   |
|         reg_69         |   32   |
|         reg_75         |   32   |
+------------------------+--------+
|          Total         |   736  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_31 |  p0  |  12  |  32  |   384  ||    49   |
| grp_fu_31 |  p1  |  13  |  32  |   416  ||    53   |
| grp_fu_35 |  p0  |   4  |  32  |   128  ||    17   |
| grp_fu_35 |  p1  |   4  |  32  |   128  ||    17   |
| grp_fu_40 |  p0  |   4  |  32  |   128  ||    17   |
| grp_fu_40 |  p1  |   4  |  32  |   128  ||    17   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |  1312  || 8.57307 ||   170   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   615  |  1173  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   170  |
|  Register |    -   |    -   |   736  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    8   |  1351  |  1343  |
+-----------+--------+--------+--------+--------+
