"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/unimacro_ver
"C:\Program Files\ModelSim\win64/vmap" unimacro_ver D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/unimacro_ver
"C:\Program Files\ModelSim\win64/vlog" -source -64 -work unimacro_ver -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.nt64.cmf
