#ifndef __HI_SYSCTRL_AO_H__
#define __HI_SYSCTRL_AO_H__ 
#ifndef HI_SET_GET
#define HI_SET_GET(a0,a1,a2,a3,a4) 
#endif
#define HI_SC_AO_CTRL0_OFFSET (0x400)
#define HI_SC_AO_CTRL1_OFFSET (0x404)
#define HI_SC_AO_CTRL2_OFFSET (0x408)
#define HI_SC_AO_CTRL3_OFFSET (0x40C)
#define HI_SC_AO_CTRL4_OFFSET (0x410)
#define HI_SC_AO_CTRL5_OFFSET (0x414)
#define HI_SC_AO_CTRL6_OFFSET (0x418)
#define HI_SC_AO_CTRL7_OFFSET (0x41C)
#define HI_SC_AO_CTRL8_OFFSET (0x420)
#define HI_SC_AO_CTRL9_OFFSET (0x424)
#define HI_SC_AO_CTRL10_OFFSET (0x428)
#define HI_SC_AO_CTRL11_OFFSET (0x42C)
#define HI_SC_AO_CTRL12_OFFSET (0x430)
#define HI_SC_AO_CTRL13_OFFSET (0x434)
#define HI_SC_AO_CTRL14_OFFSET (0x438)
#define HI_SC_AO_CTRL15_OFFSET (0x43C)
#define HI_SC_AO_CTRL16_OFFSET (0x440)
#define HI_SC_AO_CTRL17_OFFSET (0x444)
#define HI_SC_AO_CTRL18_OFFSET (0x448)
#define HI_SC_AO_CTRL19_OFFSET (0x44C)
#define HI_SC_AO_CTRL20_OFFSET (0x450)
#define HI_SC_AO_CTRL21_OFFSET (0x454)
#define HI_SC_AO_CTRL22_OFFSET (0x458)
#define HI_SC_AO_CTRL23_OFFSET (0x45C)
#define HI_SC_AO_CTRL24_OFFSET (0x460)
#define HI_SC_AO_CTRL25_OFFSET (0x464)
#define HI_SC_AO_CTRL26_OFFSET (0x468)
#define HI_SC_AO_CTRL27_OFFSET (0x46C)
#define HI_SC_AO_CTRL28_OFFSET (0x470)
#define HI_SC_AO_CTRL29_OFFSET (0x474)
#define HI_SC_AO_CTRL30_OFFSET (0x478)
#define HI_SC_AO_CTRL31_OFFSET (0x47C)
#define HI_SC_AO_CTRL32_OFFSET (0x480)
#define HI_SC_AO_CTRL33_OFFSET (0x484)
#define HI_SC_AO_CTRL34_OFFSET (0x488)
#define HI_SC_AO_CTRL35_OFFSET (0x48C)
#define HI_SC_AO_CTRL36_OFFSET (0x490)
#define HI_SC_AO_CTRL37_OFFSET (0x494)
#define HI_SC_AO_CTRL38_OFFSET (0x498)
#define HI_SC_AO_CTRL39_OFFSET (0x49C)
#define HI_SC_AO_CTRL40_OFFSET (0x4A0)
#define HI_SC_AO_CTRL41_OFFSET (0x4A4)
#define HI_SC_AO_CTRL42_OFFSET (0x4A8)
#define HI_SC_AO_CTRL43_OFFSET (0x4AC)
#define HI_SC_AO_CTRL44_OFFSET (0x4B0)
#define HI_SC_AO_CTRL45_OFFSET (0x4B4)
#define HI_SC_AO_CTRL46_OFFSET (0x4B8)
#define HI_SC_AO_CTRL47_OFFSET (0x4BC)
#define HI_SC_AO_CTRL56_OFFSET (0x4E0)
#define HI_SC_AO_CTRL57_OFFSET (0x4E4)
#define HI_SC_AO_CTRL58_OFFSET (0x4E8)
#define HI_SC_AO_CTRL64_OFFSET (0x500)
#define HI_SC_AO_CTRL65_OFFSET (0x504)
#define HI_SC_AO_CTRL66_OFFSET (0x508)
#define HI_SC_AO_CTRL67_OFFSET (0x50C)
#define HI_SC_AO_CTRL68_OFFSET (0x510)
#define HI_SC_AO_CTRL69_OFFSET (0x514)
#define HI_SC_AO_CTRL70_OFFSET (0x518)
#define HI_SC_AO_STAT0_OFFSET (0x600)
#define HI_SC_AO_STAT1_OFFSET (0x604)
#define HI_SC_AO_STAT5_OFFSET (0x614)
#define HI_SC_AO_STAT6_OFFSET (0x618)
#define HI_SC_AO_STAT7_OFFSET (0x61C)
#define HI_SC_AO_STAT8_OFFSET (0x620)
#define HI_SC_AO_STAT9_OFFSET (0x624)
#define HI_SC_AO_STAT10_OFFSET (0x628)
#define HI_SC_AO_STAT11_OFFSET (0x62C)
#define HI_SC_AO_STAT12_OFFSET (0x630)
#define HI_SC_AO_STAT13_OFFSET (0x634)
#define HI_SC_AO_STAT14_OFFSET (0x638)
#define HI_SC_AO_STAT15_OFFSET (0x63C)
#define HI_SC_AO_STAT16_OFFSET (0x640)
#define HI_SC_AO_STAT17_OFFSET (0x644)
#define HI_SC_AO_STAT18_OFFSET (0x648)
#define HI_SC_AO_STAT19_OFFSET (0x64C)
#define HI_SC_AO_STAT20_OFFSET (0x650)
#define HI_SC_AO_STAT21_OFFSET (0x654)
#define HI_SC_AO_STAT64_OFFSET (0x700)
#define HI_SC_AO_STAT65_OFFSET (0x704)
#define HI_SC_AO_STAT66_OFFSET (0x708)
#define HI_SC_AO_STAT67_OFFSET (0x70C)
#define HI_SC_AO_STAT68_OFFSET (0x710)
#define HI_SC_AO_STAT69_OFFSET (0x714)
#define HI_SC_AO_STAT70_OFFSET (0x718)
#define HI_SC_AO_STAT71_OFFSET (0x71C)
#define HI_SC_AO_STAT72_OFFSET (0x720)
#define HI_SC_AO_STAT73_OFFSET (0x724)
#define HI_SC_AO_STAT74_OFFSET (0x728)
#define HI_PWR_CTRL0_OFFSET (0xC00)
#define HI_PWR_CTRL1_OFFSET (0xC04)
#define HI_PWR_CTRL2_OFFSET (0xC08)
#define HI_PWR_CTRL3_OFFSET (0xC0C)
#define HI_PWR_CTRL4_OFFSET (0xC10)
#define HI_PWR_CTRL5_OFFSET (0xC14)
#define HI_PWR_CTRL6_OFFSET (0xC18)
#define HI_PWR_CTRL7_OFFSET (0xC1C)
#define HI_PWR_CTRL8_OFFSET (0xC20)
#define HI_PWR_CTRL9_OFFSET (0xC24)
#define HI_PWR_CTRL10_OFFSET (0xC28)
#define HI_PWR_CTRL11_OFFSET (0xC2C)
#define HI_PWR_CTRL12_OFFSET (0xC30)
#define HI_PWR_CTRL13_OFFSET (0xC34)
#define HI_PWR_CTRL14_OFFSET (0xC38)
#define HI_PWR_CTRL15_OFFSET (0xC3C)
#define HI_PWR_CTRL16_OFFSET (0xC40)
#define HI_PWR_CTRL17_OFFSET (0xC44)
#define HI_PWR_CTRL18_OFFSET (0xC48)
#define HI_PWR_CTRL19_OFFSET (0xC4C)
#define HI_PWR_CTRL20_OFFSET (0xC50)
#define HI_PWR_CTRL21_OFFSET (0xC54)
#define HI_PWR_CTRL22_OFFSET (0xC58)
#define HI_PWR_CTRL23_OFFSET (0xC5C)
#define HI_PWR_CTRL24_OFFSET (0xC60)
#define HI_PWR_CTRL25_OFFSET (0xC64)
#define HI_PWR_CTRL26_OFFSET (0xC68)
#define HI_PWR_CTRL27_OFFSET (0xC6C)
#define HI_PWR_CTRL28_OFFSET (0xC70)
#define HI_PWR_CTRL29_OFFSET (0xC74)
#define HI_PWR_CTRL30_OFFSET (0xC78)
#define HI_PWR_CTRL31_OFFSET (0xC7C)
#define HI_PWR_CTRL32_OFFSET (0xC80)
#define HI_PWR_CTRL33_OFFSET (0xC84)
#define HI_PWR_CTRL34_OFFSET (0xC88)
#define HI_PWR_CTRL35_OFFSET (0xC8C)
#define HI_PWR_CTRL36_OFFSET (0xC90)
#define HI_PWR_CTRL37_OFFSET (0xC94)
#define HI_PWR_CTRL38_OFFSET (0xC98)
#define HI_PWR_CTRL64_OFFSET (0xD00)
#define HI_PWR_CTRL65_OFFSET (0xD04)
#define HI_PWR_STAT0_OFFSET (0xE00)
#define HI_PWR_STAT1_OFFSET (0xE04)
#define HI_PWR_STAT2_OFFSET (0xE08)
#define HI_PWR_STAT3_OFFSET (0xE0C)
#define HI_PWR_STAT4_OFFSET (0xE10)
#define HI_PWR_STAT5_OFFSET (0xE14)
#define HI_PWR_STAT6_OFFSET (0xE18)
#define HI_PWR_STAT7_OFFSET (0xE1C)
#define HI_PWR_STAT8_OFFSET (0xE20)
#define HI_PWR_STAT9_OFFSET (0xE24)
#define HI_PWR_STAT10_OFFSET (0xE28)
#define HI_PWR_STAT11_OFFSET (0xE2C)
#define HI_PWR_STAT12_OFFSET (0xE30)
#define HI_PWR_STAT13_OFFSET (0xE34)
#define HI_PWR_STAT14_OFFSET (0xE38)
#define HI_PWR_STAT15_OFFSET (0xE3C)
#define HI_PWR_STAT16_OFFSET (0xE40)
#define HI_PWR_STAT17_OFFSET (0xE44)
#define HI_PWR_STAT18_OFFSET (0xE48)
#define HI_PWR_STAT19_OFFSET (0xE4C)
#define HI_PWR_STAT20_OFFSET (0xE50)
#define HI_PWR_STAT21_OFFSET (0xE54)
#define HI_PWR_STAT22_OFFSET (0xE58)
#define HI_PWR_STAT23_OFFSET (0xE5C)
#define HI_PWR_STAT24_OFFSET (0xE60)
#define HI_PWR_STAT25_OFFSET (0xE64)
#define HI_PWR_STAT26_OFFSET (0xE68)
#define HI_PWR_STAT27_OFFSET (0xE6C)
#define HI_PWR_STAT28_OFFSET (0xE70)
#define HI_PWR_STAT29_OFFSET (0xE74)
#define HI_PWR_STAT30_OFFSET (0xE78)
#ifndef __ASSEMBLY__
typedef union
{
    struct
    {
        unsigned int remap_clear : 1;
        unsigned int m3_remap_clear : 1;
        unsigned int reserved_1 : 2;
        unsigned int remap_stat : 1;
        unsigned int cm3_remap_stat : 1;
        unsigned int reserved_0 : 26;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL0_T;
typedef union
{
    struct
    {
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int wdt_reset_sel : 1;
        unsigned int wdt_pd_rst_disable : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 6;
        unsigned int reserved_2 : 2;
        unsigned int jtag_mode_ctrl : 2;
        unsigned int reserved_1 : 2;
        unsigned int jtag_mode_sel : 1;
        unsigned int reserved_0 : 11;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL1_T;
typedef union
{
    struct
    {
        unsigned int wdt_clk_en : 1;
        unsigned int reserved_1 : 2;
        unsigned int wdt_en_ov : 1;
        unsigned int reserved_0 : 12;
        unsigned int wdt_en_ctrl : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL2_T;
typedef union
{
    struct
    {
        unsigned int m3_remap_size : 2;
        unsigned int reserved : 11;
        unsigned int m3_boot_baddr : 19;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL3_T;
typedef union
{
    struct
    {
        unsigned int cm3_fix_mst_type : 1;
        unsigned int cm3_dap_en : 1;
        unsigned int cm3_ts_clk_chg : 1;
        unsigned int cm3_mpu_disable : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 27;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL4_T;
typedef union
{
    struct
    {
        unsigned int cm3_stcalib : 26;
        unsigned int reserved : 6;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL5_T;
typedef union
{
    struct
    {
        unsigned int cm3_nmi : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL6_T;
typedef union
{
    struct
    {
        unsigned int pmu_rstout_n : 1;
        unsigned int pmu_hold : 1;
        unsigned int pmu_irq_mask : 1;
        unsigned int pmu_irq_n_pos_sel : 1;
        unsigned int reserved : 28;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL7_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 1;
        unsigned int cm3_tcm_gatedclock_en : 1;
        unsigned int reserved_1 : 4;
        unsigned int ios_gatedclock_en : 1;
        unsigned int reserved_0 : 25;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL8_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 2;
        unsigned int bootrom_pgen : 1;
        unsigned int reserved_2 : 1;
        unsigned int bootrom_ema : 3;
        unsigned int reserved_1 : 5;
        unsigned int bootrom_ken : 1;
        unsigned int reserved_0 : 19;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL9_T;
typedef union
{
    struct
    {
        unsigned int sci0_clk_od_en : 1;
        unsigned int sci0_data_od_en : 1;
        unsigned int reserved_1 : 2;
        unsigned int sci1_clk_od_en : 1;
        unsigned int sci1_data_od_en : 1;
        unsigned int reserved_0 : 26;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL10_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 1;
        unsigned int wdog_apbslv_active : 1;
        unsigned int ios_ao_apbslv_active : 1;
        unsigned int rtc_apbslv_active : 1;
        unsigned int efusec_apbslv_active : 1;
        unsigned int bbpon_apbslv_active : 1;
        unsigned int sci0_apbslv_active : 1;
        unsigned int sci1_apbslv_apbactive : 1;
        unsigned int tsensor_apbslv_active : 1;
        unsigned int bcctrl_apbslv_active : 1;
        unsigned int timer0_9_apbslv_apbactive : 10;
        unsigned int reserved_2 : 2;
        unsigned int gpio0_apbslv_active : 1;
        unsigned int reserved_1 : 1;
        unsigned int rtc1_apbslv_active : 1;
        unsigned int reserved_0 : 7;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL11_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 4;
        unsigned int sysapb_pslverr_sel : 1;
        unsigned int reserved_1 : 2;
        unsigned int mst_err_srst_req : 1;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL12_T;
typedef union
{
    struct
    {
        unsigned int otgdisable : 1;
        unsigned int vbusvldextsel : 1;
        unsigned int vbusvldext : 1;
        unsigned int alt_clk_sel : 1;
        unsigned int lan0_ext_pclk_req : 1;
        unsigned int lan0_tx2rx_loopbk : 1;
        unsigned int loopbackenb : 1;
        unsigned int test_powerdown_hsp : 1;
        unsigned int test_powerdown_ssp : 1;
        unsigned int vatestenb : 2;
        unsigned int common_on_n : 1;
        unsigned int port_reset_tmp : 1;
        unsigned int refclksel : 2;
        unsigned int retenablen : 1;
        unsigned int fsel : 6;
        unsigned int mpll_multiplier : 7;
        unsigned int mpll_refssc_clk_en : 1;
        unsigned int ref_clkdiv2 : 1;
        unsigned int ref_ssp_en : 1;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL13_T;
typedef union
{
    struct
    {
        unsigned int ref_use_pad : 1;
        unsigned int ssc_en : 1;
        unsigned int ssc_range : 3;
        unsigned int ssc_ref_clk_sel : 9;
        unsigned int txbitstuff : 1;
        unsigned int txbitstuffh : 1;
        unsigned int usb3phy_idpullup : 1;
        unsigned int reserved : 2;
        unsigned int alt_clk_en : 1;
        unsigned int usb3phy_pulldown_sel : 1;
        unsigned int usb3phy_pulldown : 1;
        unsigned int pcs_rx_los_mask_val : 10;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL14_T;
typedef union
{
    struct
    {
        unsigned int compdistune : 3;
        unsigned int otgtune : 3;
        unsigned int sqrxtune : 3;
        unsigned int txfslstune : 4;
        unsigned int txhsxvtune : 2;
        unsigned int txpreempamptune : 2;
        unsigned int txpreemppulsetune : 1;
        unsigned int txrestune : 2;
        unsigned int txrisetune : 2;
        unsigned int txvreftune : 4;
        unsigned int los_bias : 3;
        unsigned int los_level2_0 : 3;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL15_T;
typedef union
{
    struct
    {
        unsigned int los_level4_3 : 2;
        unsigned int pcs_tx_deemph_3p5db : 6;
        unsigned int pcs_tx_deemph_6db : 6;
        unsigned int pcs_tx_swing_full : 7;
        unsigned int lane0_tx_term_offset : 5;
        unsigned int tx_vboost_lvl : 3;
        unsigned int bvalid_sel : 1;
        unsigned int bvalid_override : 1;
        unsigned int debug_en : 1;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL16_T;
typedef union
{
    struct
    {
        unsigned int cr_data_in : 16;
        unsigned int cr_cap_addr : 1;
        unsigned int cr_cap_data : 1;
        unsigned int cr_write : 1;
        unsigned int cr_read : 1;
        unsigned int rtune_req : 1;
        unsigned int vdatreftune : 2;
        unsigned int reserved : 9;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL17_T;
typedef union
{
    struct
    {
        unsigned int usb3_bus_filter_bypass : 4;
        unsigned int usb3_fladj_30mhz_reg : 6;
        unsigned int usb3_host_u2_port_disable : 1;
        unsigned int usb3_host_u3_port_disable : 1;
        unsigned int usb3_host_port_pwrctl : 1;
        unsigned int usb3_host_msi_enable : 1;
        unsigned int usb3_pm_power_state_request : 2;
        unsigned int reserved_2 : 1;
        unsigned int usb3_xhc_bme : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int usb3_pmu_iddig_override : 1;
        unsigned int usb3_pmu_avalid_override : 1;
        unsigned int usb3_pmu_bvalid_override : 1;
        unsigned int usb3_pmu_vbusvalid_override : 1;
        unsigned int usb3_pmu_sessend_override : 1;
        unsigned int usb3_pmu_powerpresent_override : 1;
        unsigned int usb3_pmu_iddig_override_en : 1;
        unsigned int usb3_pmu_avalid_override_en : 1;
        unsigned int usb3_pmu_bvalid_override_en : 1;
        unsigned int usb3_pmu_vbusvalid_override_en : 1;
        unsigned int usb3_pmu_sessend_override_en : 1;
        unsigned int usb3_pmu_powerpresent_override_en : 1;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL18_T;
typedef union
{
    struct
    {
        unsigned int usb3_pmu_pm_pmu_config_strap : 30;
        unsigned int usb3_pmu_port_overcurrent : 2;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL19_T;
typedef union
{
    struct
    {
        unsigned int usb3_hub_port_perm_attach : 2;
        unsigned int usb3_pme_en : 1;
        unsigned int reserved_1 : 1;
        unsigned int usb3_chirp_time_sel : 3;
        unsigned int reserved_0 : 25;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL20_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 16;
        unsigned int mmc_msc : 6;
        unsigned int reserved_0 : 10;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL21_T;
typedef union
{
    struct
    {
        unsigned int pwrctrl_bypass : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 13;
        unsigned int reserved_1 : 6;
        unsigned int reserved_0 : 7;
        unsigned int cm3_dbg_suspend : 1;
        unsigned int ccpu_dbg_suspend : 1;
        unsigned int acpu_dbg_suspend : 1;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL22_T;
typedef union
{
    struct
    {
        unsigned int timer_clk_src_sel : 20;
        unsigned int reserved : 12;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL23_T;
typedef union
{
    struct
    {
        unsigned int timer0_en : 2;
        unsigned int timer1_en : 2;
        unsigned int timer2_en : 2;
        unsigned int timer3_en : 2;
        unsigned int timer4_en : 2;
        unsigned int timer5_en : 2;
        unsigned int timer6_en : 2;
        unsigned int timer7_en : 2;
        unsigned int timer8_en : 2;
        unsigned int timer9_en : 2;
        unsigned int reserved : 12;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL24_T;
typedef union
{
    struct
    {
        unsigned int acpu_dbg_timer_en : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL25_T;
typedef union
{
    struct
    {
        unsigned int ccpu_dbg_timer_en : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL26_T;
typedef union
{
    struct
    {
        unsigned int hifi_dbg_timer_en : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL27_T;
typedef union
{
    struct
    {
        unsigned int bbe16_dbg_timer_en : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL28_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL29_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL30_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL31_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL32_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL33_T;
typedef union
{
    struct
    {
        unsigned int clken1_bypass_ao : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL34_T;
typedef union
{
    struct
    {
        unsigned int clken2_bypass_ao : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL35_T;
typedef union
{
    struct
    {
        unsigned int a9pll_mon_cnt_stat : 16;
        unsigned int a9pll_mon_raw_intr : 1;
        unsigned int a9pll_clkstop_raw_intr : 1;
        unsigned int reserved : 14;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL36_T;
typedef union
{
    struct
    {
        unsigned int a9pll_mon_cnt_min : 16;
        unsigned int a9pll_mon_cnt_max : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL37_T;
typedef union
{
    struct
    {
        unsigned int a9pll_stop_timeout : 8;
        unsigned int a9pll_mon_en : 1;
        unsigned int a9pll_stop_mon_en : 1;
        unsigned int reserved_2 : 2;
        unsigned int a9pll_mon_intr_mask : 1;
        unsigned int a9pll_mon_stop_intr_mask : 1;
        unsigned int reserved_1 : 2;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL38_T;
typedef union
{
    struct
    {
        unsigned int dsppll_mon_cnt_stat : 16;
        unsigned int dsppll_mon_raw_intr : 1;
        unsigned int dsppll_clkstop_raw_intr : 1;
        unsigned int reserved : 14;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL39_T;
typedef union
{
    struct
    {
        unsigned int dsppll_mon_cnt_min : 16;
        unsigned int dsppll_mon_cnt_max : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL40_T;
typedef union
{
    struct
    {
        unsigned int dsppll_stop_timeout : 8;
        unsigned int dsppll_mon_en : 1;
        unsigned int dsppll_stop_mon_en : 1;
        unsigned int reserved_2 : 2;
        unsigned int dsppll_mon_intr_mask : 1;
        unsigned int dsppll_mon_stop_intr_mask : 1;
        unsigned int reserved_1 : 2;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL41_T;
typedef union
{
    struct
    {
        unsigned int ssicpll_mon_cnt_stat : 16;
        unsigned int ssicpll_mon_raw_intr : 1;
        unsigned int ssicpll_clkstop_raw_intr : 1;
        unsigned int reserved : 14;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL42_T;
typedef union
{
    struct
    {
        unsigned int ssicpll_mon_cnt_min : 16;
        unsigned int ssicpll_mon_cnt_max : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL43_T;
typedef union
{
    struct
    {
        unsigned int ssicpll_stop_timeout : 8;
        unsigned int ssicpll_mon_en : 1;
        unsigned int ssicpll_stop_mon_en : 1;
        unsigned int reserved_2 : 2;
        unsigned int ssicpll_mon_intr_mask : 1;
        unsigned int ssicpll_mon_stop_intr_mask : 1;
        unsigned int reserved_1 : 2;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL44_T;
typedef union
{
    struct
    {
        unsigned int peripll_mon_cnt_stat : 16;
        unsigned int peripll_mon_raw_intr : 1;
        unsigned int peripll_clkstop_raw_intr : 1;
        unsigned int reserved : 14;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL45_T;
typedef union
{
    struct
    {
        unsigned int peripll_mon_cnt_min : 16;
        unsigned int peripll_mon_cnt_max : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL46_T;
typedef union
{
    struct
    {
        unsigned int peripll_stop_timeout : 8;
        unsigned int peripll_mon_en : 1;
        unsigned int peripll_stop_mon_en : 1;
        unsigned int reserved_2 : 2;
        unsigned int peripll_mon_intr_mask : 1;
        unsigned int peripll_mon_stop_intr_mask : 1;
        unsigned int reserved_1 : 2;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL47_T;
typedef union
{
    struct
    {
        unsigned int cnt_stat : 16;
        unsigned int raw_intr : 1;
        unsigned int clkstop_raw_intr : 1;
        unsigned int reserved : 14;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL56_T;
typedef union
{
    struct
    {
        unsigned int cnt_min : 16;
        unsigned int cnt_max : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL57_T;
typedef union
{
    struct
    {
        unsigned int stop_timeout : 8;
        unsigned int mon_en : 1;
        unsigned int stop_mon_en : 1;
        unsigned int reserved_2 : 2;
        unsigned int intr_mask : 1;
        unsigned int stop_intr_mask : 1;
        unsigned int reserved_1 : 2;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL58_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 1;
        unsigned int tzpc_wdog : 1;
        unsigned int tzpc_ios_ao_pc : 1;
        unsigned int tzpc_rtc0 : 1;
        unsigned int tzpc_efusec : 1;
        unsigned int tzpc_bbp_on : 1;
        unsigned int tzpc_sci0 : 1;
        unsigned int tzpc_sci1 : 1;
        unsigned int tzpc_tsensor : 1;
        unsigned int tzpc_bcctrl : 1;
        unsigned int tzpc_timer0_9 : 10;
        unsigned int reserved_2 : 2;
        unsigned int tzpc_gpio0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int tzpc_rtc1 : 1;
        unsigned int reserved_0 : 7;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL64_T;
typedef union
{
    struct
    {
        unsigned int tzpc_ao_sysctrl : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL65_T;
typedef union
{
    struct
    {
        unsigned int tzpc_cm3_tcm0 : 16;
        unsigned int tzpc_cm3_tcm1 : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL66_T;
typedef union
{
    struct
    {
        unsigned int cfg_arm_dbgen : 7;
        unsigned int reserved : 25;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL67_T;
typedef union
{
    struct
    {
        unsigned int arm_dbg_key0 : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL68_T;
typedef union
{
    struct
    {
        unsigned int arm_dbg_key1 : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL69_T;
typedef union
{
    struct
    {
        unsigned int arm_dbgen_wr : 1;
        unsigned int reserved : 31;
    } bits;
    unsigned int u32;
}HI_SC_AO_CTRL70_T;
typedef union
{
    struct
    {
        unsigned int boot_mode2_0 : 3;
        unsigned int boot_mode3 : 1;
        unsigned int reserved_4 : 4;
        unsigned int jtag_mode : 2;
        unsigned int reserved_3 : 1;
        unsigned int jtag_dft_mode : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 18;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT0_T;
typedef union
{
    struct
    {
        unsigned int bbp_timer_readcnt : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT1_T;
typedef union
{
    struct
    {
        unsigned int ldrx2dbg_abs_timer_31_0 : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT5_T;
typedef union
{
    struct
    {
        unsigned int ldrx2dbg_abs_timer_63_32 : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT6_T;
typedef union
{
    struct
    {
        unsigned int wdrx_deepsleep_flag : 1;
        unsigned int g1_gdrx_deepsleep_falg : 1;
        unsigned int g2_gdrx_deepsleep_falg : 1;
        unsigned int cdrx_deepsleep_flag_1x : 1;
        unsigned int cdrx_deepsleep_flag_evdo : 1;
        unsigned int reserved : 27;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT7_T;
typedef union
{
    struct
    {
        unsigned int cm3_brch_stat : 4;
        unsigned int cm3_core_halted : 1;
        unsigned int cm3_lockup : 1;
        unsigned int reserved_1 : 2;
        unsigned int cm3_cur_int_priority : 8;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT8_T;
typedef union
{
    struct
    {
        unsigned int m3_stat1 : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT9_T;
typedef union
{
    struct
    {
        unsigned int m3_stat2 : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT10_T;
typedef union
{
    struct
    {
        unsigned int m3_stat3 : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT11_T;
typedef union
{
    struct
    {
        unsigned int m3_stat4 : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT12_T;
typedef union
{
    struct
    {
        unsigned int m3_stat5 : 21;
        unsigned int reserved : 11;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT13_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT14_T;
typedef union
{
    struct
    {
        unsigned int cr_data_out : 16;
        unsigned int cr_ack : 1;
        unsigned int reserved_2 : 3;
        unsigned int rtune_ack : 1;
        unsigned int reserved_1 : 3;
        unsigned int ref_clkreq_n : 1;
        unsigned int reserved_0 : 7;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT15_T;
typedef union
{
    struct
    {
        unsigned int usb3_connect_state_u2pmu : 1;
        unsigned int usb3_connect_state_u3pmu : 1;
        unsigned int usb3_host_current_belt : 12;
        unsigned int reserved_1 : 2;
        unsigned int usb3_pmu_current_power_state_u2pmu : 2;
        unsigned int usb3_pmu_current_power_state_u3pmu : 2;
        unsigned int usb3_pmu_phy_u2dsport_vbus_ctrl : 1;
        unsigned int usb3_pmu_phy_u3dsport_vbus_ctrl : 1;
        unsigned int usb3_pmu_sleep : 1;
        unsigned int reserved_0 : 9;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT16_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT17_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT18_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 31;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT19_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 31;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT20_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT21_T;
typedef union
{
    struct
    {
        unsigned int sysapb_psel_err : 1;
        unsigned int reserved : 31;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT64_T;
typedef union
{
    struct
    {
        unsigned int sysapb_psel_id_err : 16;
        unsigned int sysapb_psel_wr_err : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT65_T;
typedef union
{
    struct
    {
        unsigned int sysapb_pslv_err_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT66_T;
typedef union
{
    struct
    {
        unsigned int sysapb_pslv_active : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT67_T;
typedef union
{
    struct
    {
        unsigned int sysapb_sec_err : 1;
        unsigned int tcm0_sec_err : 1;
        unsigned int tcm1_sec_err : 1;
        unsigned int reserved : 29;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT68_T;
typedef union
{
    struct
    {
        unsigned int sysapb_sec_err_id : 16;
        unsigned int sysapb_sec_err_wr : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT69_T;
typedef union
{
    struct
    {
        unsigned int sysapb_sec_err_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT70_T;
typedef union
{
    struct
    {
        unsigned int tcm0_sec_err_id : 16;
        unsigned int tcm0_sec_err_wr : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT71_T;
typedef union
{
    struct
    {
        unsigned int tcm0_sec_err_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT72_T;
typedef union
{
    struct
    {
        unsigned int tcm1_sec_err_id : 16;
        unsigned int tcm1_sec_err_wr : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT73_T;
typedef union
{
    struct
    {
        unsigned int tcm1_sec_err_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_AO_STAT74_T;
typedef union
{
    struct
    {
        unsigned int cpumode_ctrl : 3;
        unsigned int a9_cpumode_status : 4;
        unsigned int reserved_1 : 3;
        unsigned int dsleep_en : 1;
        unsigned int reserved_0 : 10;
        unsigned int arm_sleep_clk_en : 1;
        unsigned int doze_es_skip : 1;
        unsigned int doze_wk_skip : 1;
        unsigned int cm3_sleephold_en : 1;
        unsigned int cm3_sleeping_en : 1;
        unsigned int cm3_sleepdeep_en : 1;
        unsigned int arm_dsleep_rst_en : 1;
        unsigned int usb_irq_glitch_free : 1;
        unsigned int io_ret_value_sel : 1;
        unsigned int arm_boot_type : 1;
        unsigned int sys_sleep_flag : 1;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL0_T;
typedef union
{
    struct
    {
        unsigned int sys_intmod_en : 1;
        unsigned int sys_intmod_ctrl : 3;
        unsigned int reserved_1 : 1;
        unsigned int sys_intmod_stat : 1;
        unsigned int reserved_0 : 26;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL1_T;
typedef union
{
    struct
    {
        unsigned int tcxo_time : 16;
        unsigned int soc_tcxo_over : 1;
        unsigned int reserved_1 : 1;
        unsigned int sleep_tcxo_off : 1;
        unsigned int soc_tcxo_on : 1;
        unsigned int abb_ch0_tcxo_en : 1;
        unsigned int abb_ch1_tcxo_en : 1;
        unsigned int pmu_ch0_tcxo_en : 1;
        unsigned int pmu_ch1_tcxo_en : 1;
        unsigned int pmu_abb_tcxo_time : 4;
        unsigned int pmu_abb_time_en : 1;
        unsigned int pmu_tcxo_en_stat : 1;
        unsigned int reserved_0 : 2;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL2_T;
typedef union
{
    struct
    {
        unsigned int pll_time : 25;
        unsigned int pll_time_en : 1;
        unsigned int pll_status : 1;
        unsigned int reserved : 5;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL3_T;
typedef union
{
    struct
    {
        unsigned int appa9_iso_en : 1;
        unsigned int reserved_5 : 4;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 8;
        unsigned int io_ret_lp_ctrl : 8;
        unsigned int io_ddr_ret : 1;
        unsigned int reserved_0 : 7;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL4_T;
typedef union
{
    struct
    {
        unsigned int appa9_iso_dis : 1;
        unsigned int reserved_5 : 4;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 8;
        unsigned int io_ret_lp_ctrl : 8;
        unsigned int io_ddr_ret : 1;
        unsigned int reserved_0 : 7;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL5_T;
typedef union
{
    struct
    {
        unsigned int appa9_mtcmos_en : 1;
        unsigned int reserved_2 : 2;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 28;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL6_T;
typedef union
{
    struct
    {
        unsigned int appa9_mtcmos_dis : 1;
        unsigned int reserved_2 : 2;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 28;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL7_T;
typedef union
{
    struct
    {
        unsigned int cpu_pwrup_time : 12;
        unsigned int reserved_1 : 4;
        unsigned int cpu_pwrdn_time : 12;
        unsigned int cpu_pwrtime_en : 1;
        unsigned int reserved_0 : 3;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL8_T;
typedef union
{
    struct
    {
        unsigned int peri_pwrup_time : 12;
        unsigned int reserved_1 : 4;
        unsigned int peri_pwrdn_time : 12;
        unsigned int peri_pwrtime_en : 1;
        unsigned int dsleep_peri_pwrdn : 1;
        unsigned int sleep_periclk_en : 1;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL9_T;
typedef union
{
    struct
    {
        unsigned int retmem_nor_time : 25;
        unsigned int reserved : 7;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL10_T;
typedef union
{
    struct
    {
        unsigned int retmem_ret_time : 25;
        unsigned int reserved : 7;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL11_T;
typedef union
{
    struct
    {
        unsigned int retmem_ret1n : 1;
        unsigned int retmem_ret2n : 1;
        unsigned int retmem_pgen : 1;
        unsigned int reserved_3 : 1;
        unsigned int retmem_ema : 3;
        unsigned int reserved_2 : 2;
        unsigned int retmem_emaw : 2;
        unsigned int retmem_emas : 1;
        unsigned int reserved_1 : 4;
        unsigned int retmem_sw_lp_ctrl : 1;
        unsigned int dsleep_retmem_ret : 1;
        unsigned int reserved_0 : 14;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL12_T;
typedef union
{
    struct
    {
        unsigned int pmu_pwrup_time : 12;
        unsigned int reserved_1 : 4;
        unsigned int dsleep_pmu_pwrdn : 1;
        unsigned int sleep_pmuclk_en : 1;
        unsigned int reserved_0 : 14;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL13_T;
typedef union
{
    struct
    {
        unsigned int sleep_hold_cycle : 16;
        unsigned int sleephole_cnt : 16;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL14_T;
typedef union
{
    struct
    {
        unsigned int moda9_usbwkup_en : 1;
        unsigned int appa9_usbwkup_en : 1;
        unsigned int a9_otgphy_wkup_en : 8;
        unsigned int a9_otgsuspend_wkup_en : 3;
        unsigned int otgawson_wpc_clk_en : 1;
        unsigned int reserved_1 : 2;
        unsigned int sleep_usbwkup_en : 1;
        unsigned int reserved_0 : 15;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL15_T;
typedef union
{
    struct
    {
        unsigned int rtc_intr : 1;
        unsigned int wdt_intr : 1;
        unsigned int ldrx2arm_wakeup_int : 1;
        unsigned int g1_int_bbp_to_cpu_32k : 1;
        unsigned int g2_int_bbp_to_cpu_32k : 1;
        unsigned int timer_soc_intr0 : 1;
        unsigned int timer_soc_intr1 : 1;
        unsigned int timer_soc_intr2 : 1;
        unsigned int timer_soc_intr3 : 1;
        unsigned int timer_soc_intr4 : 1;
        unsigned int timer_soc_intr5 : 1;
        unsigned int timer_soc_intr6 : 1;
        unsigned int timer_soc_intr7 : 1;
        unsigned int timer_soc_intr8 : 1;
        unsigned int timer_soc_intr9 : 1;
        unsigned int timer_soc_intr10 : 1;
        unsigned int timer_soc_intr11 : 1;
        unsigned int timer_soc_intr12 : 1;
        unsigned int timer_soc_intr13 : 1;
        unsigned int timer_soc_intr14 : 1;
        unsigned int timer_soc_intr15 : 1;
        unsigned int usb_pd_pme_gen_int : 1;
        unsigned int cm3_gpio0_intr : 1;
        unsigned int cm3_gpio1_intr : 1;
        unsigned int pmu_irq : 1;
        unsigned int usbotg_bc_intr : 1;
        unsigned int tdrx2arm_wakeup_int : 1;
        unsigned int usbotg_phy_intr : 1;
        unsigned int w_arm_int02 : 1;
        unsigned int pcie_pm_int : 1;
        unsigned int pcie1_pm_int : 1;
        unsigned int wdt_mdm_intr : 1;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL16_T;
typedef union
{
    struct
    {
        unsigned int pad_in_intr : 1;
        unsigned int cbbp_int01 : 1;
        unsigned int gmac_lpi_intr : 1;
        unsigned int gmac_pmt_intr : 1;
        unsigned int acpu_wakeup_intr : 1;
        unsigned int ccpu_wakeup_intr : 1;
        unsigned int cm3_debug_wake_int : 1;
        unsigned int timer_soc_intr16 : 1;
        unsigned int timer_soc_intr17 : 1;
        unsigned int timer_soc_intr18 : 1;
        unsigned int timer_soc_intr19 : 1;
        unsigned int reserved : 21;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL17_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL18_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL19_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL20_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL21_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL22_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL23_T;
typedef union
{
    struct
    {
        unsigned int ipcm0_acpu_intr0 : 1;
        unsigned int ipcm0_acpu_intr1 : 1;
        unsigned int rtc_intr : 1;
        unsigned int wdt_intr : 1;
        unsigned int ipfilter_intr0 : 1;
        unsigned int ipfilter_intr1 : 1;
        unsigned int socp_intr0 : 1;
        unsigned int timer_soc_intr0 : 1;
        unsigned int timer_soc_intr1 : 1;
        unsigned int timer_soc_intr2 : 1;
        unsigned int timer_soc_intr3 : 1;
        unsigned int timer_soc_intr4 : 1;
        unsigned int timer_soc_intr5 : 1;
        unsigned int timer_soc_intr6 : 1;
        unsigned int timer_soc_intr7 : 1;
        unsigned int timer_soc_intr8 : 1;
        unsigned int timer_soc_intr9 : 1;
        unsigned int timer_soc_intr10 : 1;
        unsigned int timer_soc_intr11 : 1;
        unsigned int timer_soc_intr12 : 1;
        unsigned int timer_soc_intr13 : 1;
        unsigned int timer_soc_intr14 : 1;
        unsigned int timer_soc_intr15 : 1;
        unsigned int usb_pd_pme_gen_int : 1;
        unsigned int hs_uart_intr : 1;
        unsigned int mmc0_intr : 1;
        unsigned int mmc1_intr : 1;
        unsigned int sdcc_intr : 1;
        unsigned int pmu_irq : 1;
        unsigned int usbotg_bc_intr : 1;
        unsigned int timer_mdm_intr0 : 1;
        unsigned int timer_mdm_intr1 : 1;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL24_T;
typedef union
{
    struct
    {
        unsigned int timer_mdm_intr16 : 1;
        unsigned int timer_mdm_intr17 : 1;
        unsigned int timer_mdm_intr18 : 1;
        unsigned int timer_mdm_intr19 : 1;
        unsigned int sdcc_hclk_wkup : 1;
        unsigned int usbotg_phy_intr : 1;
        unsigned int gpio_m0_intr0 : 1;
        unsigned int gpio_m0_intr1 : 1;
        unsigned int pcie_link_dowm_int : 1;
        unsigned int pcie_edma_int : 1;
        unsigned int pcie_pm_int : 1;
        unsigned int pcie1_link_dowm_int : 1;
        unsigned int pcie1_edma_int : 1;
        unsigned int pcie1_pm_int : 1;
        unsigned int gmac_sbd_intr : 1;
        unsigned int gmac_pmt_intr : 1;
        unsigned int gmac_lpi_intr : 1;
        unsigned int psam_intr0 : 1;
        unsigned int psam_intr1 : 1;
        unsigned int pad_in_intr : 1;
        unsigned int acpu_debug_wake_intr : 1;
        unsigned int timer_soc_intr16 : 1;
        unsigned int timer_soc_intr17 : 1;
        unsigned int timer_soc_intr18 : 1;
        unsigned int timer_soc_intr19 : 1;
        unsigned int wdt_pd_intr : 1;
        unsigned int rtc1_intr : 1;
        unsigned int ipcm1_acpu_intr0 : 1;
        unsigned int ipcm1_acpu_intr1 : 1;
        unsigned int reserved : 3;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL25_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL26_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL27_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL28_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL29_T;
typedef union
{
    struct
    {
        unsigned int ipfilter_intr0 : 1;
        unsigned int ipfilter_intr1 : 1;
        unsigned int timer_soc_intr0 : 1;
        unsigned int timer_soc_intr1 : 1;
        unsigned int timer_soc_intr2 : 1;
        unsigned int timer_soc_intr3 : 1;
        unsigned int timer_soc_intr4 : 1;
        unsigned int timer_soc_intr5 : 1;
        unsigned int timer_soc_intr6 : 1;
        unsigned int timer_soc_intr7 : 1;
        unsigned int timer_soc_intr8 : 1;
        unsigned int timer_soc_intr9 : 1;
        unsigned int sci0_intr : 1;
        unsigned int sci1_intr : 1;
        unsigned int pmu_irq : 1;
        unsigned int timer_mdm_intr0 : 1;
        unsigned int timer_mdm_intr1 : 1;
        unsigned int timer_mdm_intr16 : 1;
        unsigned int timer_mdm_intr17 : 1;
        unsigned int timer_mdm_intr18 : 1;
        unsigned int timer_mdm_intr19 : 1;
        unsigned int psam_intr0 : 1;
        unsigned int psam_intr1 : 1;
        unsigned int pad_in_intr : 1;
        unsigned int ldrx2arm_wakeup_int : 1;
        unsigned int tdrx2arm_wakeup_int : 1;
        unsigned int g1_int_bbp_to_cpu_32k : 1;
        unsigned int g1_int_bbp_to_dsp_32k : 1;
        unsigned int g2_int_bbp_to_cpu_32k : 1;
        unsigned int g2_int_bbp_to_dsp_32k : 1;
        unsigned int cbbp_int01 : 1;
        unsigned int w_arm_int02 : 1;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL30_T;
typedef union
{
    struct
    {
        unsigned int ipcm0_dsp0_intr0 : 1;
        unsigned int ipcm0_dsp0_intr1 : 1;
        unsigned int ipcm0_ccpu_intr0 : 1;
        unsigned int ipcm0_ccpu_intr1 : 1;
        unsigned int socp_intr1 : 1;
        unsigned int gpio_m1_intr0 : 1;
        unsigned int gpio_m1_intr1 : 1;
        unsigned int wdt_mdm_intr : 1;
        unsigned int ccpu_debug_wake_intr : 1;
        unsigned int ipcm1_ccpu_intr0 : 1;
        unsigned int ipcm1_ccpu_intr1 : 1;
        unsigned int ipcm1_dsp0_intr0 : 1;
        unsigned int ipcm1_dsp0_intr1 : 1;
        unsigned int reserved : 19;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL31_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL32_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL33_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL34_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL35_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL36_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL37_T;
typedef union
{
    struct
    {
        unsigned int retmem_ret1n : 1;
        unsigned int retmem_ret2n : 1;
        unsigned int retmem_pgen : 1;
        unsigned int reserved_3 : 1;
        unsigned int retmem_ema : 3;
        unsigned int reserved_2 : 2;
        unsigned int retmem_emaw : 2;
        unsigned int retmem_emas : 1;
        unsigned int reserved_1 : 4;
        unsigned int retmem_sw_lp_ctrl : 1;
        unsigned int dsleep_retmem_ret : 1;
        unsigned int reserved_0 : 14;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL38_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 5;
        unsigned int usb_phy_iso_en : 1;
        unsigned int pcie0_phy_iso_en : 1;
        unsigned int pcie1_phy_iso_en : 1;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL64_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 5;
        unsigned int usb_phy_iso_dis : 1;
        unsigned int pcie0_phy_iso_dis : 1;
        unsigned int pcie1_phy_iso_dis : 1;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_PWR_CTRL65_T;
typedef union
{
    struct
    {
        unsigned int cpu_volt_fsm : 4;
        unsigned int cpu_pwrup_timeout : 1;
        unsigned int cpu_pwrdn_timeout : 1;
        unsigned int peri_pwrup_timeout : 1;
        unsigned int peri_pwrdn_timeout : 1;
        unsigned int retmem_nor_timeout : 1;
        unsigned int retmem_ret_timeout : 1;
        unsigned int moda9_standbywfi : 1;
        unsigned int moda9_standbywfe : 1;
        unsigned int appa9_standbywfi : 1;
        unsigned int appa9_standbywfe : 1;
        unsigned int pmu_pwrup_timeout : 1;
        unsigned int reserved_1 : 5;
        unsigned int cm3_sleeping : 1;
        unsigned int cm3_sleepdeep : 1;
        unsigned int cm3_sleephold_ack_n : 1;
        unsigned int reserved_0 : 9;
    } bits;
    unsigned int u32;
}HI_PWR_STAT0_T;
typedef union
{
    struct
    {
        unsigned int appa9_mtcmos_rdy : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 28;
    } bits;
    unsigned int u32;
}HI_PWR_STAT1_T;
typedef union
{
    struct
    {
        unsigned int sccnt_data : 25;
        unsigned int reserved : 7;
    } bits;
    unsigned int u32;
}HI_PWR_STAT2_T;
typedef union
{
    struct
    {
        unsigned int appa9_iso_ctrl : 1;
        unsigned int reserved_3 : 4;
        unsigned int usb_phy_iso_ctrl : 1;
        unsigned int pcie0_phy_iso_ctrl : 1;
        unsigned int pcie1_phy_iso_ctrl : 1;
        unsigned int reserved_2 : 8;
        unsigned int io_ret_lp_ctrl : 8;
        unsigned int io_ddr_ret : 1;
        unsigned int reserved_1 : 5;
        unsigned int pmu_iso_ctrl : 1;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_PWR_STAT3_T;
typedef union
{
    struct
    {
        unsigned int appa9_mtcmos_ctrl : 1;
        unsigned int reserved_3 : 2;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 26;
        unsigned int pmu_pwr_on : 1;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_PWR_STAT4_T;
typedef union
{
    struct
    {
        unsigned int retmem0_ctrl : 16;
        unsigned int retmem1_ctrl : 16;
    } bits;
    unsigned int u32;
}HI_PWR_STAT5_T;
typedef union
{
    struct
    {
        unsigned int cm3_wkup_stat0 : 1;
        unsigned int cm3_wkup_stat1 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_PWR_STAT6_T;
typedef union
{
    struct
    {
        unsigned int rtc_intr : 1;
        unsigned int wdt_intr : 1;
        unsigned int ldrx2arm_wakeup_int : 1;
        unsigned int g1_int_bbp_to_cpu_32k : 1;
        unsigned int g2_int_bbp_to_cpu_32k : 1;
        unsigned int timer_soc_intr0 : 1;
        unsigned int timer_soc_intr1 : 1;
        unsigned int timer_soc_intr2 : 1;
        unsigned int timer_soc_intr3 : 1;
        unsigned int timer_soc_intr4 : 1;
        unsigned int timer_soc_intr5 : 1;
        unsigned int timer_soc_intr6 : 1;
        unsigned int timer_soc_intr7 : 1;
        unsigned int timer_soc_intr8 : 1;
        unsigned int timer_soc_intr9 : 1;
        unsigned int timer_soc_intr10 : 1;
        unsigned int timer_soc_intr11 : 1;
        unsigned int timer_soc_intr12 : 1;
        unsigned int timer_soc_intr13 : 1;
        unsigned int timer_soc_intr14 : 1;
        unsigned int timer_soc_intr15 : 1;
        unsigned int usb_pd_pme_gen_int : 1;
        unsigned int cm3_gpio0_intr : 1;
        unsigned int cm3_gpio1_intr : 1;
        unsigned int pmu_irq : 1;
        unsigned int usbotg_bc_intr : 1;
        unsigned int tdrx2arm_wakeup_int : 1;
        unsigned int usbotg_phy_intr : 1;
        unsigned int w_arm_int02 : 1;
        unsigned int pcie_pm_int : 1;
        unsigned int pcie1_pm_int : 1;
        unsigned int wdt_mdm_intr : 1;
    } bits;
    unsigned int u32;
}HI_PWR_STAT7_T;
typedef union
{
    struct
    {
        unsigned int pad_in_intr : 1;
        unsigned int cbbp_int01 : 1;
        unsigned int gmac_lpi_intr : 1;
        unsigned int gmac_pmt_intr : 1;
        unsigned int acpu_wakeup_intr : 1;
        unsigned int ccpu_wakeup_intr : 1;
        unsigned int cm3_debug_wake_int : 1;
        unsigned int reserved : 25;
    } bits;
    unsigned int u32;
}HI_PWR_STAT8_T;
typedef union
{
    struct
    {
        unsigned int cm3_wkup_irq2 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT9_T;
typedef union
{
    struct
    {
        unsigned int cm3_wkup_irq3 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT10_T;
typedef union
{
    struct
    {
        unsigned int cm3_wkup_irq4 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT11_T;
typedef union
{
    struct
    {
        unsigned int cm3_wkup_irq5 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT12_T;
typedef union
{
    struct
    {
        unsigned int cm3_wkup_irq6 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT13_T;
typedef union
{
    struct
    {
        unsigned int cm3_wkup_irq7 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT14_T;
typedef union
{
    struct
    {
        unsigned int app_wkup_stat0 : 1;
        unsigned int app_wkup_stat1 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 26;
    } bits;
    unsigned int u32;
}HI_PWR_STAT15_T;
typedef union
{
    struct
    {
        unsigned int ipcm2acpu_intr0 : 1;
        unsigned int ipcm2acpu_intr1 : 1;
        unsigned int rtc_intr : 1;
        unsigned int wdt_intr : 1;
        unsigned int ipfilter_intr0 : 1;
        unsigned int ipfilter_intr1 : 1;
        unsigned int socp_intr0 : 1;
        unsigned int timer_soc_intr0 : 1;
        unsigned int timer_soc_intr1 : 1;
        unsigned int timer_soc_intr2 : 1;
        unsigned int timer_soc_intr3 : 1;
        unsigned int timer_soc_intr4 : 1;
        unsigned int timer_soc_intr5 : 1;
        unsigned int timer_soc_intr6 : 1;
        unsigned int timer_soc_intr7 : 1;
        unsigned int timer_soc_intr8 : 1;
        unsigned int timer_soc_intr9 : 1;
        unsigned int timer_soc_intr10 : 1;
        unsigned int timer_soc_intr11 : 1;
        unsigned int timer_soc_intr12 : 1;
        unsigned int timer_soc_intr13 : 1;
        unsigned int timer_soc_intr14 : 1;
        unsigned int timer_soc_intr15 : 1;
        unsigned int usb_pd_pme_gen_int : 1;
        unsigned int hs_uart_intr : 1;
        unsigned int mmc0_intr : 1;
        unsigned int mmc1_intr : 1;
        unsigned int sdcc_intr : 1;
        unsigned int pmu_irq : 1;
        unsigned int usbotg_bc_intr : 1;
        unsigned int timer_mdm_intr0 : 1;
        unsigned int timer_mdm_intr1 : 1;
    } bits;
    unsigned int u32;
}HI_PWR_STAT16_T;
typedef union
{
    struct
    {
        unsigned int timer_mdm_intr16 : 1;
        unsigned int timer_mdm_intr17 : 1;
        unsigned int timer_mdm_intr18 : 1;
        unsigned int timer_mdm_intr19 : 1;
        unsigned int sdcc_hclk_wkup : 1;
        unsigned int usbotg_phy_intr : 1;
        unsigned int gpio_m0_intr0 : 1;
        unsigned int gpio_m0_intr1 : 1;
        unsigned int pcie_link_dowm_int : 1;
        unsigned int pcie_edma_int : 1;
        unsigned int pcie_pm_int : 1;
        unsigned int pcie1_link_dowm_int : 1;
        unsigned int pcie1_edma_int : 1;
        unsigned int pcie1_pm_int : 1;
        unsigned int gmac_sbd_intr : 1;
        unsigned int gmac_pmt_intr : 1;
        unsigned int gmac_lpi_intr : 1;
        unsigned int psam_intr0 : 1;
        unsigned int psam_intr1 : 1;
        unsigned int pad_in_intr : 1;
        unsigned int acpu_debug_wake_intr : 1;
        unsigned int reserved : 11;
    } bits;
    unsigned int u32;
}HI_PWR_STAT17_T;
typedef union
{
    struct
    {
        unsigned int app_wkup_irq2 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT18_T;
typedef union
{
    struct
    {
        unsigned int app_wkup_irq3 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT19_T;
typedef union
{
    struct
    {
        unsigned int app_wkup_irq4 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT20_T;
typedef union
{
    struct
    {
        unsigned int app_wkup_irq5 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT21_T;
typedef union
{
    struct
    {
        unsigned int mdm_wkup_stat0 : 1;
        unsigned int mdm_wkup_stat1 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int resreved : 26;
    } bits;
    unsigned int u32;
}HI_PWR_STAT22_T;
typedef union
{
    struct
    {
        unsigned int ipfilter_intr0 : 1;
        unsigned int ipfilter_intr1 : 1;
        unsigned int timer_soc_intr0 : 1;
        unsigned int timer_soc_intr1 : 1;
        unsigned int timer_soc_intr2 : 1;
        unsigned int timer_soc_intr3 : 1;
        unsigned int timer_soc_intr4 : 1;
        unsigned int timer_soc_intr5 : 1;
        unsigned int timer_soc_intr6 : 1;
        unsigned int timer_soc_intr7 : 1;
        unsigned int timer_soc_intr8 : 1;
        unsigned int timer_soc_intr9 : 1;
        unsigned int sci0_intr : 1;
        unsigned int sci1_intr : 1;
        unsigned int pmu_irq : 1;
        unsigned int timer_mdm_intr0 : 1;
        unsigned int timer_mdm_intr1 : 1;
        unsigned int timer_mdm_intr16 : 1;
        unsigned int timer_mdm_intr17 : 1;
        unsigned int timer_mdm_intr18 : 1;
        unsigned int timer_mdm_intr19 : 1;
        unsigned int psam_intr0 : 1;
        unsigned int psam_intr1 : 1;
        unsigned int pad_in_intr : 1;
        unsigned int ldrx2arm_wakeup_int : 1;
        unsigned int tdrx2arm_wakeup_int : 1;
        unsigned int g1_int_bbp_to_cpu_32k : 1;
        unsigned int g1_int_bbp_to_dsp_32k : 1;
        unsigned int g2_int_bbp_to_cpu_32k : 1;
        unsigned int g2_int_bbp_to_dsp_32k : 1;
        unsigned int cbbp_int01 : 1;
        unsigned int w_arm_int02 : 1;
    } bits;
    unsigned int u32;
}HI_PWR_STAT23_T;
typedef union
{
    struct
    {
        unsigned int ipcm2dsp0_intr0 : 1;
        unsigned int ipcm2dsp0_intr1 : 1;
        unsigned int ipcm2ccpu_intr0 : 1;
        unsigned int ipcm2ccpu_intr1 : 1;
        unsigned int socp_intr1 : 1;
        unsigned int gpio_m1_intr0 : 1;
        unsigned int gpio_m1_intr1 : 1;
        unsigned int wdt_mdm_intr : 1;
        unsigned int ccpu_debug_wake_intr : 1;
        unsigned int reserved : 23;
    } bits;
    unsigned int u32;
}HI_PWR_STAT24_T;
typedef union
{
    struct
    {
        unsigned int mdm_wkup_irq2 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT25_T;
typedef union
{
    struct
    {
        unsigned int mdm_wkup_irq3 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT26_T;
typedef union
{
    struct
    {
        unsigned int mdm_wkup_irq4 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT27_T;
typedef union
{
    struct
    {
        unsigned int mdm_wkup_irq5 : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT28_T;
typedef union
{
    struct
    {
        unsigned int hifi_wkup_irq : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT29_T;
typedef union
{
    struct
    {
        unsigned int dsp0_wkup_irq : 32;
    } bits;
    unsigned int u32;
}HI_PWR_STAT30_T;
HI_SET_GET(hi_sc_ao_ctrl0_remap_clear,remap_clear,HI_SC_AO_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL0_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl0_m3_remap_clear,m3_remap_clear,HI_SC_AO_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL0_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl0_reserved_1,reserved_1,HI_SC_AO_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL0_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl0_remap_stat,remap_stat,HI_SC_AO_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL0_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl0_cm3_remap_stat,cm3_remap_stat,HI_SC_AO_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL0_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl0_reserved_0,reserved_0,HI_SC_AO_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL0_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_9,reserved_9,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_8,reserved_8,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_7,reserved_7,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_6,reserved_6,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_5,reserved_5,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_wdt_reset_sel,wdt_reset_sel,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_wdt_pd_rst_disable,wdt_pd_rst_disable,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_4,reserved_4,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_3,reserved_3,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_2,reserved_2,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_jtag_mode_ctrl,jtag_mode_ctrl,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_1,reserved_1,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_jtag_mode_sel,jtag_mode_sel,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl1_reserved_0,reserved_0,HI_SC_AO_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl2_wdt_clk_en,wdt_clk_en,HI_SC_AO_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl2_reserved_1,reserved_1,HI_SC_AO_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl2_wdt_en_ov,wdt_en_ov,HI_SC_AO_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl2_reserved_0,reserved_0,HI_SC_AO_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl2_wdt_en_ctrl,wdt_en_ctrl,HI_SC_AO_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl3_m3_remap_size,m3_remap_size,HI_SC_AO_CTRL3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL3_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl3_reserved,reserved,HI_SC_AO_CTRL3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL3_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl3_m3_boot_baddr,m3_boot_baddr,HI_SC_AO_CTRL3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL3_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl4_cm3_fix_mst_type,cm3_fix_mst_type,HI_SC_AO_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl4_cm3_dap_en,cm3_dap_en,HI_SC_AO_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl4_cm3_ts_clk_chg,cm3_ts_clk_chg,HI_SC_AO_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl4_cm3_mpu_disable,cm3_mpu_disable,HI_SC_AO_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl4_reserved_1,reserved_1,HI_SC_AO_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl4_reserved_0,reserved_0,HI_SC_AO_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl5_cm3_stcalib,cm3_stcalib,HI_SC_AO_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL5_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl5_reserved,reserved,HI_SC_AO_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL5_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl6_cm3_nmi,cm3_nmi,HI_SC_AO_CTRL6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL6_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl6_reserved,reserved,HI_SC_AO_CTRL6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL6_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl7_pmu_rstout_n,pmu_rstout_n,HI_SC_AO_CTRL7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL7_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl7_pmu_hold,pmu_hold,HI_SC_AO_CTRL7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL7_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl7_pmu_irq_mask,pmu_irq_mask,HI_SC_AO_CTRL7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL7_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl7_pmu_irq_n_pos_sel,pmu_irq_n_pos_sel,HI_SC_AO_CTRL7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL7_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl7_reserved,reserved,HI_SC_AO_CTRL7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL7_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl8_reserved_2,reserved_2,HI_SC_AO_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL8_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl8_cm3_tcm_gatedclock_en,cm3_tcm_gatedclock_en,HI_SC_AO_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL8_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl8_reserved_1,reserved_1,HI_SC_AO_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL8_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl8_ios_gatedclock_en,ios_gatedclock_en,HI_SC_AO_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL8_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl8_reserved_0,reserved_0,HI_SC_AO_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL8_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl9_reserved_3,reserved_3,HI_SC_AO_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl9_bootrom_pgen,bootrom_pgen,HI_SC_AO_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl9_reserved_2,reserved_2,HI_SC_AO_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl9_bootrom_ema,bootrom_ema,HI_SC_AO_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl9_reserved_1,reserved_1,HI_SC_AO_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl9_bootrom_ken,bootrom_ken,HI_SC_AO_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl9_reserved_0,reserved_0,HI_SC_AO_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl10_sci0_clk_od_en,sci0_clk_od_en,HI_SC_AO_CTRL10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL10_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl10_sci0_data_od_en,sci0_data_od_en,HI_SC_AO_CTRL10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL10_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl10_reserved_1,reserved_1,HI_SC_AO_CTRL10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL10_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl10_sci1_clk_od_en,sci1_clk_od_en,HI_SC_AO_CTRL10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL10_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl10_sci1_data_od_en,sci1_data_od_en,HI_SC_AO_CTRL10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL10_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl10_reserved_0,reserved_0,HI_SC_AO_CTRL10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL10_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_reserved_3,reserved_3,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_wdog_apbslv_active,wdog_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_ios_ao_apbslv_active,ios_ao_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_rtc_apbslv_active,rtc_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_efusec_apbslv_active,efusec_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_bbpon_apbslv_active,bbpon_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_sci0_apbslv_active,sci0_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_sci1_apbslv_apbactive,sci1_apbslv_apbactive,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_tsensor_apbslv_active,tsensor_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_bcctrl_apbslv_active,bcctrl_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_timer0_9_apbslv_apbactive,timer0_9_apbslv_apbactive,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_reserved_2,reserved_2,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_gpio0_apbslv_active,gpio0_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_reserved_1,reserved_1,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_rtc1_apbslv_active,rtc1_apbslv_active,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl11_reserved_0,reserved_0,HI_SC_AO_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl12_reserved_2,reserved_2,HI_SC_AO_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL12_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl12_sysapb_pslverr_sel,sysapb_pslverr_sel,HI_SC_AO_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL12_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl12_reserved_1,reserved_1,HI_SC_AO_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL12_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl12_mst_err_srst_req,mst_err_srst_req,HI_SC_AO_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL12_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl12_reserved_0,reserved_0,HI_SC_AO_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL12_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_otgdisable,otgdisable,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_vbusvldextsel,vbusvldextsel,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_vbusvldext,vbusvldext,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_alt_clk_sel,alt_clk_sel,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_lan0_ext_pclk_req,lan0_ext_pclk_req,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_lan0_tx2rx_loopbk,lan0_tx2rx_loopbk,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_loopbackenb,loopbackenb,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_test_powerdown_hsp,test_powerdown_hsp,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_test_powerdown_ssp,test_powerdown_ssp,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_vatestenb,vatestenb,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_common_on_n,common_on_n,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_port_reset_tmp,port_reset_tmp,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_refclksel,refclksel,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_retenablen,retenablen,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_fsel,fsel,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_mpll_multiplier,mpll_multiplier,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_mpll_refssc_clk_en,mpll_refssc_clk_en,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_ref_clkdiv2,ref_clkdiv2,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl13_ref_ssp_en,ref_ssp_en,HI_SC_AO_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL13_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_ref_use_pad,ref_use_pad,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_ssc_en,ssc_en,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_ssc_range,ssc_range,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_ssc_ref_clk_sel,ssc_ref_clk_sel,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_txbitstuff,txbitstuff,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_txbitstuffh,txbitstuffh,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_usb3phy_idpullup,usb3phy_idpullup,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_reserved,reserved,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_alt_clk_en,alt_clk_en,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_usb3phy_pulldown_sel,usb3phy_pulldown_sel,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_usb3phy_pulldown,usb3phy_pulldown,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl14_pcs_rx_los_mask_val,pcs_rx_los_mask_val,HI_SC_AO_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL14_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_compdistune,compdistune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_otgtune,otgtune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_sqrxtune,sqrxtune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_txfslstune,txfslstune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_txhsxvtune,txhsxvtune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_txpreempamptune,txpreempamptune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_txpreemppulsetune,txpreemppulsetune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_txrestune,txrestune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_txrisetune,txrisetune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_txvreftune,txvreftune,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_los_bias,los_bias,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl15_los_level2_0,los_level2_0,HI_SC_AO_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL15_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl16_los_level4_3,los_level4_3,HI_SC_AO_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl16_pcs_tx_deemph_3p5db,pcs_tx_deemph_3p5db,HI_SC_AO_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl16_pcs_tx_deemph_6db,pcs_tx_deemph_6db,HI_SC_AO_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl16_pcs_tx_swing_full,pcs_tx_swing_full,HI_SC_AO_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl16_lane0_tx_term_offset,lane0_tx_term_offset,HI_SC_AO_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl16_tx_vboost_lvl,tx_vboost_lvl,HI_SC_AO_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl16_bvalid_sel,bvalid_sel,HI_SC_AO_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl16_bvalid_override,bvalid_override,HI_SC_AO_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl16_debug_en,debug_en,HI_SC_AO_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl17_cr_data_in,cr_data_in,HI_SC_AO_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl17_cr_cap_addr,cr_cap_addr,HI_SC_AO_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl17_cr_cap_data,cr_cap_data,HI_SC_AO_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl17_cr_write,cr_write,HI_SC_AO_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl17_cr_read,cr_read,HI_SC_AO_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl17_rtune_req,rtune_req,HI_SC_AO_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl17_vdatreftune,vdatreftune,HI_SC_AO_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl17_reserved,reserved,HI_SC_AO_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_bus_filter_bypass,usb3_bus_filter_bypass,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_fladj_30mhz_reg,usb3_fladj_30mhz_reg,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_host_u2_port_disable,usb3_host_u2_port_disable,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_host_u3_port_disable,usb3_host_u3_port_disable,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_host_port_pwrctl,usb3_host_port_pwrctl,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_host_msi_enable,usb3_host_msi_enable,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pm_power_state_request,usb3_pm_power_state_request,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_reserved_2,reserved_2,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_xhc_bme,usb3_xhc_bme,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_reserved_1,reserved_1,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_reserved_0,reserved_0,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_iddig_override,usb3_pmu_iddig_override,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_avalid_override,usb3_pmu_avalid_override,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_bvalid_override,usb3_pmu_bvalid_override,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_vbusvalid_override,usb3_pmu_vbusvalid_override,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_sessend_override,usb3_pmu_sessend_override,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_powerpresent_override,usb3_pmu_powerpresent_override,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_iddig_override_en,usb3_pmu_iddig_override_en,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_avalid_override_en,usb3_pmu_avalid_override_en,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_bvalid_override_en,usb3_pmu_bvalid_override_en,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_vbusvalid_override_en,usb3_pmu_vbusvalid_override_en,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_sessend_override_en,usb3_pmu_sessend_override_en,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl18_usb3_pmu_powerpresent_override_en,usb3_pmu_powerpresent_override_en,HI_SC_AO_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl19_usb3_pmu_pm_pmu_config_strap,usb3_pmu_pm_pmu_config_strap,HI_SC_AO_CTRL19_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL19_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl19_usb3_pmu_port_overcurrent,usb3_pmu_port_overcurrent,HI_SC_AO_CTRL19_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL19_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl20_usb3_hub_port_perm_attach,usb3_hub_port_perm_attach,HI_SC_AO_CTRL20_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl20_usb3_pme_en,usb3_pme_en,HI_SC_AO_CTRL20_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl20_reserved_1,reserved_1,HI_SC_AO_CTRL20_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl20_usb3_chirp_time_sel,usb3_chirp_time_sel,HI_SC_AO_CTRL20_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl20_reserved_0,reserved_0,HI_SC_AO_CTRL20_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl21_reserved_1,reserved_1,HI_SC_AO_CTRL21_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl21_mmc_msc,mmc_msc,HI_SC_AO_CTRL21_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl21_reserved_0,reserved_0,HI_SC_AO_CTRL21_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl22_pwrctrl_bypass,pwrctrl_bypass,HI_SC_AO_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl22_reserved_4,reserved_4,HI_SC_AO_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl22_reserved_3,reserved_3,HI_SC_AO_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl22_reserved_2,reserved_2,HI_SC_AO_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl22_reserved_1,reserved_1,HI_SC_AO_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl22_reserved_0,reserved_0,HI_SC_AO_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl22_cm3_dbg_suspend,cm3_dbg_suspend,HI_SC_AO_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl22_ccpu_dbg_suspend,ccpu_dbg_suspend,HI_SC_AO_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl22_acpu_dbg_suspend,acpu_dbg_suspend,HI_SC_AO_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl23_timer_clk_src_sel,timer_clk_src_sel,HI_SC_AO_CTRL23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL23_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl23_reserved,reserved,HI_SC_AO_CTRL23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL23_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer0_en,timer0_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer1_en,timer1_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer2_en,timer2_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer3_en,timer3_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer4_en,timer4_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer5_en,timer5_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer6_en,timer6_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer7_en,timer7_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer8_en,timer8_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_timer9_en,timer9_en,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl24_reserved,reserved,HI_SC_AO_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl25_acpu_dbg_timer_en,acpu_dbg_timer_en,HI_SC_AO_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL25_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl25_reserved,reserved,HI_SC_AO_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL25_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl26_ccpu_dbg_timer_en,ccpu_dbg_timer_en,HI_SC_AO_CTRL26_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL26_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl26_reserved,reserved,HI_SC_AO_CTRL26_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL26_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl27_hifi_dbg_timer_en,hifi_dbg_timer_en,HI_SC_AO_CTRL27_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL27_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl27_reserved,reserved,HI_SC_AO_CTRL27_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL27_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl28_bbe16_dbg_timer_en,bbe16_dbg_timer_en,HI_SC_AO_CTRL28_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL28_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl28_reserved,reserved,HI_SC_AO_CTRL28_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL28_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl29_reserved,reserved,HI_SC_AO_CTRL29_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL29_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl30_reserved,reserved,HI_SC_AO_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL30_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl31_reserved,reserved,HI_SC_AO_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL31_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl32_reserved,reserved,HI_SC_AO_CTRL32_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL32_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl33_reserved,reserved,HI_SC_AO_CTRL33_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL33_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl34_clken1_bypass_ao,clken1_bypass_ao,HI_SC_AO_CTRL34_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL34_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl35_clken2_bypass_ao,clken2_bypass_ao,HI_SC_AO_CTRL35_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL35_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl36_a9pll_mon_cnt_stat,a9pll_mon_cnt_stat,HI_SC_AO_CTRL36_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL36_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl36_a9pll_mon_raw_intr,a9pll_mon_raw_intr,HI_SC_AO_CTRL36_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL36_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl36_a9pll_clkstop_raw_intr,a9pll_clkstop_raw_intr,HI_SC_AO_CTRL36_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL36_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl36_reserved,reserved,HI_SC_AO_CTRL36_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL36_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl37_a9pll_mon_cnt_min,a9pll_mon_cnt_min,HI_SC_AO_CTRL37_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL37_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl37_a9pll_mon_cnt_max,a9pll_mon_cnt_max,HI_SC_AO_CTRL37_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL37_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl38_a9pll_stop_timeout,a9pll_stop_timeout,HI_SC_AO_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL38_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl38_a9pll_mon_en,a9pll_mon_en,HI_SC_AO_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL38_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl38_a9pll_stop_mon_en,a9pll_stop_mon_en,HI_SC_AO_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL38_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl38_reserved_2,reserved_2,HI_SC_AO_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL38_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl38_a9pll_mon_intr_mask,a9pll_mon_intr_mask,HI_SC_AO_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL38_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl38_a9pll_mon_stop_intr_mask,a9pll_mon_stop_intr_mask,HI_SC_AO_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL38_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl38_reserved_1,reserved_1,HI_SC_AO_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL38_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl38_reserved_0,reserved_0,HI_SC_AO_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL38_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl39_dsppll_mon_cnt_stat,dsppll_mon_cnt_stat,HI_SC_AO_CTRL39_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL39_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl39_dsppll_mon_raw_intr,dsppll_mon_raw_intr,HI_SC_AO_CTRL39_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL39_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl39_dsppll_clkstop_raw_intr,dsppll_clkstop_raw_intr,HI_SC_AO_CTRL39_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL39_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl39_reserved,reserved,HI_SC_AO_CTRL39_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL39_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl40_dsppll_mon_cnt_min,dsppll_mon_cnt_min,HI_SC_AO_CTRL40_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL40_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl40_dsppll_mon_cnt_max,dsppll_mon_cnt_max,HI_SC_AO_CTRL40_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL40_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl41_dsppll_stop_timeout,dsppll_stop_timeout,HI_SC_AO_CTRL41_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL41_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl41_dsppll_mon_en,dsppll_mon_en,HI_SC_AO_CTRL41_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL41_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl41_dsppll_stop_mon_en,dsppll_stop_mon_en,HI_SC_AO_CTRL41_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL41_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl41_reserved_2,reserved_2,HI_SC_AO_CTRL41_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL41_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl41_dsppll_mon_intr_mask,dsppll_mon_intr_mask,HI_SC_AO_CTRL41_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL41_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl41_dsppll_mon_stop_intr_mask,dsppll_mon_stop_intr_mask,HI_SC_AO_CTRL41_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL41_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl41_reserved_1,reserved_1,HI_SC_AO_CTRL41_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL41_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl41_reserved_0,reserved_0,HI_SC_AO_CTRL41_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL41_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl42_ssicpll_mon_cnt_stat,ssicpll_mon_cnt_stat,HI_SC_AO_CTRL42_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL42_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl42_ssicpll_mon_raw_intr,ssicpll_mon_raw_intr,HI_SC_AO_CTRL42_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL42_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl42_ssicpll_clkstop_raw_intr,ssicpll_clkstop_raw_intr,HI_SC_AO_CTRL42_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL42_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl42_reserved,reserved,HI_SC_AO_CTRL42_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL42_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl43_ssicpll_mon_cnt_min,ssicpll_mon_cnt_min,HI_SC_AO_CTRL43_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL43_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl43_ssicpll_mon_cnt_max,ssicpll_mon_cnt_max,HI_SC_AO_CTRL43_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL43_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl44_ssicpll_stop_timeout,ssicpll_stop_timeout,HI_SC_AO_CTRL44_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL44_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl44_ssicpll_mon_en,ssicpll_mon_en,HI_SC_AO_CTRL44_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL44_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl44_ssicpll_stop_mon_en,ssicpll_stop_mon_en,HI_SC_AO_CTRL44_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL44_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl44_reserved_2,reserved_2,HI_SC_AO_CTRL44_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL44_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl44_ssicpll_mon_intr_mask,ssicpll_mon_intr_mask,HI_SC_AO_CTRL44_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL44_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl44_ssicpll_mon_stop_intr_mask,ssicpll_mon_stop_intr_mask,HI_SC_AO_CTRL44_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL44_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl44_reserved_1,reserved_1,HI_SC_AO_CTRL44_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL44_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl44_reserved_0,reserved_0,HI_SC_AO_CTRL44_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL44_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl45_peripll_mon_cnt_stat,peripll_mon_cnt_stat,HI_SC_AO_CTRL45_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL45_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl45_peripll_mon_raw_intr,peripll_mon_raw_intr,HI_SC_AO_CTRL45_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL45_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl45_peripll_clkstop_raw_intr,peripll_clkstop_raw_intr,HI_SC_AO_CTRL45_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL45_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl45_reserved,reserved,HI_SC_AO_CTRL45_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL45_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl46_peripll_mon_cnt_min,peripll_mon_cnt_min,HI_SC_AO_CTRL46_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL46_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl46_peripll_mon_cnt_max,peripll_mon_cnt_max,HI_SC_AO_CTRL46_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL46_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl47_peripll_stop_timeout,peripll_stop_timeout,HI_SC_AO_CTRL47_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL47_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl47_peripll_mon_en,peripll_mon_en,HI_SC_AO_CTRL47_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL47_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl47_peripll_stop_mon_en,peripll_stop_mon_en,HI_SC_AO_CTRL47_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL47_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl47_reserved_2,reserved_2,HI_SC_AO_CTRL47_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL47_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl47_peripll_mon_intr_mask,peripll_mon_intr_mask,HI_SC_AO_CTRL47_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL47_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl47_peripll_mon_stop_intr_mask,peripll_mon_stop_intr_mask,HI_SC_AO_CTRL47_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL47_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl47_reserved_1,reserved_1,HI_SC_AO_CTRL47_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL47_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl47_reserved_0,reserved_0,HI_SC_AO_CTRL47_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL47_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl56_cnt_stat,cnt_stat,HI_SC_AO_CTRL56_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl56_raw_intr,raw_intr,HI_SC_AO_CTRL56_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl56_clkstop_raw_intr,clkstop_raw_intr,HI_SC_AO_CTRL56_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl56_reserved,reserved,HI_SC_AO_CTRL56_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl57_cnt_min,cnt_min,HI_SC_AO_CTRL57_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl57_cnt_max,cnt_max,HI_SC_AO_CTRL57_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl58_stop_timeout,stop_timeout,HI_SC_AO_CTRL58_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL58_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl58_mon_en,mon_en,HI_SC_AO_CTRL58_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL58_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl58_stop_mon_en,stop_mon_en,HI_SC_AO_CTRL58_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL58_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl58_reserved_2,reserved_2,HI_SC_AO_CTRL58_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL58_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl58_intr_mask,intr_mask,HI_SC_AO_CTRL58_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL58_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl58_stop_intr_mask,stop_intr_mask,HI_SC_AO_CTRL58_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL58_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl58_reserved_1,reserved_1,HI_SC_AO_CTRL58_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL58_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl58_reserved_0,reserved_0,HI_SC_AO_CTRL58_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL58_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_reserved_3,reserved_3,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_wdog,tzpc_wdog,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_ios_ao_pc,tzpc_ios_ao_pc,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_rtc0,tzpc_rtc0,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_efusec,tzpc_efusec,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_bbp_on,tzpc_bbp_on,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_sci0,tzpc_sci0,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_sci1,tzpc_sci1,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_tsensor,tzpc_tsensor,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_bcctrl,tzpc_bcctrl,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_timer0_9,tzpc_timer0_9,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_reserved_2,reserved_2,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_gpio0,tzpc_gpio0,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_reserved_1,reserved_1,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_tzpc_rtc1,tzpc_rtc1,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl64_reserved_0,reserved_0,HI_SC_AO_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL64_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl65_tzpc_ao_sysctrl,tzpc_ao_sysctrl,HI_SC_AO_CTRL65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL65_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl65_reserved,reserved,HI_SC_AO_CTRL65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL65_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl66_tzpc_cm3_tcm0,tzpc_cm3_tcm0,HI_SC_AO_CTRL66_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL66_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl66_tzpc_cm3_tcm1,tzpc_cm3_tcm1,HI_SC_AO_CTRL66_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL66_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl67_cfg_arm_dbgen,cfg_arm_dbgen,HI_SC_AO_CTRL67_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL67_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl67_reserved,reserved,HI_SC_AO_CTRL67_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL67_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl68_arm_dbg_key0,arm_dbg_key0,HI_SC_AO_CTRL68_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL68_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl69_arm_dbg_key1,arm_dbg_key1,HI_SC_AO_CTRL69_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL69_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl70_arm_dbgen_wr,arm_dbgen_wr,HI_SC_AO_CTRL70_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ao_ctrl70_reserved,reserved,HI_SC_AO_CTRL70_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ao_stat0_boot_mode2_0,boot_mode2_0,HI_SC_AO_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT0_OFFSET)
HI_SET_GET(hi_sc_ao_stat0_boot_mode3,boot_mode3,HI_SC_AO_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT0_OFFSET)
HI_SET_GET(hi_sc_ao_stat0_reserved_4,reserved_4,HI_SC_AO_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT0_OFFSET)
HI_SET_GET(hi_sc_ao_stat0_jtag_mode,jtag_mode,HI_SC_AO_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT0_OFFSET)
HI_SET_GET(hi_sc_ao_stat0_reserved_3,reserved_3,HI_SC_AO_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT0_OFFSET)
HI_SET_GET(hi_sc_ao_stat0_jtag_dft_mode,jtag_dft_mode,HI_SC_AO_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT0_OFFSET)
HI_SET_GET(hi_sc_ao_stat0_reserved_2,reserved_2,HI_SC_AO_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT0_OFFSET)
HI_SET_GET(hi_sc_ao_stat0_reserved_1,reserved_1,HI_SC_AO_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT0_OFFSET)
HI_SET_GET(hi_sc_ao_stat0_reserved_0,reserved_0,HI_SC_AO_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT0_OFFSET)
HI_SET_GET(hi_sc_ao_stat1_bbp_timer_readcnt,bbp_timer_readcnt,HI_SC_AO_STAT1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT1_OFFSET)
HI_SET_GET(hi_sc_ao_stat5_ldrx2dbg_abs_timer_31_0,ldrx2dbg_abs_timer_31_0,HI_SC_AO_STAT5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT5_OFFSET)
HI_SET_GET(hi_sc_ao_stat6_ldrx2dbg_abs_timer_63_32,ldrx2dbg_abs_timer_63_32,HI_SC_AO_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT6_OFFSET)
HI_SET_GET(hi_sc_ao_stat7_wdrx_deepsleep_flag,wdrx_deepsleep_flag,HI_SC_AO_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT7_OFFSET)
HI_SET_GET(hi_sc_ao_stat7_g1_gdrx_deepsleep_falg,g1_gdrx_deepsleep_falg,HI_SC_AO_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT7_OFFSET)
HI_SET_GET(hi_sc_ao_stat7_g2_gdrx_deepsleep_falg,g2_gdrx_deepsleep_falg,HI_SC_AO_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT7_OFFSET)
HI_SET_GET(hi_sc_ao_stat7_cdrx_deepsleep_flag_1x,cdrx_deepsleep_flag_1x,HI_SC_AO_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT7_OFFSET)
HI_SET_GET(hi_sc_ao_stat7_cdrx_deepsleep_flag_evdo,cdrx_deepsleep_flag_evdo,HI_SC_AO_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT7_OFFSET)
HI_SET_GET(hi_sc_ao_stat7_reserved,reserved,HI_SC_AO_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT7_OFFSET)
HI_SET_GET(hi_sc_ao_stat8_cm3_brch_stat,cm3_brch_stat,HI_SC_AO_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT8_OFFSET)
HI_SET_GET(hi_sc_ao_stat8_cm3_core_halted,cm3_core_halted,HI_SC_AO_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT8_OFFSET)
HI_SET_GET(hi_sc_ao_stat8_cm3_lockup,cm3_lockup,HI_SC_AO_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT8_OFFSET)
HI_SET_GET(hi_sc_ao_stat8_reserved_1,reserved_1,HI_SC_AO_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT8_OFFSET)
HI_SET_GET(hi_sc_ao_stat8_cm3_cur_int_priority,cm3_cur_int_priority,HI_SC_AO_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT8_OFFSET)
HI_SET_GET(hi_sc_ao_stat8_reserved_0,reserved_0,HI_SC_AO_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT8_OFFSET)
HI_SET_GET(hi_sc_ao_stat9_m3_stat1,m3_stat1,HI_SC_AO_STAT9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT9_OFFSET)
HI_SET_GET(hi_sc_ao_stat10_m3_stat2,m3_stat2,HI_SC_AO_STAT10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT10_OFFSET)
HI_SET_GET(hi_sc_ao_stat11_m3_stat3,m3_stat3,HI_SC_AO_STAT11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT11_OFFSET)
HI_SET_GET(hi_sc_ao_stat12_m3_stat4,m3_stat4,HI_SC_AO_STAT12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT12_OFFSET)
HI_SET_GET(hi_sc_ao_stat13_m3_stat5,m3_stat5,HI_SC_AO_STAT13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT13_OFFSET)
HI_SET_GET(hi_sc_ao_stat13_reserved,reserved,HI_SC_AO_STAT13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT13_OFFSET)
HI_SET_GET(hi_sc_ao_stat14_reserved,reserved,HI_SC_AO_STAT14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT14_OFFSET)
HI_SET_GET(hi_sc_ao_stat15_cr_data_out,cr_data_out,HI_SC_AO_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT15_OFFSET)
HI_SET_GET(hi_sc_ao_stat15_cr_ack,cr_ack,HI_SC_AO_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT15_OFFSET)
HI_SET_GET(hi_sc_ao_stat15_reserved_2,reserved_2,HI_SC_AO_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT15_OFFSET)
HI_SET_GET(hi_sc_ao_stat15_rtune_ack,rtune_ack,HI_SC_AO_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT15_OFFSET)
HI_SET_GET(hi_sc_ao_stat15_reserved_1,reserved_1,HI_SC_AO_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT15_OFFSET)
HI_SET_GET(hi_sc_ao_stat15_ref_clkreq_n,ref_clkreq_n,HI_SC_AO_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT15_OFFSET)
HI_SET_GET(hi_sc_ao_stat15_reserved_0,reserved_0,HI_SC_AO_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT15_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_usb3_connect_state_u2pmu,usb3_connect_state_u2pmu,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_usb3_connect_state_u3pmu,usb3_connect_state_u3pmu,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_usb3_host_current_belt,usb3_host_current_belt,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_reserved_1,reserved_1,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_usb3_pmu_current_power_state_u2pmu,usb3_pmu_current_power_state_u2pmu,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_usb3_pmu_current_power_state_u3pmu,usb3_pmu_current_power_state_u3pmu,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_usb3_pmu_phy_u2dsport_vbus_ctrl,usb3_pmu_phy_u2dsport_vbus_ctrl,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_usb3_pmu_phy_u3dsport_vbus_ctrl,usb3_pmu_phy_u3dsport_vbus_ctrl,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_usb3_pmu_sleep,usb3_pmu_sleep,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat16_reserved_0,reserved_0,HI_SC_AO_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT16_OFFSET)
HI_SET_GET(hi_sc_ao_stat17_reserved,reserved,HI_SC_AO_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT17_OFFSET)
HI_SET_GET(hi_sc_ao_stat18_reserved,reserved,HI_SC_AO_STAT18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT18_OFFSET)
HI_SET_GET(hi_sc_ao_stat19_reserved_1,reserved_1,HI_SC_AO_STAT19_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT19_OFFSET)
HI_SET_GET(hi_sc_ao_stat19_reserved_0,reserved_0,HI_SC_AO_STAT19_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT19_OFFSET)
HI_SET_GET(hi_sc_ao_stat20_reserved_1,reserved_1,HI_SC_AO_STAT20_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT20_OFFSET)
HI_SET_GET(hi_sc_ao_stat20_reserved_0,reserved_0,HI_SC_AO_STAT20_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT20_OFFSET)
HI_SET_GET(hi_sc_ao_stat21_reserved,reserved,HI_SC_AO_STAT21_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT21_OFFSET)
HI_SET_GET(hi_sc_ao_stat64_sysapb_psel_err,sysapb_psel_err,HI_SC_AO_STAT64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT64_OFFSET)
HI_SET_GET(hi_sc_ao_stat64_reserved,reserved,HI_SC_AO_STAT64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT64_OFFSET)
HI_SET_GET(hi_sc_ao_stat65_sysapb_psel_id_err,sysapb_psel_id_err,HI_SC_AO_STAT65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT65_OFFSET)
HI_SET_GET(hi_sc_ao_stat65_sysapb_psel_wr_err,sysapb_psel_wr_err,HI_SC_AO_STAT65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT65_OFFSET)
HI_SET_GET(hi_sc_ao_stat65_reserved,reserved,HI_SC_AO_STAT65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT65_OFFSET)
HI_SET_GET(hi_sc_ao_stat66_sysapb_pslv_err_addr,sysapb_pslv_err_addr,HI_SC_AO_STAT66_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT66_OFFSET)
HI_SET_GET(hi_sc_ao_stat67_sysapb_pslv_active,sysapb_pslv_active,HI_SC_AO_STAT67_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT67_OFFSET)
HI_SET_GET(hi_sc_ao_stat68_sysapb_sec_err,sysapb_sec_err,HI_SC_AO_STAT68_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT68_OFFSET)
HI_SET_GET(hi_sc_ao_stat68_tcm0_sec_err,tcm0_sec_err,HI_SC_AO_STAT68_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT68_OFFSET)
HI_SET_GET(hi_sc_ao_stat68_tcm1_sec_err,tcm1_sec_err,HI_SC_AO_STAT68_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT68_OFFSET)
HI_SET_GET(hi_sc_ao_stat68_reserved,reserved,HI_SC_AO_STAT68_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT68_OFFSET)
HI_SET_GET(hi_sc_ao_stat69_sysapb_sec_err_id,sysapb_sec_err_id,HI_SC_AO_STAT69_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT69_OFFSET)
HI_SET_GET(hi_sc_ao_stat69_sysapb_sec_err_wr,sysapb_sec_err_wr,HI_SC_AO_STAT69_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT69_OFFSET)
HI_SET_GET(hi_sc_ao_stat69_reserved,reserved,HI_SC_AO_STAT69_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT69_OFFSET)
HI_SET_GET(hi_sc_ao_stat70_sysapb_sec_err_addr,sysapb_sec_err_addr,HI_SC_AO_STAT70_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT70_OFFSET)
HI_SET_GET(hi_sc_ao_stat71_tcm0_sec_err_id,tcm0_sec_err_id,HI_SC_AO_STAT71_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT71_OFFSET)
HI_SET_GET(hi_sc_ao_stat71_tcm0_sec_err_wr,tcm0_sec_err_wr,HI_SC_AO_STAT71_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT71_OFFSET)
HI_SET_GET(hi_sc_ao_stat71_reserved,reserved,HI_SC_AO_STAT71_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT71_OFFSET)
HI_SET_GET(hi_sc_ao_stat72_tcm0_sec_err_addr,tcm0_sec_err_addr,HI_SC_AO_STAT72_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT72_OFFSET)
HI_SET_GET(hi_sc_ao_stat73_tcm1_sec_err_id,tcm1_sec_err_id,HI_SC_AO_STAT73_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT73_OFFSET)
HI_SET_GET(hi_sc_ao_stat73_tcm1_sec_err_wr,tcm1_sec_err_wr,HI_SC_AO_STAT73_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT73_OFFSET)
HI_SET_GET(hi_sc_ao_stat73_reserved,reserved,HI_SC_AO_STAT73_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT73_OFFSET)
HI_SET_GET(hi_sc_ao_stat74_tcm1_sec_err_addr,tcm1_sec_err_addr,HI_SC_AO_STAT74_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_SC_AO_STAT74_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_cpumode_ctrl,cpumode_ctrl,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_a9_cpumode_status,a9_cpumode_status,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_reserved_1,reserved_1,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_dsleep_en,dsleep_en,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_reserved_0,reserved_0,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_arm_sleep_clk_en,arm_sleep_clk_en,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_doze_es_skip,doze_es_skip,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_doze_wk_skip,doze_wk_skip,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_cm3_sleephold_en,cm3_sleephold_en,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_cm3_sleeping_en,cm3_sleeping_en,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_cm3_sleepdeep_en,cm3_sleepdeep_en,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_arm_dsleep_rst_en,arm_dsleep_rst_en,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_usb_irq_glitch_free,usb_irq_glitch_free,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_io_ret_value_sel,io_ret_value_sel,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_arm_boot_type,arm_boot_type,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl0_sys_sleep_flag,sys_sleep_flag,HI_PWR_CTRL0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL0_OFFSET)
HI_SET_GET(hi_pwr_ctrl1_sys_intmod_en,sys_intmod_en,HI_PWR_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL1_OFFSET)
HI_SET_GET(hi_pwr_ctrl1_sys_intmod_ctrl,sys_intmod_ctrl,HI_PWR_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL1_OFFSET)
HI_SET_GET(hi_pwr_ctrl1_reserved_1,reserved_1,HI_PWR_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL1_OFFSET)
HI_SET_GET(hi_pwr_ctrl1_sys_intmod_stat,sys_intmod_stat,HI_PWR_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL1_OFFSET)
HI_SET_GET(hi_pwr_ctrl1_reserved_0,reserved_0,HI_PWR_CTRL1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL1_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_tcxo_time,tcxo_time,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_soc_tcxo_over,soc_tcxo_over,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_reserved_1,reserved_1,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_sleep_tcxo_off,sleep_tcxo_off,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_soc_tcxo_on,soc_tcxo_on,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_abb_ch0_tcxo_en,abb_ch0_tcxo_en,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_abb_ch1_tcxo_en,abb_ch1_tcxo_en,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_pmu_ch0_tcxo_en,pmu_ch0_tcxo_en,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_pmu_ch1_tcxo_en,pmu_ch1_tcxo_en,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_pmu_abb_tcxo_time,pmu_abb_tcxo_time,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_pmu_abb_time_en,pmu_abb_time_en,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_pmu_tcxo_en_stat,pmu_tcxo_en_stat,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl2_reserved_0,reserved_0,HI_PWR_CTRL2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL2_OFFSET)
HI_SET_GET(hi_pwr_ctrl3_pll_time,pll_time,HI_PWR_CTRL3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL3_OFFSET)
HI_SET_GET(hi_pwr_ctrl3_pll_time_en,pll_time_en,HI_PWR_CTRL3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL3_OFFSET)
HI_SET_GET(hi_pwr_ctrl3_pll_status,pll_status,HI_PWR_CTRL3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL3_OFFSET)
HI_SET_GET(hi_pwr_ctrl3_reserved,reserved,HI_PWR_CTRL3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL3_OFFSET)
HI_SET_GET(hi_pwr_ctrl4_appa9_iso_en,appa9_iso_en,HI_PWR_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL4_OFFSET)
HI_SET_GET(hi_pwr_ctrl4_reserved_5,reserved_5,HI_PWR_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL4_OFFSET)
HI_SET_GET(hi_pwr_ctrl4_reserved_4,reserved_4,HI_PWR_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL4_OFFSET)
HI_SET_GET(hi_pwr_ctrl4_reserved_3,reserved_3,HI_PWR_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL4_OFFSET)
HI_SET_GET(hi_pwr_ctrl4_reserved_2,reserved_2,HI_PWR_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL4_OFFSET)
HI_SET_GET(hi_pwr_ctrl4_reserved_1,reserved_1,HI_PWR_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL4_OFFSET)
HI_SET_GET(hi_pwr_ctrl4_io_ret_lp_ctrl,io_ret_lp_ctrl,HI_PWR_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL4_OFFSET)
HI_SET_GET(hi_pwr_ctrl4_io_ddr_ret,io_ddr_ret,HI_PWR_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL4_OFFSET)
HI_SET_GET(hi_pwr_ctrl4_reserved_0,reserved_0,HI_PWR_CTRL4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL4_OFFSET)
HI_SET_GET(hi_pwr_ctrl5_appa9_iso_dis,appa9_iso_dis,HI_PWR_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL5_OFFSET)
HI_SET_GET(hi_pwr_ctrl5_reserved_5,reserved_5,HI_PWR_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL5_OFFSET)
HI_SET_GET(hi_pwr_ctrl5_reserved_4,reserved_4,HI_PWR_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL5_OFFSET)
HI_SET_GET(hi_pwr_ctrl5_reserved_3,reserved_3,HI_PWR_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL5_OFFSET)
HI_SET_GET(hi_pwr_ctrl5_reserved_2,reserved_2,HI_PWR_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL5_OFFSET)
HI_SET_GET(hi_pwr_ctrl5_reserved_1,reserved_1,HI_PWR_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL5_OFFSET)
HI_SET_GET(hi_pwr_ctrl5_io_ret_lp_ctrl,io_ret_lp_ctrl,HI_PWR_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL5_OFFSET)
HI_SET_GET(hi_pwr_ctrl5_io_ddr_ret,io_ddr_ret,HI_PWR_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL5_OFFSET)
HI_SET_GET(hi_pwr_ctrl5_reserved_0,reserved_0,HI_PWR_CTRL5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL5_OFFSET)
HI_SET_GET(hi_pwr_ctrl6_appa9_mtcmos_en,appa9_mtcmos_en,HI_PWR_CTRL6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL6_OFFSET)
HI_SET_GET(hi_pwr_ctrl6_reserved_2,reserved_2,HI_PWR_CTRL6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL6_OFFSET)
HI_SET_GET(hi_pwr_ctrl6_reserved_1,reserved_1,HI_PWR_CTRL6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL6_OFFSET)
HI_SET_GET(hi_pwr_ctrl6_reserved_0,reserved_0,HI_PWR_CTRL6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL6_OFFSET)
HI_SET_GET(hi_pwr_ctrl7_appa9_mtcmos_dis,appa9_mtcmos_dis,HI_PWR_CTRL7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL7_OFFSET)
HI_SET_GET(hi_pwr_ctrl7_reserved_2,reserved_2,HI_PWR_CTRL7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL7_OFFSET)
HI_SET_GET(hi_pwr_ctrl7_reserved_1,reserved_1,HI_PWR_CTRL7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL7_OFFSET)
HI_SET_GET(hi_pwr_ctrl7_reserved_0,reserved_0,HI_PWR_CTRL7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL7_OFFSET)
HI_SET_GET(hi_pwr_ctrl8_cpu_pwrup_time,cpu_pwrup_time,HI_PWR_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL8_OFFSET)
HI_SET_GET(hi_pwr_ctrl8_reserved_1,reserved_1,HI_PWR_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL8_OFFSET)
HI_SET_GET(hi_pwr_ctrl8_cpu_pwrdn_time,cpu_pwrdn_time,HI_PWR_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL8_OFFSET)
HI_SET_GET(hi_pwr_ctrl8_cpu_pwrtime_en,cpu_pwrtime_en,HI_PWR_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL8_OFFSET)
HI_SET_GET(hi_pwr_ctrl8_reserved_0,reserved_0,HI_PWR_CTRL8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL8_OFFSET)
HI_SET_GET(hi_pwr_ctrl9_peri_pwrup_time,peri_pwrup_time,HI_PWR_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL9_OFFSET)
HI_SET_GET(hi_pwr_ctrl9_reserved_1,reserved_1,HI_PWR_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL9_OFFSET)
HI_SET_GET(hi_pwr_ctrl9_peri_pwrdn_time,peri_pwrdn_time,HI_PWR_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL9_OFFSET)
HI_SET_GET(hi_pwr_ctrl9_peri_pwrtime_en,peri_pwrtime_en,HI_PWR_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL9_OFFSET)
HI_SET_GET(hi_pwr_ctrl9_dsleep_peri_pwrdn,dsleep_peri_pwrdn,HI_PWR_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL9_OFFSET)
HI_SET_GET(hi_pwr_ctrl9_sleep_periclk_en,sleep_periclk_en,HI_PWR_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL9_OFFSET)
HI_SET_GET(hi_pwr_ctrl9_reserved_0,reserved_0,HI_PWR_CTRL9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL9_OFFSET)
HI_SET_GET(hi_pwr_ctrl10_retmem_nor_time,retmem_nor_time,HI_PWR_CTRL10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL10_OFFSET)
HI_SET_GET(hi_pwr_ctrl10_reserved,reserved,HI_PWR_CTRL10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL10_OFFSET)
HI_SET_GET(hi_pwr_ctrl11_retmem_ret_time,retmem_ret_time,HI_PWR_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL11_OFFSET)
HI_SET_GET(hi_pwr_ctrl11_reserved,reserved,HI_PWR_CTRL11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL11_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_retmem_ret1n,retmem_ret1n,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_retmem_ret2n,retmem_ret2n,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_retmem_pgen,retmem_pgen,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_reserved_3,reserved_3,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_retmem_ema,retmem_ema,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_reserved_2,reserved_2,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_retmem_emaw,retmem_emaw,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_retmem_emas,retmem_emas,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_reserved_1,reserved_1,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_retmem_sw_lp_ctrl,retmem_sw_lp_ctrl,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_dsleep_retmem_ret,dsleep_retmem_ret,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl12_reserved_0,reserved_0,HI_PWR_CTRL12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL12_OFFSET)
HI_SET_GET(hi_pwr_ctrl13_pmu_pwrup_time,pmu_pwrup_time,HI_PWR_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL13_OFFSET)
HI_SET_GET(hi_pwr_ctrl13_reserved_1,reserved_1,HI_PWR_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL13_OFFSET)
HI_SET_GET(hi_pwr_ctrl13_dsleep_pmu_pwrdn,dsleep_pmu_pwrdn,HI_PWR_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL13_OFFSET)
HI_SET_GET(hi_pwr_ctrl13_sleep_pmuclk_en,sleep_pmuclk_en,HI_PWR_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL13_OFFSET)
HI_SET_GET(hi_pwr_ctrl13_reserved_0,reserved_0,HI_PWR_CTRL13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL13_OFFSET)
HI_SET_GET(hi_pwr_ctrl14_sleep_hold_cycle,sleep_hold_cycle,HI_PWR_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL14_OFFSET)
HI_SET_GET(hi_pwr_ctrl14_sleephole_cnt,sleephole_cnt,HI_PWR_CTRL14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL14_OFFSET)
HI_SET_GET(hi_pwr_ctrl15_moda9_usbwkup_en,moda9_usbwkup_en,HI_PWR_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL15_OFFSET)
HI_SET_GET(hi_pwr_ctrl15_appa9_usbwkup_en,appa9_usbwkup_en,HI_PWR_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL15_OFFSET)
HI_SET_GET(hi_pwr_ctrl15_a9_otgphy_wkup_en,a9_otgphy_wkup_en,HI_PWR_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL15_OFFSET)
HI_SET_GET(hi_pwr_ctrl15_a9_otgsuspend_wkup_en,a9_otgsuspend_wkup_en,HI_PWR_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL15_OFFSET)
HI_SET_GET(hi_pwr_ctrl15_otgawson_wpc_clk_en,otgawson_wpc_clk_en,HI_PWR_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL15_OFFSET)
HI_SET_GET(hi_pwr_ctrl15_reserved_1,reserved_1,HI_PWR_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL15_OFFSET)
HI_SET_GET(hi_pwr_ctrl15_sleep_usbwkup_en,sleep_usbwkup_en,HI_PWR_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL15_OFFSET)
HI_SET_GET(hi_pwr_ctrl15_reserved_0,reserved_0,HI_PWR_CTRL15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL15_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_rtc_intr,rtc_intr,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_wdt_intr,wdt_intr,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_ldrx2arm_wakeup_int,ldrx2arm_wakeup_int,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_g1_int_bbp_to_cpu_32k,g1_int_bbp_to_cpu_32k,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_g2_int_bbp_to_cpu_32k,g2_int_bbp_to_cpu_32k,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr0,timer_soc_intr0,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr1,timer_soc_intr1,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr2,timer_soc_intr2,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr3,timer_soc_intr3,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr4,timer_soc_intr4,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr5,timer_soc_intr5,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr6,timer_soc_intr6,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr7,timer_soc_intr7,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr8,timer_soc_intr8,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr9,timer_soc_intr9,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr10,timer_soc_intr10,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr11,timer_soc_intr11,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr12,timer_soc_intr12,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr13,timer_soc_intr13,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr14,timer_soc_intr14,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_timer_soc_intr15,timer_soc_intr15,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_usb_pd_pme_gen_int,usb_pd_pme_gen_int,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_cm3_gpio0_intr,cm3_gpio0_intr,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_cm3_gpio1_intr,cm3_gpio1_intr,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_pmu_irq,pmu_irq,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_usbotg_bc_intr,usbotg_bc_intr,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_tdrx2arm_wakeup_int,tdrx2arm_wakeup_int,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_usbotg_phy_intr,usbotg_phy_intr,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_w_arm_int02,w_arm_int02,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_pcie_pm_int,pcie_pm_int,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_pcie1_pm_int,pcie1_pm_int,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl16_wdt_mdm_intr,wdt_mdm_intr,HI_PWR_CTRL16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL16_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_pad_in_intr,pad_in_intr,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_cbbp_int01,cbbp_int01,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_gmac_lpi_intr,gmac_lpi_intr,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_gmac_pmt_intr,gmac_pmt_intr,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_acpu_wakeup_intr,acpu_wakeup_intr,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_ccpu_wakeup_intr,ccpu_wakeup_intr,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_cm3_debug_wake_int,cm3_debug_wake_int,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_timer_soc_intr16,timer_soc_intr16,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_timer_soc_intr17,timer_soc_intr17,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_timer_soc_intr18,timer_soc_intr18,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_timer_soc_intr19,timer_soc_intr19,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl17_reserved,reserved,HI_PWR_CTRL17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL17_OFFSET)
HI_SET_GET(hi_pwr_ctrl18_reserved,reserved,HI_PWR_CTRL18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL18_OFFSET)
HI_SET_GET(hi_pwr_ctrl19_reserved,reserved,HI_PWR_CTRL19_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL19_OFFSET)
HI_SET_GET(hi_pwr_ctrl20_reserved,reserved,HI_PWR_CTRL20_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL20_OFFSET)
HI_SET_GET(hi_pwr_ctrl21_reserved,reserved,HI_PWR_CTRL21_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL21_OFFSET)
HI_SET_GET(hi_pwr_ctrl22_reserved,reserved,HI_PWR_CTRL22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL22_OFFSET)
HI_SET_GET(hi_pwr_ctrl23_reserved,reserved,HI_PWR_CTRL23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL23_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_ipcm0_acpu_intr0,ipcm0_acpu_intr0,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_ipcm0_acpu_intr1,ipcm0_acpu_intr1,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_rtc_intr,rtc_intr,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_wdt_intr,wdt_intr,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_ipfilter_intr0,ipfilter_intr0,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_ipfilter_intr1,ipfilter_intr1,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_socp_intr0,socp_intr0,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr0,timer_soc_intr0,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr1,timer_soc_intr1,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr2,timer_soc_intr2,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr3,timer_soc_intr3,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr4,timer_soc_intr4,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr5,timer_soc_intr5,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr6,timer_soc_intr6,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr7,timer_soc_intr7,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr8,timer_soc_intr8,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr9,timer_soc_intr9,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr10,timer_soc_intr10,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr11,timer_soc_intr11,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr12,timer_soc_intr12,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr13,timer_soc_intr13,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr14,timer_soc_intr14,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_soc_intr15,timer_soc_intr15,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_usb_pd_pme_gen_int,usb_pd_pme_gen_int,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_hs_uart_intr,hs_uart_intr,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_mmc0_intr,mmc0_intr,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_mmc1_intr,mmc1_intr,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_sdcc_intr,sdcc_intr,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_pmu_irq,pmu_irq,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_usbotg_bc_intr,usbotg_bc_intr,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_mdm_intr0,timer_mdm_intr0,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl24_timer_mdm_intr1,timer_mdm_intr1,HI_PWR_CTRL24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL24_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_timer_mdm_intr16,timer_mdm_intr16,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_timer_mdm_intr17,timer_mdm_intr17,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_timer_mdm_intr18,timer_mdm_intr18,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_timer_mdm_intr19,timer_mdm_intr19,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_sdcc_hclk_wkup,sdcc_hclk_wkup,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_usbotg_phy_intr,usbotg_phy_intr,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_gpio_m0_intr0,gpio_m0_intr0,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_gpio_m0_intr1,gpio_m0_intr1,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_pcie_link_dowm_int,pcie_link_dowm_int,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_pcie_edma_int,pcie_edma_int,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_pcie_pm_int,pcie_pm_int,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_pcie1_link_dowm_int,pcie1_link_dowm_int,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_pcie1_edma_int,pcie1_edma_int,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_pcie1_pm_int,pcie1_pm_int,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_gmac_sbd_intr,gmac_sbd_intr,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_gmac_pmt_intr,gmac_pmt_intr,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_gmac_lpi_intr,gmac_lpi_intr,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_psam_intr0,psam_intr0,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_psam_intr1,psam_intr1,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_pad_in_intr,pad_in_intr,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_acpu_debug_wake_intr,acpu_debug_wake_intr,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_timer_soc_intr16,timer_soc_intr16,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_timer_soc_intr17,timer_soc_intr17,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_timer_soc_intr18,timer_soc_intr18,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_timer_soc_intr19,timer_soc_intr19,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_wdt_pd_intr,wdt_pd_intr,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_rtc1_intr,rtc1_intr,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_ipcm1_acpu_intr0,ipcm1_acpu_intr0,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_ipcm1_acpu_intr1,ipcm1_acpu_intr1,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl25_reserved,reserved,HI_PWR_CTRL25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL25_OFFSET)
HI_SET_GET(hi_pwr_ctrl26_reserved,reserved,HI_PWR_CTRL26_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL26_OFFSET)
HI_SET_GET(hi_pwr_ctrl27_reserved,reserved,HI_PWR_CTRL27_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL27_OFFSET)
HI_SET_GET(hi_pwr_ctrl28_reserved,reserved,HI_PWR_CTRL28_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL28_OFFSET)
HI_SET_GET(hi_pwr_ctrl29_reserved,reserved,HI_PWR_CTRL29_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL29_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_ipfilter_intr0,ipfilter_intr0,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_ipfilter_intr1,ipfilter_intr1,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr0,timer_soc_intr0,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr1,timer_soc_intr1,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr2,timer_soc_intr2,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr3,timer_soc_intr3,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr4,timer_soc_intr4,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr5,timer_soc_intr5,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr6,timer_soc_intr6,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr7,timer_soc_intr7,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr8,timer_soc_intr8,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_soc_intr9,timer_soc_intr9,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_sci0_intr,sci0_intr,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_sci1_intr,sci1_intr,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_pmu_irq,pmu_irq,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_mdm_intr0,timer_mdm_intr0,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_mdm_intr1,timer_mdm_intr1,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_mdm_intr16,timer_mdm_intr16,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_mdm_intr17,timer_mdm_intr17,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_mdm_intr18,timer_mdm_intr18,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_timer_mdm_intr19,timer_mdm_intr19,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_psam_intr0,psam_intr0,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_psam_intr1,psam_intr1,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_pad_in_intr,pad_in_intr,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_ldrx2arm_wakeup_int,ldrx2arm_wakeup_int,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_tdrx2arm_wakeup_int,tdrx2arm_wakeup_int,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_g1_int_bbp_to_cpu_32k,g1_int_bbp_to_cpu_32k,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_g1_int_bbp_to_dsp_32k,g1_int_bbp_to_dsp_32k,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_g2_int_bbp_to_cpu_32k,g2_int_bbp_to_cpu_32k,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_g2_int_bbp_to_dsp_32k,g2_int_bbp_to_dsp_32k,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_cbbp_int01,cbbp_int01,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl30_w_arm_int02,w_arm_int02,HI_PWR_CTRL30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL30_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_ipcm0_dsp0_intr0,ipcm0_dsp0_intr0,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_ipcm0_dsp0_intr1,ipcm0_dsp0_intr1,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_ipcm0_ccpu_intr0,ipcm0_ccpu_intr0,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_ipcm0_ccpu_intr1,ipcm0_ccpu_intr1,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_socp_intr1,socp_intr1,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_gpio_m1_intr0,gpio_m1_intr0,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_gpio_m1_intr1,gpio_m1_intr1,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_wdt_mdm_intr,wdt_mdm_intr,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_ccpu_debug_wake_intr,ccpu_debug_wake_intr,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_ipcm1_ccpu_intr0,ipcm1_ccpu_intr0,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_ipcm1_ccpu_intr1,ipcm1_ccpu_intr1,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_ipcm1_dsp0_intr0,ipcm1_dsp0_intr0,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_ipcm1_dsp0_intr1,ipcm1_dsp0_intr1,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl31_reserved,reserved,HI_PWR_CTRL31_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL31_OFFSET)
HI_SET_GET(hi_pwr_ctrl32_reserved,reserved,HI_PWR_CTRL32_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL32_OFFSET)
HI_SET_GET(hi_pwr_ctrl33_reserved,reserved,HI_PWR_CTRL33_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL33_OFFSET)
HI_SET_GET(hi_pwr_ctrl34_reserved,reserved,HI_PWR_CTRL34_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL34_OFFSET)
HI_SET_GET(hi_pwr_ctrl35_reserved,reserved,HI_PWR_CTRL35_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL35_OFFSET)
HI_SET_GET(hi_pwr_ctrl36_reserved,reserved,HI_PWR_CTRL36_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL36_OFFSET)
HI_SET_GET(hi_pwr_ctrl37_reserved,reserved,HI_PWR_CTRL37_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL37_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_retmem_ret1n,retmem_ret1n,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_retmem_ret2n,retmem_ret2n,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_retmem_pgen,retmem_pgen,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_reserved_3,reserved_3,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_retmem_ema,retmem_ema,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_reserved_2,reserved_2,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_retmem_emaw,retmem_emaw,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_retmem_emas,retmem_emas,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_reserved_1,reserved_1,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_retmem_sw_lp_ctrl,retmem_sw_lp_ctrl,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_dsleep_retmem_ret,dsleep_retmem_ret,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl38_reserved_0,reserved_0,HI_PWR_CTRL38_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL38_OFFSET)
HI_SET_GET(hi_pwr_ctrl64_reserved_1,reserved_1,HI_PWR_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL64_OFFSET)
HI_SET_GET(hi_pwr_ctrl64_usb_phy_iso_en,usb_phy_iso_en,HI_PWR_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL64_OFFSET)
HI_SET_GET(hi_pwr_ctrl64_pcie0_phy_iso_en,pcie0_phy_iso_en,HI_PWR_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL64_OFFSET)
HI_SET_GET(hi_pwr_ctrl64_pcie1_phy_iso_en,pcie1_phy_iso_en,HI_PWR_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL64_OFFSET)
HI_SET_GET(hi_pwr_ctrl64_reserved_0,reserved_0,HI_PWR_CTRL64_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL64_OFFSET)
HI_SET_GET(hi_pwr_ctrl65_reserved_1,reserved_1,HI_PWR_CTRL65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL65_OFFSET)
HI_SET_GET(hi_pwr_ctrl65_usb_phy_iso_dis,usb_phy_iso_dis,HI_PWR_CTRL65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL65_OFFSET)
HI_SET_GET(hi_pwr_ctrl65_pcie0_phy_iso_dis,pcie0_phy_iso_dis,HI_PWR_CTRL65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL65_OFFSET)
HI_SET_GET(hi_pwr_ctrl65_pcie1_phy_iso_dis,pcie1_phy_iso_dis,HI_PWR_CTRL65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL65_OFFSET)
HI_SET_GET(hi_pwr_ctrl65_reserved_0,reserved_0,HI_PWR_CTRL65_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_CTRL65_OFFSET)
HI_SET_GET(hi_pwr_stat0_cpu_volt_fsm,cpu_volt_fsm,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_cpu_pwrup_timeout,cpu_pwrup_timeout,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_cpu_pwrdn_timeout,cpu_pwrdn_timeout,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_peri_pwrup_timeout,peri_pwrup_timeout,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_peri_pwrdn_timeout,peri_pwrdn_timeout,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_retmem_nor_timeout,retmem_nor_timeout,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_retmem_ret_timeout,retmem_ret_timeout,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_moda9_standbywfi,moda9_standbywfi,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_moda9_standbywfe,moda9_standbywfe,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_appa9_standbywfi,appa9_standbywfi,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_appa9_standbywfe,appa9_standbywfe,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_pmu_pwrup_timeout,pmu_pwrup_timeout,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_reserved_1,reserved_1,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_cm3_sleeping,cm3_sleeping,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_cm3_sleepdeep,cm3_sleepdeep,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_cm3_sleephold_ack_n,cm3_sleephold_ack_n,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat0_reserved_0,reserved_0,HI_PWR_STAT0_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT0_OFFSET)
HI_SET_GET(hi_pwr_stat1_appa9_mtcmos_rdy,appa9_mtcmos_rdy,HI_PWR_STAT1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT1_OFFSET)
HI_SET_GET(hi_pwr_stat1_reserved_3,reserved_3,HI_PWR_STAT1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT1_OFFSET)
HI_SET_GET(hi_pwr_stat1_reserved_2,reserved_2,HI_PWR_STAT1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT1_OFFSET)
HI_SET_GET(hi_pwr_stat1_reserved_1,reserved_1,HI_PWR_STAT1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT1_OFFSET)
HI_SET_GET(hi_pwr_stat1_reserved_0,reserved_0,HI_PWR_STAT1_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT1_OFFSET)
HI_SET_GET(hi_pwr_stat2_sccnt_data,sccnt_data,HI_PWR_STAT2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT2_OFFSET)
HI_SET_GET(hi_pwr_stat2_reserved,reserved,HI_PWR_STAT2_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT2_OFFSET)
HI_SET_GET(hi_pwr_stat3_appa9_iso_ctrl,appa9_iso_ctrl,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_reserved_3,reserved_3,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_usb_phy_iso_ctrl,usb_phy_iso_ctrl,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_pcie0_phy_iso_ctrl,pcie0_phy_iso_ctrl,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_pcie1_phy_iso_ctrl,pcie1_phy_iso_ctrl,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_reserved_2,reserved_2,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_io_ret_lp_ctrl,io_ret_lp_ctrl,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_io_ddr_ret,io_ddr_ret,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_reserved_1,reserved_1,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_pmu_iso_ctrl,pmu_iso_ctrl,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat3_reserved_0,reserved_0,HI_PWR_STAT3_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT3_OFFSET)
HI_SET_GET(hi_pwr_stat4_appa9_mtcmos_ctrl,appa9_mtcmos_ctrl,HI_PWR_STAT4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT4_OFFSET)
HI_SET_GET(hi_pwr_stat4_reserved_3,reserved_3,HI_PWR_STAT4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT4_OFFSET)
HI_SET_GET(hi_pwr_stat4_reserved_2,reserved_2,HI_PWR_STAT4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT4_OFFSET)
HI_SET_GET(hi_pwr_stat4_reserved_1,reserved_1,HI_PWR_STAT4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT4_OFFSET)
HI_SET_GET(hi_pwr_stat4_pmu_pwr_on,pmu_pwr_on,HI_PWR_STAT4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT4_OFFSET)
HI_SET_GET(hi_pwr_stat4_reserved_0,reserved_0,HI_PWR_STAT4_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT4_OFFSET)
HI_SET_GET(hi_pwr_stat5_retmem0_ctrl,retmem0_ctrl,HI_PWR_STAT5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT5_OFFSET)
HI_SET_GET(hi_pwr_stat5_retmem1_ctrl,retmem1_ctrl,HI_PWR_STAT5_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT5_OFFSET)
HI_SET_GET(hi_pwr_stat6_cm3_wkup_stat0,cm3_wkup_stat0,HI_PWR_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT6_OFFSET)
HI_SET_GET(hi_pwr_stat6_cm3_wkup_stat1,cm3_wkup_stat1,HI_PWR_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT6_OFFSET)
HI_SET_GET(hi_pwr_stat6_reserved_6,reserved_6,HI_PWR_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT6_OFFSET)
HI_SET_GET(hi_pwr_stat6_reserved_5,reserved_5,HI_PWR_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT6_OFFSET)
HI_SET_GET(hi_pwr_stat6_reserved_4,reserved_4,HI_PWR_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT6_OFFSET)
HI_SET_GET(hi_pwr_stat6_reserved_3,reserved_3,HI_PWR_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT6_OFFSET)
HI_SET_GET(hi_pwr_stat6_reserved_2,reserved_2,HI_PWR_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT6_OFFSET)
HI_SET_GET(hi_pwr_stat6_reserved_1,reserved_1,HI_PWR_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT6_OFFSET)
HI_SET_GET(hi_pwr_stat6_reserved_0,reserved_0,HI_PWR_STAT6_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT6_OFFSET)
HI_SET_GET(hi_pwr_stat7_rtc_intr,rtc_intr,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_wdt_intr,wdt_intr,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_ldrx2arm_wakeup_int,ldrx2arm_wakeup_int,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_g1_int_bbp_to_cpu_32k,g1_int_bbp_to_cpu_32k,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_g2_int_bbp_to_cpu_32k,g2_int_bbp_to_cpu_32k,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr0,timer_soc_intr0,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr1,timer_soc_intr1,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr2,timer_soc_intr2,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr3,timer_soc_intr3,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr4,timer_soc_intr4,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr5,timer_soc_intr5,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr6,timer_soc_intr6,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr7,timer_soc_intr7,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr8,timer_soc_intr8,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr9,timer_soc_intr9,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr10,timer_soc_intr10,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr11,timer_soc_intr11,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr12,timer_soc_intr12,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr13,timer_soc_intr13,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr14,timer_soc_intr14,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_timer_soc_intr15,timer_soc_intr15,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_usb_pd_pme_gen_int,usb_pd_pme_gen_int,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_cm3_gpio0_intr,cm3_gpio0_intr,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_cm3_gpio1_intr,cm3_gpio1_intr,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_pmu_irq,pmu_irq,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_usbotg_bc_intr,usbotg_bc_intr,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_tdrx2arm_wakeup_int,tdrx2arm_wakeup_int,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_usbotg_phy_intr,usbotg_phy_intr,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_w_arm_int02,w_arm_int02,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_pcie_pm_int,pcie_pm_int,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_pcie1_pm_int,pcie1_pm_int,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat7_wdt_mdm_intr,wdt_mdm_intr,HI_PWR_STAT7_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT7_OFFSET)
HI_SET_GET(hi_pwr_stat8_pad_in_intr,pad_in_intr,HI_PWR_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT8_OFFSET)
HI_SET_GET(hi_pwr_stat8_cbbp_int01,cbbp_int01,HI_PWR_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT8_OFFSET)
HI_SET_GET(hi_pwr_stat8_gmac_lpi_intr,gmac_lpi_intr,HI_PWR_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT8_OFFSET)
HI_SET_GET(hi_pwr_stat8_gmac_pmt_intr,gmac_pmt_intr,HI_PWR_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT8_OFFSET)
HI_SET_GET(hi_pwr_stat8_acpu_wakeup_intr,acpu_wakeup_intr,HI_PWR_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT8_OFFSET)
HI_SET_GET(hi_pwr_stat8_ccpu_wakeup_intr,ccpu_wakeup_intr,HI_PWR_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT8_OFFSET)
HI_SET_GET(hi_pwr_stat8_cm3_debug_wake_int,cm3_debug_wake_int,HI_PWR_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT8_OFFSET)
HI_SET_GET(hi_pwr_stat8_reserved,reserved,HI_PWR_STAT8_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT8_OFFSET)
HI_SET_GET(hi_pwr_stat9_cm3_wkup_irq2,cm3_wkup_irq2,HI_PWR_STAT9_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT9_OFFSET)
HI_SET_GET(hi_pwr_stat10_cm3_wkup_irq3,cm3_wkup_irq3,HI_PWR_STAT10_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT10_OFFSET)
HI_SET_GET(hi_pwr_stat11_cm3_wkup_irq4,cm3_wkup_irq4,HI_PWR_STAT11_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT11_OFFSET)
HI_SET_GET(hi_pwr_stat12_cm3_wkup_irq5,cm3_wkup_irq5,HI_PWR_STAT12_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT12_OFFSET)
HI_SET_GET(hi_pwr_stat13_cm3_wkup_irq6,cm3_wkup_irq6,HI_PWR_STAT13_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT13_OFFSET)
HI_SET_GET(hi_pwr_stat14_cm3_wkup_irq7,cm3_wkup_irq7,HI_PWR_STAT14_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT14_OFFSET)
HI_SET_GET(hi_pwr_stat15_app_wkup_stat0,app_wkup_stat0,HI_PWR_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT15_OFFSET)
HI_SET_GET(hi_pwr_stat15_app_wkup_stat1,app_wkup_stat1,HI_PWR_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT15_OFFSET)
HI_SET_GET(hi_pwr_stat15_reserved_4,reserved_4,HI_PWR_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT15_OFFSET)
HI_SET_GET(hi_pwr_stat15_reserved_3,reserved_3,HI_PWR_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT15_OFFSET)
HI_SET_GET(hi_pwr_stat15_reserved_2,reserved_2,HI_PWR_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT15_OFFSET)
HI_SET_GET(hi_pwr_stat15_reserved_1,reserved_1,HI_PWR_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT15_OFFSET)
HI_SET_GET(hi_pwr_stat15_reserved_0,reserved_0,HI_PWR_STAT15_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT15_OFFSET)
HI_SET_GET(hi_pwr_stat16_ipcm2acpu_intr0,ipcm2acpu_intr0,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_ipcm2acpu_intr1,ipcm2acpu_intr1,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_rtc_intr,rtc_intr,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_wdt_intr,wdt_intr,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_ipfilter_intr0,ipfilter_intr0,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_ipfilter_intr1,ipfilter_intr1,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_socp_intr0,socp_intr0,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr0,timer_soc_intr0,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr1,timer_soc_intr1,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr2,timer_soc_intr2,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr3,timer_soc_intr3,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr4,timer_soc_intr4,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr5,timer_soc_intr5,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr6,timer_soc_intr6,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr7,timer_soc_intr7,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr8,timer_soc_intr8,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr9,timer_soc_intr9,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr10,timer_soc_intr10,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr11,timer_soc_intr11,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr12,timer_soc_intr12,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr13,timer_soc_intr13,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr14,timer_soc_intr14,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_soc_intr15,timer_soc_intr15,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_usb_pd_pme_gen_int,usb_pd_pme_gen_int,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_hs_uart_intr,hs_uart_intr,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_mmc0_intr,mmc0_intr,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_mmc1_intr,mmc1_intr,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_sdcc_intr,sdcc_intr,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_pmu_irq,pmu_irq,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_usbotg_bc_intr,usbotg_bc_intr,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_mdm_intr0,timer_mdm_intr0,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat16_timer_mdm_intr1,timer_mdm_intr1,HI_PWR_STAT16_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT16_OFFSET)
HI_SET_GET(hi_pwr_stat17_timer_mdm_intr16,timer_mdm_intr16,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_timer_mdm_intr17,timer_mdm_intr17,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_timer_mdm_intr18,timer_mdm_intr18,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_timer_mdm_intr19,timer_mdm_intr19,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_sdcc_hclk_wkup,sdcc_hclk_wkup,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_usbotg_phy_intr,usbotg_phy_intr,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_gpio_m0_intr0,gpio_m0_intr0,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_gpio_m0_intr1,gpio_m0_intr1,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_pcie_link_dowm_int,pcie_link_dowm_int,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_pcie_edma_int,pcie_edma_int,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_pcie_pm_int,pcie_pm_int,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_pcie1_link_dowm_int,pcie1_link_dowm_int,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_pcie1_edma_int,pcie1_edma_int,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_pcie1_pm_int,pcie1_pm_int,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_gmac_sbd_intr,gmac_sbd_intr,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_gmac_pmt_intr,gmac_pmt_intr,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_gmac_lpi_intr,gmac_lpi_intr,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_psam_intr0,psam_intr0,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_psam_intr1,psam_intr1,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_pad_in_intr,pad_in_intr,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_acpu_debug_wake_intr,acpu_debug_wake_intr,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat17_reserved,reserved,HI_PWR_STAT17_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT17_OFFSET)
HI_SET_GET(hi_pwr_stat18_app_wkup_irq2,app_wkup_irq2,HI_PWR_STAT18_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT18_OFFSET)
HI_SET_GET(hi_pwr_stat19_app_wkup_irq3,app_wkup_irq3,HI_PWR_STAT19_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT19_OFFSET)
HI_SET_GET(hi_pwr_stat20_app_wkup_irq4,app_wkup_irq4,HI_PWR_STAT20_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT20_OFFSET)
HI_SET_GET(hi_pwr_stat21_app_wkup_irq5,app_wkup_irq5,HI_PWR_STAT21_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT21_OFFSET)
HI_SET_GET(hi_pwr_stat22_mdm_wkup_stat0,mdm_wkup_stat0,HI_PWR_STAT22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT22_OFFSET)
HI_SET_GET(hi_pwr_stat22_mdm_wkup_stat1,mdm_wkup_stat1,HI_PWR_STAT22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT22_OFFSET)
HI_SET_GET(hi_pwr_stat22_reserved_3,reserved_3,HI_PWR_STAT22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT22_OFFSET)
HI_SET_GET(hi_pwr_stat22_reserved_2,reserved_2,HI_PWR_STAT22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT22_OFFSET)
HI_SET_GET(hi_pwr_stat22_reserved_1,reserved_1,HI_PWR_STAT22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT22_OFFSET)
HI_SET_GET(hi_pwr_stat22_reserved_0,reserved_0,HI_PWR_STAT22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT22_OFFSET)
HI_SET_GET(hi_pwr_stat22_resreved,resreved,HI_PWR_STAT22_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT22_OFFSET)
HI_SET_GET(hi_pwr_stat23_ipfilter_intr0,ipfilter_intr0,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_ipfilter_intr1,ipfilter_intr1,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr0,timer_soc_intr0,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr1,timer_soc_intr1,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr2,timer_soc_intr2,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr3,timer_soc_intr3,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr4,timer_soc_intr4,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr5,timer_soc_intr5,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr6,timer_soc_intr6,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr7,timer_soc_intr7,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr8,timer_soc_intr8,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_soc_intr9,timer_soc_intr9,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_sci0_intr,sci0_intr,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_sci1_intr,sci1_intr,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_pmu_irq,pmu_irq,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_mdm_intr0,timer_mdm_intr0,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_mdm_intr1,timer_mdm_intr1,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_mdm_intr16,timer_mdm_intr16,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_mdm_intr17,timer_mdm_intr17,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_mdm_intr18,timer_mdm_intr18,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_timer_mdm_intr19,timer_mdm_intr19,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_psam_intr0,psam_intr0,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_psam_intr1,psam_intr1,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_pad_in_intr,pad_in_intr,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_ldrx2arm_wakeup_int,ldrx2arm_wakeup_int,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_tdrx2arm_wakeup_int,tdrx2arm_wakeup_int,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_g1_int_bbp_to_cpu_32k,g1_int_bbp_to_cpu_32k,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_g1_int_bbp_to_dsp_32k,g1_int_bbp_to_dsp_32k,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_g2_int_bbp_to_cpu_32k,g2_int_bbp_to_cpu_32k,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_g2_int_bbp_to_dsp_32k,g2_int_bbp_to_dsp_32k,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_cbbp_int01,cbbp_int01,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat23_w_arm_int02,w_arm_int02,HI_PWR_STAT23_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT23_OFFSET)
HI_SET_GET(hi_pwr_stat24_ipcm2dsp0_intr0,ipcm2dsp0_intr0,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat24_ipcm2dsp0_intr1,ipcm2dsp0_intr1,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat24_ipcm2ccpu_intr0,ipcm2ccpu_intr0,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat24_ipcm2ccpu_intr1,ipcm2ccpu_intr1,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat24_socp_intr1,socp_intr1,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat24_gpio_m1_intr0,gpio_m1_intr0,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat24_gpio_m1_intr1,gpio_m1_intr1,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat24_wdt_mdm_intr,wdt_mdm_intr,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat24_ccpu_debug_wake_intr,ccpu_debug_wake_intr,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat24_reserved,reserved,HI_PWR_STAT24_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT24_OFFSET)
HI_SET_GET(hi_pwr_stat25_mdm_wkup_irq2,mdm_wkup_irq2,HI_PWR_STAT25_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT25_OFFSET)
HI_SET_GET(hi_pwr_stat26_mdm_wkup_irq3,mdm_wkup_irq3,HI_PWR_STAT26_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT26_OFFSET)
HI_SET_GET(hi_pwr_stat27_mdm_wkup_irq4,mdm_wkup_irq4,HI_PWR_STAT27_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT27_OFFSET)
HI_SET_GET(hi_pwr_stat28_mdm_wkup_irq5,mdm_wkup_irq5,HI_PWR_STAT28_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT28_OFFSET)
HI_SET_GET(hi_pwr_stat29_hifi_wkup_irq,hifi_wkup_irq,HI_PWR_STAT29_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT29_OFFSET)
HI_SET_GET(hi_pwr_stat30_dsp0_wkup_irq,dsp0_wkup_irq,HI_PWR_STAT30_T,HI_SYSCTRL_AO_REG_BASE_ADDR, HI_PWR_STAT30_OFFSET)
#endif
#endif
