plane	,	V_2
ENOMEM	,	V_48
hibmc_pll_table	,	V_80
hibmc_de_init	,	F_49
get_pll_config	,	F_37
channel_formats1	,	V_50
CRT_PLL1_HS_POWERON	,	F_35
HIBMC_CRT_DISP_CTL_HSYNC_PHASE	,	V_119
"failed to alloc memory when init crtc\n"	,	L_9
"failed to init crtc: %d\n"	,	L_10
HIBMC_CRT_DISP_CTL	,	V_43
HIBMC_CRT_DISP_CTL_VSYNC_PHASE	,	V_118
hibmc_plane_atomic_check	,	F_1
bits_per_pixel	,	V_39
HIBMC_CRT_HORZ_SYNC	,	V_110
drm_device	,	V_46
dev	,	V_28
"visible portion of plane is invalid\n"	,	L_3
event_lock	,	V_121
HIBMC_CRT_HORZ_TOTAL_DISP_END	,	V_106
state	,	V_4
DRM_DEBUG_ATOMIC	,	F_5
height	,	V_100
ARRAY_SIZE	,	F_21
val	,	V_72
hibmc_crtc_disable	,	F_29
"failed to init plane: %d\n"	,	L_7
"crtc_x/y of drm_plane state is invalid\n"	,	L_2
POD	,	V_65
hibmc_crtc_atomic_flush	,	F_45
drm_plane_state	,	V_3
hibmc_plane_helper_funcs	,	V_52
HIBMC_CRT_AUTO_CENTERING_TL_TOP	,	V_89
adjusted_mode	,	V_18
crtc	,	V_8
HIBMC_CURR_GATE_DISPLAY	,	F_26
drm_universal_plane_init	,	F_20
hibmc_set_current_gate	,	F_27
display_ctrl_adjust	,	F_38
HIBMC_CRT_DISP_CTL_PLANE	,	F_43
old_state	,	V_21
GFP_KERNEL	,	V_47
drm_plane	,	V_1
hibmc_crtc_enable	,	F_23
ttm_bo_reserve	,	F_9
HIBMC_CRT_HORZ_SYNC_START	,	V_109
src_h	,	V_12
DRM_PLANE_TYPE_PRIMARY	,	V_51
hdisplay	,	V_19
ctrl	,	V_87
to_hibmc_framebuffer	,	F_7
flags	,	V_120
HIBMC_CRT_FB_WIDTH_OFFS	,	V_41
usleep_range	,	F_36
hibmc_bo_pin	,	F_11
PADDING	,	F_14
"failed to alloc memory when init plane\n"	,	L_6
hibmc_display_panel_pll	,	V_59
bo	,	V_33
M	,	V_71
HIBMC_CURR_GATE_LOCALMEM_MASK	,	V_55
format_pll_reg	,	F_31
N	,	V_69
HIBMC_CRT_VERT_SYNC_START	,	V_116
hibmc_crtc_funcs	,	V_123
drm_crtc_helper_add	,	F_52
hibmc_crtc_mode_set_nofb	,	F_41
src_w	,	V_11
HIBMC_CURR_GATE_DISPLAY_MASK	,	V_56
drm_atomic_get_crtc_state	,	F_2
HIBMC_CRT_AUTO_CENTERING_TL_LEFT	,	V_90
HIBMC_CRT_DISP_CTL_CRTSELECT_MASK	,	V_95
HIBMC_PLL_CTRL_BYPASS	,	V_61
hibmc_crtc_atomic_begin	,	F_44
drm_crtc	,	V_7
event	,	V_122
HIBMC_CURRENT_GATE	,	V_54
HIBMC_PLL_CTRL_POWER	,	V_62
CRT_PLL1_HS	,	V_73
HIBMC_PLL_CTRL_N	,	V_68
HIBMC_PLL_CTRL_M	,	V_70
HIBMC_CRT_VERT_SYNC_HEIGHT	,	V_115
HIBMC_CRT_AUTO_CENTERING_BR_BOTTOM	,	V_92
i	,	V_78
drm_mode_crtc_set_gamma_size	,	F_51
HIBMC_CRT_FB_WIDTH_WIDTH	,	V_40
HIBMC_CRT_DISP_CTL_FORMAT_MASK	,	V_44
EINVAL	,	V_15
HIBMC_PLL_CTRL_OD	,	V_66
HIBMC_PLL_CTRL_POD	,	V_64
vsync_end	,	V_101
HIBMC_CRT_VERT_TOTAL_DISP_END	,	V_113
hibmc_fb	,	V_31
pll1	,	V_76
pll2	,	V_77
width	,	V_38
x	,	V_74
HIBMC_CRT_HORZ_TOTAL_TOTAL	,	V_104
y	,	V_75
vtotal	,	V_112
hibmc_plane_funcs	,	V_49
ERR_PTR	,	F_19
HIBMC_CRT_PLL_CTRL	,	V_103
HIBMC_CRT_AUTO_CENTERING_TL	,	V_91
hsync_end	,	V_98
HIBMC_CRT_VERT_TOTAL_TOTAL	,	V_111
pll1_config_value	,	V_81
vsync_start	,	V_102
HIBMC_PLL_CTRL_INPUT	,	V_63
drm_crtc_send_vblank_event	,	F_47
CRT_PLL1_HS_OUTER_BYPASS	,	F_33
HIBMC_PW_MODE_CTL_MODE_SLEEP	,	V_57
HIBMC_CRTSELECT_CRT	,	V_97
HIBMC_CURR_GATE_LOCALMEM	,	F_25
mode	,	V_86
u32	,	T_1
reg	,	V_22
hsync_start	,	V_99
hibmc_set_power_mode	,	F_24
priv	,	V_27
CRT_PLL1_HS_25MHZ	,	V_83
ret	,	V_23
hibmc_drm_private	,	V_26
drm_display_mode	,	V_85
line_l	,	V_25
gem_to_hibmc_bo	,	F_8
crtc_state	,	V_10
count	,	V_79
"scale not support\n"	,	L_1
hibmc_framebuffer	,	V_30
HIBMC_CRT_AUTO_CENTERING_BR	,	V_94
PTR_ERR	,	F_4
HIBMC_FIELD	,	F_15
spin_unlock_irqrestore	,	F_48
set_vclock_hisilicon	,	F_32
DRM_ERROR	,	F_10
spin_lock_irqsave	,	F_46
drm_plane_helper_add	,	F_22
CRT_PLL2_HS_25MHZ	,	V_84
"failed to pin hibmc_bo: %d"	,	L_5
fb	,	V_6
CRT_PLL1_HS_INTER_BYPASS	,	F_34
devm_kzalloc	,	F_18
pll2_config_value	,	V_82
CRT_PLL2_HS	,	V_88
drm_crtc_vblank_on	,	F_28
drm_crtc_init_with_planes	,	F_50
drm_crtc_state	,	V_9
HIBMC_CRT_AUTO_CENTERING_BR_RIGHT	,	V_93
gpu_addr	,	V_24
ttm_bo_unreserve	,	F_12
drm_framebuffer	,	V_5
htotal	,	V_105
HIBMC_CRT_FB_ADDRESS	,	V_37
HIBMC_CRT_FB_WIDTH	,	V_42
OD	,	V_67
hibmc_plane_atomic_update	,	F_6
HIBMC_CRT_DISP_CTL_CLOCK_PHASE_MASK	,	V_96
TTM_PL_FLAG_VRAM	,	V_35
HIBMC_CRT_DISP_CTL_TIMING	,	F_42
vdisplay	,	V_20
readl	,	F_16
hibmc_bo	,	V_32
writel	,	F_13
hibmc_crtc_helper_funcs	,	V_124
"failed to reserve ttm_bo: %d"	,	L_4
pllreg	,	V_58
HIBMC_CRT_VERT_TOTAL	,	V_114
HIBMC_CRT_DISP_CTL_FORMAT	,	V_45
HIBMC_CRT_VERT_SYNC	,	V_117
crtc_h	,	V_14
"failed to create plane: %ld\n"	,	L_8
HIBMC_CRT_DISP_CTL_CLOCK_PHASE	,	F_40
"failed to set gamma size: %d\n"	,	L_11
pll	,	V_60
u64	,	T_2
dev_private	,	V_29
HIBMC_CRT_HORZ_SYNC_WIDTH	,	V_108
hibmc_plane_init	,	F_17
HIBMC_PW_MODE_CTL_MODE_MODE0	,	V_53
crtc_y	,	V_17
HIBMC_CRT_DISP_CTL_CRTSELECT	,	F_39
mmio	,	V_36
obj	,	V_34
crtc_w	,	V_13
drm_crtc_vblank_off	,	F_30
HIBMC_CRT_HORZ_TOTAL	,	V_107
crtc_x	,	V_16
IS_ERR	,	F_3
