/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [8:0] _04_;
  reg [8:0] _05_;
  reg [12:0] _06_;
  reg [7:0] _07_;
  wire [15:0] _08_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_18z & _00_);
  assign celloutsig_0_51z = ~(celloutsig_0_25z & celloutsig_0_25z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_2z & celloutsig_1_3z);
  assign celloutsig_0_25z = ~(celloutsig_0_18z & celloutsig_0_5z);
  assign celloutsig_1_0z = ~(in_data[124] | in_data[110]);
  assign celloutsig_1_1z = ~in_data[154];
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_0z) & celloutsig_0_3z);
  assign celloutsig_1_17z = ~((celloutsig_1_13z | in_data[131]) & celloutsig_1_2z);
  assign celloutsig_0_16z = ~((celloutsig_0_5z | celloutsig_0_5z) & in_data[27]);
  assign celloutsig_0_17z = ~((celloutsig_0_0z | _00_) & celloutsig_0_8z);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_2z[5]);
  assign celloutsig_1_12z = celloutsig_1_4z | celloutsig_1_7z[0];
  assign celloutsig_0_11z = _02_ | _03_;
  assign celloutsig_0_23z = celloutsig_0_2z[6] | celloutsig_0_7z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _06_ <= 13'h0000;
    else _06_ <= { celloutsig_0_2z[3:2], celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_12z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 8'h00;
    else _07_ <= { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z };
  reg [4:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _26_ <= 5'h00;
    else _26_ <= celloutsig_0_2z[8:4];
  assign { _00_, _03_, _04_[2], _01_, _04_[0] } = _26_;
  reg [15:0] _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _27_ <= 16'h0000;
    else _27_ <= { in_data[21:7], celloutsig_0_0z };
  assign { _02_, celloutsig_0_6z[17:16], _08_[12:0] } = _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_27z[7:5], celloutsig_0_16z, _00_, _03_, _04_[2], _01_, _04_[0] };
  assign celloutsig_0_39z = { celloutsig_0_21z[6:4], celloutsig_0_13z, celloutsig_0_18z } >= { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_36z, celloutsig_0_11z };
  assign celloutsig_0_41z = { celloutsig_0_14z[9:7], celloutsig_0_34z, celloutsig_0_24z } >= _06_[11:7];
  assign celloutsig_0_52z = { _06_[11], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_34z, _00_, _03_, _04_[2], _01_, _04_[0], celloutsig_0_5z } >= { celloutsig_0_6z[15:12], celloutsig_0_39z, celloutsig_0_51z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_41z, celloutsig_0_50z, celloutsig_0_22z, celloutsig_0_24z };
  assign celloutsig_0_22z = { in_data[17:16], celloutsig_0_20z } >= { celloutsig_0_6z[7:6], celloutsig_0_3z };
  assign celloutsig_0_26z = { in_data[17:14], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_20z } >= celloutsig_0_6z[17:4];
  assign celloutsig_0_31z = { celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_15z } || { _05_[8:3], celloutsig_0_21z };
  assign celloutsig_0_45z = { celloutsig_0_27z[10:7], celloutsig_0_31z } || { celloutsig_0_21z[4:3], celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_23z };
  assign celloutsig_0_18z = { celloutsig_0_2z[10:2], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_12z } || { in_data[92:78], celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[70:68] < in_data[6:4];
  assign celloutsig_0_34z = { celloutsig_0_27z[5], celloutsig_0_32z, celloutsig_0_5z } < { celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_0_36z = { celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_34z, celloutsig_0_4z } < { celloutsig_0_12z[5], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_50z = { celloutsig_0_10z[2:1], celloutsig_0_19z } < { _00_, _03_, _04_[2], _01_, _04_[0], celloutsig_0_11z };
  assign celloutsig_1_2z = in_data[176:174] < in_data[129:127];
  assign celloutsig_1_8z = in_data[156:151] < { celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_13z = celloutsig_1_7z < { celloutsig_1_7z[1], in_data[154], celloutsig_1_5z };
  assign celloutsig_1_15z = { in_data[172:169], celloutsig_1_13z, _07_, celloutsig_1_0z, celloutsig_1_13z } < { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, in_data[154], celloutsig_1_4z, in_data[154] };
  assign celloutsig_1_18z = { in_data[149:148], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_15z } < { celloutsig_1_1z, in_data[154], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_2z[6:2], celloutsig_0_3z, celloutsig_0_11z } < { _08_[3:2], _00_, _03_, _04_[2], _01_, _04_[0] };
  assign celloutsig_0_53z = in_data[80] & ~(celloutsig_0_45z);
  assign celloutsig_1_4z = celloutsig_1_3z & ~(celloutsig_1_2z);
  assign celloutsig_1_16z = celloutsig_1_12z & ~(celloutsig_1_5z);
  assign celloutsig_0_6z[15:0] = in_data[16] ? { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } : { _08_[12:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_10z = in_data[87] ? { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z } : celloutsig_0_6z[10:7];
  assign celloutsig_0_19z = celloutsig_0_18z ? _08_[12:9] : _08_[6:3];
  assign celloutsig_1_6z = - { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_21z = - celloutsig_0_6z[7:1];
  assign celloutsig_0_7z = ^ { in_data[88:80], celloutsig_0_3z };
  assign celloutsig_0_24z = ^ { in_data[21:18], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_12z = celloutsig_0_6z[14:7] >> { in_data[29:28], celloutsig_0_7z, _00_, _03_, _04_[2], _01_, _04_[0] };
  assign celloutsig_0_13z = { celloutsig_0_12z[7:5], celloutsig_0_11z } >> in_data[93:90];
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_0z } >> { _08_[12:0], celloutsig_0_3z };
  assign celloutsig_0_2z = { _02_, celloutsig_0_6z[17:16], _08_[12:3] } >> { in_data[84:73], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_26z } >> { celloutsig_0_21z[4:3], celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z } >>> in_data[166:164];
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_13z } >>> { celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_32z = ~((celloutsig_0_14z[6] & celloutsig_0_23z) | celloutsig_0_2z[8]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_2z[7]) | in_data[94]);
  assign celloutsig_0_8z = ~((_08_[0] & celloutsig_0_7z) | celloutsig_0_6z[10]);
  assign celloutsig_0_20z = ~((_03_ & celloutsig_0_16z) | celloutsig_0_16z);
  assign { _04_[8:3], _04_[1] } = { celloutsig_0_27z[7:5], celloutsig_0_16z, _00_, _03_, _01_ };
  assign _08_[15:13] = { _02_, celloutsig_0_6z[17:16] };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
