

================================================================
== Vitis HLS Report for 'svd_5_Pipeline_VITIS_LOOP_507_33'
================================================================
* Date:           Sun Feb  5 17:00:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  9.211 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_507_33  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    4498|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|      50|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      64|    -|
|Register             |        -|     -|      168|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|      168|    4612|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U3254  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln507_fu_137_p2    |         +|   0|  0|    39|          32|           1|
    |add_ln508_1_fu_183_p2  |         +|   0|  0|    41|          41|          41|
    |add_ln508_2_fu_296_p2  |         +|   0|  0|    64|          64|          64|
    |add_ln508_3_fu_302_p2  |         +|   0|  0|    47|          40|          40|
    |add_ln508_4_fu_312_p2  |         +|   0|  0|    56|          56|          17|
    |add_ln508_5_fu_318_p2  |         +|   0|  0|    56|          56|          56|
    |add_ln508_fu_177_p2    |         +|   0|  0|    41|          41|          17|
    |sub_ln508_1_fu_284_p2  |         -|   0|  0|    64|          64|          64|
    |sub_ln508_2_fu_290_p2  |         -|   0|  0|    63|          56|          56|
    |sub_ln508_fu_167_p2    |         -|   0|  0|    47|          40|          40|
    |icmp_ln507_fu_131_p2   |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln508_fu_346_p2   |      lshr|   0|  0|  1865|         448|         448|
    |pnp_iter_d0            |       shl|   0|  0|  1865|         448|         448|
    |shl_ln508_fu_324_p2    |       shl|   0|  0|   165|           8|          56|
    |xor_ln508_fu_356_p2    |       xor|   0|  0|    65|          64|          65|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  4498|        1490|        1445|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  14|          3|    1|          3|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_35  |   9|          2|   32|         64|
    |j_fu_84                |   9|          2|   32|         64|
    |pnp_iter_address0      |  14|          3|   13|         39|
    |pnp_iter_we0           |   9|          2|   56|        112|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  64|         14|  135|        284|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln508_2_reg_388    |  64|   0|   64|          0|
    |ap_CS_fsm              |   2|   0|    2|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |j_fu_84                |  32|   0|   32|          0|
    |pnp_iter_addr_reg_383  |  13|   0|   13|          0|
    |shl_ln508_reg_393      |  56|   0|   56|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 168|   0|  168|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_507_33|  return value|
|l                  |   in|   32|     ap_none|                                 l|        scalar|
|zext_ln508         |   in|    7|     ap_none|                        zext_ln508|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|                          pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                          pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                          pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                          pnp_iter|         array|
|pnp_iter_q0        |   in|  448|   ap_memory|                          pnp_iter|         array|
|trunc_ln99         |   in|   40|     ap_none|                        trunc_ln99|        scalar|
+-------------------+-----+-----+------------+----------------------------------+--------------+

