Analysis & Synthesis report for rc4
Tue Mar 10 02:04:01 2020
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 16. Source assignments for decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1
 17. Source assignments for decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1
 18. Source assignments for decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 19. Source assignments for decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1
 20. Source assignments for decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1
 21. Source assignments for decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 22. Source assignments for decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1
 23. Source assignments for decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1
 24. Source assignments for decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 25. Source assignments for decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1
 26. Source assignments for decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1
 27. Parameter Settings for User Entity Instance: decryptionCore:CoreOne
 28. Parameter Settings for User Entity Instance: decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM
 29. Parameter Settings for User Entity Instance: decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM
 30. Parameter Settings for User Entity Instance: decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption
 31. Parameter Settings for User Entity Instance: decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: decryptionCore:CoreTwo
 35. Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM
 36. Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM
 37. Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption
 38. Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: decryptionCore:CoreThree
 42. Parameter Settings for User Entity Instance: decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM
 43. Parameter Settings for User Entity Instance: decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM
 44. Parameter Settings for User Entity Instance: decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption
 45. Parameter Settings for User Entity Instance: decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: decryptionCore:CoreFour
 49. Parameter Settings for User Entity Instance: decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM
 50. Parameter Settings for User Entity Instance: decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM
 51. Parameter Settings for User Entity Instance: decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption
 52. Parameter Settings for User Entity Instance: decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component
 55. Parameter Settings for Inferred Entity Instance: decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0
 56. Parameter Settings for Inferred Entity Instance: decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0
 57. Parameter Settings for Inferred Entity Instance: decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0
 58. Parameter Settings for Inferred Entity Instance: decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "decryptionCore:CoreFour"
 61. Port Connectivity Checks: "decryptionCore:CoreThree"
 62. Port Connectivity Checks: "decryptionCore:CoreTwo"
 63. Port Connectivity Checks: "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance"
 64. Port Connectivity Checks: "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance"
 65. Port Connectivity Checks: "decryptionCore:CoreOne|masterSM:datapath"
 66. Port Connectivity Checks: "decryptionCore:CoreOne"
 67. In-System Memory Content Editor Settings
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 10 02:04:01 2020       ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1577                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 10,240                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                 ; Library     ;
+--------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; shuffle.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/shuffle.sv                                             ;             ;
; Write_to_mem.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/Write_to_mem.sv                                        ;             ;
; s_memory.v                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/s_memory.v                                             ;             ;
; ksa.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/ksa.sv                                                 ;             ;
; decrypt_message.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/decrypt_message.sv                                     ;             ;
; encrypt_memory.v                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/encrypt_memory.v                                       ;             ;
; decrypt_memory.v                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/decrypt_memory.v                                       ;             ;
; master_sm.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/master_sm.sv                                           ;             ;
; decryption_core.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/decryption_core.sv                                     ;             ;
; sevensegmentdisplaydecoder.v                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/sevensegmentdisplaydecoder.v                           ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                         ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                   ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                                                                ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                 ;             ;
; altrom.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                                                                    ;             ;
; altram.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                                                                    ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                  ;             ;
; db/altsyncram_2d32.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/altsyncram_2d32.tdf                                 ;             ;
; db/altsyncram_dsp2.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/altsyncram_dsp2.tdf                                 ;             ;
; sld_mod_ram_rom.vhd                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                           ;             ;
; sld_jtag_endpoint_adapter.sv                           ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                                                                                  ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                ;             ;
; db/altsyncram_cm82.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/altsyncram_cm82.tdf                                 ;             ;
; db/altsyncram_r3v2.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/altsyncram_r3v2.tdf                                 ;             ;
; ./secret_messages/msg_8_for_task3/message.mif          ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/secret_messages/msg_8_for_task3/message.mif            ;             ;
; db/altsyncram_9b32.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/altsyncram_9b32.tdf                                 ;             ;
; db/altsyncram_nop2.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/altsyncram_nop2.tdf                                 ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                   ; work        ;
; db/ip/sld73f98f60/alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                              ;             ;
; lpm_divide.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                ;             ;
; abs_divider.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                               ;             ;
; sign_div_unsign.inc                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                           ;             ;
; db/lpm_divide_62m.tdf                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/lpm_divide_62m.tdf                                  ;             ;
; db/sign_div_unsign_9kh.tdf                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/sign_div_unsign_9kh.tdf                             ;             ;
; db/alt_u_div_ose.tdf                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/db/alt_u_div_ose.tdf                                   ;             ;
+--------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1362           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2097           ;
;     -- 7 input functions                    ; 20             ;
;     -- 6 input functions                    ; 378            ;
;     -- 5 input functions                    ; 451            ;
;     -- 4 input functions                    ; 318            ;
;     -- <=3 input functions                  ; 930            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1577           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 10240          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1076           ;
; Total fan-out                               ; 15801          ;
; Average fan-out                             ; 4.04           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ksa                                                                                                ; 2097 (99)         ; 1577 (28)    ; 10240             ; 0          ; 67   ; 0            ; |ksa                                                                                                                                                                                                                     ; work         ;
;    |SevenSegmentDisplayDecoder:toHexDisplay0|                                                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:toHexDisplay0                                                                                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:toHexDisplay1|                                                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:toHexDisplay1                                                                                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:toHexDisplay2|                                                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:toHexDisplay2                                                                                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:toHexDisplay3|                                                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:toHexDisplay3                                                                                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:toHexDisplay4|                                                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:toHexDisplay4                                                                                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:toHexDisplay5|                                                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:toHexDisplay5                                                                                                                                                                            ; work         ;
;    |decryptionCore:CoreFour|                                                                        ; 406 (36)          ; 334 (30)     ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour                                                                                                                                                                                             ; work         ;
;       |decrypt_memory:UmemoryInstance|                                                              ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_9b32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated                                                                                               ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |encrypt_memory:TmemoryInstance|                                                              ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_cm82:auto_generated|                                                        ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated                                                                                               ; work         ;
;                |altsyncram_r3v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 39 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |masterSM:datapath|                                                                           ; 253 (19)          ; 208 (18)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|masterSM:datapath                                                                                                                                                                           ; work         ;
;          |decryptMessage:RC4decryption|                                                             ; 119 (119)         ; 114 (114)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption                                                                                                                                              ; work         ;
;          |shuffle:shuffeleSM|                                                                       ; 95 (46)           ; 64 (56)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM                                                                                                                                                        ; work         ;
;             |moduloOnSecretKey:returnByte|                                                          ; 49 (9)            ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte                                                                                                                           ; work         ;
;                |lpm_divide:Mod0|                                                                    ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0                                                                                                           ; work         ;
;                   |lpm_divide_62m:auto_generated|                                                   ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                             ; work         ;
;                      |sign_div_unsign_9kh:divider|                                                  ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                 ; work         ;
;                         |alt_u_div_ose:divider|                                                     ; 40 (40)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                           ; work         ;
;          |writeToMem:writeSM|                                                                       ; 20 (20)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM                                                                                                                                                        ; work         ;
;       |s_memory:SmemoryInstance|                                                                    ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component                                                                                                                                    ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                     ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                         ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                           ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                        ; work         ;
;    |decryptionCore:CoreOne|                                                                         ; 406 (36)          ; 334 (30)     ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne                                                                                                                                                                                              ; work         ;
;       |decrypt_memory:UmemoryInstance|                                                              ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;             |altsyncram_9b32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated                                                                                                ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1                                                                    ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                      ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                   ; work         ;
;       |encrypt_memory:TmemoryInstance|                                                              ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;             |altsyncram_cm82:auto_generated|                                                        ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated                                                                                                ; work         ;
;                |altsyncram_r3v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1                                                                    ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 39 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                      ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                   ; work         ;
;       |masterSM:datapath|                                                                           ; 253 (19)          ; 208 (18)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|masterSM:datapath                                                                                                                                                                            ; work         ;
;          |decryptMessage:RC4decryption|                                                             ; 119 (119)         ; 114 (114)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption                                                                                                                                               ; work         ;
;          |shuffle:shuffeleSM|                                                                       ; 95 (46)           ; 64 (56)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM                                                                                                                                                         ; work         ;
;             |moduloOnSecretKey:returnByte|                                                          ; 49 (9)            ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte                                                                                                                            ; work         ;
;                |lpm_divide:Mod0|                                                                    ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0                                                                                                            ; work         ;
;                   |lpm_divide_62m:auto_generated|                                                   ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                              ; work         ;
;                      |sign_div_unsign_9kh:divider|                                                  ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                  ; work         ;
;                         |alt_u_div_ose:divider|                                                     ; 40 (40)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                            ; work         ;
;          |writeToMem:writeSM|                                                                       ; 20 (20)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM                                                                                                                                                         ; work         ;
;       |s_memory:SmemoryInstance|                                                                    ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;    |decryptionCore:CoreThree|                                                                       ; 407 (37)          ; 334 (30)     ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree                                                                                                                                                                                            ; work         ;
;       |decrypt_memory:UmemoryInstance|                                                              ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_9b32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated                                                                                              ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |encrypt_memory:TmemoryInstance|                                                              ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_cm82:auto_generated|                                                        ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated                                                                                              ; work         ;
;                |altsyncram_r3v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 39 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |masterSM:datapath|                                                                           ; 253 (19)          ; 208 (18)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|masterSM:datapath                                                                                                                                                                          ; work         ;
;          |decryptMessage:RC4decryption|                                                             ; 119 (119)         ; 114 (114)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption                                                                                                                                             ; work         ;
;          |shuffle:shuffeleSM|                                                                       ; 95 (46)           ; 64 (56)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM                                                                                                                                                       ; work         ;
;             |moduloOnSecretKey:returnByte|                                                          ; 49 (9)            ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte                                                                                                                          ; work         ;
;                |lpm_divide:Mod0|                                                                    ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0                                                                                                          ; work         ;
;                   |lpm_divide_62m:auto_generated|                                                   ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                            ; work         ;
;                      |sign_div_unsign_9kh:divider|                                                  ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                ; work         ;
;                         |alt_u_div_ose:divider|                                                     ; 40 (40)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                          ; work         ;
;          |writeToMem:writeSM|                                                                       ; 20 (20)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM                                                                                                                                                       ; work         ;
;       |s_memory:SmemoryInstance|                                                                    ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                    ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                       ; work         ;
;    |decryptionCore:CoreTwo|                                                                         ; 406 (36)          ; 334 (30)     ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo                                                                                                                                                                                              ; work         ;
;       |decrypt_memory:UmemoryInstance|                                                              ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;             |altsyncram_9b32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated                                                                                                ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1                                                                    ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                      ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                   ; work         ;
;       |encrypt_memory:TmemoryInstance|                                                              ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;             |altsyncram_cm82:auto_generated|                                                        ; 39 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated                                                                                                ; work         ;
;                |altsyncram_r3v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1                                                                    ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 39 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                      ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                   ; work         ;
;       |masterSM:datapath|                                                                           ; 253 (19)          ; 208 (18)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|masterSM:datapath                                                                                                                                                                            ; work         ;
;          |decryptMessage:RC4decryption|                                                             ; 119 (119)         ; 114 (114)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption                                                                                                                                               ; work         ;
;          |shuffle:shuffeleSM|                                                                       ; 95 (46)           ; 64 (56)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM                                                                                                                                                         ; work         ;
;             |moduloOnSecretKey:returnByte|                                                          ; 49 (9)            ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte                                                                                                                            ; work         ;
;                |lpm_divide:Mod0|                                                                    ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0                                                                                                            ; work         ;
;                   |lpm_divide_62m:auto_generated|                                                   ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                              ; work         ;
;                      |sign_div_unsign_9kh:divider|                                                  ; 40 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                  ; work         ;
;                         |alt_u_div_ose:divider|                                                     ; 40 (40)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                            ; work         ;
;          |writeToMem:writeSM|                                                                       ; 20 (20)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM                                                                                                                                                         ; work         ;
;       |s_memory:SmemoryInstance|                                                                    ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 331 (1)           ; 213 (0)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                    ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 330 (2)           ; 213 (16)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 328 (0)           ; 197 (0)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 328 (284)         ; 197 (167)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 25 (25)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                                                                                                          ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                          ;
; decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ./secret_messages/msg_8_for_task3/message.mif ;
; decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM        ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM   ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                          ;
; decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1|ALTSYNCRAM   ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ./secret_messages/msg_8_for_task3/message.mif ;
; decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                          ;
; decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ./secret_messages/msg_8_for_task3/message.mif ;
; decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM       ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM   ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                          ;
; decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1|ALTSYNCRAM   ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ./secret_messages/msg_8_for_task3/message.mif ;
; decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                   ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance                                                                                             ; s_memory.v       ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance                                                                                       ; encrypt_memory.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance                                                                                       ; decrypt_memory.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance                                                                                              ; s_memory.v       ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance                                                                                        ; encrypt_memory.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance                                                                                        ; decrypt_memory.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance                                                                                            ; s_memory.v       ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance                                                                                      ; encrypt_memory.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance                                                                                      ; decrypt_memory.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance                                                                                              ; s_memory.v       ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance                                                                                        ; encrypt_memory.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance                                                                                        ; decrypt_memory.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                   ; Reason for Removal                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|address[7]                                                                                                         ; Merged with decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|data[7]     ;
; decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|data[0]                                                                                                             ; Merged with decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|address[0]   ;
; decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|data[1]                                                                                                             ; Merged with decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|address[1]   ;
; decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|data[2]                                                                                                             ; Merged with decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|address[2]   ;
; decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|data[3]                                                                                                             ; Merged with decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|address[3]   ;
; decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|data[4]                                                                                                             ; Merged with decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|address[4]   ;
; decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|data[5]                                                                                                             ; Merged with decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|address[5]   ;
; decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|data[6]                                                                                                             ; Merged with decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|address[6]   ;
; decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|data[7]                                                                                                             ; Merged with decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|address[7]   ;
; decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|data[0]                                                                                                             ; Merged with decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|address[0]   ;
; decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|data[1]                                                                                                             ; Merged with decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|address[1]   ;
; decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|data[2]                                                                                                             ; Merged with decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|address[2]   ;
; decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|data[3]                                                                                                             ; Merged with decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|address[3]   ;
; decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|data[4]                                                                                                             ; Merged with decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|address[4]   ;
; decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|data[5]                                                                                                             ; Merged with decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|address[5]   ;
; decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|data[6]                                                                                                             ; Merged with decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|address[6]   ;
; decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|data[7]                                                                                                             ; Merged with decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|address[7]   ;
; decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|data[0]                                                                                                           ; Merged with decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|address[0] ;
; decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|data[1]                                                                                                           ; Merged with decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|address[1] ;
; decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|data[2]                                                                                                           ; Merged with decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|address[2] ;
; decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|data[3]                                                                                                           ; Merged with decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|address[3] ;
; decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|data[4]                                                                                                           ; Merged with decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|address[4] ;
; decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|data[5]                                                                                                           ; Merged with decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|address[5] ;
; decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|data[6]                                                                                                           ; Merged with decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|address[6] ;
; decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|data[7]                                                                                                           ; Merged with decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|address[7] ;
; decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|data[0]                                                                                                            ; Merged with decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|address[0]  ;
; decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|data[1]                                                                                                            ; Merged with decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|address[1]  ;
; decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|data[2]                                                                                                            ; Merged with decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|address[2]  ;
; decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|data[3]                                                                                                            ; Merged with decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|address[3]  ;
; decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|data[4]                                                                                                            ; Merged with decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|address[4]  ;
; decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|data[5]                                                                                                            ; Merged with decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|address[5]  ;
; decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|data[6]                                                                                                            ; Merged with decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|address[6]  ;
; decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]   ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]   ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]   ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]   ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]       ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]        ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                               ;
; decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                               ;
; Total Number of Removed Registers = 44                                                                                                                                          ;                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1577  ;
; Number of registers using Synchronous Clear  ; 562   ;
; Number of registers using Synchronous Load   ; 259   ;
; Number of registers using Asynchronous Clear ; 339   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1268  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; Total number of inverted registers = 3                                                                                                                                                                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption|k[4]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption|f_ind[6]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption|j[1]                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption|k[3]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption|f_ind[4]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption|j[2]                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption|k[4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption|f_ind[0]                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption|j[1]                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption|k[4]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption|f_ind[4]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption|j[6]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|secret_key[11]                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|secret_key[23]                                                                                                                                                                                             ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|secret_key[3]                                                                                                                                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|secret_key[12]                                                                                                                                                                                           ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|secret_key[2]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|secret_key[22]                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|i[0]                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|j[5]                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|done                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|j[1]                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|i[5]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|j[0]                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|i[7]                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|j[3]                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|byte_out[0]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|byte_out[0]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|byte_out[0]                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|byte_out[7]                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption|f[6]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption|wait_count[0]                                                                                                                                               ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|Sdata_in[1]                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption|i[3]                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption|f[0]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption|wait_count[0]                                                                                                                                               ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|Sdata_in[7]                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption|i[5]                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption|f[1]                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption|wait_count[1]                                                                                                                                             ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|Sdata_in[4]                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption|i[2]                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption|f[0]                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption|wait_count[0]                                                                                                                                              ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|Sdata_in[7]                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption|i[2]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|sj[0]                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|si[2]                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|wait_count[0]                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|sj[2]                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|si[7]                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|wait_count[1]                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|sj[7]                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|si[5]                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|wait_count[1]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|sj[1]                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|si[6]                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|wait_count[0]                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM|address[3]                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM|address[5]                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM|address[0]                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM|data[7]                                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|data[7]                                                                                                                                                               ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|address[5]                                                                                                                                                            ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|data[7]                                                                                                                                                               ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|address[0]                                                                                                                                                            ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|data[1]                                                                                                                                                             ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|address[4]                                                                                                                                                          ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|data[0]                                                                                                                                                              ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|address[0]                                                                                                                                                           ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption|S_data[7]                                                                                                                                                   ;
; 128:1              ; 8 bits    ; 680 LEs       ; 16 LEs               ; 664 LEs                ; Yes        ; |ksa|decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption|S_address[4]                                                                                                                                                ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption|S_data[1]                                                                                                                                                   ;
; 128:1              ; 8 bits    ; 680 LEs       ; 16 LEs               ; 664 LEs                ; Yes        ; |ksa|decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption|S_address[2]                                                                                                                                                ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption|S_data[0]                                                                                                                                                 ;
; 128:1              ; 8 bits    ; 680 LEs       ; 16 LEs               ; 664 LEs                ; Yes        ; |ksa|decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption|S_address[6]                                                                                                                                              ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption|S_data[0]                                                                                                                                                  ;
; 128:1              ; 8 bits    ; 680 LEs       ; 16 LEs               ; 664 LEs                ; Yes        ; |ksa|decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption|S_address[6]                                                                                                                                               ;
; 256:1              ; 24 bits   ; 4080 LEs      ; 48 LEs               ; 4032 LEs               ; Yes        ; |ksa|secret_key[20]                                                                                                                                                                                                                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                           ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][0]                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][1]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][2]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][0]                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 108:1              ; 4 bits    ; 288 LEs       ; 180 LEs              ; 108 LEs                ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 28:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 28:1               ; 5 bits    ; 90 LEs        ; 40 LEs               ; 50 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreOne ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATAPATH       ; 000   ; Unsigned Binary                            ;
; CHECK          ; 001   ; Unsigned Binary                            ;
; RESET          ; 010   ; Unsigned Binary                            ;
; DONE           ; 111   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; START          ; 00    ; Unsigned Binary                                                                 ;
; WRITEMEM       ; 01    ; Unsigned Binary                                                                 ;
; CHECKW         ; 10    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; START          ; 00000 ; Unsigned Binary                                                                 ;
; GET_DATA_i     ; 00001 ; Unsigned Binary                                                                 ;
; WAIT1          ; 01001 ; Unsigned Binary                                                                 ;
; SET_j          ; 00010 ; Unsigned Binary                                                                 ;
; GET_DATA_j     ; 00011 ; Unsigned Binary                                                                 ;
; WAIT2          ; 01010 ; Unsigned Binary                                                                 ;
; STORE_i        ; 10110 ; Unsigned Binary                                                                 ;
; WAIT3          ; 11011 ; Unsigned Binary                                                                 ;
; STORE_j        ; 10111 ; Unsigned Binary                                                                 ;
; WAIT4          ; 11100 ; Unsigned Binary                                                                 ;
; INC_i          ; 01000 ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption ;
+----------------+---------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                    ;
+----------------+---------+-----------------------------------------------------------------------------------------+
; START          ; 0000000 ; Unsigned Binary                                                                         ;
; GET_DATA_i     ; 0000001 ; Unsigned Binary                                                                         ;
; WAIT1          ; 0000010 ; Unsigned Binary                                                                         ;
; SET_j          ; 0000011 ; Unsigned Binary                                                                         ;
; GET_DATA_j     ; 0000100 ; Unsigned Binary                                                                         ;
; WAIT2          ; 0000101 ; Unsigned Binary                                                                         ;
; STORE_i        ; 0010110 ; Unsigned Binary                                                                         ;
; WAIT3          ; 0010111 ; Unsigned Binary                                                                         ;
; STORE_j        ; 0011000 ; Unsigned Binary                                                                         ;
; WAIT4          ; 0011001 ; Unsigned Binary                                                                         ;
; SET_f          ; 0001010 ; Unsigned Binary                                                                         ;
; GET_DATA_f     ; 0001011 ; Unsigned Binary                                                                         ;
; WAIT5          ; 0001100 ; Unsigned Binary                                                                         ;
; GET_DATA_k     ; 0001101 ; Unsigned Binary                                                                         ;
; WAIT6          ; 0001110 ; Unsigned Binary                                                                         ;
; DECRYPT        ; 0001111 ; Unsigned Binary                                                                         ;
; STORE_k        ; 0101111 ; Unsigned Binary                                                                         ;
; WAIT7          ; 0100000 ; Unsigned Binary                                                                         ;
; INC_k          ; 1000000 ; Unsigned Binary                                                                         ;
; VALIDATE       ; 1000001 ; Unsigned Binary                                                                         ;
+----------------+---------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                          ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                       ;
; WIDTH_A                            ; 8                                             ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; WIDTH_B                            ; 1                                             ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                       ;
; INIT_FILE                          ; ./secret_messages/msg_8_for_task3/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_cm82                               ; Untyped                                       ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_9b32      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreTwo ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATAPATH       ; 000   ; Unsigned Binary                            ;
; CHECK          ; 001   ; Unsigned Binary                            ;
; RESET          ; 010   ; Unsigned Binary                            ;
; DONE           ; 111   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|masterSM:datapath|writeToMem:writeSM ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; START          ; 00    ; Unsigned Binary                                                                 ;
; WRITEMEM       ; 01    ; Unsigned Binary                                                                 ;
; CHECKW         ; 10    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; START          ; 00000 ; Unsigned Binary                                                                 ;
; GET_DATA_i     ; 00001 ; Unsigned Binary                                                                 ;
; WAIT1          ; 01001 ; Unsigned Binary                                                                 ;
; SET_j          ; 00010 ; Unsigned Binary                                                                 ;
; GET_DATA_j     ; 00011 ; Unsigned Binary                                                                 ;
; WAIT2          ; 01010 ; Unsigned Binary                                                                 ;
; STORE_i        ; 10110 ; Unsigned Binary                                                                 ;
; WAIT3          ; 11011 ; Unsigned Binary                                                                 ;
; STORE_j        ; 10111 ; Unsigned Binary                                                                 ;
; WAIT4          ; 11100 ; Unsigned Binary                                                                 ;
; INC_i          ; 01000 ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|masterSM:datapath|decryptMessage:RC4decryption ;
+----------------+---------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                    ;
+----------------+---------+-----------------------------------------------------------------------------------------+
; START          ; 0000000 ; Unsigned Binary                                                                         ;
; GET_DATA_i     ; 0000001 ; Unsigned Binary                                                                         ;
; WAIT1          ; 0000010 ; Unsigned Binary                                                                         ;
; SET_j          ; 0000011 ; Unsigned Binary                                                                         ;
; GET_DATA_j     ; 0000100 ; Unsigned Binary                                                                         ;
; WAIT2          ; 0000101 ; Unsigned Binary                                                                         ;
; STORE_i        ; 0010110 ; Unsigned Binary                                                                         ;
; WAIT3          ; 0010111 ; Unsigned Binary                                                                         ;
; STORE_j        ; 0011000 ; Unsigned Binary                                                                         ;
; WAIT4          ; 0011001 ; Unsigned Binary                                                                         ;
; SET_f          ; 0001010 ; Unsigned Binary                                                                         ;
; GET_DATA_f     ; 0001011 ; Unsigned Binary                                                                         ;
; WAIT5          ; 0001100 ; Unsigned Binary                                                                         ;
; GET_DATA_k     ; 0001101 ; Unsigned Binary                                                                         ;
; WAIT6          ; 0001110 ; Unsigned Binary                                                                         ;
; DECRYPT        ; 0001111 ; Unsigned Binary                                                                         ;
; STORE_k        ; 0101111 ; Unsigned Binary                                                                         ;
; WAIT7          ; 0100000 ; Unsigned Binary                                                                         ;
; INC_k          ; 1000000 ; Unsigned Binary                                                                         ;
; VALIDATE       ; 1000001 ; Unsigned Binary                                                                         ;
+----------------+---------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                          ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                       ;
; WIDTH_A                            ; 8                                             ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; WIDTH_B                            ; 1                                             ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                       ;
; INIT_FILE                          ; ./secret_messages/msg_8_for_task3/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_cm82                               ; Untyped                                       ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_9b32      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreThree ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATAPATH       ; 000   ; Unsigned Binary                              ;
; CHECK          ; 001   ; Unsigned Binary                              ;
; RESET          ; 010   ; Unsigned Binary                              ;
; DONE           ; 111   ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreThree|masterSM:datapath|writeToMem:writeSM ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; START          ; 00    ; Unsigned Binary                                                                   ;
; WRITEMEM       ; 01    ; Unsigned Binary                                                                   ;
; CHECKW         ; 10    ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; START          ; 00000 ; Unsigned Binary                                                                   ;
; GET_DATA_i     ; 00001 ; Unsigned Binary                                                                   ;
; WAIT1          ; 01001 ; Unsigned Binary                                                                   ;
; SET_j          ; 00010 ; Unsigned Binary                                                                   ;
; GET_DATA_j     ; 00011 ; Unsigned Binary                                                                   ;
; WAIT2          ; 01010 ; Unsigned Binary                                                                   ;
; STORE_i        ; 10110 ; Unsigned Binary                                                                   ;
; WAIT3          ; 11011 ; Unsigned Binary                                                                   ;
; STORE_j        ; 10111 ; Unsigned Binary                                                                   ;
; WAIT4          ; 11100 ; Unsigned Binary                                                                   ;
; INC_i          ; 01000 ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreThree|masterSM:datapath|decryptMessage:RC4decryption ;
+----------------+---------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                      ;
+----------------+---------+-------------------------------------------------------------------------------------------+
; START          ; 0000000 ; Unsigned Binary                                                                           ;
; GET_DATA_i     ; 0000001 ; Unsigned Binary                                                                           ;
; WAIT1          ; 0000010 ; Unsigned Binary                                                                           ;
; SET_j          ; 0000011 ; Unsigned Binary                                                                           ;
; GET_DATA_j     ; 0000100 ; Unsigned Binary                                                                           ;
; WAIT2          ; 0000101 ; Unsigned Binary                                                                           ;
; STORE_i        ; 0010110 ; Unsigned Binary                                                                           ;
; WAIT3          ; 0010111 ; Unsigned Binary                                                                           ;
; STORE_j        ; 0011000 ; Unsigned Binary                                                                           ;
; WAIT4          ; 0011001 ; Unsigned Binary                                                                           ;
; SET_f          ; 0001010 ; Unsigned Binary                                                                           ;
; GET_DATA_f     ; 0001011 ; Unsigned Binary                                                                           ;
; WAIT5          ; 0001100 ; Unsigned Binary                                                                           ;
; GET_DATA_k     ; 0001101 ; Unsigned Binary                                                                           ;
; WAIT6          ; 0001110 ; Unsigned Binary                                                                           ;
; DECRYPT        ; 0001111 ; Unsigned Binary                                                                           ;
; STORE_k        ; 0101111 ; Unsigned Binary                                                                           ;
; WAIT7          ; 0100000 ; Unsigned Binary                                                                           ;
; INC_k          ; 1000000 ; Unsigned Binary                                                                           ;
; VALIDATE       ; 1000001 ; Unsigned Binary                                                                           ;
+----------------+---------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                            ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                         ;
; WIDTH_A                            ; 8                                             ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                         ;
; WIDTH_B                            ; 1                                             ; Untyped                                         ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                         ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                         ;
; INIT_FILE                          ; ./secret_messages/msg_8_for_task3/message.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_cm82                               ; Untyped                                         ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_9b32      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreFour ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATAPATH       ; 000   ; Unsigned Binary                             ;
; CHECK          ; 001   ; Unsigned Binary                             ;
; RESET          ; 010   ; Unsigned Binary                             ;
; DONE           ; 111   ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreFour|masterSM:datapath|writeToMem:writeSM ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; START          ; 00    ; Unsigned Binary                                                                  ;
; WRITEMEM       ; 01    ; Unsigned Binary                                                                  ;
; CHECKW         ; 10    ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; START          ; 00000 ; Unsigned Binary                                                                  ;
; GET_DATA_i     ; 00001 ; Unsigned Binary                                                                  ;
; WAIT1          ; 01001 ; Unsigned Binary                                                                  ;
; SET_j          ; 00010 ; Unsigned Binary                                                                  ;
; GET_DATA_j     ; 00011 ; Unsigned Binary                                                                  ;
; WAIT2          ; 01010 ; Unsigned Binary                                                                  ;
; STORE_i        ; 10110 ; Unsigned Binary                                                                  ;
; WAIT3          ; 11011 ; Unsigned Binary                                                                  ;
; STORE_j        ; 10111 ; Unsigned Binary                                                                  ;
; WAIT4          ; 11100 ; Unsigned Binary                                                                  ;
; INC_i          ; 01000 ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreFour|masterSM:datapath|decryptMessage:RC4decryption ;
+----------------+---------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                     ;
+----------------+---------+------------------------------------------------------------------------------------------+
; START          ; 0000000 ; Unsigned Binary                                                                          ;
; GET_DATA_i     ; 0000001 ; Unsigned Binary                                                                          ;
; WAIT1          ; 0000010 ; Unsigned Binary                                                                          ;
; SET_j          ; 0000011 ; Unsigned Binary                                                                          ;
; GET_DATA_j     ; 0000100 ; Unsigned Binary                                                                          ;
; WAIT2          ; 0000101 ; Unsigned Binary                                                                          ;
; STORE_i        ; 0010110 ; Unsigned Binary                                                                          ;
; WAIT3          ; 0010111 ; Unsigned Binary                                                                          ;
; STORE_j        ; 0011000 ; Unsigned Binary                                                                          ;
; WAIT4          ; 0011001 ; Unsigned Binary                                                                          ;
; SET_f          ; 0001010 ; Unsigned Binary                                                                          ;
; GET_DATA_f     ; 0001011 ; Unsigned Binary                                                                          ;
; WAIT5          ; 0001100 ; Unsigned Binary                                                                          ;
; GET_DATA_k     ; 0001101 ; Unsigned Binary                                                                          ;
; WAIT6          ; 0001110 ; Unsigned Binary                                                                          ;
; DECRYPT        ; 0001111 ; Unsigned Binary                                                                          ;
; STORE_k        ; 0101111 ; Unsigned Binary                                                                          ;
; WAIT7          ; 0100000 ; Unsigned Binary                                                                          ;
; INC_k          ; 1000000 ; Unsigned Binary                                                                          ;
; VALIDATE       ; 1000001 ; Unsigned Binary                                                                          ;
+----------------+---------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                           ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                        ;
; WIDTH_A                            ; 8                                             ; Signed Integer                                 ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer                                 ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; WIDTH_B                            ; 1                                             ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                        ;
; INIT_FILE                          ; ./secret_messages/msg_8_for_task3/message.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_cm82                               ; Untyped                                        ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_9b32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                         ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                         ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                           ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                             ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                          ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                      ;
; Entity Instance                           ; decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryptionCore:CoreFour"                                                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; upper_key_bound         ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "upper_key_bound[24..24]" will be connected to GND. ;
; upper_key_bound         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; lower_key_bound         ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "lower_key_bound[24..24]" will be connected to GND. ;
; lower_key_bound[23..22] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; lower_key_bound[21..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; secret_key              ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (24 bits) it drives; bit(s) "secret_key[24..24]" have no fanouts                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryptionCore:CoreThree"                                                                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; upper_key_bound        ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "upper_key_bound[24..24]" will be connected to GND. ;
; upper_key_bound[21..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; upper_key_bound[24]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; upper_key_bound[23]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; lower_key_bound        ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "lower_key_bound[24..24]" will be connected to GND. ;
; lower_key_bound[22..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; lower_key_bound[24]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; secret_key             ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (24 bits) it drives; bit(s) "secret_key[24..24]" have no fanouts                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryptionCore:CoreTwo"                                                                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; upper_key_bound         ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "upper_key_bound[24..24]" will be connected to GND. ;
; upper_key_bound[22..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; upper_key_bound[24]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; lower_key_bound         ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "lower_key_bound[24..24]" will be connected to GND. ;
; lower_key_bound[21..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; lower_key_bound[23..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; secret_key              ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (24 bits) it drives; bit(s) "secret_key[24..24]" have no fanouts                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance"                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance"                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryptionCore:CoreOne|masterSM:datapath"                                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; secret_key         ; Input  ; Warning  ; Input port expression (25 bits) is wider than the input port (24 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Tmem_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; Umem_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryptionCore:CoreOne"                                                                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; upper_key_bound         ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "upper_key_bound[24..24]" will be connected to GND. ;
; upper_key_bound[21..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; upper_key_bound[23..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; lower_key_bound         ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "lower_key_bound[24..24]" will be connected to GND. ;
; lower_key_bound         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; secret_key              ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (24 bits) it drives; bit(s) "secret_key[24..24]" have no fanouts                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                     ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 1              ; T           ; 8     ; 32    ; Read/Write ; decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated   ;
; 2              ; U           ; 8     ; 32    ; Read/Write ; decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated   ;
; 3              ; S           ; 8     ; 256   ; Read/Write ; decryptionCore:CoreTwo|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 4              ; T           ; 8     ; 32    ; Read/Write ; decryptionCore:CoreTwo|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated   ;
; 5              ; U           ; 8     ; 32    ; Read/Write ; decryptionCore:CoreTwo|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated   ;
; 6              ; S           ; 8     ; 256   ; Read/Write ; decryptionCore:CoreThree|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated       ;
; 7              ; T           ; 8     ; 32    ; Read/Write ; decryptionCore:CoreThree|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated ;
; 8              ; U           ; 8     ; 32    ; Read/Write ; decryptionCore:CoreThree|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated ;
; 9              ; S           ; 8     ; 256   ; Read/Write ; decryptionCore:CoreFour|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated        ;
; 10             ; T           ; 8     ; 32    ; Read/Write ; decryptionCore:CoreFour|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated  ;
; 11             ; U           ; 8     ; 32    ; Read/Write ; decryptionCore:CoreFour|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated  ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1364                        ;
;     CLR               ; 60                          ;
;     ENA               ; 378                         ;
;     ENA CLR           ; 88                          ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 364                         ;
;     ENA SLD           ; 217                         ;
;     SCLR              ; 184                         ;
;     SLD               ; 9                           ;
;     plain             ; 32                          ;
; arriav_lcell_comb     ; 1772                        ;
;     arith             ; 400                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 256                         ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 20                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 1324                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 160                         ;
;         3 data inputs ; 168                         ;
;         4 data inputs ; 269                         ;
;         5 data inputs ; 413                         ;
;         6 data inputs ; 307                         ;
;     shared            ; 32                          ;
;         3 data inputs ; 32                          ;
; boundary_port         ; 319                         ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 10.40                       ;
; Average LUT depth     ; 2.46                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 213                                      ;
;     CLR               ; 3                                        ;
;     ENA               ; 26                                       ;
;     ENA CLR           ; 155                                      ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 7                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 14                                       ;
; arriav_lcell_comb     ; 331                                      ;
;     arith             ; 7                                        ;
;         1 data inputs ; 7                                        ;
;     extend            ; 4                                        ;
;         7 data inputs ; 4                                        ;
;     normal            ; 320                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 28                                       ;
;         3 data inputs ; 146                                      ;
;         4 data inputs ; 29                                       ;
;         5 data inputs ; 38                                       ;
;         6 data inputs ; 71                                       ;
; boundary_port         ; 712                                      ;
;                       ;                                          ;
; Max LUT depth         ; 5.00                                     ;
; Average LUT depth     ; 1.72                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Tue Mar 10 02:03:27 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 2 entities, in source file shuffle.sv
    Info (12023): Found entity 1: shuffle
    Info (12023): Found entity 2: moduloOnSecretKey
Info (12021): Found 1 design units, including 1 entities, in source file write_to_mem.sv
    Info (12023): Found entity 1: writeToMem
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa
Info (12021): Found 1 design units, including 1 entities, in source file decrypt_message.sv
    Info (12023): Found entity 1: decryptMessage
Info (12021): Found 1 design units, including 1 entities, in source file encrypt_memory.v
    Info (12023): Found entity 1: encrypt_memory
Info (12021): Found 1 design units, including 1 entities, in source file decrypt_memory.v
    Info (12023): Found entity 1: decrypt_memory
Info (12021): Found 1 design units, including 1 entities, in source file master_sm.sv
    Info (12023): Found entity 1: masterSM
Info (12021): Found 1 design units, including 1 entities, in source file decryption_core.sv
    Info (12023): Found entity 1: decryptionCore
Warning (10236): Verilog HDL Implicit Net warning at decryption_core.sv(83): created implicit net for "reset"
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at ksa.sv(65): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at ksa.sv(87): truncated value with size 4 to match size of target (1)
Warning (10034): Output port "LEDR[4..1]" at ksa.sv(4) has no driver
Warning (12125): Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:toHexDisplay0"
Info (12128): Elaborating entity "decryptionCore" for hierarchy "decryptionCore:CoreOne"
Info (12128): Elaborating entity "masterSM" for hierarchy "decryptionCore:CoreOne|masterSM:datapath"
Info (12128): Elaborating entity "writeToMem" for hierarchy "decryptionCore:CoreOne|masterSM:datapath|writeToMem:writeSM"
Info (12128): Elaborating entity "shuffle" for hierarchy "decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM"
Info (12128): Elaborating entity "moduloOnSecretKey" for hierarchy "decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte"
Warning (10230): Verilog HDL assignment warning at shuffle.sv(123): truncated value with size 8 to match size of target (2)
Info (12128): Elaborating entity "decryptMessage" for hierarchy "decryptionCore:CoreOne|masterSM:datapath|decryptMessage:RC4decryption"
Info (12128): Elaborating entity "s_memory" for hierarchy "decryptionCore:CoreOne|s_memory:SmemoryInstance"
Info (12128): Elaborating entity "altsyncram" for hierarchy "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf
    Info (12023): Found entity 1: altsyncram_2d32
Info (12128): Elaborating entity "altsyncram_2d32" for hierarchy "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf
    Info (12023): Found entity 1: altsyncram_dsp2
Info (12128): Elaborating entity "altsyncram_dsp2" for hierarchy "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "decryptionCore:CoreOne|s_memory:SmemoryInstance|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "encrypt_memory" for hierarchy "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance"
Info (12128): Elaborating entity "altsyncram" for hierarchy "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./secret_messages/msg_8_for_task3/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=T"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cm82.tdf
    Info (12023): Found entity 1: altsyncram_cm82
Info (12128): Elaborating entity "altsyncram_cm82" for hierarchy "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3v2.tdf
    Info (12023): Found entity 1: altsyncram_r3v2
Info (12128): Elaborating entity "altsyncram_r3v2" for hierarchy "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|altsyncram_r3v2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "decryptionCore:CoreOne|encrypt_memory:TmemoryInstance|altsyncram:altsyncram_component|altsyncram_cm82:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1409286144"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "decrypt_memory" for hierarchy "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance"
Info (12128): Elaborating entity "altsyncram" for hierarchy "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=U"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9b32.tdf
    Info (12023): Found entity 1: altsyncram_9b32
Info (12128): Elaborating entity "altsyncram_9b32" for hierarchy "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf
    Info (12023): Found entity 1: altsyncram_nop2
Info (12128): Elaborating entity "altsyncram_nop2" for hierarchy "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|altsyncram_nop2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "decryptionCore:CoreOne|decrypt_memory:UmemoryInstance|altsyncram:altsyncram_component|altsyncram_9b32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1426063360"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Warning (12020): Port "address" on the entity instantiation of "UmemoryInstance" is connected to a signal of width 8. The formal width of the signal in the module is 5.  The extra bits will be ignored.
Warning (12020): Port "address" on the entity instantiation of "TmemoryInstance" is connected to a signal of width 8. The formal width of the signal in the module is 5.  The extra bits will be ignored.
Warning (12020): Port "secret_key" on the entity instantiation of "datapath" is connected to a signal of width 25. The formal width of the signal in the module is 24.  The extra bits will be ignored.
Warning (12020): Port "address" on the entity instantiation of "UmemoryInstance" is connected to a signal of width 8. The formal width of the signal in the module is 5.  The extra bits will be ignored.
Warning (12020): Port "address" on the entity instantiation of "TmemoryInstance" is connected to a signal of width 8. The formal width of the signal in the module is 5.  The extra bits will be ignored.
Warning (12020): Port "secret_key" on the entity instantiation of "datapath" is connected to a signal of width 25. The formal width of the signal in the module is 24.  The extra bits will be ignored.
Warning (12020): Port "address" on the entity instantiation of "UmemoryInstance" is connected to a signal of width 8. The formal width of the signal in the module is 5.  The extra bits will be ignored.
Warning (12020): Port "address" on the entity instantiation of "TmemoryInstance" is connected to a signal of width 8. The formal width of the signal in the module is 5.  The extra bits will be ignored.
Warning (12020): Port "secret_key" on the entity instantiation of "datapath" is connected to a signal of width 25. The formal width of the signal in the module is 24.  The extra bits will be ignored.
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decryptionCore:CoreTwo|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decryptionCore:CoreThree|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decryptionCore:CoreFour|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|Mod0"
Info (12130): Elaborated megafunction instantiation "decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "decryptionCore:CoreOne|masterSM:datapath|shuffle:shuffeleSM|moduloOnSecretKey:returnByte|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/output_files/rc4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 2855 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 2687 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4929 megabytes
    Info: Processing ended: Tue Mar 10 02:04:01 2020
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jcron/OneDrive/Documents/University/Winter 2020 Semester/CPEN 311/Lab4_Bonus/template_de1soc/output_files/rc4.map.smsg.


