Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Oct 23 05:23:33 2020
| Host         : shebalin-XPS running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file QpixProtoTop_control_sets_placed.rpt
| Design       : QpixProtoTop
| Device       : xc7z007s
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   503 |
| Unused register locations in slices containing registers |  1226 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           73 |
|      4 |           23 |
|      5 |            9 |
|      6 |          115 |
|      7 |            1 |
|      8 |           74 |
|      9 |            1 |
|     10 |            2 |
|     11 |            9 |
|     12 |            4 |
|     13 |            1 |
|     14 |            4 |
|    16+ |          187 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3703 |         1072 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |             370 |          175 |
| Yes          | No                    | No                     |            6141 |         1385 |
| Yes          | No                    | Yes                    |             101 |           24 |
| Yes          | Yes                   | No                     |            2097 |          553 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                              Clock Signal                              |                                                                                      Enable Signal                                                                                      |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                     |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_waddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr0                                                                                               | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/i_raddr[1]_i_1_n_0                                                                 |                1 |              2 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                               |                2 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_1_n_0                                                                      |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          |                                                                                                                                                                     |                2 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_1_n_0                                                                      |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          |                                                                                                                                                                     |                2 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          |                                                                                                                                                                     |                2 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_1_n_0                                                                      |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          |                                                                                                                                                                     |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_1_n_0                                                                      |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          |                                                                                                                                                                     |                2 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          |                                                                                                                                                                     |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_1_n_0                                                                      |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          |                                                                                                                                                                     |                3 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_1_n_0                                                                      |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_1_n_0                                                                      |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          |                                                                                                                                                                     |                2 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_1_n_0                                                                      |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_1_n_0                                                                      |                1 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][DirMask][3]_i_2_n_0                                                                                          |                                                                                                                                                                     |                2 |              4 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[DirMask]                                                                                                       |                                                                                                                                                                     |                1 |              5 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[DirMask]                                                                                                       |                                                                                                                                                                     |                1 |              5 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[DirMask]                                                                                                       |                                                                                                                                                                     |                1 |              5 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[DirMask]                                                                                                       |                                                                                                                                                                     |                1 |              5 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[DirMask]                                                                                                       |                                                                                                                                                                     |                1 |              5 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[DirMask]                                                                                                       |                                                                                                                                                                     |                1 |              5 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[DirMask]                                                                                                       |                                                                                                                                                                     |                2 |              5 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[DirMask]                                                                                                       |                                                                                                                                                                     |                1 |              5 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[DirMask]                                                                                                       |                                                                                                                                                                     |                1 |              5 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_cnt[5]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr0                                                                                                         | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr                                                                                      |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr0                                                                                                         | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr                                                                                      |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/nxtReg[state]                                                                                                               |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                4 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_cnt[5]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr0                                                                                                         | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr0                                                                                                         | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr                                                                                      |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][XPos][3]_i_1_n_0                                                                         |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/nxtReg[state]                                                                                                               |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/nxtReg[state]                                                                                                               |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr0                                                                                                         | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr0                                                                                                         | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_cnt[5]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][XPos][3]_i_1_n_0                                                                         |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr0                                                                                                         | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/nxtReg[state]                                                                                                               |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/nxtReg[state]                                                                                                               |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr0                                                                                                         | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr0                                                                                                         | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr                                                                                      |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_cnt[5]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr0                                                                                                         | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_cnt[5]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/nxtReg[state]                                                                                                               |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][XPos][3]_i_1_n_0                                                                         |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr0                                                                                                         | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr                                                                                      |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr0                                                                                                         | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_cnt[5]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                            |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/nxtReg[state]                                                                                                               |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_cnt[5]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                4 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/nxtReg[state]                                                                                                               |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][XPos][3]_i_1_n_0                                                                         |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_cnt[5]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr0                                                                                                         | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr0                                                                                                         | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr0                                                                                                         | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr0                                                                                                         | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixDaqCtrl_U/QpixUartTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                                                                                      | QpixDaqCtrl_U/QpixUartTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                                                                                  |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_cnt[5]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr0                                                                                                         | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_raddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr0                                                                                                         | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/i_waddr                                                                                      |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/nxtReg[state]                                                                                                               |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_2_n_0                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[byteCount][5]_i_1_n_0                                        |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                              |                                                                                                                                                                     |                1 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixDaqCtrl_U/QpixUartTxRx_U/U_UartTx/curReg[counter][5]_i_1_n_0                                                                                                                        |                                                                                                                                                                     |                2 |              6 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixDaqCtrl_U/QpixUartTxRx_U/U_UartRx/rxByteValid                                                                                                                                       | memAddrRst                                                                                                                                                          |                3 |              7 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixDaqCtrl_U/QpixUartTxRx_U/U_UartRx/p_1_in                                                                                                                                            | QpixDaqCtrl_U/QpixUartTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                                                                                   |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][20]_i_1_n_0                                                                                              |                6 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][17]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][2]_i_1_n_0                                                                                               |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][9]_i_1_n_0                                                                                               |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][18]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][8]_i_1_n_0                                                                                               |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][19]_i_1_n_0                                                                                              |                6 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][1]_i_1_n_0                                                                                               |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][7]_i_1_n_0                                                                                               |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][6]_i_1_n_0                                                                                               |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][5]_i_1_n_0                                                                                               |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][21]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][22]_i_1_n_0                                                                                              |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][23]_i_1_n_0                                                                                              |                6 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][24]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][4]_i_1_n_0                                                                                               |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][25]_i_1_n_0                                                                                              |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][3]_i_1_n_0                                                                                               |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][26]_i_1_n_0                                                                                              |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][27]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][28]_i_1_n_0                                                                                              |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][29]_i_1_n_0                                                                                              |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][16]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | AxiLiteSlaveSimple_U/wdata0                                                                                                                                                             | AxiLiteSlaveSimple_U/wdata[15]_i_1_n_0                                                                                                                              |                1 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][0]_i_1_n_0                                                                                               |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | AxiLiteSlaveSimple_U/wdata0                                                                                                                                                             | AxiLiteSlaveSimple_U/wdata[23]_i_1_n_0                                                                                                                              |                1 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | AxiLiteSlaveSimple_U/wdata0                                                                                                                                                             | AxiLiteSlaveSimple_U/wdata[31]_i_1_n_0                                                                                                                              |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | AxiLiteSlaveSimple_U/wdata0                                                                                                                                                             | AxiLiteSlaveSimple_U/wdata[7]_i_1_n_0                                                                                                                               |                1 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][10]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][11]_i_1_n_0                                                                                              |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][31]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][12]_i_1_n_0                                                                                              |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][30]_i_1_n_0                                                                                              |                6 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][15]_i_1_n_0                                                                                              |                4 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][13]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                2 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr[0,1][TimeStamp][14]_i_1_n_0                                                                                              |                5 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/p_1_in                                                                                  | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0                                         |                3 |              8 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixProtoRegMap_U/memAddr[8]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                     |                5 |              9 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixProtoRegMap_U/p_4_in                                                                                                                                            |                4 |             10 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0                                                                                                                        |                5 |             10 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/regResp_r[Data][15]_i_1_n_0                                                                           |                2 |             11 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/regResp_r[Data][15]_i_1_n_0                                                                           |                3 |             11 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/regResp_r[Data][15]_i_1_n_0                                                                           |                2 |             11 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/regResp_r[Data][15]_i_1_n_0                                                                           |                3 |             11 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/regResp_r[Data][15]_i_1_n_0                                                                           |                2 |             11 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/regResp_r[Data][15]_i_1_n_0                                                                           |                3 |             11 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/regResp_r[Data][15]_i_1_n_0                                                                           |                3 |             11 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/regResp_r[Data][15]_i_1_n_0                                                                           |                4 |             11 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/regResp_r[Data][15]_i_1_n_0                                                                           |                3 |             11 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                                     |                3 |             12 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                     |                2 |             12 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                     |                3 |             12 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                                                     |                5 |             12 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                     |                4 |             13 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                     |                3 |             14 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                     |                3 |             14 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | AxiLiteSlaveSimple_U/s_raddr0                                                                                                                                                           |                                                                                                                                                                     |                3 |             14 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | AxiLiteSlaveSimple_U/s_waddr0                                                                                                                                                           |                                                                                                                                                                     |                4 |             14 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_2_n_0                                                                                                | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                            |                5 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_2_n_0                                                                                                | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                            |                5 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_2_n_0                                                                                                | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                            |                5 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_2_n_0                                                                                                | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                            |                5 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[Timeout]                                                                                                       |                                                                                                                                                                     |                3 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[Timeout]                                                                                                       |                                                                                                                                                                     |                3 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[Timeout]                                                                                                       |                                                                                                                                                                     |                3 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_2_n_0                                                                                                | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                            |                5 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                     |                3 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[Timeout]                                                                                                       |                                                                                                                                                                     |                2 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[Timeout]                                                                                                       |                                                                                                                                                                     |                3 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_2_n_0                                                                                                | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                            |                5 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[Timeout]                                                                                                       |                                                                                                                                                                     |                3 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_2_n_0                                                                                                | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                            |                5 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_2_n_0                                                                                                | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                            |                5 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[Timeout]                                                                                                       |                                                                                                                                                                     |                2 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_2_n_0                                                                                                | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                            |                5 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[Timeout]                                                                                                       |                                                                                                                                                                     |                3 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/qpixConf_r[Timeout]                                                                                                       |                                                                                                                                                                     |                3 |             16 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[timeout][15]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[timeout][15]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                5 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_1_n_0                                                        |                5 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_1_n_0                                                        |                4 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_1_n_0                                                        |                5 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_1_n_0                                                        |                4 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_1_n_0                                                        |                4 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[timeout][15]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                4 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[timeout][15]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[timeout][15]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[timeout][15]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                4 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_1_n_0                                                        |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[timeout][15]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                3 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_1_n_0                                                        |                4 |             17 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                     |                7 |             20 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                                     |                8 |             20 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[stateCnt][15]_i_1_n_0                                                                                                |                                                                                                                                                                     |                3 |             21 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          |                                                                                                                                                                     |                7 |             21 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[timeout][15]_i_1_n_0                                                                                                 |                                                                                                                                                                     |                4 |             21 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          |                                                                                                                                                                     |                9 |             22 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          |                                                                                                                                                                     |                7 |             22 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          |                                                                                                                                                                     |               10 |             22 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          |                                                                                                                                                                     |                6 |             22 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          |                                                                                                                                                                     |                7 |             22 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          |                                                                                                                                                                     |                7 |             22 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          |                                                                                                                                                                     |                8 |             22 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRegFile_U/regResp_r[XDest]                                                                                                          |                                                                                                                                                                     |                9 |             22 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixProtoRegMap_U/asicAddr[9]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                     |                4 |             27 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixProtoRegMap_U/asicReq                                                                                                                                                               | QpixProtoRegMap_U/trg                                                                                                                                               |                5 |             28 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixDaqCtrl_U/QpixUartTxRx_U/U_UartTx/curReg[byte][56]_i_1_n_0                                                                                                                          |                                                                                                                                                                     |                7 |             29 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | AxiLiteSlaveSimple_U/v_rdata_r[31]_i_1_n_0                                                                                                                                              | AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0                                                                                                                        |                7 |             32 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                     |                8 |             32 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | QpixHitsGen_U/X_GEN[0].Y_GEN[0].inPortsArr[0,0][TimeStamp][31]_i_1_n_0                                                                                              |                6 |             32 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixProtoRegMap_U/trg                                                                                                                                                                   |                                                                                                                                                                     |                5 |             32 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixProtoRegMap_U/s_timestamp                                                                                                                                                           |                                                                                                                                                                     |                9 |             32 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixProtoRegMap_U/s_reg_arr[0]                                                                                                                                                          |                                                                                                                                                                     |               10 |             32 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | AxiLiteSlaveSimple_U/s_axi_rdata_r                                                                                                                                                      | AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0                                                                                                                        |               10 |             33 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       |                                                                                                                                                                     |               14 |             34 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       |                                                                                                                                                                     |               15 |             34 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       |                                                                                                                                                                     |               11 |             34 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       |                                                                                                                                                                     |               17 |             34 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                                     |                5 |             36 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | AxiLiteSlaveSimple_U/s_axi_wready_r                                                                                                                                                     | AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0                                                                                                                        |                7 |             36 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                                     |                6 |             36 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                                     |                5 |             36 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                                     |                6 |             36 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDataR[XDest]                                                                                                 |                                                                                                                                                                     |                6 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       |                                                                                                                                                                     |               16 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       |                                                                                                                                                                     |               19 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       |                                                                                                                                                                     |               16 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       |                                                                                                                                                                     |               18 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDataR[XDest]                                                                                                 |                                                                                                                                                                     |                7 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDataR[XDest]                                                                                                 |                                                                                                                                                                     |                9 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDataR[XDest]                                                                                                 |                                                                                                                                                                     |                7 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDataR[XDest]                                                                                                 |                                                                                                                                                                     |                6 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDataR[XDest]                                                                                                 |                                                                                                                                                                     |                7 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDataR[XDest]                                                                                                 |                                                                                                                                                                     |                7 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDataR[XDest]                                                                                                 |                                                                                                                                                                     |                6 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][TimeStamp][31]_i_1_n_0                                                                                       |                                                                                                                                                                     |               15 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDataR[XDest]                                                                                                 |                                                                                                                                                                     |                7 |             40 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                     |                8 |             45 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                     |               10 |             45 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            |                                                                                                                                                                     |               10 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                6 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                7 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                7 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                7 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                7 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                7 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                9 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                9 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                8 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                6 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            |                                                                                                                                                                     |               10 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                8 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            |                                                                                                                                                                     |               10 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                9 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            |                                                                                                                                                                     |               13 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            |                                                                                                                                                                     |               10 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                8 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                9 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr[1][63]_i_2_n_0                                                                            |                                                                                                                                                                     |               10 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            |                                                                                                                                                                     |               12 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                8 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr[3][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                8 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[2].outBytesArr[2][63]_i_2_n_0                                                                            |                                                                                                                                                                     |                7 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr[0][63]_i_2_n_0                                                                            |                                                                                                                                                                     |               10 |             47 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               12 |             60 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_2_n_0                                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_1_n_0                                                                        |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_2_n_0                                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_1_n_0                                                                        |               15 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inBytesMux[63]_i_1_n_0                                                                                          |                                                                                                                                                                     |                9 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               14 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR[Data][63]_i_1_n_0                                                                                       |                                                                                                                                                                     |               11 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inBytesMux[63]_i_1_n_0                                                                                          |                                                                                                                                                                     |               10 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               14 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR[Data][63]_i_1_n_0                                                                                       |                                                                                                                                                                     |               11 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_2_n_0                                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_1_n_0                                                                        |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               12 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_2_n_0                                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_1_n_0                                                                        |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               12 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               12 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               12 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inBytesMux[63]_i_1_n_0                                                                                          |                                                                                                                                                                     |               14 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR[Data][63]_i_1_n_0                                                                                       |                                                                                                                                                                     |               10 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               15 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR[Data][63]_i_1_n_0                                                                                       |                                                                                                                                                                     |                9 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               12 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               14 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               16 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               15 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               14 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR[Data][63]_i_1_n_0                                                                                       |                                                                                                                                                                     |               11 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               15 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR[Data][63]_i_1_n_0                                                                                       |                                                                                                                                                                     |                9 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR[Data][63]_i_1_n_0                                                                                       |                                                                                                                                                                     |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inBytesMux[63]_i_1_n_0                                                                                          |                                                                                                                                                                     |               11 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inBytesMux[63]_i_1_n_0                                                                                          |                                                                                                                                                                     |               10 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inBytesMux[63]_i_1_n_0                                                                                          |                                                                                                                                                                     |               10 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               12 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_2_n_0                                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_1_n_0                                                                        |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR[Data][63]_i_1_n_0                                                                                       |                                                                                                                                                                     |               10 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               14 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               14 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               12 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_2_n_0                                                                                            | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_1_n_0                                                                        |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               14 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               12 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_2_n_0                                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_1_n_0                                                                        |               15 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg[byte][63]_i_1_n_0                                                                |                                                                                                                                                                     |               14 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR[Data][63]_i_1_n_0                                                                                       |                                                                                                                                                                     |               11 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inBytesMux[63]_i_1_n_0                                                                                          |                                                                                                                                                                     |               22 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inBytesMux[63]_i_1_n_0                                                                                          |                                                                                                                                                                     |               20 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inBytesMux[63]_i_1_n_0                                                                                          |                                                                                                                                                                     |               11 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_2_n_0                                                                                            | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_1_n_0                                                                        |               16 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_2_n_0                                                                                            | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg[txData][Data][63]_i_1_n_0                                                                        |               13 |             64 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inData[DataValid]                                                                                               |                                                                                                                                                                     |               11 |             88 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inData[DataValid]                                                                                               |                                                                                                                                                                     |               11 |             88 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inData[DataValid]                                                                                               |                                                                                                                                                                     |               11 |             88 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inData[DataValid]                                                                                               |                                                                                                                                                                     |               11 |             88 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inData[DataValid]                                                                                               |                                                                                                                                                                     |               11 |             88 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inData[DataValid]                                                                                               |                                                                                                                                                                     |               11 |             88 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inData[DataValid]                                                                                               |                                                                                                                                                                     |               11 |             88 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inData[DataValid]                                                                                               |                                                                                                                                                                     |               11 |             88 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 | QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inData[DataValid]                                                                                               |                                                                                                                                                                     |               11 |             88 |
|  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         |                                                                                                                                                                     |             1073 |           3704 |
+------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


