===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 38.5814 seconds

  ----User Time----  ----Wall Time----  ----Name----
   11.1418 ( 20.7%)   11.1418 ( 28.9%)  FIR Parser
   28.4501 ( 52.9%)   16.8871 ( 43.8%)  'firrtl.circuit' Pipeline
    3.3993 (  6.3%)    1.9276 (  5.0%)    'firrtl.module' Pipeline
    3.0310 (  5.6%)    1.7241 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3682 (  0.7%)    0.2035 (  0.5%)      LowerCHIRRTL
    0.2938 (  0.5%)    0.2938 (  0.8%)    InferWidths
    1.6397 (  3.1%)    1.6397 (  4.2%)    InferResets
    0.0735 (  0.1%)    0.0735 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0879 (  0.2%)    0.0879 (  0.2%)    PrefixModules
    1.6986 (  3.2%)    1.6986 (  4.4%)    LowerFIRRTLTypes
   12.5063 ( 23.3%)    7.1308 ( 18.5%)    'firrtl.module' Pipeline
    4.3540 (  8.1%)    2.4422 (  6.3%)      ExpandWhens
    8.1523 ( 15.2%)    4.6886 ( 12.2%)      Canonicalizer
    0.3814 (  0.7%)    0.3814 (  1.0%)    Inliner
    1.2120 (  2.3%)    1.2120 (  3.1%)    IMConstProp
    0.0406 (  0.1%)    0.0406 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    4.3521 (  8.1%)    2.5047 (  6.5%)    'firrtl.module' Pipeline
    4.3521 (  8.1%)    2.5046 (  6.5%)      Canonicalizer
    2.2451 (  4.2%)    2.2451 (  5.8%)  LowerFIRRTLToHW
    1.3029 (  2.4%)    1.3029 (  3.4%)  HWMemSimImpl
    7.2510 ( 13.5%)    3.6527 (  9.5%)  'hw.module' Pipeline
    0.1897 (  0.4%)    0.1017 (  0.3%)    HWCleanup
    2.2233 (  4.1%)    1.1734 (  3.0%)    CSE
    0.0095 (  0.0%)    0.0054 (  0.0%)      (A) DominanceInfo
    2.8966 (  5.4%)    1.5251 (  4.0%)    Canonicalizer
    0.0155 (  0.0%)    0.0090 (  0.0%)    HWLegalizeModules
    1.8393 (  3.4%)    0.9685 (  2.5%)    PrettifyVerilog
    3.3334 (  6.2%)    3.3334 (  8.6%)  ExportVerilog
    0.0028 (  0.0%)    0.0028 (  0.0%)  Rest
   53.7428 (100.0%)   38.5814 (100.0%)  Total

{
  totalTime: 38.635,
  maxMemory: 976465920
}
