INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/cam_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_cam_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/cam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/cam_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_hot0_encoder
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module cam_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/cam_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/cam_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_CAMCtls_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/cam_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_cam_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/grader/grader.sv:82]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/grader/grader.sv:83]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/grader/grader.sv:86]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/grader/grader.sv:87]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_CAMmodel
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
=======
ERROR: [VRFC 10-4982] syntax error near 'key_t' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/testbench.sv:72]
ERROR: [VRFC 10-2989] 'm_key' is not declared [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/testbench.sv:74]
ERROR: [VRFC 10-2989] 'm_key' is not declared [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/testbench.sv:79]
ERROR: [VRFC 10-2989] 'm_key' is not declared [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/testbench.sv:80]
ERROR: [VRFC 10-8530] module 'testbench' is ignored due to previous errors [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab1/CAM/CAM.srcs/sources_1/imports/cam/verification/testbench.sv:3]
>>>>>>> 9caa3ed5f85a47f702de96847123835bab7c53cc
