/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  reg [7:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_14z[1] ? celloutsig_1_1z[3] : celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_0z[1] ? celloutsig_1_6z : celloutsig_1_16z;
  assign celloutsig_0_5z = celloutsig_0_0z[1] ? in_data[39] : celloutsig_0_0z[3];
  assign celloutsig_0_8z = celloutsig_0_0z[0] ? celloutsig_0_3z : in_data[45];
  assign celloutsig_0_19z = celloutsig_0_6z ? celloutsig_0_17z : celloutsig_0_15z;
  assign celloutsig_0_23z = celloutsig_0_4z[2] ? celloutsig_0_0z[0] : celloutsig_0_19z;
  assign celloutsig_1_9z = ~((celloutsig_1_6z | celloutsig_1_7z) & in_data[140]);
  assign celloutsig_1_11z = ~((celloutsig_1_7z | celloutsig_1_19z) & celloutsig_1_19z);
  assign celloutsig_0_13z = ~((celloutsig_0_10z | celloutsig_0_4z[1]) & celloutsig_0_0z[3]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z[8] | in_data[101]) & (celloutsig_1_2z[4] | in_data[118]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z[0] | in_data[180]) & (celloutsig_1_0z[2] | celloutsig_1_2z[0]));
  assign celloutsig_0_3z = ~((celloutsig_0_2z[1] | celloutsig_0_0z[3]) & (celloutsig_0_0z[4] | celloutsig_0_1z[4]));
  assign celloutsig_0_10z = ~((celloutsig_0_5z | celloutsig_0_6z) & (celloutsig_0_2z[0] | celloutsig_0_7z));
  assign celloutsig_0_17z = ~((celloutsig_0_16z[2] | celloutsig_0_3z) & (celloutsig_0_7z | in_data[29]));
  assign celloutsig_1_4z = { in_data[156:148], celloutsig_1_1z } && { celloutsig_1_3z[10:1], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[119:116], celloutsig_1_6z } && { in_data[144:141], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_2z[10:8], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z } && { celloutsig_1_2z[3], celloutsig_1_0z[2:1], celloutsig_1_2z[0], celloutsig_1_1z };
  assign celloutsig_0_6z = { in_data[68:66], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } && { celloutsig_0_2z[14:10], celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_11z[17:13], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_9z } && celloutsig_0_11z[17:3];
  assign celloutsig_1_14z = { celloutsig_1_3z[5:1], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z } % { 1'h1, celloutsig_1_2z[6:3], celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_19z };
  assign celloutsig_0_4z = { celloutsig_0_2z[10], celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[10:6] };
  assign celloutsig_0_9z = celloutsig_0_4z[3:1] % { 1'h1, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_11z[13], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_13z } % { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[92:87], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[124:122] % { 1'h1, in_data[181:180] };
  assign celloutsig_0_0z = in_data[21] ? in_data[36:32] : in_data[84:80];
  assign celloutsig_1_3z = in_data[144] ? in_data[187:175] : in_data[176:164];
  assign celloutsig_0_11z = celloutsig_0_4z[3] ? { celloutsig_0_2z[16:0], celloutsig_0_5z } : { in_data[22:13], celloutsig_0_1z };
  assign { celloutsig_1_2z[13:3], celloutsig_1_2z[0] } = celloutsig_1_0z[0] ? { in_data[140:130], 1'h1 } : { in_data[107:97], 1'h0 };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z } !== { celloutsig_0_1z[2:0], celloutsig_0_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[17:10];
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_1z = { celloutsig_1_0z[0], celloutsig_1_0z };
  assign celloutsig_1_2z[2:1] = celloutsig_1_0z[2:1];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
