Archive Project report for lab_PD1
Wed Feb 12 09:30:20 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Wed Feb 12 09:30:20 2025 ;
; Revision Name          ; lab_PD1                               ;
; Top-level Entity Name  ; lab_PD1                               ;
; Family                 ; Cyclone IV E                          ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Warning: Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver
Critical Warning: Analysis & Elaboration was not run successfully.
    Critical Warning: The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete.
Warning (225010): Analysis was not performed on the current project. The Quartus Prime software may not be able to automatically locate all project files.
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory D:/repos/verilog2/lab_PD1/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'D:/repos/verilog2/lab_PD1/lab_PD1.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'lab_PD1.archive.rpt'
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 4 errors, 5 warnings
    Error: Peak virtual memory: 4887 megabytes
    Error: Processing ended: Wed Feb 12 09:30:20 2025
    Error: Elapsed time: 00:00:35
    Error: Total CPU time (on all processors): 00:00:18


+------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                       ;
+------------------------------------------------------------------------------------------------------+
; File Name                                                                                            ;
+------------------------------------------------------------------------------------------------------+
; c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf                                         ;
; lab_PD1.qpf                                                                                          ;
; lab_PD1.qsf                                                                                          ;
; lab_PD1_sys.qsys                                                                                     ;
; lab_PD1_sys.sopcinfo                                                                                 ;
; lab_PD1_sys/lab_PD1_sys.bsf                                                                          ;
; lab_PD1_sys/lab_PD1_sys.cmp                                                                          ;
; lab_PD1_sys/lab_PD1_sys.csv                                                                          ;
; lab_PD1_sys/lab_PD1_sys.html                                                                         ;
; lab_PD1_sys/lab_PD1_sys.spd                                                                          ;
; lab_PD1_sys/lab_PD1_sys.xml                                                                          ;
; lab_PD1_sys/lab_PD1_sys_bb.v                                                                         ;
; lab_PD1_sys/lab_PD1_sys_generation.rpt                                                               ;
; lab_PD1_sys/lab_PD1_sys_inst.v                                                                       ;
; lab_PD1_sys/lab_PD1_sys_inst.vhd                                                                     ;
; lab_PD1_sys/simulation/aldec/rivierapro_setup.tcl                                                    ;
; lab_PD1_sys/simulation/cadence/cds.lib                                                               ;
; lab_PD1_sys/simulation/cadence/cds_libs/avalon_st_adapter.cds.lib                                    ;
; lab_PD1_sys/simulation/cadence/cds_libs/cmd_demux.cds.lib                                            ;
; lab_PD1_sys/simulation/cadence/cds_libs/cmd_mux.cds.lib                                              ;
; lab_PD1_sys/simulation/cadence/cds_libs/error_adapter_0.cds.lib                                      ;
; lab_PD1_sys/simulation/cadence/cds_libs/mm_interconnect_0.cds.lib                                    ;
; lab_PD1_sys/simulation/cadence/cds_libs/mm_interconnect_1.cds.lib                                    ;
; lab_PD1_sys/simulation/cadence/cds_libs/MM_Stream_source.cds.lib                                     ;
; lab_PD1_sys/simulation/cadence/cds_libs/my_masterA.cds.lib                                           ;
; lab_PD1_sys/simulation/cadence/cds_libs/my_masterB.cds.lib                                           ;
; lab_PD1_sys/simulation/cadence/cds_libs/my_masterB_m0_agent.cds.lib                                  ;
; lab_PD1_sys/simulation/cadence/cds_libs/my_masterB_m0_translator.cds.lib                             ;
; lab_PD1_sys/simulation/cadence/cds_libs/router.cds.lib                                               ;
; lab_PD1_sys/simulation/cadence/cds_libs/router_001.cds.lib                                           ;
; lab_PD1_sys/simulation/cadence/cds_libs/rsp_demux.cds.lib                                            ;
; lab_PD1_sys/simulation/cadence/cds_libs/rsp_mux.cds.lib                                              ;
; lab_PD1_sys/simulation/cadence/cds_libs/ST_ALU_0.cds.lib                                             ;
; lab_PD1_sys/simulation/cadence/cds_libs/ST_ALU_1_s0_agent.cds.lib                                    ;
; lab_PD1_sys/simulation/cadence/cds_libs/ST_ALU_1_s0_agent_rsp_fifo.cds.lib                           ;
; lab_PD1_sys/simulation/cadence/cds_libs/ST_ALU_1_s0_translator.cds.lib                               ;
; lab_PD1_sys/simulation/cadence/cds_libs/st_delay.cds.lib                                             ;
; lab_PD1_sys/simulation/cadence/cds_libs/st_splitter.cds.lib                                          ;
; lab_PD1_sys/simulation/cadence/cds_libs/timing_adapter_0.cds.lib                                     ;
; lab_PD1_sys/simulation/cadence/hdl.var                                                               ;
; lab_PD1_sys/simulation/cadence/ncsim_setup.sh                                                        ;
; lab_PD1_sys/simulation/lab_PD1_sys.sip                                                               ;
; lab_PD1_sys/simulation/lab_PD1_sys.v                                                                 ;
; lab_PD1_sys/simulation/mentor/msim_setup.tcl                                                         ;
; lab_PD1_sys/simulation/submodules/altera_avalon_sc_fifo.v                                            ;
; lab_PD1_sys/simulation/submodules/altera_avalon_st_delay.sv                                          ;
; lab_PD1_sys/simulation/submodules/altera_avalon_st_splitter.sv                                       ;
; lab_PD1_sys/simulation/submodules/altera_merlin_arbitrator.sv                                        ;
; lab_PD1_sys/simulation/submodules/altera_merlin_burst_uncompressor.sv                                ;
; lab_PD1_sys/simulation/submodules/altera_merlin_master_agent.sv                                      ;
; lab_PD1_sys/simulation/submodules/altera_merlin_master_translator.sv                                 ;
; lab_PD1_sys/simulation/submodules/altera_merlin_slave_agent.sv                                       ;
; lab_PD1_sys/simulation/submodules/altera_merlin_slave_translator.sv                                  ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_avalon_st_adapter.v                                    ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_avalon_st_adapter_timing_adapter_0.sv                  ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0.v                                    ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter.v                  ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_cmd_demux.sv                         ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_cmd_mux.sv                           ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_router.sv                            ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_router_001.sv                        ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_rsp_demux.sv                         ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_rsp_mux.sv                           ;
; lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_1.v                                    ;
; lab_PD1_sys/simulation/submodules/MM_Stream_source.sv                                                ;
; lab_PD1_sys/simulation/submodules/my_masterA.sv                                                      ;
; lab_PD1_sys/simulation/submodules/my_masterB.sv                                                      ;
; lab_PD1_sys/simulation/submodules/ST_ALU.sv                                                          ;
; lab_PD1_sys/simulation/synopsys/vcs/vcs_setup.sh                                                     ;
; lab_PD1_sys/simulation/synopsys/vcsmx/synopsys_sim.setup                                             ;
; lab_PD1_sys/simulation/synopsys/vcsmx/vcsmx_setup.sh                                                 ;
; lab_PD1_sys/synthesis/lab_PD1_sys.debuginfo                                                          ;
; lab_PD1_sys/synthesis/lab_PD1_sys.qip                                                                ;
; lab_PD1_sys/synthesis/lab_PD1_sys.v                                                                  ;
; lab_PD1_sys/synthesis/submodules/altera_avalon_sc_fifo.v                                             ;
; lab_PD1_sys/synthesis/submodules/altera_avalon_st_delay.sv                                           ;
; lab_PD1_sys/synthesis/submodules/altera_avalon_st_splitter.sv                                        ;
; lab_PD1_sys/synthesis/submodules/altera_merlin_arbitrator.sv                                         ;
; lab_PD1_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ;
; lab_PD1_sys/synthesis/submodules/altera_merlin_master_agent.sv                                       ;
; lab_PD1_sys/synthesis/submodules/altera_merlin_master_translator.sv                                  ;
; lab_PD1_sys/synthesis/submodules/altera_merlin_slave_agent.sv                                        ;
; lab_PD1_sys/synthesis/submodules/altera_merlin_slave_translator.sv                                   ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_avalon_st_adapter.v                                     ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_avalon_st_adapter_timing_adapter_0.sv                   ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0.v                                     ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter.v                   ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv  ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_cmd_demux.sv                          ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_cmd_mux.sv                            ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_router.sv                             ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_router_001.sv                         ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_rsp_demux.sv                          ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_rsp_mux.sv                            ;
; lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_1.v                                     ;
; lab_PD1_sys/synthesis/submodules/MM_Stream_source.sv                                                 ;
; lab_PD1_sys/synthesis/submodules/my_masterA.sv                                                       ;
; lab_PD1_sys/synthesis/submodules/my_masterB.sv                                                       ;
; lab_PD1_sys/synthesis/submodules/ST_ALU.sv                                                           ;
; output_files/lab_PD1.flow.rpt                                                                        ;
; output_files/lab_PD1.map.rpt                                                                         ;
; output_files/lab_PD1.map.smsg                                                                        ;
; output_files/lab_PD1.map.summary                                                                     ;
+------------------------------------------------------------------------------------------------------+


