
*** Running vivado
    with args -log Nanoprocessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nanoprocessor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nanoprocessor.tcl -notrace
Command: synth_design -top Nanoprocessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19156 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 383.512 ; gain = 97.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:42]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Slow_Clk.vhd:5' bound to instance 'SlowClk' of component 'Slow_Clk' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Slow_Clk.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Slow_Clk.vhd:10]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Program_Counterr.vhd:34' bound to instance 'ProgramCounter' of component 'Program_Counter' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Program_Counterr.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (2#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Program_Counterr.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Microprocessor_LUT.vhd:35' bound to instance 'ProgramROM' of component 'Program_ROM' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Microprocessor_LUT.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (3#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Microprocessor_LUT.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Instruction_Decoder.vhd:34' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Instruction_Decoder.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (4#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Multi_8_Way_4_Bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_A' of component 'Multi_8_way_4_bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Multi_8_Way_4_Bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_8_way_4_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_8_way_4_bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Multi_8_Way_4_Bit' (5#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_8_way_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Multi_8_Way_4_Bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_B' of component 'Multi_8_way_4_bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:205]
INFO: [Synth 8-3491] module 'Add_Sub' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Add_Sub.vhd:34' bound to instance 'Adder_Subtractor' of component 'Add_Sub' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:218]
INFO: [Synth 8-638] synthesizing module 'Add_Sub' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Add_Sub.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:34' bound to instance 'FA0' of component 'FA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Add_Sub.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/HA.vhd:34' bound to instance 'HA0' of component 'HA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:57]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (6#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/HA.vhd:34' bound to instance 'HA1' of component 'HA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FA' (7#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:34' bound to instance 'FA1' of component 'FA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Add_Sub.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:34' bound to instance 'FA2' of component 'FA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Add_Sub.vhd:82]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:34' bound to instance 'FA3' of component 'FA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Add_Sub.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub' (8#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Add_Sub.vhd:43]
INFO: [Synth 8-3491] module 'Multi_2_way_4_bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_2_way_4_bit.vhd:34' bound to instance 'Register_IN_Selector' of component 'Multi_2_way_4_bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Multi_2_way_4_bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_2_way_4_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_2_way_4_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Multi_2_way_4_bit' (9#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_2_way_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:20' bound to instance 'RegisterBank' of component 'Register_Bank' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:234]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:37]
INFO: [Synth 8-3491] module 'Decoder_3_8' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_ZERO' of component 'Decoder_3_8' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_8' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_3_8.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_8' (10#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Slow_Clk.vhd:5' bound to instance 'Slow_Clock_0' of component 'Slow_Clk' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:34' bound to instance 'Reg_0' of component 'Register_4bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (11#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:34' bound to instance 'Reg_1' of component 'Register_4bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:94]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:34' bound to instance 'Reg_2' of component 'Register_4bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:102]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:34' bound to instance 'Reg_3' of component 'Register_4bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:110]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:34' bound to instance 'Reg_4' of component 'Register_4bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:118]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:34' bound to instance 'Reg_5' of component 'Register_4bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:126]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:34' bound to instance 'Reg_6' of component 'Register_4bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:134]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_4bit.vhd:34' bound to instance 'Reg_7' of component 'Register_4bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (12#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Register_Bank.vhd:37]
INFO: [Synth 8-3491] module 'Three_Bit_Adder' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/3_Bit_Adder.vhd:34' bound to instance 'Adder_3_Bit' of component 'Three_Bit_Adder' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:248]
INFO: [Synth 8-638] synthesizing module 'Three_Bit_Adder' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/3_Bit_Adder.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/3_Bit_Adder.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/3_Bit_Adder.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/3_Bit_Adder.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Three_Bit_Adder' (13#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/3_Bit_Adder.vhd:42]
INFO: [Synth 8-3491] module 'Multi_2_way_3_bit' declared at 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_2_way_3_bit.vhd:34' bound to instance 'Address_Selector' of component 'Multi_2_way_3_bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:255]
INFO: [Synth 8-638] synthesizing module 'Multi_2_way_3_bit' [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_2_way_3_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_2_way_3_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Multi_2_way_3_bit' (14#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/Downloads/Multi_2_way_3_bit.vhd:42]
WARNING: [Synth 8-3848] Net Data in module/entity Nanoprocessor does not have driver. [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor' (15#1) [C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor.vhd:42]
WARNING: [Synth 8-3331] design Nanoprocessor has unconnected port Data[3]
WARNING: [Synth 8-3331] design Nanoprocessor has unconnected port Data[2]
WARNING: [Synth 8-3331] design Nanoprocessor has unconnected port Data[1]
WARNING: [Synth 8-3331] design Nanoprocessor has unconnected port Data[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 438.891 ; gain = 152.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 438.891 ; gain = 152.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 438.891 ; gain = 152.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5544] ROM "Assembly_program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 438.891 ; gain = 152.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Program_Counter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module Multi_2_way_4_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_3_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module Register_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Multi_2_way_3_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "RegisterBank/Decoder_3_to_8_ZERO/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design Nanoprocessor has unconnected port Data[3]
WARNING: [Synth 8-3331] design Nanoprocessor has unconnected port Data[2]
WARNING: [Synth 8-3331] design Nanoprocessor has unconnected port Data[1]
WARNING: [Synth 8-3331] design Nanoprocessor has unconnected port Data[0]
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_0/Q_reg[3]' (FDE) to 'RegisterBank/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_0/Q_reg[2]' (FDE) to 'RegisterBank/Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_0/Q_reg[0]' (FDE) to 'RegisterBank/Reg_0/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_0/Q_reg[1] )
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_0/Q_reg[1]) is unused and will be removed from module Nanoprocessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 576.965 ; gain = 290.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 576.965 ; gain = 290.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_4/Q_reg[3]' (FDE) to 'RegisterBank/Reg_5/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_5/Q_reg[3]' (FDE) to 'RegisterBank/Reg_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_4/Q_reg[0]' (FDE) to 'RegisterBank/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_5/Q_reg[0]' (FDE) to 'RegisterBank/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_5/Q_reg[2]' (FDE) to 'RegisterBank/Reg_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_4/Q_reg[2]' (FDE) to 'RegisterBank/Reg_6/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_6/Q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_6/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_5/Q_reg[1]' (FDE) to 'RegisterBank/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_4/Q_reg[1]' (FDE) to 'RegisterBank/Reg_6/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_6/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_6/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_6/Q_reg[3]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_6/Q_reg[0]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_6/Q_reg[2]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_6/Q_reg[1]) is unused and will be removed from module Nanoprocessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.484 ; gain = 291.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 577.484 ; gain = 291.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 577.484 ; gain = 291.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 577.484 ; gain = 291.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 577.484 ; gain = 291.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 577.484 ; gain = 291.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 577.484 ; gain = 291.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |    10|
|6     |LUT4   |     4|
|7     |LUT5   |    14|
|8     |LUT6   |     9|
|9     |FDRE   |    67|
|10    |IBUF   |     2|
|11    |OBUF   |     2|
|12    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   128|
|2     |  ProgramCounter |Program_Counter |    34|
|3     |  RegisterBank   |Register_Bank   |    54|
|4     |    Reg_1        |Register_4bit   |     7|
|5     |    Reg_2        |Register_4bit_0 |     4|
|6     |    Reg_3        |Register_4bit_1 |     8|
|7     |    Reg_7        |Register_4bit_2 |     4|
|8     |    Slow_Clock_0 |Slow_Clk_3      |    31|
|9     |  SlowClk        |Slow_Clk        |    31|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 577.484 ; gain = 291.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 577.484 ; gain = 291.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 577.484 ; gain = 291.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 676.395 ; gain = 403.207
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Nanoprocessor_Design/Nanoprocessor_Design.runs/synth_1/Nanoprocessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nanoprocessor_utilization_synth.rpt -pb Nanoprocessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 676.395 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 16 13:31:26 2025...
