Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/satvik/Software_installs/Xilinx/Vivado/2020.3/bin/unwrapped/lnx64.o/xelab -wto 1b573be7c01a40279bf176012808c68a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot tb_primitive_gates_behav xil_defaultlib.tb_primitive_gates xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/OR.v" Line 1. Module OR_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/NOR.v" Line 1. Module NOR_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/AND.v" Line 1. Module AND_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/NAND.v" Line 1. Module NAND_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/NOT.v" Line 1. Module NOT_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/XOR.v" Line 1. Module XOR_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/OR.v" Line 1. Module OR_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/NOR.v" Line 1. Module NOR_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/AND.v" Line 1. Module AND_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/NAND.v" Line 1. Module NAND_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/NOT.v" Line 1. Module NOT_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/satvik/Study/GitHub/Verilog_practice/Primitive_Gates/Primitive_Gates/Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/XOR.v" Line 1. Module XOR_gate(w=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.OR_gate(w=1)
Compiling module xil_defaultlib.NOR_gate(w=1)
Compiling module xil_defaultlib.AND_gate(w=1)
Compiling module xil_defaultlib.NAND_gate(w=1)
Compiling module xil_defaultlib.NOT_gate(w=1)
Compiling module xil_defaultlib.XOR_gate(w=1)
Compiling module xil_defaultlib.tb_primitive_gates
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_primitive_gates_behav
