@W: MT453 :"c:/code/fpgarefdesigns/propelbuilder/comm_protocols/comm_protocols/impl_1/comm_protocols_impl_1_cpe.ldc":5:0:5:0|clock period is too long for clock osc0_inst_lf_clk_out_o, changing period from 31250.0 to 15625.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 15625.0 ns to 7812.5 ns. 
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":479:17:479:33|Instance axi2axil_M00_inst of partition view:work.axi2axil_M00(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":544:17:544:33|Instance axi2axil_M01_inst of partition view:work.axi2axil_M01(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":479:17:479:33|Instance axi2axil_M00_inst of partition view:work.axi2axil_M00(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":544:17:544:33|Instance axi2axil_M01_inst of partition view:work.axi2axil_M01(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":479:17:479:33|Instance axi2axil_M00_inst of partition view:work.axi2axil_M00(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":544:17:544:33|Instance axi2axil_M01_inst of partition view:work.axi2axil_M01(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":479:17:479:33|Instance axi2axil_M00_inst of partition view:work.axi2axil_M00(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":544:17:544:33|Instance axi2axil_M01_inst of partition view:work.axi2axil_M01(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":479:17:479:33|Instance axi2axil_M00_inst of partition view:work.axi2axil_M00(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":544:17:544:33|Instance axi2axil_M01_inst of partition view:work.axi2axil_M01(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":479:17:479:33|Instance axi2axil_M00_inst of partition view:work.axi2axil_M00(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":544:17:544:33|Instance axi2axil_M01_inst of partition view:work.axi2axil_M01(verilog) has no references to its outputs; instance not removed. 
@W: BN132 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2491:16:2491:21|Removing sequential instance s1_apb_uart_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance s1_apb_uart_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":479:17:479:33|Instance axi2axil_M00_inst of partition view:work.axi2axil_M00(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":544:17:544:33|Instance axi2axil_M01_inst of partition view:work.axi2axil_M01(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":479:17:479:33|Instance axi2axil_M00_inst of partition view:work.axi2axil_M00(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\code\fpgarefdesigns\propelbuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\axi1x2\0.2.0\rtl\axi1x2.v":544:17:544:33|Instance axi2axil_M01_inst of partition view:work.axi2axil_M01(verilog) has no references to its outputs; instance not removed. 
@W: Z241 :"c:/code/fpgarefdesigns/propelbuilder/comm_protocols/comm_protocols/impl_1/comm_protocols_impl_1_cpe.ldc":3:0:3:0|Source for clock osc0_inst_hf_clk_out_o should be moved to net osc0_inst.lscc_osc_inst.hf_clk_out_o connected to driving cell pin osc0_inst.lscc_osc_inst.OSCA\.u_OSC.HFCLKOUT 
@W: Z241 :"c:/code/fpgarefdesigns/propelbuilder/comm_protocols/comm_protocols/impl_1/comm_protocols_impl_1_cpe.ldc":5:0:5:0|Source for clock osc0_inst_lf_clk_out_o should be moved to net osc0_inst.lscc_osc_inst.lf_clk_out_o connected to driving cell pin osc0_inst.lscc_osc_inst.OSCA\.u_OSC.LFCLKOUT 
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\impl_1\comm_protocols_impl_1_cck.rpt" .
