set_max_delay 4.0 -fall_from clk1 -through * -to clk* -rise_to clk* -ignore_clock_latency -probe -reset_path
