{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628268279087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628268279088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 11:44:38 2021 " "Processing started: Fri Aug 06 11:44:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628268279088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268279088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268279088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628268279689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628268279689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n pwm_basico.v(6) " "Verilog HDL Declaration information at pwm_basico.v(6): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628268290568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico " "Found entity 1: pwm_basico" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirrebote.v 1 1 " "Found 1 design units, including 1 entities, in source file antirrebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "antirrebote.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/antirrebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "VGA_driver.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "test_VGA.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "buffer_ram_dp.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/buffer_ram_dp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290591 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "teclado.v(57) " "Verilog HDL information at teclado.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628268290593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "Controlador.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Controlador.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628268290603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628268290852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Top.v(88) " "Verilog HDL assignment warning at Top.v(88): truncated value with size 32 to match size of target (6)" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290853 "|Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posPWM Top.v(89) " "Verilog HDL or VHDL warning at Top.v(89): object \"posPWM\" assigned a value but never read" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628268290853 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Hsync_n Top.v(10) " "Output port \"VGA_Hsync_n\" at Top.v(10) has no driver" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628268290853 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Vsync_n Top.v(11) " "Output port \"VGA_Vsync_n\" at Top.v(11) has no driver" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628268290853 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Top.v(12) " "Output port \"VGA_R\" at Top.v(12) has no driver" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628268290853 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Top.v(13) " "Output port \"VGA_G\" at Top.v(13) has no driver" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628268290853 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Top.v(14) " "Output port \"VGA_B\" at Top.v(14) has no driver" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628268290853 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado Teclado:teclado " "Elaborating entity \"Teclado\" for hierarchy \"Teclado:teclado\"" {  } { { "Top.v" "teclado" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628268290854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 teclado.v(52) " "Verilog HDL assignment warning at teclado.v(52): truncated value with size 32 to match size of target (27)" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290855 "|Top|Teclado:teclado"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 teclado.v(58) " "Verilog HDL assignment warning at teclado.v(58): truncated value with size 32 to match size of target (2)" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290855 "|Top|Teclado:teclado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:banco " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:banco\"" {  } { { "Top.v" "banco" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628268290856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable BancoRegistro.v(28) " "Verilog HDL or VHDL warning at BancoRegistro.v(28): object \"enable\" assigned a value but never read" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628268290862 "|Top|BancoRegistro:banco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 BancoRegistro.v(33) " "Verilog HDL assignment warning at BancoRegistro.v(33): truncated value with size 32 to match size of target (27)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290862 "|Top|BancoRegistro:banco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BancoRegistro.v(45) " "Verilog HDL assignment warning at BancoRegistro.v(45): truncated value with size 32 to match size of target (3)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290863 "|Top|BancoRegistro:banco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_basico pwm_basico:pwm " "Elaborating entity \"pwm_basico\" for hierarchy \"pwm_basico:pwm\"" {  } { { "Top.v" "pwm" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628268290886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(20) " "Verilog HDL assignment warning at pwm_basico.v(20): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290887 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_basico.v(26) " "Verilog HDL assignment warning at pwm_basico.v(26): truncated value with size 32 to match size of target (16)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290887 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(31) " "Verilog HDL assignment warning at pwm_basico.v(31): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290887 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(43) " "Verilog HDL assignment warning at pwm_basico.v(43): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290887 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(44) " "Verilog HDL assignment warning at pwm_basico.v(44): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290887 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(45) " "Verilog HDL assignment warning at pwm_basico.v(45): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290888 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(71) " "Verilog HDL assignment warning at pwm_basico.v(71): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290888 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n pwm_basico.v(25) " "Verilog HDL Always Construct warning at pwm_basico.v(25): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628268290888 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "caso pwm_basico.v(25) " "Verilog HDL Always Construct warning at pwm_basico.v(25): inferring latch(es) for variable \"caso\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628268290888 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] pwm_basico.v(29) " "Inferred latch for \"n\[0\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290888 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] pwm_basico.v(29) " "Inferred latch for \"n\[1\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290893 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] pwm_basico.v(29) " "Inferred latch for \"n\[2\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290893 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] pwm_basico.v(29) " "Inferred latch for \"n\[3\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290893 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] pwm_basico.v(29) " "Inferred latch for \"n\[4\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290893 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] pwm_basico.v(29) " "Inferred latch for \"n\[5\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290893 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] pwm_basico.v(29) " "Inferred latch for \"n\[6\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290893 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] pwm_basico.v(29) " "Inferred latch for \"n\[7\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290893 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] pwm_basico.v(29) " "Inferred latch for \"n\[8\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] pwm_basico.v(29) " "Inferred latch for \"n\[9\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] pwm_basico.v(29) " "Inferred latch for \"n\[10\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] pwm_basico.v(29) " "Inferred latch for \"n\[11\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[12\] pwm_basico.v(29) " "Inferred latch for \"n\[12\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[13\] pwm_basico.v(29) " "Inferred latch for \"n\[13\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[14\] pwm_basico.v(29) " "Inferred latch for \"n\[14\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[15\] pwm_basico.v(29) " "Inferred latch for \"n\[15\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[0\] pwm_basico.v(29) " "Inferred latch for \"caso\[0\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[1\] pwm_basico.v(29) " "Inferred latch for \"caso\[1\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[2\] pwm_basico.v(29) " "Inferred latch for \"caso\[2\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[3\] pwm_basico.v(29) " "Inferred latch for \"caso\[3\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[4\] pwm_basico.v(29) " "Inferred latch for \"caso\[4\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[5\] pwm_basico.v(29) " "Inferred latch for \"caso\[5\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268290894 "|Top|pwm_basico:pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:display " "Elaborating entity \"Display\" for hierarchy \"Display:display\"" {  } { { "Top.v" "display" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628268290895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Display.v(19) " "Verilog HDL assignment warning at Display.v(19): truncated value with size 32 to match size of target (27)" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290896 "|Top|Display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display.v(28) " "Verilog HDL assignment warning at Display.v(28): truncated value with size 32 to match size of target (2)" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628268290896 "|Top|Display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg Display:display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"Display:display\|BCDtoSSeg:bcdtosseg\"" {  } { { "Display.v" "bcdtosseg" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628268290897 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628268291426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[15\] " "Latch pwm_basico:pwm\|n\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291439 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[14\] " "Latch pwm_basico:pwm\|n\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291439 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[13\] " "Latch pwm_basico:pwm\|n\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291440 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[12\] " "Latch pwm_basico:pwm\|n\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291440 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[11\] " "Latch pwm_basico:pwm\|n\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291440 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[10\] " "Latch pwm_basico:pwm\|n\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291440 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[9\] " "Latch pwm_basico:pwm\|n\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291440 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[8\] " "Latch pwm_basico:pwm\|n\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291440 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[7\] " "Latch pwm_basico:pwm\|n\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291440 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[6\] " "Latch pwm_basico:pwm\|n\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291441 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[5\] " "Latch pwm_basico:pwm\|n\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291441 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[4\] " "Latch pwm_basico:pwm\|n\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291441 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[3\] " "Latch pwm_basico:pwm\|n\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291441 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[2\] " "Latch pwm_basico:pwm\|n\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291441 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[1\] " "Latch pwm_basico:pwm\|n\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291441 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[0\] " "Latch pwm_basico:pwm\|n\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628268291441 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628268291441 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Hsync_n GND " "Pin \"VGA_Hsync_n\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628268291508 "|Top|VGA_Hsync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Vsync_n GND " "Pin \"VGA_Vsync_n\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628268291508 "|Top|VGA_Vsync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R GND " "Pin \"VGA_R\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628268291508 "|Top|VGA_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G GND " "Pin \"VGA_G\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628268291508 "|Top|VGA_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B GND " "Pin \"VGA_B\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628268291508 "|Top|VGA_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628268291508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628268291612 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628268292135 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268292188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628268292311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628268292311 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628268292374 "|Top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628268292374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628268292375 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628268292375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628268292375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628268292375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628268292399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 11:44:52 2021 " "Processing ended: Fri Aug 06 11:44:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628268292399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628268292399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628268292399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628268292399 ""}
