

================================================================
== Vitis HLS Report for 'extract_Pipeline_VITIS_LOOP_145_3'
================================================================
* Date:           Sun Sep  4 22:40:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.180 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        5|     2156|  16.500 ns|  7.115 us|    5|  2156|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_145_3  |        3|     2154|         4|          1|          1|  1 ~ 2152|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 7 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEF_Img_data158, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LEF_Img_data157, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 20 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %col"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body45"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_1 = load i11 %col" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:151]   --->   Operation 23 'load' 'col_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.88ns)   --->   "%icmp_ln145 = icmp_eq  i11 %col_1, i11 %trunc_ln_read" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 24 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.48ns)   --->   "%add_ln145 = add i11 %col_1, i11 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 25 'add' 'add_ln145' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.body45.split, void %for.end62.loopexit.exitStub" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 26 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i11 %col_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 27 'zext' 'zext_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:147]   --->   Operation 28 'specpipeline' 'specpipeline_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln148 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2152, i64 1076" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:148]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln148' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 30 'specloopname' 'specloopname_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %col_1, i32 2, i32 10" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:151]   --->   Operation 31 'partselect' 'tmp_1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.62ns)   --->   "%icmp_ln151 = icmp_eq  i9 %tmp_1, i9 0" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:151]   --->   Operation 32 'icmp' 'icmp_ln151' <Predicate = (!icmp_ln145)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %if.then, void %if.else" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:151]   --->   Operation 33 'br' 'br_ln151' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%this_buff_0_addr = getelementptr i16 %this_buff_0, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 34 'getelementptr' 'this_buff_0_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%this_buff_1_addr = getelementptr i16 %this_buff_1, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 35 'getelementptr' 'this_buff_1_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%this_buff_2_addr = getelementptr i16 %this_buff_2, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 36 'getelementptr' 'this_buff_2_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%this_buff_3_addr = getelementptr i16 %this_buff_3, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 37 'getelementptr' 'this_buff_3_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%this_buff_4_addr = getelementptr i16 %this_buff_4, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 38 'getelementptr' 'this_buff_4_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%this_buff_5_addr = getelementptr i16 %this_buff_5, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 39 'getelementptr' 'this_buff_5_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%this_buff_6_addr = getelementptr i16 %this_buff_6, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 40 'getelementptr' 'this_buff_6_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%this_buff_7_addr = getelementptr i16 %this_buff_7, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 41 'getelementptr' 'this_buff_7_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (1.38ns)   --->   "%this_buff_0_load = load i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 42 'load' 'this_buff_0_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 43 [3/3] (1.38ns)   --->   "%this_buff_1_load = load i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 43 'load' 'this_buff_1_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 44 [3/3] (1.38ns)   --->   "%this_buff_2_load = load i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 44 'load' 'this_buff_2_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 45 [3/3] (1.38ns)   --->   "%this_buff_3_load = load i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 45 'load' 'this_buff_3_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 46 [3/3] (1.38ns)   --->   "%this_buff_4_load = load i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 46 'load' 'this_buff_4_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 47 [3/3] (1.38ns)   --->   "%this_buff_5_load = load i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 47 'load' 'this_buff_5_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 48 [3/3] (1.38ns)   --->   "%this_buff_6_load = load i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 48 'load' 'this_buff_6_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 49 [3/3] (1.38ns)   --->   "%this_buff_7_load = load i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 49 'load' 'this_buff_7_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln145 = store i11 %add_ln145, i11 %col" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 50 'store' 'store_ln145' <Predicate = (!icmp_ln145)> <Delay = 1.29>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.body45" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 51 'br' 'br_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 52 [2/3] (1.38ns)   --->   "%this_buff_0_load = load i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 52 'load' 'this_buff_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 53 [2/3] (1.38ns)   --->   "%this_buff_1_load = load i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 53 'load' 'this_buff_1_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 54 [2/3] (1.38ns)   --->   "%this_buff_2_load = load i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 54 'load' 'this_buff_2_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 55 [2/3] (1.38ns)   --->   "%this_buff_3_load = load i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 55 'load' 'this_buff_3_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 56 [2/3] (1.38ns)   --->   "%this_buff_4_load = load i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 56 'load' 'this_buff_4_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 57 [2/3] (1.38ns)   --->   "%this_buff_5_load = load i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 57 'load' 'this_buff_5_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 58 [2/3] (1.38ns)   --->   "%this_buff_6_load = load i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 58 'load' 'this_buff_6_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 59 [2/3] (1.38ns)   --->   "%this_buff_7_load = load i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 59 'load' 'this_buff_7_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 60 [1/3] (1.38ns)   --->   "%this_buff_0_load = load i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 60 'load' 'this_buff_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 61 [1/3] (1.38ns)   --->   "%this_buff_1_load = load i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 61 'load' 'this_buff_1_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 62 [1/3] (1.38ns)   --->   "%this_buff_2_load = load i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 62 'load' 'this_buff_2_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 63 [1/3] (1.38ns)   --->   "%this_buff_3_load = load i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 63 'load' 'this_buff_3_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 64 [1/3] (1.38ns)   --->   "%this_buff_4_load = load i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 64 'load' 'this_buff_4_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 65 [1/3] (1.38ns)   --->   "%this_buff_5_load = load i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 65 'load' 'this_buff_5_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 66 [1/3] (1.38ns)   --->   "%this_buff_6_load = load i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 66 'load' 'this_buff_6_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 67 [1/3] (1.38ns)   --->   "%this_buff_7_load = load i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 67 'load' 'this_buff_7_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 68 [1/1] (1.46ns)   --->   "%p_s = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i32, i16 %this_buff_0_load, i16 %this_buff_1_load, i16 %this_buff_2_load, i16 %this_buff_3_load, i16 %this_buff_4_load, i16 %this_buff_5_load, i16 %this_buff_6_load, i16 %this_buff_7_load, i32 %tmp" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 68 'mux' 'p_s' <Predicate = (!icmp_ln151)> <Delay = 1.46> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %LEF_Img_data157, i16 %p_s" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = (!icmp_ln151)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 70 [1/1] (1.20ns)   --->   "%InImg_data156_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'read' 'InImg_data156_read' <Predicate = (!icmp_ln151)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 71 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %SEF_Img_data158, i16 %InImg_data156_read" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (!icmp_ln151)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.inc60" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:154]   --->   Operation 72 'br' 'br_ln154' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.20ns)   --->   "%p_03 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'p_03' <Predicate = (icmp_ln151)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc60"   --->   Operation 74 'br' 'br_ln0' <Predicate = (icmp_ln151)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 3.18ns
The critical path consists of the following:
	'alloca' operation ('col') [14]  (0 ns)
	'load' operation ('col', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:151) on local variable 'col' [31]  (0 ns)
	'add' operation ('add_ln145', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145) [33]  (1.48 ns)
	'store' operation ('store_ln145', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145) of variable 'add_ln145', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145 on local variable 'col' [69]  (1.3 ns)
	blocking operation 0.401 ns on control path)

 <State 2>: 1.38ns
The critical path consists of the following:
	'load' operation ('this_buff_0_load', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152) on array 'this_buff_0' [52]  (1.38 ns)

 <State 3>: 1.38ns
The critical path consists of the following:
	'load' operation ('this_buff_0_load', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152) on array 'this_buff_0' [52]  (1.38 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'mux' operation ('p_s', /home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152) [60]  (1.46 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'LEF_Img_data157' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [61]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
