============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Y_22S720/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     321squarial
   Run Date =   Sat Oct  8 15:47:06 2022

   Run on =     LAPTOP-0TRO264C
============================================================
RUN-1002 : start command "open_project uart.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll_test.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll_test.v(79)
HDL-1007 : analyze verilog file ../../al_ip/Double_RAM_uut.v
HDL-1007 : analyze verilog file ../../source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ANSI port 'rx_int' is not allowed in ../../source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file ../../source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file ../../source/rtl/speed_setting.v
HDL-1007 : analyze verilog file ../../source/rtl/uart_top.v
HDL-1007 : analyze verilog file ../../source/rtl/ram_rw_control.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/uart_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 4 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ram_rw_control/uut_Double_RAM/clkb driven by BUFG (92 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_dup_1 is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_dup_1 is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net ext_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ram_rw_control/uut_Double_RAM/clkb as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 204 instances
RUN-0007 : 90 luts, 85 seqs, 10 mslices, 8 lslices, 5 pads, 1 brams, 0 dsps
RUN-1001 : There are total 245 nets
RUN-1001 : 162 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     68      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     17      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   4   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 4
PHY-3001 : Initial placement ...
PHY-3001 : design contains 202 instances, 90 luts, 85 seqs, 18 slices, 4 macros(18 instances: 10 mslices 8 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 900, tnet num: 243, tinst num: 202, tnode num: 1200, tedge num: 1415.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.054834s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68924.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 202.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 44212.3, overlap = 2.25
PHY-3002 : Step(2): len = 34302, overlap = 2.25
PHY-3002 : Step(3): len = 22642.1, overlap = 0
PHY-3002 : Step(4): len = 19548.2, overlap = 2.25
PHY-3002 : Step(5): len = 16417.2, overlap = 0
PHY-3002 : Step(6): len = 15149.2, overlap = 2.25
PHY-3002 : Step(7): len = 12569.8, overlap = 2.25
PHY-3002 : Step(8): len = 11694.1, overlap = 2.25
PHY-3002 : Step(9): len = 11146, overlap = 2.25
PHY-3002 : Step(10): len = 10403.6, overlap = 2.25
PHY-3002 : Step(11): len = 10253.1, overlap = 2.25
PHY-3002 : Step(12): len = 9400.5, overlap = 2.25
PHY-3002 : Step(13): len = 8760.7, overlap = 2.25
PHY-3002 : Step(14): len = 8704.1, overlap = 2.25
PHY-3002 : Step(15): len = 8052.9, overlap = 2.25
PHY-3002 : Step(16): len = 7930.4, overlap = 2.25
PHY-3002 : Step(17): len = 7261.9, overlap = 2.25
PHY-3002 : Step(18): len = 7298.1, overlap = 2.25
PHY-3002 : Step(19): len = 7121.4, overlap = 2.25
PHY-3002 : Step(20): len = 6797.2, overlap = 2.25
PHY-3002 : Step(21): len = 6740.5, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00235688
PHY-3002 : Step(22): len = 6751.9, overlap = 2.25
PHY-3002 : Step(23): len = 6439.3, overlap = 2.25
PHY-3002 : Step(24): len = 6427.6, overlap = 2.25
PHY-3002 : Step(25): len = 6178.4, overlap = 2.25
PHY-3002 : Step(26): len = 6272.5, overlap = 2.25
PHY-3002 : Step(27): len = 6184.5, overlap = 2.25
PHY-3002 : Step(28): len = 6155.6, overlap = 2.25
PHY-3002 : Step(29): len = 6136.2, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00471375
PHY-3002 : Step(30): len = 6149.7, overlap = 2.25
PHY-3002 : Step(31): len = 6054.5, overlap = 2.25
PHY-3002 : Step(32): len = 6054.5, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0094275
PHY-3002 : Step(33): len = 6060, overlap = 2.25
PHY-3002 : Step(34): len = 6046.1, overlap = 2.25
PHY-3002 : Step(35): len = 6035, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006861s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005050s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (309.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(36): len = 7115.9, overlap = 0
PHY-3002 : Step(37): len = 7192.8, overlap = 0
PHY-3002 : Step(38): len = 6295.7, overlap = 0
PHY-3002 : Step(39): len = 6247.9, overlap = 0
PHY-3002 : Step(40): len = 5841.1, overlap = 0
PHY-3002 : Step(41): len = 5608.3, overlap = 0
PHY-3002 : Step(42): len = 5564.4, overlap = 0
PHY-3002 : Step(43): len = 5629.1, overlap = 0
PHY-3002 : Step(44): len = 5499, overlap = 0
PHY-3002 : Step(45): len = 5503.8, overlap = 0
PHY-3002 : Step(46): len = 5509.5, overlap = 0
PHY-3002 : Step(47): len = 5351.1, overlap = 0
PHY-3002 : Step(48): len = 5172.7, overlap = 0
PHY-3002 : Step(49): len = 5232.8, overlap = 0
PHY-3002 : Step(50): len = 5164.6, overlap = 0
PHY-3002 : Step(51): len = 4785.8, overlap = 0
PHY-3002 : Step(52): len = 4790.5, overlap = 0
PHY-3002 : Step(53): len = 4704.3, overlap = 0
PHY-3002 : Step(54): len = 4488, overlap = 0
PHY-3002 : Step(55): len = 4424.2, overlap = 0
PHY-3002 : Step(56): len = 4487.9, overlap = 0
PHY-3002 : Step(57): len = 4357.3, overlap = 0
PHY-3002 : Step(58): len = 4292.7, overlap = 0
PHY-3002 : Step(59): len = 4208.2, overlap = 0
PHY-3002 : Step(60): len = 4085.4, overlap = 0
PHY-3002 : Step(61): len = 4007.1, overlap = 0
PHY-3002 : Step(62): len = 4009.7, overlap = 0
PHY-3002 : Step(63): len = 3808, overlap = 0
PHY-3002 : Step(64): len = 3795.7, overlap = 0
PHY-3002 : Step(65): len = 3685, overlap = 0
PHY-3002 : Step(66): len = 3698.4, overlap = 0
PHY-3002 : Step(67): len = 3653.1, overlap = 0
PHY-3002 : Step(68): len = 3649.7, overlap = 0
PHY-3002 : Step(69): len = 3620.4, overlap = 0
PHY-3002 : Step(70): len = 3615.1, overlap = 0
PHY-3002 : Step(71): len = 3529.9, overlap = 0
PHY-3002 : Step(72): len = 3528.6, overlap = 0
PHY-3002 : Step(73): len = 3513.1, overlap = 0
PHY-3002 : Step(74): len = 3525.1, overlap = 0
PHY-3002 : Step(75): len = 3447.9, overlap = 0
PHY-3002 : Step(76): len = 3465.8, overlap = 0
PHY-3002 : Step(77): len = 3479.7, overlap = 0
PHY-3002 : Step(78): len = 3437.1, overlap = 0
PHY-3002 : Step(79): len = 3422.8, overlap = 0
PHY-3002 : Step(80): len = 3362.6, overlap = 0
PHY-3002 : Step(81): len = 3405.3, overlap = 0
PHY-3002 : Step(82): len = 3418.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005638s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (277.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00870022
PHY-3002 : Step(83): len = 3330, overlap = 5.21875
PHY-3002 : Step(84): len = 3330.9, overlap = 5.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 900, tnet num: 243, tinst num: 202, tnode num: 1200, tedge num: 1415.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 13.38 peak overflow 2.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/245.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3320, over cnt = 12(0%), over = 46, worst = 7
PHY-1001 : End global iterations;  0.013448s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (116.2%)

PHY-1001 : Congestion index: top1 = 8.02, top5 = 1.96, top10 = 0.98, top15 = 0.65.
PHY-1001 : End incremental global routing;  0.086959s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.005801s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.096742s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (113.1%)

OPT-1001 : Current memory(MB): used = 123, reserve = 96, peak = 123.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 124/245.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3320, over cnt = 12(0%), over = 46, worst = 7
PHY-1002 : len = 3808, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 3888, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 3904, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.023155s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.5%)

PHY-1001 : Congestion index: top1 = 9.06, top5 = 2.25, top10 = 1.12, top15 = 0.75.
OPT-1001 : End congestion update;  0.080335s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004317s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.084769s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.2%)

OPT-1001 : Current memory(MB): used = 124, reserve = 97, peak = 124.
OPT-1001 : End physical optimization;  0.243349s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 90 LUT to BLE ...
SYN-4008 : Packed 90 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 27 remaining SEQ's ...
SYN-4005 : Packed 21 SEQ with LUT/SLICE
SYN-4006 : 15 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 96/125 primitive instances ...
PHY-3001 : End packing;  0.011460s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.3%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 84 instances
RUN-1001 : 36 mslices, 37 lslices, 5 pads, 1 brams, 0 dsps
RUN-1001 : There are total 188 nets
RUN-1001 : 104 nets have 2 pins
RUN-1001 : 58 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : design contains 82 instances, 73 slices, 4 macros(18 instances: 10 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : After packing: Len = 3512, Over = 6.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 737, tnet num: 186, tinst num: 82, tnode num: 965, tedge num: 1238.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.064986s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.31041e-05
PHY-3002 : Step(85): len = 3401.5, overlap = 6
PHY-3002 : Step(86): len = 3416, overlap = 5.75
PHY-3002 : Step(87): len = 3412.8, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000146208
PHY-3002 : Step(88): len = 3398.5, overlap = 5.25
PHY-3002 : Step(89): len = 3398.5, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000292416
PHY-3002 : Step(90): len = 3377.8, overlap = 5.5
PHY-3002 : Step(91): len = 3377.8, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013913s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.3%)

PHY-3001 : Trial Legalized: Len = 5674
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004009s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (389.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(92): len = 4700.5, overlap = 0.5
PHY-3002 : Step(93): len = 4031.7, overlap = 4
PHY-3002 : Step(94): len = 3821.4, overlap = 3.5
PHY-3002 : Step(95): len = 3757, overlap = 3.5
PHY-3002 : Step(96): len = 3719.3, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000171355
PHY-3002 : Step(97): len = 3665.2, overlap = 4.25
PHY-3002 : Step(98): len = 3655.5, overlap = 4.5
PHY-3002 : Step(99): len = 3652.2, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00034271
PHY-3002 : Step(100): len = 3638.2, overlap = 4.75
PHY-3002 : Step(101): len = 3638.2, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007010s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (222.9%)

PHY-3001 : Legalized: Len = 4724, Over = 0
PHY-3001 : End spreading;  0.003726s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4724, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 737, tnet num: 186, tinst num: 82, tnode num: 965, tedge num: 1238.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8/188.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5256, over cnt = 14(0%), over = 24, worst = 4
PHY-1002 : len = 5456, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034536s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.5%)

PHY-1001 : Congestion index: top1 = 12.20, top5 = 3.49, top10 = 1.74, top15 = 1.16.
PHY-1001 : End incremental global routing;  0.091816s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.005031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.100114s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.3%)

OPT-1001 : Current memory(MB): used = 125, reserve = 99, peak = 126.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 158/188.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003101s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.20, top5 = 3.49, top10 = 1.74, top15 = 1.16.
OPT-1001 : End congestion update;  0.057340s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003523s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (443.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.060982s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.5%)

OPT-1001 : Current memory(MB): used = 125, reserve = 99, peak = 126.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003294s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 158/188.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001695s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.20, top5 = 3.49, top10 = 1.74, top15 = 1.16.
PHY-1001 : End incremental global routing;  0.056199s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.005184s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (301.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 158/188.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.20, top5 = 3.49, top10 = 1.74, top15 = 1.16.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004413s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (354.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 11.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.352370s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.0%)

RUN-1003 : finish command "place" in  2.046390s wall, 2.500000s user + 0.625000s system = 3.125000s CPU (152.7%)

RUN-1004 : used memory is 123 MB, reserved memory is 96 MB, peak memory is 126 MB
RUN-1002 : start command "export_db uart_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 84 instances
RUN-1001 : 36 mslices, 37 lslices, 5 pads, 1 brams, 0 dsps
RUN-1001 : There are total 188 nets
RUN-1001 : 104 nets have 2 pins
RUN-1001 : 58 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 737, tnet num: 186, tinst num: 82, tnode num: 965, tedge num: 1238.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 36 mslices, 37 lslices, 5 pads, 1 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5200, over cnt = 14(0%), over = 21, worst = 4
PHY-1002 : len = 5368, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 5416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035210s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (177.5%)

PHY-1001 : Congestion index: top1 = 12.22, top5 = 3.45, top10 = 1.72, top15 = 1.15.
PHY-1001 : End global routing;  0.091696s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (136.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 137, reserve = 110, peak = 137.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net ext_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_ram_rw_control/uut_Double_RAM/clkb will be merged with clock u_pll_test/clk0_buf
PHY-1001 : Current memory(MB): used = 401, reserve = 378, peak = 401.
PHY-1001 : End build detailed router design. 5.592375s wall, 5.484375s user + 0.046875s system = 5.531250s CPU (98.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 3576, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.439123s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 431, reserve = 409, peak = 431.
PHY-1001 : End phase 1; 0.446326s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (98.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Patch 100 net; 0.129644s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.4%)

PHY-1022 : len = 13464, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 431, reserve = 409, peak = 431.
PHY-1001 : End initial routed; 0.323769s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (101.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/167(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.078715s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 432, reserve = 409, peak = 432.
PHY-1001 : End phase 2; 0.402609s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 13464, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.005189s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 13448, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.045274s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 13472, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.014222s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/167(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.127466s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.034574s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.4%)

PHY-1001 : Current memory(MB): used = 441, reserve = 419, peak = 441.
PHY-1001 : End phase 3; 0.406531s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (96.1%)

PHY-1003 : Routed, final wirelength = 13472
PHY-1001 : Current memory(MB): used = 441, reserve = 419, peak = 441.
PHY-1001 : End export database. 0.006751s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.130890s wall, 6.984375s user + 0.062500s system = 7.046875s CPU (98.8%)

RUN-1003 : finish command "route" in  7.375981s wall, 7.234375s user + 0.093750s system = 7.328125s CPU (99.4%)

RUN-1004 : used memory is 405 MB, reserved memory is 382 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top Device: EG4S20BG256***

IO Statistics
#IO                         5
  #input                    3
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      132   out of  19600    0.67%
#reg                       93   out of  19600    0.47%
#le                       137
  #lut only                44   out of    137   32.12%
  #reg only                 5   out of    137    3.65%
  #lut&reg                 88   out of    137   64.23%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        5   out of    188    2.66%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_pll_test/clk0_buf    GCLK               pll                u_pll_test/pll_inst.clkc0    59
#2        ext_clk_25m_dup_1      GeneralRouting     io                 ext_clk_25m_syn_2.di         1


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ext_clk_25m      INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   ext_rst_n       INPUT        L12        LVCMOS25          N/A          PULLUP      NONE    
    uart_rx        INPUT        F16        LVCMOS25          N/A          PULLUP      NONE    
      led         OUTPUT         M3        LVCMOS25           8            NONE       NONE    
    uart_tx       OUTPUT        E16        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------+
|Instance           |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------+
|top                |uart_top       |137    |114     |18      |93      |1       |0       |
|  my_uart_rx       |my_uart_rx     |35     |32      |0       |26      |0       |0       |
|  my_uart_tx       |my_uart_tx     |17     |16      |0       |15      |0       |0       |
|  speed_rx         |speed_setting  |30     |26      |4       |14      |0       |0       |
|  speed_tx         |speed_setting  |22     |18      |4       |16      |0       |0       |
|  u_pll_test       |pll_test       |1      |1       |0       |0       |0       |0       |
|  u_ram_rw_control |ram_rw_control |32     |21      |10      |22      |1       |0       |
|    uut_Double_RAM |Double_RAM_uut |0      |0       |0       |0       |1       |0       |
+----------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        98   
    #2         2        26   
    #3         3        21   
    #4         4        11   
    #5        5-10      18   
    #6       11-50      4    
    #7       51-100     1    
  Average     2.71           

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid uart_inst.bid"
RUN-1002 : start command "bitgen -bit uart.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 82
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 188, pip num: 1446
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 223 valid insts, and 4318 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit" in  1.399665s wall, 2.812500s user + 0.046875s system = 2.859375s CPU (204.3%)

RUN-1004 : used memory is 412 MB, reserved memory is 388 MB, peak memory is 547 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_154706.log"
