<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: knc.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">knc.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::knc{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> knc : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        BANK_CONFLICTS = 0xa, <span class="comment">// Number of actual bank conflicts</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        BRANCHES = 0x12, <span class="comment">// Number of taken and not taken branches</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        BRANCHES_MISPREDICTED = 0x2b, <span class="comment">// Number of branch mispredictions that occurred on BTB hits. BTB misses are not considered branch mispredicts because no prediction exists for them yet.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        CODE_CACHE_MISS = 0xe, <span class="comment">// Number of instruction reads that miss the internal code cache; whether the read is cacheable or noncacheable</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        CODE_PAGE_WALK = 0xd, <span class="comment">// Number of code page walks</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        CODE_READ = 0xc, <span class="comment">// Number of instruction reads; whether the read is cacheable or noncacheable</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        CPU_CLK_UNHALTED = 0x2a, <span class="comment">// Number of cycles during which the processor is not halted.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        DATA_CACHE_LINES_WRITTEN_BACK = 0x6, <span class="comment">// Number of dirty lines (all) that are written back</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        DATA_PAGE_WALK = 0x2, <span class="comment">// Number of data page walks</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        DATA_READ = 0x0, <span class="comment">// Number of successful memory data reads committed by the K-unit (L1). Cache accesses resulting from prefetch instructions are included for A0 stepping.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        DATA_READ_MISS = 0x3, <span class="comment">// Number of memory read accesses that miss the internal data cache whether or not the access is cacheable or noncacheable. Cache accesses resulting from prefetch instructions are not included.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        DATA_READ_MISS_OR_WRITE_MISS = 0x29, <span class="comment">// Number of memory read and/or write accesses that miss the internal data cache</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        DATA_READ_OR_WRITE = 0x28, <span class="comment">// Number of memory data reads and/or writes (internal data cache hit and miss combined). Read cache accesses resulting from prefetch instructions are included for A0 stepping.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        DATA_WRITE = 0x1, <span class="comment">// Number of successful memory data writes committed by the K-unit (L1). Streaming stores (hit/miss L1)</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        DATA_WRITE_MISS = 0x4, <span class="comment">// Number of memory write accesses that miss the internal data cache whether or not the access is cacheable. Non-cacheable misses are not included.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        EXEC_STAGE_CYCLES = 0x2e, <span class="comment">// Number of E-stage cycles that were successfully completed. Includes cycles generated by multi-cycle E-stage instructions. For instructions destined for the FPU or VPU pipelines</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        FE_STALLED = 0x2d, <span class="comment">// Number of cycles where the front-end could not advance. Any multi-cycle instructions which delay pipeline advance and apply backpressure to the front-end will be included</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        INSTRUCTIONS_EXECUTED = 0x16, <span class="comment">// Number of instructions executed (up to two per clock)</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        INSTRUCTIONS_EXECUTED_V_PIPE = 0x17, <span class="comment">// Number of instructions executed in the V_pipe. The event indicates the number of instructions that were paired.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        L1_DATA_HIT_INFLIGHT_PF1 = 0x20, <span class="comment">// Number of data requests which hit an in-flight vprefetch0. The in-flight vprefetch0 was not necessarily issued from the same thread as the data request.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        L1_DATA_PF1 = 0x11, <span class="comment">// Number of data vprefetch0 requests seen by the L1.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        L1_DATA_PF1_DROP = 0x1e, <span class="comment">// Number of data vprefetch0 requests seen by the L1 which were dropped for any reason. A vprefetch0 can be dropped if the requested address matches another in-flight request or if it has a UC memtype.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        L1_DATA_PF1_MISS = 0x1c, <span class="comment">// Number of data vprefetch0 requests seen by the L1 which missed L1. Does not include vprefetch1 requests which are counted in L1_DATA_PF1_DROP.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        L1_DATA_PF2 = 0x37, <span class="comment">// Number of data vprefetch1 requests seen by the L1. This is not necessarily the same number as seen by the L2 because this count includes requests that are dropped by the core. A vprefetch1 can be dropped by the core if the requested address matches another in-flight request or if it has a UC memtype.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        L2_CODE_READ_MISS_CACHE_FILL = 0x10f0, <span class="comment">// Number of code read accesses that missed the L2 cache and were satisfied by another L2 cache. Can include promoted read misses that started as DATA accesses.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        L2_CODE_READ_MISS_MEM_FILL = 0x10f5, <span class="comment">// Number of code read accesses that missed the L2 cache and were satisfied by main memory. Can include promoted read misses that started as DATA accesses.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        L2_DATA_HIT_INFLIGHT_PF2 = 0x10ff, <span class="comment">// Number of data requests which hit an in-flight vprefetch1. The in-flight vprefetch1 was not necessarily issued from the same thread as the data request.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        L2_DATA_PF1_MISS = 0x38, <span class="comment">// Number of data vprefetch0 requests seen by the L2 which missed L2.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        L2_DATA_PF2 = 0x10fc, <span class="comment">// Number of data vprefetch1 requests seen by the L2. Only counts vprefetch1 hits on A0 stepping.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        L2_DATA_PF2_DROP = 0x10fd, <span class="comment">// Number of data vprefetch1 requests seen by the L2 which were dropped for any reason.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        L2_DATA_PF2_MISS = 0x10fe, <span class="comment">// Number of data vprefetch1 requests seen by the L2 which missed L2. Does not include vprefetch2 requests which are counted in L2_DATA_PF2_DROP.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        L2_DATA_READ_MISS_CACHE_FILL = 0x10f1, <span class="comment">// Number of data read accesses that missed the L2 cache and were satisfied by another L2 cache. Can include promoted read misses that started as CODE accesses.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        L2_DATA_READ_MISS_MEM_FILL = 0x10f6, <span class="comment">// Number of data read accesses that missed the L2 cache and were satisfied by main memory. Can include promoted read misses that started as CODE accesses.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        L2_DATA_WRITE_MISS_CACHE_FILL = 0x10f2, <span class="comment">// Number of data write (RFO) accesses that missed the L2 cache and were satisfied by another L2 cache.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        L2_DATA_WRITE_MISS_MEM_FILL = 0x10f7, <span class="comment">// Number of data write (RFO) accesses that missed the L2 cache and were satisfied by main memory.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        L2_READ_HIT_E = 0x10c8, <span class="comment">// L2 Read Hit E State</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        L2_READ_HIT_M = 0x10c9, <span class="comment">// L2 Read Hit M State</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        L2_READ_HIT_S = 0x10ca, <span class="comment">// L2 Read Hit S State</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        L2_READ_MISS = 0x10cb, <span class="comment">// L2 Read Misses. Prefetch and demand requests to the same address will produce double counting.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        L2_VICTIM_REQ_WITH_DATA = 0x10d7, <span class="comment">// L2 received a victim request and responded with data</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        L2_WRITE_HIT = 0x10cc, <span class="comment">// L2 Write HIT</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        LONG_CODE_PAGE_WALK = 0x3b, <span class="comment">// Number of long code page walks</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        LONG_DATA_PAGE_WALK = 0x3a, <span class="comment">// Number of long data page walks</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        MEMORY_ACCESSES_IN_BOTH_PIPES = 0x9, <span class="comment">// Number of data memory reads or writes that are paired in both pipes of the pipeline</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        MICROCODE_CYCLES = 0x2c, <span class="comment">// The number of cycles microcode is executing. While microcode is executing</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        PIPELINE_AGI_STALLS = 0x1f, <span class="comment">// Number of address generation interlock (AGI) stalls. An AGI occurring in both the U- and V- pipelines in the same clock signals this event twice.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        PIPELINE_FLUSHES = 0x15, <span class="comment">// Number of pipeline flushes that occur. Pipeline flushes are caused by BTB misses on taken branches</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        PIPELINE_SG_AGI_STALLS = 0x21, <span class="comment">// Number of address generation interlock (AGI) stalls due to vscatter* and vgather* instructions.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        SNP_HITM_BUNIT = 0x10e3, <span class="comment">// Snoop HITM in BUNIT</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        SNP_HITM_L2 = 0x10e7, <span class="comment">// Snoop HITM in L2</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        SNP_HIT_L2 = 0x10e6, <span class="comment">// Snoop HIT in L2</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        VPU_DATA_READ = 0x2000, <span class="comment">// Number of read transactions that were issued. In general each read transaction will read 1 64B cacheline. If there are alignment issues</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        VPU_DATA_READ_MISS = 0x2003, <span class="comment">// VPU L1 data cache readmiss. Counts the number of occurrences.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        VPU_DATA_WRITE = 0x2001, <span class="comment">// Number of write transactions that were issued. . In general each write transaction will write 1 64B cacheline. If there are alignment issues</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        VPU_DATA_WRITE_MISS = 0x2004, <span class="comment">// VPU L1 data cache write miss. Counts the number of occurrences.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        VPU_ELEMENTS_ACTIVE = 0x2018, <span class="comment">// Counts the cumulative number of elements active (via mask) for VPU instructions issued.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        VPU_INSTRUCTIONS_EXECUTED = 0x2016, <span class="comment">// Counts the number of VPU instructions executed in both u- and v-pipes.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        VPU_INSTRUCTIONS_EXECUTED_V_PIPE = 0x2017, <span class="comment">// Counts the number of VPU instructions that paired and executed in the v-pipe.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        VPU_STALL_REG = 0x2005, <span class="comment">// VPU stall on Register Dependency. Counts the number of occurrences. Dependencies will include RAW</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    };</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;};</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">namespace </span>knc = optkit::intel::knc;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
