# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_bram_ctrl_0_0/sim/xlx_design_subsystem_axi_bram_ctrl_0_0.vhd" \
"../../../../nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_uartlite_0_0/sim/xlx_design_subsystem_axi_uartlite_0_0.vhd" \

# Do not sort compile order
nosort
