CONFIG
OSC
Oscillator
EXTRC
INTOSC
XT
LP
WDT
Watchdog Timer
On
Off
CP
Code Protect
MCLRE
Master Clear Enable
External
Internal
Oscillator Select
EXTRC With 1 ms DRT
INTRC With 1 ms DRT
XT Osc With 18 ms DRT
LP Osc With 18 ms DRT
Watchdog Timer Enable
Enabled
Disabled
RB3/MCLR Functions as MCLR
RB3/MCLR Functions as RB3
IOSCFS
Internal Oscillator Frequency Select
8 MHz INTOSC Speed
4 MHz INTOSC Speed
External RC Clockout
External RC No Clock
Internal RC Clockout
Internal RC No Clock
EC
HS
PUT
Power Up Timer
8 MHz
4 MHz
BODEN
Brown Out Detect
BOD disabled
BOD enabled in run, disabled in sleep
BOD Enabled
CPD
Data EE Read Protect
BG
Bandgap Calibration Bits
Highest Bandgap Voltage
Lowest Bandgap Voltage
BOD and SBOREN disabled
SBOREN controls BOR function
BOD enabled in run, disabled in sleep, SBOREN disabled
BOD Enabled, SBOREN Disabled
IESO
Internal External Switch Over Mode
FCMEN
Monitor Clock Fail-safe
WUR
Wake-Up Reset
RC
EXTRC-OSC2 as Clock Out (32kHz..4MHz)
EXTRC-OSC2 as RA6 (32kHz..4MHz)
INTRC-OSC2 as Clock Out
INTRC-OSC2 as RA6
EXTCLK as Port IO (32kHz..40MHz)
LP (32kHz..200kHz)
XT (200kHz..4MHz)
HS (4MHz..25MHz)
RA5/MCLR Pin Function Select
MCLR
RA5
LVP
Low Voltage Program
WRT_ENABLE
Flash Program Write
Write Protect Off
0000 to 00FF write protected
0000 to 07FF write protected
0000 to 0FFF write protected
BACKBUG
Background Debug
CCP1MUX
CCP1 Mux
RB0
RB3
All
CONFIG2
Fail-Safe Clock Monitor Enable
External RC w/ RB4 on OSC2
INTOSC RC Clockout
INTOSC w/ RB4 on OSC2
EC w/ RB4 on OSC2
HS Osc With 18 ms DRT
EC Osc With RB4 and 18 ms DRT
INTRC With RB4 and 1 ms DRT
INTRC With CLKOUT and 1 ms DRT
EXTRC With RB4 1 ms DRT
EXTRC With CLKOUT 1 ms DRT
ER CLKOUT
ER I/O
INTRC CLKOUT
INTRC I/O
EC I/O
200:3FF
400:7FF
200:7FF
Adjust Bandgap Voltage (-100mV)
Target Bandgap Voltage (2.1V)
Adjust Bandgap Voltage (50mV)
Adjust Bandgap Voltage (100mv)
BODENV
Brown Out Voltage
VBOR set to 4.0V
VBOR set to 2.5V
EXTRC as Clock Out (32kHz..4MHz)
EXTRC as Port I/O (32kHz..4MHz)
INTRC as Clock Out
INTRC as Port I/O
HS (4MHz..20MHz)
RE3/MCLR Pin Function Select
RE3
Enable
Disable
Set to 2.0V
Set to 2.7V
Set to 4.2V
Set to 4.5V
CCP2MUX
CCP2 Mux
RC1
BORSEN
BOR Software Enable
EXTRC: CLKOUT on RA4, RC on RA5
EXTRCIO: I/O on RA4, RC on RA5
INTOSC: CLKOUT on RA4, I/O on RA5
INTOSCIO: I/O on RA4/RA5
EXTRC-RA6 is CLKOUT
EXTRC-RA6 is Port I/O
INTRC-RA6 is CLKOUT
INTRC-RA6 is Port I/O
EXTCLK-RA6 is Port I/O
MCLR Select Bit
RA5 is MCLR
RA5 is digital I/O, MCLR tied to VDD
Write Protection Disabled
0x0000-0x1FF Write Protected, 0x200-0x3FF may be modified by EECON
0x0000-0x3FF Write Protected
RB2
Enabled - All protected
0x0000-0x1FF Write Protected, 0x200-0x7FF may be modified by EECON
0x0000-0x3FF Write Protected, 0x400-0x7FF may be modified by EECON
0x0000-0x5FF Write Protected, 0x600-0x7FF may be modified by EECON
0F00:0FFF
0800:0FFF
1F00:1FFF
1000:1FFF
RE3 is digital input
/MCLR is external
BKBUG
WRT
Self Write Enable
0000-07ff prot
0000-03ff prot
0000-00ff prot
No protection
BOR4V
Brown Out Reset Sel Bit
Brown out at 2.1V
Brown out at 4.0V
0000-0fff prot
INTOSCIO
EXTRCIO
MCLR Pin Function Select
Normal Function
Alternate Function
BOD Enabled, SBODEN Disabled
BOD Enabled While Running, Disabled In Sleep, SBODEN Disabled
Controlled by SBODEN
BOD And SBODEN Disabled
Internal-External Switch Over
Fail Clock Monitor Enable
RC: CLKOUT on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN
RC: I/O on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN
INTOSC: CLKOUT on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN
INTOSC: I/O on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN
Write Protection Off
0h to FFh write Protected
0h to 3FFh write Protected
0h to 7FFh write Protected
0h to FFFh write Protected
CONFIG1H
RC-OSC2 as RA6 (32kHz..4MHz)
HS-PLL Enabled (16MHz..40MHz)
EC-OSC2 as RA6 (32kHz..40MHz)
EC-OSC2 as Clock Out (32kHz..40MHz)
RC (32kHz..4MHz)
OSCS
Osc. Switch Enable
CONFIG2L
2.0V
2.7V
4.2V
4.5V
CONFIG2H
Disabled-Controlled by SWDTEN bit
WDTPS
Watchdog Postscaler
1:128
1:64
1:32
1:16
1:8
1:4
1:2
1:1
CONFIG3H
CONFIG4L
STVR
Stack Overflow Reset
CONFIG5L
CP_0
Code Protect 00200-01FFF
CP_1
Code Protect 02000-03FFF
CP_2
Code Protect 04000-05FFF
CP_3
Code Protect 06000-07FFF
CONFIG5H
CPB
Code Protect Boot
CONFIG6L
WRT_0
Table Write Protect 00200-01FFF
WRT_1
Table Write Protect 02000-03FFF
WRT_2
Table Write Protect 04000-05FFF
WRT_3
Table Write Protect 06000-07FFF
CONFIG6H
WRTD
Data EE Write Protect
WRTB
Table Write Protect Boot
WRTC
Config. Write Protect
CONFIG7L
EBTR_0
Table Read Protect 00200-01FFF
EBTR_1
Table Read Protect 02000-03FFF
EBTR_2
Table Read Protect 04000-05FFF
EBTR_3
Table Read Protect 06000-07FFF
CONFIG7H
EBTRB
Table Read Protect Boot
RC-OSC2 as RA6
HS-PLL Enabled
EC-OSC2 as RA6
EC-OSC2 as Clock Out
EXT RC-CLKOUT on RA6 (32kHz..4MHz)
INT RC-CLKOUT on RA6,Port on RA7
INT RC-Port on RA6,Port on RA7
EXT RC-Port on RA6 (32kHz..4MHz)
HS-PLL enabled freq=4xFosc1 (16MHz..40MHz)
EC-Port on RA6 (32kHz..40MHz)
EC-CLKOUT on RA6 (32kHz..40MHz)
XT (1000kHz..4MHz)
Reserved
1:32768
1:16384
1:8192
1:4096
1:2048
1:1024
1:512
1:256
MCLR enabled, RA5 input disabled
MCLR disabled, RA5 input enabled
Code Protect 000200-0007FF
Code Protect 000800-000FFF
Data EEPROM Code Protect
Table Write Protect 00200-007FF
Table Write Protect 00800-00FFF
Data EEPROM Write Protect
Table Read Protect 00200-007FF
Table Read Protect 00800-00FFF
BOR Enabled - SBOREN Disabled
BOR when device active - SBOREN Disabled
BOR controlled with SBOREN
BOR Disabled - SBOREN Disabled
CONFIG3L
PWMPIN
PWM Output Pin Reset
PWM outputs disabled upon RESET
PWM outputs drive active states upon RESET
LPOL
Low-Side Transistors Polarity
PWM 0, 2, 4 and 6 are active high
PWM 0, 2, 4 and 6 are active low
HPOL
High-Side Transistors Polarity
PWM 1, 3, 5, and 7 are active high
PWM 1, 3, 5, and 7 are active low
T1OSCMX
T1OSC Mux bit
T1OSC reside on RA6 and RA7
T1OSC reside on RB2 and RB3
FLTAMX
FLTA Mux bit
FLTA is muxed onto RA5
FLTA is muxed onto RA7
STVREN
ENICPORT
ICD/ICSP Port Enable bit
BBSIZ
Boot Block Select bits
Boot Block size is 512 W
Boot Block size is 256 W
ENHCPU
Enhanced CPU Enable bit
Code Protect 000200-000FFF
Code Protect 001000-001FFF
Table Write Protect 00200-00FFF
Table Write Protect 01000-01FFF
Table Read Protect 00200-00FFF
Table Read Protect 01000-01FFF
Boot Block size is 1 KW if EN8K = 1/ 512 W if EN8K = 0
Boot Block size is 1 KW
PBADEN
PortB A/D Enable
PORTB<4:0> configured as analog inputs on RESET
PORTB<4:0> configured as digital I/O on RESET
MCLR Enabled
MCLR Disabled
RES1
RES2
Code Protect 001000-0017FF
Code Protect 001800-001FFF
Table Write Protect 01000-017FF
Table Write Protect 01800-01FFF
Table Read Protect 01000-017FF
Table Read Protect 01800-01FFF
FOSC
11XX EXT RC-CLKOUT on RA6
101X EXT RC-CLKOUT on RA6
EXT RC-Port on RA6
HS-PLL enabled freq=4xFosc1
EC-Port on RA6
EC-CLKOUT on RA6
0011 EXT RC-CLKOUT on RA6
Fail Safe Monitor Clock Enable
Internal External Switch Over Enable
PWRTEN
Power-up Timer Enable
BOREN
Brown-out Reset Enable
Enabled In Hardware, SBOREN Ignored
Enabled When Not In SLEEP, SBOREN Ignored
Controlled By SBOREN
Disabled, SBOREN Ignored
BORV
Brown-out Reset Voltage
Watchdog Timer Postscale
1:32,768
1:16,384
1:8,192
1:4,096
1:2,048
1:1,024
CCP2MX
CCP2 I/O Muxed With RC1
CCP2 I/O Muxed With RB3
Port B A/D Enable
Port B[4:0] Are Analog Inputs on Reset
Port B[4:0] Are Digital I/O on Reset
LPT1OSC
Low Power Timer1 Osc Enable
Low Power Consumption, Low Noise Immunity
High Power Consumption, High Noise Immunity
MCLR Pin Enable
MCLR Enabled, RG5 Input Pin Disabled
MCLR Disabled, RG5 Input Pin Enabled
Stack Overflow Reset Enable
Low Voltage Programming Enable
Boot Block Size Select
1 KW (512 W)
512 W (512 W)
256 W (256 W)
Enhanced CPU Enable
CP0
Code Protect Block 0
CP1
Code Protect Block 1
Code Protect Boot Block
Code Protect Data EEPROM
WRT0
Write Protect Block 0
WRT1
Write Protect Block 1
Write Protect Config Bits
Write Protect Boot Block
Write Protect Data EEPROM
EBTR0
Table Read Protect Block 0
EBTR1
Table Read Protect Block 1
Table Read Protect Boot Block
11XX EXT RC-CLKOUT on RA6 (32kHz..4MHz)
101X EXT RC-CLKOUT on RA6 (32kHz..4MHz)
0011 EXT RC-CLKOUT on RA6 (32kHz..40MHz)
Undefined
WINEN
Watchdog Timer Window
Timer1 OSC
Low Power
Legacy
FLTA Mux
FLTA input muxed with RC1
FLTA input muxed with RD4
SSPMX
SSP I/O Mux
SPI not assigned
SCK/SCL, SDA/SDI and SDO are mux w/ RC5, RC4 and RC7 respectively.
PWM4MX
PWM4 Mux
PWM4 output muxed w/ RB5
PWM4 output muxed w/ RD5
EXCLKMX
TMR0/T5CKI EXT CLK Mux
TMR0/T5CKI external clock input is multiplexed with RD0
TMR0/T5CKI external clock input is multiplexed with RC3
MCLR enabled, RE3 input disabled
RE3 input enabled, MCLR disabled
Code Protect 00200-00FFF
Code Protect 01000-01FFF
Code Protect 02000-02FFF
Code Protect 03000-03FFF
Table Write Protect 02000-02FFF
Table Write Protect 03000-03FFF
Table Read Protect 02000-02FFF
Table Read Protect 03000-03FFF
0011 EXT RC-CLKOUT on RA6 (32kHz..4MHz)
XT (100kHz..4MHz)
Enabled in hardware, SBOREN disabled
Enabled while active,disabled in SLEEP,SBOREN disabled
Controlled with SBOREN bit
Disabled in hardware, SBOREN disabled
Low Power Timer1 Osc enable
MCLR Enabled,RE3 Disabled
MCLR Disabled,RE3 Enabled
Extended CPU Enable
Code Protect 00800-01FFF
Table Write Protect 00800-01FFF
Table Read Protect 00800-01FFF
LP (32kHz..33kHz)
CONFIG1L
USBPLL
Full-Speed USB Clock Source Selection
Clock src from 96MHz PLL/2
Clock src from OSC1/OSC2
CPUDIV
CPU System Clock Postscaler
[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]
[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]
[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]
[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]
PLLDIV
96MHz PLL Prescaler
Divide by 12 (48MHz input)
Divide by 10 (40MHz input)
Divide by 6 (24MHz input)
Divide by 5 (20MHz input)
Divide by 4 (16MHz input)
Divide by 3 (12MHz input)
Divide by 2 (8MHz input)
No Divide (4MHz input)
HS: HS+PLL, USB-HS (4MHz..48MHz)
HS: USB-HS (4MHz..25MHz)
INTOSC: USB-HS
INTOSC: USB-XT
INTOSC: INTOSC+CLK0{RA6}, USB-EC
INTOSC: INTOSC+RA6, USB-EC
EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC (32kHz..48MHz)
EC: EC+PLL, EC+PLL+RA6, USB-EC (32kHz..48MHz)
EC: EC+CLKO{RA6}, USB-EC (32kHz..48MHz)
EC: EC+RA6, USB-EC (32kHz..48MHz)
XT: XT+PLL, USB-XT (100kHz..4MHz)
XT: USB-XT (100kHz..4MHz)
VREGEN
USB Voltage Regulator
2 KW
1 KW
Dedicated In-Circuit Port {ICD/ICSP}
MCLR Disabled, RE3 Enabled
Code Protect 00800-03FFF
Code Protect 04000-07FFF
Code Protect 08000-0BFFF
Code Protect 0C000-0FFFF
Table Write Protect 00800-03FFF
Table Write Protect 04000-07FFF
Table Write Protect 08000-0BFFF
Table Write Protect 0C000-0FFFF
Table Read Protect 00800-03FFF
Table Read Protect 04000-07FFF
Table Read Protect 08000-0BFFF
Table Read Protect 0C000-0FFFF
PORTB<4> and <1:0> configured as analog inputs on RESET
PORTB<4> and <1:0> configured as digital I/O on RESET
Boot Block Size
4K Words (8 Kbytes)
2K Words (4 Kbytes)
1K Words (2 Kbytes)
Code Protect 00C000-00FFFF
EXT RC-CLKOUT on RA6
CP_4
Code Protect 10000-13FFF
CP_5
Code Protect 14000-17FFF
WRT_4
Table Write Protect 10000-13FFF
WRT_5
Table Write Protect 14000-17FFF
EBTR_4
Table Read Protect 10000-13FFF
EBTR_5
Table Read Protect 14000-17FFF
SCK/SCL, SDA/SDI and SDO are mux w/ RD3, RD2 and RD1 respectively.
WAIT
External Bus Wait
BW
Bus Width
16-bit external
8-bit external
PMODE
Processor Mode
Microcontroller
RE7 in microcontroller mode
MCLR Enabled, RG5 Disabled
MCLR Disabled, RG5 Enabled
Code Protect 00000-01FFF
Table Read Protect 00000-01FFF
Microprocessor
Microprocessor w/Boot
Ext Microcontroller
RE7
Code Protect 00000-03FFF
Table Read Protect 00000-03FFF
RC-OSC2 as Clock Out (32kHz..4MHz)
2.5V
CP_6
Code Protect 18000-1BFFF
CP_7
Code Protect 1C000-1FFFF
WRT_6
Table Write Protect 18000-1BFFF
WRT_7
Table Write Protect 1C000-1FFFF
EBTR_6
Table Read Protect 18000-1BFFF
EBTR_7
Table Read Protect 1C000-1FFFF
HS oscillator with SW enabled 4x PLL (4MHz..25MHz)
EC-OSC2 as RA6, software enabled 4X PLL (32kHz..40MHz)
EC-OSC2 as RA6, hardware enabled 4X PLL (32kHz..40MHz)
HS-hardware enabled 4X PLL (16MHz..40MHz)
EC-OSC2 as divide by 4 CLKOUT (32kHz..40MHz)
RC-OSC2 as divide by 4 CLKOUT (32kHz..4MHz)
MCLR enable
ECCPMX
ECCP Mux
ECCP1 and ECCP3 are muxed onto RE6 through RE3
ECCP1 and ECCP3 are muxed onto RH7 through RH4
Code Protect 000800-0003FFF
Code Protect 0004000-007FFF
Code Protect 008000-00BFFF
Table Write Protect 00800-003FFF
Table Write Protect 004000-007FFF
Table Read Protect 00800-003FFF
Table Read Protect 004000-07FFF
CCP2 muxed with RC1
CCP2 muxed with RE7
MCLR Enabled,RG5 Disabled
P1B and P1C muxed with RE6 and RE5
P1B and P1C muxed with RH7 and RH6
Code Protect 00200-03FFF
Table Write Protect 00200-03FFF
Table Read Protect 00200-03FFF
RE7 in microcontroller mode - RB3 in others
RE7 in Microcontroller Mode / RB3 otherwise
ABW
Address Bus Width
20-bit
16-bit
12-bit
8-bit
16-bit external bus
8-bit external bus
RE7-Microcontroller Mode/RB3-All other modes
Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3
Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4
RE7 <Microcontroller> / RB3
Brown-out Reset Enabled, SBOREN Disabled
Brown-out Reset Enabled When Not in SLEEP, SBOREN Disabled
Brown-out Controlled by SBOREN
Brown-out Disabled, SBOREN Disabled
2.0 V
2.7 V
4.2 V
4.5 V
PM
Processor Data Memory Mode Select
Microcontroller Mode
Microprocessor Mode
Microprocessor With Boot Block Mode
Extended Microcontroller Mode
Address Bus Width Select
Data Bus Width Select
External Bus Wait Enable
MEMCON.WAIT Ignored, Device Will Not Wait
Wait Programmed by MEMCON.WAIT
ECCP2 I/O Muxed With RC1
ECCP2 I/O Muxed With RB3 or RE7
Low-Power Timer1 Oscillator Enable
Config Memory Write Protect
Boot Block Write Protect
Boot Block Table Read Protect
Unprotected From Reads in Other Blocks
Protected From Reads in Other Blocks
FBS
BWRP
Boot Segment Write Protect
Boot Segment may be written
Boot Segment is write protected
BSS
Boot Segment Program Flash Code Protection
No Boot Segment
Standard Security, Small-sized Boot Flash
Standard Security, Medium-sized Boot Flash
Standard Security, Large-sized Boot Flash
High Security, Small-sized Boot Flash
High Security, Medium-sized Boot Flash
High Security, Large-sized Boot Flash
FCKSMEN
Clock Switching and Monitor
Sw Disabled, Mon Disabled
Sw Enabled, Mon Disabled
Sw Enabled, Mon Enabled
FOS
Oscillator Source
Primary Oscillator
Internal Low-Power RC
Internal Fast RC
Low-Power 32KHz Osc <TMR1 Osc>
FPR
Primary Oscillator Mode
ECIO w/ PLL 16x
ECIO w/ PLL 8x
ECIO w/ PLL 4x
ECIO
ERC
ERCIO
XT w/PLL 16x
XT w/PLL 8x
XT w/PLL 4x
XTL
FWDT
FWPSA
WDT Prescaler A
FWPSB
WDT Prescaler B
1:3
1:5
1:6
1:7
1:9
1:10
1:11
1:12
1:13
1:14
1:15
FBORPOR
Control with PORT/TRIS regs
Control with HPOL/LPOL bits
High-side PWM Output Polarity
Active High
Active Low
Low-side PWM Output Polarity
PBOR Enable
FPWRT
POR Timer Value
Timer Disabled
4ms
16ms
64ms
RESERVED1
RES3
RESERVED2
FGS
Reserved bit
GCP
General Segment Code Protection
GWRP
General Code Segment Write Protect
ICD
COE
Set Clip On Emulation Mode
Reset Into Operational Mode
Reset Into Clip On Emulation Mode
ICS
Comm Channel Select
Use PGC/EMUC and PGD/EMUD
Use EMUC1 and EMUD1
Use EMUC2 and EMUD2
Use EMUC3 and EMUD3
FOSFPR
ECIO w/PLL 4x
ECIO w/PLL 8x
ECIO w/PLL 16x
FRC w/PLL 4x
FRC w/PLL 8x
FRC w/PLL 16x
HS2 w/PLL 4x
HS2 w/PLL 8x
HS2 w/PLL 16x
HS3 w/PLL 4x
HS3 w/PLL 8x
HS3 w/PLL 16x
Low-Power 32KHz Osc (No change to Primary Osc Mode bits)
Internal Fast RC (No change to Primary Osc Mode bits)
Internal Low-Power RC (No change to Primary Osc Mode bits)
RES0
FRC w/ PLL 8x
FRC w/ PLL 16x
FRC w/ PLL 4x
Boot Segment Program Memory Write Protect
Boot Segment Program Memory may be written
Boot Segment Program Memory is write protected
Boot Segment Program Flash Memory Code Protection
EBS
Boot Segment Data EEPROM Protection
No Boot EEPROM
Boot EEPROM Enabled
RBS
Boot Segment Data RAM Protection
No Boot RAM
Small-sized Boot RAM
Medium-sized Boot RAM
Large-sized Boot RAM
FSS
SWRP
Secure Segment Program Write Protect
SSS
Secure Segment Program Flash Memory Code Protection
No Secure Segment
Standard Security, Small-sized Secure Flash
Standard Security, Medium-sized Secure Flash
Standard Security, Large-sized Secure Flash
High Security, Small-sized Secure Flash
High Security, Medium-sized Secure Flash
High Security, Large-sized Secure Flash
ESS
Secure Segment Data EEPROM Protection
No Segment Data EEPROM
Small-sized Secure Data  EEPROM
Medium-sized Secure Data EEPROM
Large-sized Secure Data EEPROM
RSS
Secure Segment Data RAM Protection
No Secure RAM
Small-sized Secure RAM
Medium-sized Secure RAM
Large-sized Secure RAM
High Security Code Protection Enabled
Small-sized Secure Data EEPROM
General Code Segment Code Protect
