Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed May 26 16:03:16 2021
| Host         : DESKTOP-AC8B3K3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file imageProcessTop_control_sets_placed.rpt
| Design       : imageProcessTop
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    63 |
| Unused register locations in slices containing registers |   133 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           22 |
| No           | No                    | Yes                    |              28 |           11 |
| No           | Yes                   | No                     |              49 |           23 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             119 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+
|    Clock Signal    |                                            Enable Signal                                           |                                            Set/Reset Signal                                            | Slice Load Count | Bel Load Count |
+--------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+
|  axi_clk_IBUF_BUFG |                                                                                                    | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              1 |
|  axi_clk_IBUF_BUFG |                                                                                                    | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  axi_clk_IBUF_BUFG |                                                                                                    | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  axi_clk_IBUF_BUFG |                                                                                                    | IC/lB1/SR[0]                                                                                           |                1 |              1 |
|  axi_clk_IBUF_BUFG | IC/rdState                                                                                         | IC/o_intr_i_1_n_0                                                                                      |                1 |              1 |
|  axi_clk_IBUF_BUFG |                                                                                                    | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  axi_clk_IBUF_BUFG |                                                                                                    | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                       |                1 |              3 |
|  axi_clk_IBUF_BUFG |                                                                                                    | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  axi_clk_IBUF_BUFG |                                                                                                    | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                        |                2 |              6 |
|  axi_clk_IBUF_BUFG |                                                                                                    | IC/lB2/DI[0]                                                                                           |                4 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                    | IC/lB0/DI[0]                                                                                           |                3 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                    | conv1/o_convolved_data[7]_i_1_n_0                                                                      |                8 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                    | IC/lB1/multData2_reg[7][7]_21[0]                                                                       |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                    | IC/lB1/multData2_reg[8][0]_inv[0]                                                                      |                3 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                    | IC/lB2/multData2_reg[5][7]_21[0]                                                                       |                2 |              8 |
|  axi_clk_IBUF_BUFG | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                        |                2 |              8 |
|  axi_clk_IBUF_BUFG | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[3][0]                      | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                        |                2 |              8 |
|  axi_clk_IBUF_BUFG | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] |                                                                                                        |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                    | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0     |                2 |              9 |
|  axi_clk_IBUF_BUFG | IC/lB1/wrPntr[8]_i_1_n_0                                                                           | IC/lB1/SR[0]                                                                                           |                2 |              9 |
|  axi_clk_IBUF_BUFG | IC/lB0/wrPntr[8]_i_1__2_n_0                                                                        | IC/lB1/SR[0]                                                                                           |                3 |              9 |
|  axi_clk_IBUF_BUFG | IC/lB0/lineBuffRdData[0]                                                                           | IC/lB1/SR[0]                                                                                           |                2 |              9 |
|  axi_clk_IBUF_BUFG | IC/lB1/lineBuffRdData[1]                                                                           | IC/lB1/SR[0]                                                                                           |                4 |              9 |
|  axi_clk_IBUF_BUFG | IC/lB2/wrPntr[8]_i_1__1_n_0                                                                        | IC/lB1/SR[0]                                                                                           |                4 |              9 |
|  axi_clk_IBUF_BUFG | IC/lB2/lineBuffRdData[2]                                                                           | IC/lB1/SR[0]                                                                                           |                2 |              9 |
|  axi_clk_IBUF_BUFG | IC/lB3/wrPntr[8]_i_1__0_n_0                                                                        | IC/lB1/SR[0]                                                                                           |                2 |              9 |
|  axi_clk_IBUF_BUFG | IC/lB3/lineBuffRdData[3]                                                                           | IC/lB1/SR[0]                                                                                           |                2 |              9 |
|  axi_clk_IBUF_BUFG | IC/pixel_data_valid                                                                                | IC/lB1/SR[0]                                                                                           |                3 |              9 |
|  axi_clk_IBUF_BUFG | i_data_valid_IBUF                                                                                  | IC/lB1/SR[0]                                                                                           |                3 |              9 |
|  axi_clk_IBUF_BUFG | IC/totalPixelCounter[0]_i_1_n_0                                                                    | IC/lB1/SR[0]                                                                                           |                3 |             12 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_192_255_0_2_i_1__1_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_256_319_0_2_i_1__1_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_320_383_0_2_i_1__1_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_384_447_0_2_i_1__1_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_448_511_0_2_i_1__1_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_64_127_0_2_i_1__1_n_0                                                           |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_0_63_0_2_i_1__0_n_0                                                             |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_0_63_0_2_i_1__2_n_0                                                             |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_128_191_0_2_i_1__2_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_192_255_0_2_i_1__2_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_256_319_0_2_i_1__2_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_320_383_0_2_i_1__2_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_384_447_0_2_i_1__2_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_448_511_0_2_i_1__2_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_64_127_0_2_i_1__2_n_0                                                           |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_128_191_0_2_i_1__0_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_192_255_0_2_i_1__0_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_256_319_0_2_i_1__0_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_128_191_0_2_i_1_n_0                                                             |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_192_255_0_2_i_1_n_0                                                             |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_256_319_0_2_i_1_n_0                                                             |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_320_383_0_2_i_1_n_0                                                             |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_384_447_0_2_i_1_n_0                                                             |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_448_511_0_2_i_1_n_0                                                             |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_0_63_0_2_i_1_n_0                                                                |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_320_383_0_2_i_1__0_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_384_447_0_2_i_1__0_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_448_511_0_2_i_1__0_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_64_127_0_2_i_1__0_n_0                                                           |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_0_63_0_2_i_1__1_n_0                                                             |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_128_191_0_2_i_1__1_n_0                                                          |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_64_127_0_2_i_1_n_0                                                              |                                                                                                        |                9 |             36 |
|  axi_clk_IBUF_BUFG |                                                                                                    |                                                                                                        |               23 |             64 |
+--------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+


