

================================================================
== Vitis HLS Report for 'norm2_Pipeline_L15_L16'
================================================================
* Date:           Sun Jan 26 21:39:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      231|      231|  2.310 us|  2.310 us|  170|  170|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L15_L16  |      229|      229|        62|          1|          1|   169|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 62


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 1
  Pipeline-0 : II = 1, D = 62, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.83>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123]   --->   Operation 65 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 66 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten60 = alloca i32 1"   --->   Operation 67 'alloca' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten60"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln120 = store i4 0, i4 %x" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 69 'store' 'store_ln120' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln123 = store i4 0, i4 %y" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123]   --->   Operation 70 'store' 'store_ln123' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L17"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten60_load = load i8 %indvar_flatten60" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 72 'load' 'indvar_flatten60_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.76ns)   --->   "%icmp_ln120 = icmp_eq  i8 %indvar_flatten60_load, i8 169" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 73 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln120_1 = add i8 %indvar_flatten60_load, i8 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 74 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.inc318, void %for.end320.exitStub" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 75 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%y_load = load i4 %y" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123]   --->   Operation 76 'load' 'y_load' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%x_load = load i4 %x" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 77 'load' 'x_load' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln120 = add i4 %x_load, i4 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 78 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln123 = icmp_eq  i4 %y_load, i4 13" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123]   --->   Operation 79 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.39ns)   --->   "%select_ln120 = select i1 %icmp_ln123, i4 0, i4 %y_load" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 80 'select' 'select_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.39ns)   --->   "%select_ln120_1 = select i1 %icmp_ln123, i4 %add_ln120, i4 %x_load" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 81 'select' 'select_ln120_1' <Predicate = (!icmp_ln120)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i4 %select_ln120_1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 82 'zext' 'zext_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.22ns)   --->   "%mul_ln128 = mul i8 %zext_ln128, i8 13" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 83 'mul' 'mul_ln128' <Predicate = (!icmp_ln120)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i4 %select_ln120" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 84 'zext' 'zext_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.76ns)   --->   "%add_ln128 = add i8 %mul_ln128, i8 %zext_ln128_1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 85 'add' 'add_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i8 %add_ln128" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 86 'zext' 'zext_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%inp_image_253_addr = getelementptr i32 %inp_image_253, i64 0, i64 %zext_ln128_2" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 87 'getelementptr' 'inp_image_253_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%inp_image_253_load = load i8 %inp_image_253_addr" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 88 'load' 'inp_image_253_load' <Predicate = (!icmp_ln120)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln123 = add i4 %select_ln120, i4 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123]   --->   Operation 89 'add' 'add_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln120 = store i8 %add_ln120_1, i8 %indvar_flatten60" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 90 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln120 = store i4 %select_ln120_1, i4 %x" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120]   --->   Operation 91 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln123 = store i4 %add_ln123, i4 %y" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123]   --->   Operation 92 'store' 'store_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 93 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_253_load = load i8 %inp_image_253_addr" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 93 'load' 'inp_image_253_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 94 [13/13] (1.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 94 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 7.23>
ST_3 : Operation 95 [12/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 95 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.23>
ST_4 : Operation 96 [11/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 96 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.23>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%inp_image_254_addr = getelementptr i32 %inp_image_254, i64 0, i64 %zext_ln128_2" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 97 'getelementptr' 'inp_image_254_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [10/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 98 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 99 [2/2] (1.23ns)   --->   "%inp_image_254_load = load i8 %inp_image_254_addr" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 99 'load' 'inp_image_254_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 6 <SV = 5> <Delay = 7.23>
ST_6 : Operation 100 [9/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 100 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 101 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_254_load = load i8 %inp_image_254_addr" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 101 'load' 'inp_image_254_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 102 [13/13] (1.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 102 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 103 [8/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 103 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 104 [12/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 104 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.23>
ST_8 : Operation 105 [7/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 105 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 106 [11/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 106 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 7.23>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%inp_image_255_addr = getelementptr i32 %inp_image_255, i64 0, i64 %zext_ln128_2" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 107 'getelementptr' 'inp_image_255_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [6/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 108 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 109 [10/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 109 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 110 [2/2] (1.23ns)   --->   "%inp_image_255_load = load i8 %inp_image_255_addr" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 110 'load' 'inp_image_255_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 10 <SV = 9> <Delay = 7.23>
ST_10 : Operation 111 [5/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 111 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 112 [9/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 112 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 113 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_255_load = load i8 %inp_image_255_addr" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 113 'load' 'inp_image_255_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_10 : Operation 114 [13/13] (1.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 114 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 115 [4/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 115 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 116 [8/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 116 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 117 [12/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 117 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.23>
ST_12 : Operation 118 [3/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 118 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 119 [7/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 119 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 120 [11/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 120 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.23>
ST_13 : Operation 121 [2/13] (7.23ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 121 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 122 [6/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 122 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 123 [10/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 123 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.23>
ST_14 : Operation 124 [1/13] (2.44ns)   --->   "%tmp_29 = call i32 @pow_generic<float>, i32 %inp_image_253_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 124 'call' 'tmp_29' <Predicate = (!icmp_ln120)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 125 [5/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 125 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 126 [9/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 126 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.23>
ST_15 : Operation 127 [4/4] (6.43ns)   --->   "%add8 = fadd i32 %tmp_29, i32 0" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 127 'fadd' 'add8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [4/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 128 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 129 [8/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 129 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.23>
ST_16 : Operation 130 [3/4] (6.43ns)   --->   "%add8 = fadd i32 %tmp_29, i32 0" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 130 'fadd' 'add8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [3/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 131 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 132 [7/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 132 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.23>
ST_17 : Operation 133 [2/4] (6.43ns)   --->   "%add8 = fadd i32 %tmp_29, i32 0" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 133 'fadd' 'add8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [2/13] (7.23ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 134 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 135 [6/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 135 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.23>
ST_18 : Operation 136 [1/4] (6.43ns)   --->   "%add8 = fadd i32 %tmp_29, i32 0" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 136 'fadd' 'add8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/13] (2.44ns)   --->   "%tmp_30 = call i32 @pow_generic<float>, i32 %inp_image_254_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 137 'call' 'tmp_30' <Predicate = (!icmp_ln120)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 138 [5/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 138 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.23>
ST_19 : Operation 139 [4/4] (6.43ns)   --->   "%add292_1 = fadd i32 %add8, i32 %tmp_30" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 139 'fadd' 'add292_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 140 [4/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 140 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.23>
ST_20 : Operation 141 [3/4] (6.43ns)   --->   "%add292_1 = fadd i32 %add8, i32 %tmp_30" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 141 'fadd' 'add292_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [3/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 142 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 7.23>
ST_21 : Operation 143 [2/4] (6.43ns)   --->   "%add292_1 = fadd i32 %add8, i32 %tmp_30" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 143 'fadd' 'add292_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [2/13] (7.23ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 144 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 145 [1/4] (6.43ns)   --->   "%add292_1 = fadd i32 %add8, i32 %tmp_30" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 145 'fadd' 'add292_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/13] (2.44ns)   --->   "%tmp_31 = call i32 @pow_generic<float>, i32 %inp_image_255_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 146 'call' 'tmp_31' <Predicate = (!icmp_ln120)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 147 [4/4] (6.43ns)   --->   "%add292_2 = fadd i32 %add292_1, i32 %tmp_31" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 147 'fadd' 'add292_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 148 [3/4] (6.43ns)   --->   "%add292_2 = fadd i32 %add292_1, i32 %tmp_31" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 148 'fadd' 'add292_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 149 [2/4] (6.43ns)   --->   "%add292_2 = fadd i32 %add292_1, i32 %tmp_31" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 149 'fadd' 'add292_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 150 [1/4] (6.43ns)   --->   "%add292_2 = fadd i32 %add292_1, i32 %tmp_31" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128]   --->   Operation 150 'fadd' 'add292_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.30>
ST_27 : Operation 151 [2/2] (2.30ns)   --->   "%conv8 = fpext i32 %add292_2" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 151 'fpext' 'conv8' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.30>
ST_28 : Operation 152 [1/2] (2.30ns)   --->   "%conv8 = fpext i32 %add292_2" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 152 'fpext' 'conv8' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.04>
ST_29 : Operation 153 [5/5] (7.04ns)   --->   "%mul4 = dmul i64 %conv8, i64 2e-05" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 153 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.04>
ST_30 : Operation 154 [4/5] (7.04ns)   --->   "%mul4 = dmul i64 %conv8, i64 2e-05" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 154 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.04>
ST_31 : Operation 155 [3/5] (7.04ns)   --->   "%mul4 = dmul i64 %conv8, i64 2e-05" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 155 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.04>
ST_32 : Operation 156 [2/5] (7.04ns)   --->   "%mul4 = dmul i64 %conv8, i64 2e-05" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 156 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 157 [1/5] (7.04ns)   --->   "%mul4 = dmul i64 %conv8, i64 2e-05" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 157 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.06>
ST_34 : Operation 158 [5/5] (5.06ns)   --->   "%add9 = dadd i64 %mul4, i64 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 158 'dadd' 'add9' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.06>
ST_35 : Operation 159 [4/5] (5.06ns)   --->   "%add9 = dadd i64 %mul4, i64 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 159 'dadd' 'add9' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.06>
ST_36 : Operation 160 [3/5] (5.06ns)   --->   "%add9 = dadd i64 %mul4, i64 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 160 'dadd' 'add9' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.06>
ST_37 : Operation 161 [2/5] (5.06ns)   --->   "%add9 = dadd i64 %mul4, i64 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 161 'dadd' 'add9' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.06>
ST_38 : Operation 162 [1/5] (5.06ns)   --->   "%add9 = dadd i64 %mul4, i64 1" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 162 'dadd' 'add9' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 163 [2/2] (2.89ns)   --->   "%x_assign_9 = fptrunc i64 %add9" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 163 'fptrunc' 'x_assign_9' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.12>
ST_40 : Operation 164 [1/2] (2.89ns)   --->   "%x_assign_9 = fptrunc i64 %add9" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 164 'fptrunc' 'x_assign_9' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 165 [13/13] (1.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 165 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 7.23>
ST_41 : Operation 166 [12/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 166 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 7.23>
ST_42 : Operation 167 [11/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 167 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 7.23>
ST_43 : Operation 168 [10/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 168 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 7.23>
ST_44 : Operation 169 [9/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 169 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 7.23>
ST_45 : Operation 170 [8/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 170 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 7.23>
ST_46 : Operation 171 [7/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 171 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 7.23>
ST_47 : Operation 172 [6/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 172 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 7.23>
ST_48 : Operation 173 [5/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 173 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 7.23>
ST_49 : Operation 174 [4/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 174 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 7.23>
ST_50 : Operation 175 [3/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 175 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 7.23>
ST_51 : Operation 176 [2/13] (7.23ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 176 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 2.44>
ST_52 : Operation 177 [1/13] (2.44ns)   --->   "%tmp_32 = call i32 @pow_generic<float>, i32 %x_assign_9, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 177 'call' 'tmp_32' <Predicate = (!icmp_ln120)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 7.05>
ST_53 : Operation 178 [9/9] (7.05ns)   --->   "%div4 = fdiv i32 %inp_image_255_load, i32 %tmp_32" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 178 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.05>
ST_54 : Operation 179 [8/9] (7.05ns)   --->   "%div4 = fdiv i32 %inp_image_255_load, i32 %tmp_32" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 179 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.05>
ST_55 : Operation 180 [7/9] (7.05ns)   --->   "%div4 = fdiv i32 %inp_image_255_load, i32 %tmp_32" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 180 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.05>
ST_56 : Operation 181 [6/9] (7.05ns)   --->   "%div4 = fdiv i32 %inp_image_255_load, i32 %tmp_32" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 181 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.05>
ST_57 : Operation 182 [5/9] (7.05ns)   --->   "%div4 = fdiv i32 %inp_image_255_load, i32 %tmp_32" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 182 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.05>
ST_58 : Operation 183 [4/9] (7.05ns)   --->   "%div4 = fdiv i32 %inp_image_255_load, i32 %tmp_32" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 183 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.05>
ST_59 : Operation 184 [3/9] (7.05ns)   --->   "%div4 = fdiv i32 %inp_image_255_load, i32 %tmp_32" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 184 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.05>
ST_60 : Operation 185 [2/9] (7.05ns)   --->   "%div4 = fdiv i32 %inp_image_255_load, i32 %tmp_32" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 185 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.05>
ST_61 : Operation 186 [1/9] (7.05ns)   --->   "%div4 = fdiv i32 %inp_image_255_load, i32 %tmp_32" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 186 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 198 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 198 'ret' 'ret_ln0' <Predicate = (icmp_ln120)> <Delay = 0.42>

State 62 <SV = 61> <Delay = 1.92>
ST_62 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L15_L16_str"   --->   Operation 187 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 169, i64 169, i64 169"   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %mul_ln128" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123]   --->   Operation 189 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i4 %select_ln120" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123]   --->   Operation 190 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:124]   --->   Operation 191 'specpipeline' 'specpipeline_ln124' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_1 = add i16 %zext_ln123_1, i16 43095" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 192 'add' 'add_ln130_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 193 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln130 = add i16 %add_ln130_1, i16 %zext_ln123" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 193 'add' 'add_ln130' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i16 %add_ln130" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 194 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 195 [1/1] (0.00ns)   --->   "%out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln130" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 195 'getelementptr' 'out_img_addr' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 196 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln130 = store i32 %div4, i16 %out_img_addr" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130]   --->   Operation 196 'store' 'store_ln130' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 43264> <RAM>
ST_62 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln123 = br void %L17" [../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123]   --->   Operation 197 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.837ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln120', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120) of constant 0 on local variable 'x', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120 [16]  (0.427 ns)
	'load' operation 4 bit ('x_load', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120) on local variable 'x', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120 [26]  (0.000 ns)
	'add' operation 4 bit ('add_ln120', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120) [27]  (0.797 ns)
	'select' operation 4 bit ('select_ln120_1', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120) [32]  (0.391 ns)
	'mul' operation 8 bit ('mul_ln128', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) [34]  (1.220 ns)
	'add' operation 8 bit ('add_ln128', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) [37]  (0.765 ns)
	'getelementptr' operation 8 bit ('inp_image_253_addr', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) [39]  (0.000 ns)
	'load' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) on array 'inp_image_253' [44]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) on array 'inp_image_253' [44]  (1.237 ns)
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (1.237 ns)

 <State 3>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 4>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 5>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 6>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 7>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 8>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 9>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 10>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 11>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 12>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 13>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_29', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [45]  (7.232 ns)

 <State 14>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_30', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [48]  (7.232 ns)

 <State 15>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_30', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [48]  (7.232 ns)

 <State 16>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_30', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [48]  (7.232 ns)

 <State 17>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_30', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [48]  (7.232 ns)

 <State 18>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_31', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 19>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_31', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 20>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_31', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 21>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_31', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) to 'pow_generic<float>' [51]  (7.232 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add292_1', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) [49]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add292_2', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) [52]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add292_2', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) [52]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add292_2', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) [52]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add292_2', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128) [52]  (6.437 ns)

 <State 27>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv8', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [53]  (2.306 ns)

 <State 28>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv8', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [53]  (2.306 ns)

 <State 29>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [54]  (7.042 ns)

 <State 30>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [54]  (7.042 ns)

 <State 31>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [54]  (7.042 ns)

 <State 32>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [54]  (7.042 ns)

 <State 33>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [54]  (7.042 ns)

 <State 34>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [55]  (5.069 ns)

 <State 35>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [55]  (5.069 ns)

 <State 36>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [55]  (5.069 ns)

 <State 37>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [55]  (5.069 ns)

 <State 38>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [55]  (5.069 ns)

 <State 39>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [56]  (2.891 ns)

 <State 40>: 4.128ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [56]  (2.891 ns)
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (1.237 ns)

 <State 41>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 42>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 43>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 44>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 45>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 46>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 47>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 48>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 49>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 50>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 51>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (7.232 ns)

 <State 52>: 2.443ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_32', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) to 'pow_generic<float>' [57]  (2.443 ns)

 <State 53>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [58]  (7.057 ns)

 <State 54>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [58]  (7.057 ns)

 <State 55>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [58]  (7.057 ns)

 <State 56>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [58]  (7.057 ns)

 <State 57>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [58]  (7.057 ns)

 <State 58>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [58]  (7.057 ns)

 <State 59>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [58]  (7.057 ns)

 <State 60>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [58]  (7.057 ns)

 <State 61>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [58]  (7.057 ns)

 <State 62>: 1.924ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln130', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [60]  (0.687 ns)
	'getelementptr' operation 16 bit ('out_img_addr', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) [62]  (0.000 ns)
	'store' operation 0 bit ('store_ln130', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130) of variable 'div4', ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130 on array 'out_img' [63]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
