$version Generated by VerilatedVcd $end
$date Thu Aug 14 17:12:43 2025
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 _ clock $end
  $var wire 35 a io_in_0 [34:0] $end
  $var wire 35 c io_in_1 [34:0] $end
  $var wire 35 e io_in_2 [34:0] $end
  $var wire 35 g io_in_3 [34:0] $end
  $var wire 35 i io_in_4 [34:0] $end
  $var wire 35 k io_out_0 [34:0] $end
  $var wire 35 m io_out_1 [34:0] $end
  $var wire 35 o io_out_2 [34:0] $end
  $var wire 35 q io_out_3 [34:0] $end
  $var wire 35 s io_out_4 [34:0] $end
  $var wire  1 ` reset $end
  $scope module Hello $end
   $var wire 35 5 HPUStageReg_0 [34:0] $end
   $var wire 35 ? HPUStageReg_1 [34:0] $end
   $var wire 35 I HPUStageReg_2 [34:0] $end
   $var wire 35 S HPUStageReg_3 [34:0] $end
   $var wire 35 ] HPUStageReg_4 [34:0] $end
   $var wire  1 _ clock $end
   $var wire 32 2 data [31:0] $end
   $var wire 32 < data_1 [31:0] $end
   $var wire 32 F data_2 [31:0] $end
   $var wire 32 P data_3 [31:0] $end
   $var wire 32 Z data_4 [31:0] $end
   $var wire  2 3 direction_0 [1:0] $end
   $var wire  2 = direction_1 [1:0] $end
   $var wire  2 G direction_2 [1:0] $end
   $var wire  2 Q direction_3 [1:0] $end
   $var wire  2 [ direction_4 [1:0] $end
   $var wire  1 / end_ $end
   $var wire  1 9 end_1 $end
   $var wire  1 C end_2 $end
   $var wire  1 M end_3 $end
   $var wire  1 W end_4 $end
   $var wire  1 . header $end
   $var wire 34 0 headerData [33:0] $end
   $var wire 34 : headerData_1 [33:0] $end
   $var wire 34 D headerData_2 [33:0] $end
   $var wire 34 N headerData_3 [33:0] $end
   $var wire 34 X headerData_4 [33:0] $end
   $var wire  1 8 header_1 $end
   $var wire  1 B header_2 $end
   $var wire  1 L header_3 $end
   $var wire  1 V header_4 $end
   $var wire 35 a io_in_0 [34:0] $end
   $var wire 35 c io_in_1 [34:0] $end
   $var wire 35 e io_in_2 [34:0] $end
   $var wire 35 g io_in_3 [34:0] $end
   $var wire 35 i io_in_4 [34:0] $end
   $var wire 35 k io_out_0 [34:0] $end
   $var wire 35 m io_out_1 [34:0] $end
   $var wire 35 o io_out_2 [34:0] $end
   $var wire 35 q io_out_3 [34:0] $end
   $var wire 35 s io_out_4 [34:0] $end
   $var wire 35 # linkStageReg_0 [34:0] $end
   $var wire 35 % linkStageReg_1 [34:0] $end
   $var wire 35 ' linkStageReg_2 [34:0] $end
   $var wire 35 ) linkStageReg_3 [34:0] $end
   $var wire 35 + linkStageReg_4 [34:0] $end
   $var wire  1 4 ongoing_0 $end
   $var wire  1 > ongoing_1 $end
   $var wire  1 H ongoing_2 $end
   $var wire  1 R ongoing_3 $end
   $var wire  1 \ ongoing_4 $end
   $var wire  1 ` reset $end
   $var wire  1 - valid $end
   $var wire  1 7 valid_1 $end
   $var wire  1 A valid_2 $end
   $var wire  1 K valid_3 $end
   $var wire  1 U valid_4 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000000 #
b00000000000000000000000000000000000 %
b00000000000000000000000000000000000 '
b00000000000000000000000000000000000 )
b00000000000000000000000000000000000 +
0-
0.
0/
b0000000000000000000000000000000000 0
b00000000000000000000000000000000 2
b00 3
04
b00000000000000000000000000000000000 5
07
08
09
b0000000000000000000000000000000000 :
b00000000000000000000000000000000 <
b00 =
0>
b00000000000000000000000000000000000 ?
0A
0B
0C
b0000000000000000000000000000000000 D
b00000000000000000000000000000000 F
b00 G
0H
b00000000000000000000000000000000000 I
0K
0L
0M
b0000000000000000000000000000000000 N
b00000000000000000000000000000000 P
b00 Q
0R
b00000000000000000000000000000000000 S
0U
0V
0W
b0000000000000000000000000000000000 X
b00000000000000000000000000000000 Z
b00 [
0\
b00000000000000000000000000000000000 ]
0_
1`
b00000000000000000000000000000000000 a
b00000000000000000000000000000000000 c
b00000000000000000000000000000000000 e
b00000000000000000000000000000000000 g
b00000000000000000000000000000000000 i
b00000000000000000000000000000000000 k
b00000000000000000000000000000000000 m
b00000000000000000000000000000000000 o
b00000000000000000000000000000000000 q
b00000000000000000000000000000000000 s
#1
1_
#2
0_
0`
b11000000000000000000000000000000000 a
b11000000000000000000000000000000000 c
#3
b11000000000000000000000000000000000 #
b11000000000000000000000000000000000 %
1-
1.
14
b11000000000000000000000000000000000 5
17
18
1>
b11000000000000000000000000000000000 ?
1_
b11000000000000000000000000000000000 s
#4
0_
b10100000000000000000000000111110011 a
b10100000000000000000000000111110100 c
#5
b10100000000000000000000000111110011 #
b10100000000000000000000000111110100 %
0.
1/
b0000000000000000000000011111001100 0
b00000000000000000000000111110011 2
04
b10100000000000000000000000111110011 5
08
19
b0000000000000000000000011111010000 :
b00000000000000000000000111110100 <
0>
b10100000000000000000000000111110100 ?
1_
b10100000000000000000000000111110011 s
#6
0_
#7
1_
#8
0_
#9
1_
#10
0_
#11
1_
#12
0_
#13
1_
