
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (open-tool-forge build) (git sha1 84e9fa76, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `orangecrab.ys' --

1. Executing Verilog-2005 frontend: /home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
Storing AST representation for module `$abstract\InstructionCache'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\VexRiscv'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v
Parsing Verilog input from `/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v' to AST representation.
Storing AST representation for module `$abstract\orangecrab'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\orangecrab'.
Generating RTLIL representation for module `\orangecrab'.

4.4.1. Analyzing design hierarchy..
Top module:  \orangecrab

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \orangecrab
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.
/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0: Warning: System task `$display' outside initial block is unsupported.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \orangecrab
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \orangecrab
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\orangecrab'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\InstructionCache'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:213$146'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$4866'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$4865'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$4864'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$4863'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$4862'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$4861'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13612$3429'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13598$3422'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13584$3415'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13570$3408'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13556$3401'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13542$3394'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13528$3387'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13514$3380'.
Found and cleaned up 28 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8535$2703'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8527$2702'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8511$2675'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8503$2674'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8487$2647'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8479$2646'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8463$2619'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8455$2618'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8439$2591'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8431$2590'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8415$2563'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8407$2562'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8391$2535'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8383$2534'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8367$2507'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8359$2506'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Found and cleaned up 10 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372'.
Cleaned up 67 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$226 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$5887 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$5865 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$5860 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$5858 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$5857 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$5856 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$5810 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$5807 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$5806 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$5803 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$5802 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$5801 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$5800 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$5797 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$5776 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$5768 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$5767 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$5763 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$5760 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$5757 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$5738 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$5736 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$5734 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$5732 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$5730 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$5727 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$5726 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$5724 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$5723 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$5722 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$5721 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$5720 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$5719 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$5718 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$5717 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$5716 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$5710 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$5708 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$5500 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$5499 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$5432 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$5429 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$5428 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$5419 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$5418 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$5413 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$5400 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$5399 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$5398 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$5394 in module VexRiscv.
Marked 8 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$5389 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$5378 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$5377 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$5376 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$5375 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$5368 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$5366 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$5365 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$5364 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$5363 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$5357 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$5347 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$5345 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$5340 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$5336 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$5329 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$5319 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$5317 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$5309 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$5308 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$5305 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$5302 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$5298 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$5296 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$5267 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$5260 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$5258 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$5257 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$5256 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$5251 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$5248 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$5234 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$5233 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$5230 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$5229 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$5211 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$5204 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$5197 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$5186 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$5182 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$5178 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$5174 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$5173 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$5172 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$5166 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$5165 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$5163 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$5160 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$5158 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$5157 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$5156 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$5155 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$5154 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$5153 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$5152 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$5151 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$5150 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$5149 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$5144 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$5143 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$5142 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$5131 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$5128 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$5127 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$5126 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$5125 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$5124 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$5123 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$5122 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$5119 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$5117 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$5116 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$5115 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$5113 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$5111 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$5110 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$5109 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299 in module orangecrab.
Marked 29 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210 in module orangecrab.
Marked 181 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828 in module orangecrab.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8852$2804 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8835$2797 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8818$2790 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8801$2783 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8784$2776 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8750$2774 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8733$2767 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8716$2760 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8699$2753 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8682$2746 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8665$2739 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8631$2737 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8620$2736 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8609$2735 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8598$2734 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8587$2733 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8576$2732 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8565$2731 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8322$2504 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8293$2503 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8264$2502 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8235$2501 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8206$2500 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8177$2499 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8148$2498 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8090$2496 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8061$2495 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8032$2494 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8003$2493 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7974$2492 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7945$2491 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7916$2490 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7887$2489 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7829$2487 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6824$1674 in module orangecrab.
Marked 17 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6540$1624 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6531$1621 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6513$1612 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6504$1609 in module orangecrab.
Marked 7 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602 in module orangecrab.
Marked 7 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595 in module orangecrab.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498 in module orangecrab.
Marked 7 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5928$1475 in module orangecrab.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467 in module orangecrab.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465 in module orangecrab.
Marked 3 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5152$599 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4995$569 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4838$539 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4681$509 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4524$479 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4367$449 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4210$419 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406 in module orangecrab.
Marked 5 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4053$389 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376 in module orangecrab.
Marked 2 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3654$348 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3637$347 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3620$346 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3603$345 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3586$344 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3569$343 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3552$342 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3535$341 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3518$340 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3501$339 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3484$338 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3467$337 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3450$336 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3433$335 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3416$334 in module orangecrab.
Marked 1 switch rules as full_case in process $proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3399$333 in module orangecrab.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 201 redundant assignments.
Promoted 2154 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$230'.
  Set init value: \Q = 1'0
Found init rule in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1985$5653'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1984$5652'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2922$4852'.
  Set init value: \multiregimpl11_regs1 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2921$4851'.
  Set init value: \multiregimpl11_regs0 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2920$4850'.
  Set init value: \multiregimpl10_regs1 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2919$4849'.
  Set init value: \multiregimpl10_regs0 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2918$4848'.
  Set init value: \multiregimpl9_regs1 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2917$4847'.
  Set init value: \multiregimpl9_regs0 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2916$4846'.
  Set init value: \multiregimpl8_regs1 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2915$4845'.
  Set init value: \multiregimpl8_regs0 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2914$4844'.
  Set init value: \multiregimpl7_regs1 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2913$4843'.
  Set init value: \multiregimpl7_regs0 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2912$4842'.
  Set init value: \multiregimpl6_regs = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2911$4841'.
  Set init value: \multiregimpl5_regs2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2910$4840'.
  Set init value: \multiregimpl5_regs1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2909$4839'.
  Set init value: \multiregimpl5_regs0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2908$4838'.
  Set init value: \multiregimpl4_regs2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2907$4837'.
  Set init value: \multiregimpl4_regs1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2906$4836'.
  Set init value: \multiregimpl4_regs0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2905$4835'.
  Set init value: \multiregimpl3_regs1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2904$4834'.
  Set init value: \multiregimpl3_regs0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2903$4833'.
  Set init value: \multiregimpl2_regs1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2902$4832'.
  Set init value: \multiregimpl2_regs0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2901$4831'.
  Set init value: \multiregimpl1_regs1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2900$4830'.
  Set init value: \multiregimpl1_regs0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2899$4829'.
  Set init value: \multiregimpl0_regs1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2898$4828'.
  Set init value: \multiregimpl0_regs0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2893$4827'.
  Set init value: \array_muxed13 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2892$4826'.
  Set init value: \array_muxed12 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2891$4825'.
  Set init value: \array_muxed11 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2890$4824'.
  Set init value: \array_muxed10 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2889$4823'.
  Set init value: \array_muxed9 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2888$4822'.
  Set init value: \array_muxed8 = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2887$4821'.
  Set init value: \array_muxed7 = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2886$4820'.
  Set init value: \array_muxed6 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2885$4819'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2884$4818'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2883$4817'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2882$4816'.
  Set init value: \array_muxed2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2881$4815'.
  Set init value: \array_muxed1 = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2880$4814'.
  Set init value: \array_muxed0 = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2879$4813'.
  Set init value: \rhs_array_muxed43 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2878$4812'.
  Set init value: \rhs_array_muxed42 = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2877$4811'.
  Set init value: \rhs_array_muxed41 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2876$4810'.
  Set init value: \rhs_array_muxed40 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2875$4809'.
  Set init value: \rhs_array_muxed39 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2874$4808'.
  Set init value: \rhs_array_muxed38 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2873$4807'.
  Set init value: \rhs_array_muxed37 = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2872$4806'.
  Set init value: \rhs_array_muxed36 = 30'000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2871$4805'.
  Set init value: \rhs_array_muxed35 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2870$4804'.
  Set init value: \rhs_array_muxed34 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2869$4803'.
  Set init value: \rhs_array_muxed33 = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2868$4802'.
  Set init value: \rhs_array_muxed32 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2867$4801'.
  Set init value: \rhs_array_muxed31 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2866$4800'.
  Set init value: \rhs_array_muxed30 = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2865$4799'.
  Set init value: \rhs_array_muxed29 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2864$4798'.
  Set init value: \rhs_array_muxed28 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2863$4797'.
  Set init value: \rhs_array_muxed27 = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2862$4796'.
  Set init value: \rhs_array_muxed26 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2861$4795'.
  Set init value: \rhs_array_muxed25 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2860$4794'.
  Set init value: \rhs_array_muxed24 = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2859$4793'.
  Set init value: \rhs_array_muxed23 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2858$4792'.
  Set init value: \rhs_array_muxed22 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2857$4791'.
  Set init value: \rhs_array_muxed21 = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2856$4790'.
  Set init value: \rhs_array_muxed20 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2855$4789'.
  Set init value: \rhs_array_muxed19 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2854$4788'.
  Set init value: \rhs_array_muxed18 = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2853$4787'.
  Set init value: \rhs_array_muxed17 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2852$4786'.
  Set init value: \rhs_array_muxed16 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2851$4785'.
  Set init value: \rhs_array_muxed15 = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2850$4784'.
  Set init value: \rhs_array_muxed14 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2849$4783'.
  Set init value: \rhs_array_muxed13 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2848$4782'.
  Set init value: \rhs_array_muxed12 = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2847$4781'.
  Set init value: \t_array_muxed5 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2846$4780'.
  Set init value: \t_array_muxed4 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2845$4779'.
  Set init value: \t_array_muxed3 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2844$4778'.
  Set init value: \rhs_array_muxed11 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2843$4777'.
  Set init value: \rhs_array_muxed10 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2842$4776'.
  Set init value: \rhs_array_muxed9 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2841$4775'.
  Set init value: \rhs_array_muxed8 = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2840$4774'.
  Set init value: \rhs_array_muxed7 = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2839$4773'.
  Set init value: \rhs_array_muxed6 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2838$4772'.
  Set init value: \t_array_muxed2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2837$4771'.
  Set init value: \t_array_muxed1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2836$4770'.
  Set init value: \t_array_muxed0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2835$4769'.
  Set init value: \rhs_array_muxed5 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2834$4768'.
  Set init value: \rhs_array_muxed4 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2833$4767'.
  Set init value: \rhs_array_muxed3 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2832$4766'.
  Set init value: \rhs_array_muxed2 = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2831$4765'.
  Set init value: \rhs_array_muxed1 = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2830$4764'.
  Set init value: \rhs_array_muxed0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2828$4763'.
  Set init value: \basesoc_basesoc_we_basesoc_next_value_ce2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2827$4762'.
  Set init value: \basesoc_basesoc_we_basesoc_next_value2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2826$4761'.
  Set init value: \basesoc_basesoc_adr_basesoc_next_value_ce1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2825$4760'.
  Set init value: \basesoc_basesoc_adr_basesoc_next_value1 = 14'00000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2824$4759'.
  Set init value: \basesoc_basesoc_dat_w_basesoc_next_value_ce0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2823$4758'.
  Set init value: \basesoc_basesoc_dat_w_basesoc_next_value0 = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2822$4757'.
  Set init value: \basesoc_next_state = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2821$4756'.
  Set init value: \basesoc_state = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2795$4755'.
  Set init value: \basesoc_interface8_bank_bus_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2766$4754'.
  Set init value: \basesoc_interface7_bank_bus_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2701$4753'.
  Set init value: \basesoc_interface6_bank_bus_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2676$4752'.
  Set init value: \basesoc_interface5_bank_bus_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2659$4751'.
  Set init value: \basesoc_interface4_bank_bus_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2590$4750'.
  Set init value: \basesoc_interface3_bank_bus_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2577$4749'.
  Set init value: \basesoc_interface2_bank_bus_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2560$4748'.
  Set init value: \basesoc_interface1_bank_bus_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2551$4747'.
  Set init value: \basesoc_interface0_bank_bus_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2547$4746'.
  Set init value: \basesoc_count = 20'11110100001001000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2544$4745'.
  Set init value: \basesoc_error = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2543$4744'.
  Set init value: \basesoc_slave_sel_r = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2542$4743'.
  Set init value: \basesoc_slave_sel = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2541$4742'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2535$4741'.
  Set init value: \basesoc_shared_ack = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2531$4740'.
  Set init value: \basesoc_shared_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2524$4738'.
  Set init value: \basesoc_basesoc_wishbone_ack = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2520$4737'.
  Set init value: \basesoc_basesoc_wishbone_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2516$4736'.
  Set init value: \basesoc_basesoc_dat_w = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2515$4735'.
  Set init value: \basesoc_basesoc_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2514$4734'.
  Set init value: \basesoc_basesoc_adr = 14'00000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2513$4733'.
  Set init value: \usb0_usb_core_addr_subfragments_next_value_ce = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2512$4732'.
  Set init value: \usb0_usb_core_addr_subfragments_next_value = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2511$4731'.
  Set init value: \subfragments_clockdomainsrenamer_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2510$4730'.
  Set init value: \subfragments_clockdomainsrenamer_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2509$4729'.
  Set init value: \usb0_usb_core_response_pid_subfragments_t_next_value_ce = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2508$4728'.
  Set init value: \usb0_usb_core_response_pid_subfragments_t_next_value = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2507$4727'.
  Set init value: \usb0_usb_core_endp_subfragments_f_next_value_ce1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2506$4726'.
  Set init value: \usb0_usb_core_endp_subfragments_f_next_value1 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2505$4725'.
  Set init value: \usb0_usb_core_tok_subfragments_f_next_value_ce0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2504$4724'.
  Set init value: \usb0_usb_core_tok_subfragments_f_next_value0 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2503$4723'.
  Set init value: \subfragments_clockdomainsrenamer_clockdomainsrenamer_next_state = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2502$4722'.
  Set init value: \subfragments_clockdomainsrenamer_clockdomainsrenamer_state = 4'0001
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2501$4721'.
  Set init value: \usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value_ce3 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2500$4720'.
  Set init value: \usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value3 = 5'00000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2499$4719'.
  Set init value: \usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value_ce2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2498$4718'.
  Set init value: \usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value2 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2497$4717'.
  Set init value: \usb0_usb_core_endp4_subfragments_packetheaderdecode_next_value_ce1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2496$4716'.
  Set init value: \usb0_usb_core_endp4_subfragments_packetheaderdecode_next_value1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2495$4715'.
  Set init value: \subfragments_clockdomainsrenamer_packetheaderdecode_next_value_ce = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2494$4714'.
  Set init value: \subfragments_clockdomainsrenamer_packetheaderdecode_next_value = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2493$4713'.
  Set init value: \usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value_ce0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2492$4712'.
  Set init value: \usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value0 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2491$4711'.
  Set init value: \subfragments_clockdomainsrenamer_packetheaderdecode_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2490$4710'.
  Set init value: \subfragments_clockdomainsrenamer_packetheaderdecode_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2489$4709'.
  Set init value: \subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2488$4708'.
  Set init value: \subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2487$4707'.
  Set init value: \subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2486$4706'.
  Set init value: \subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2485$4705'.
  Set init value: \subfragments_clockdomainsrenamer_rxpipeline_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2484$4704'.
  Set init value: \subfragments_clockdomainsrenamer_rxpipeline_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2483$4703'.
  Set init value: \usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value_ce1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2482$4702'.
  Set init value: \usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value1 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2481$4701'.
  Set init value: \usb0_usb_core_tx_i_oe_subfragments_txpacketsend_next_value_ce0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2480$4700'.
  Set init value: \usb0_usb_core_tx_i_oe_subfragments_txpacketsend_next_value0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2479$4699'.
  Set init value: \subfragments_clockdomainsrenamer_txpacketsend_next_state = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2478$4698'.
  Set init value: \subfragments_clockdomainsrenamer_txpacketsend_state = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2477$4697'.
  Set init value: \subfragments_clockdomainsrenamer_txnrziencoder_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2476$4696'.
  Set init value: \subfragments_clockdomainsrenamer_txnrziencoder_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2475$4695'.
  Set init value: \subfragments_clockdomainsrenamer_resetinserter_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2474$4694'.
  Set init value: \subfragments_clockdomainsrenamer_resetinserter_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2473$4693'.
  Set init value: \usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value_ce1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2472$4692'.
  Set init value: \usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value1 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2471$4691'.
  Set init value: \usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value_ce0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2470$4690'.
  Set init value: \usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2469$4689'.
  Set init value: \subfragments_clockdomainsrenamer_fsm_next_state = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2468$4688'.
  Set init value: \subfragments_clockdomainsrenamer_fsm_state = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2467$4687'.
  Set init value: \subfragments_wb2csr_next_state = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2466$4686'.
  Set init value: \subfragments_wb2csr_state = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2465$4685'.
  Set init value: \subfragments_csrstorage12_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2464$4684'.
  Set init value: \subfragments_csrstorage12_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2463$4683'.
  Set init value: \subfragments_csrstorage11_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2462$4682'.
  Set init value: \subfragments_csrstorage11_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2461$4681'.
  Set init value: \subfragments_csrstorage10_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2460$4680'.
  Set init value: \subfragments_csrstorage10_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2459$4679'.
  Set init value: \subfragments_csrstorage9_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2458$4678'.
  Set init value: \subfragments_csrstorage9_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2457$4677'.
  Set init value: \subfragments_csrstorage8_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2456$4676'.
  Set init value: \subfragments_csrstorage8_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2455$4675'.
  Set init value: \subfragments_csrstorage7_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2454$4674'.
  Set init value: \subfragments_csrstorage7_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2453$4673'.
  Set init value: \subfragments_csrstorage6_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2452$4672'.
  Set init value: \subfragments_csrstorage6_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2451$4671'.
  Set init value: \subfragments_csrstorage5_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2450$4670'.
  Set init value: \subfragments_csrstorage5_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2449$4669'.
  Set init value: \subfragments_csrstorage4_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2448$4668'.
  Set init value: \subfragments_csrstorage4_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2447$4667'.
  Set init value: \subfragments_csrstorage3_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2446$4666'.
  Set init value: \subfragments_csrstorage3_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2445$4665'.
  Set init value: \subfragments_csrstorage2_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2444$4664'.
  Set init value: \subfragments_csrstorage2_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2443$4663'.
  Set init value: \subfragments_csrstorage1_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2442$4662'.
  Set init value: \subfragments_csrstorage1_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2441$4661'.
  Set init value: \subfragments_csrstorage0_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2440$4660'.
  Set init value: \subfragments_csrstorage0_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2439$4659'.
  Set init value: \subfragments_ctrl = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2438$4658'.
  Set init value: \subfragments_next_state = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2437$4657'.
  Set init value: \subfragments_state = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2436$4656'.
  Set init value: \subfragments_new_master_rdata_valid13 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2435$4655'.
  Set init value: \subfragments_new_master_rdata_valid12 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2434$4654'.
  Set init value: \subfragments_new_master_rdata_valid11 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2433$4653'.
  Set init value: \subfragments_new_master_rdata_valid10 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2432$4652'.
  Set init value: \subfragments_new_master_rdata_valid9 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2431$4651'.
  Set init value: \subfragments_new_master_rdata_valid8 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2430$4650'.
  Set init value: \subfragments_new_master_rdata_valid7 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2429$4649'.
  Set init value: \subfragments_new_master_rdata_valid6 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2428$4648'.
  Set init value: \subfragments_new_master_rdata_valid5 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2427$4647'.
  Set init value: \subfragments_new_master_rdata_valid4 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2426$4646'.
  Set init value: \subfragments_new_master_rdata_valid3 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2425$4645'.
  Set init value: \subfragments_new_master_rdata_valid2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2424$4644'.
  Set init value: \subfragments_new_master_rdata_valid1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2423$4643'.
  Set init value: \subfragments_new_master_rdata_valid0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2422$4642'.
  Set init value: \subfragments_new_master_wdata_ready3 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2421$4641'.
  Set init value: \subfragments_new_master_wdata_ready2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2420$4640'.
  Set init value: \subfragments_new_master_wdata_ready1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2419$4639'.
  Set init value: \subfragments_new_master_wdata_ready0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2386$4630'.
  Set init value: \subfragments_multiplexer_next_state = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2385$4629'.
  Set init value: \subfragments_multiplexer_state = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2384$4628'.
  Set init value: \subfragments_bankmachine7_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2383$4627'.
  Set init value: \subfragments_bankmachine7_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2382$4626'.
  Set init value: \subfragments_bankmachine6_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2381$4625'.
  Set init value: \subfragments_bankmachine6_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2380$4624'.
  Set init value: \subfragments_bankmachine5_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2379$4623'.
  Set init value: \subfragments_bankmachine5_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2378$4622'.
  Set init value: \subfragments_bankmachine4_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2377$4621'.
  Set init value: \subfragments_bankmachine4_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2376$4620'.
  Set init value: \subfragments_bankmachine3_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2375$4619'.
  Set init value: \subfragments_bankmachine3_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2374$4618'.
  Set init value: \subfragments_bankmachine2_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2373$4617'.
  Set init value: \subfragments_bankmachine2_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2372$4616'.
  Set init value: \subfragments_bankmachine1_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2371$4615'.
  Set init value: \subfragments_bankmachine1_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2370$4614'.
  Set init value: \subfragments_bankmachine0_next_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2369$4613'.
  Set init value: \subfragments_bankmachine0_state = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2368$4612'.
  Set init value: \subfragments_refresher_next_state = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2367$4611'.
  Set init value: \subfragments_refresher_state = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2365$4610'.
  Set init value: \usb0_source_adr = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2364$4609'.
  Set init value: \usb0_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2347$4608'.
  Set init value: \usb0_asyncfifo1_graycounter3_q_next_binary = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2346$4607'.
  Set init value: \usb0_asyncfifo1_graycounter3_q_binary = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2344$4606'.
  Set init value: \usb0_asyncfifo1_graycounter3_q = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2342$4605'.
  Set init value: \usb0_asyncfifo1_graycounter2_q_next_binary = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2341$4604'.
  Set init value: \usb0_asyncfifo1_graycounter2_q_binary = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2339$4603'.
  Set init value: \usb0_asyncfifo1_graycounter2_q = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2319$4600'.
  Set init value: \usb0_bus_adr = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2300$4599'.
  Set init value: \usb0_asyncfifo0_graycounter1_q_next_binary = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2299$4598'.
  Set init value: \usb0_asyncfifo0_graycounter1_q_binary = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2297$4597'.
  Set init value: \usb0_asyncfifo0_graycounter1_q = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2295$4596'.
  Set init value: \usb0_asyncfifo0_graycounter0_q_next_binary = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2294$4595'.
  Set init value: \usb0_asyncfifo0_graycounter0_q_binary = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2292$4594'.
  Set init value: \usb0_asyncfifo0_graycounter0_q = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2209$4591'.
  Set init value: \usb0_csrbank_bus_dat_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2208$4590'.
  Set init value: \usb0_csrbank_bus_dat_w = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2207$4589'.
  Set init value: \usb0_csrbank_bus_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2206$4588'.
  Set init value: \usb0_csrbank_bus_adr = 14'00000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2203$4586'.
  Set init value: \usb0_out_next = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2202$4585'.
  Set init value: \usb0_in_next = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2200$4584'.
  Set init value: \usb0_outhandler_data_recv_put = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2199$4583'.
  Set init value: \usb0_outhandler_data_recv_payload = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2197$4582'.
  Set init value: \usb0_outhandler_responding = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2195$4581'.
  Set init value: \usb0_outhandler_epno = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2194$4580'.
  Set init value: \usb0_outhandler_ep_mask = 16'0000000000000001
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2193$4579'.
  Set init value: \usb0_outhandler_enable_status = 16'0000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2192$4578'.
  Set init value: \usb0_outhandler_stall_status = 16'0000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2188$4576'.
  Set init value: \usb0_outhandler_eventmanager_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2187$4575'.
  Set init value: \usb0_outhandler_eventmanager_storage = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2178$4574'.
  Set init value: \usb0_outhandler_packet_clear = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2176$4573'.
  Set init value: \usb0_outhandler_packet_pending = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2171$4572'.
  Set init value: \usb0_outhandler_status_status = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2167$4571'.
  Set init value: \usb0_outhandler_ctrl_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2166$4570'.
  Set init value: \usb0_outhandler_ctrl_storage = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2164$4569'.
  Set init value: \usb0_outhandler_csrfield_reset = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2148$4568'.
  Set init value: \usb0_outhandler_syncfifobuffered_wrport_adr = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2147$4567'.
  Set init value: \usb0_outhandler_syncfifobuffered_consume = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2146$4566'.
  Set init value: \usb0_outhandler_syncfifobuffered_produce = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2144$4564'.
  Set init value: \usb0_outhandler_syncfifobuffered_level0 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2137$4563'.
  Set init value: \usb0_outhandler_syncfifobuffered_readable = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2133$4562'.
  Set init value: \usb0_inhandler_data_out_advance = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2130$4561'.
  Set init value: \usb0_inhandler_dtb_reset = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2129$4560'.
  Set init value: \usb0_inhandler_transmitted = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2128$4559'.
  Set init value: \usb0_inhandler_was_queued = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2127$4558'.
  Set init value: \usb0_inhandler_queued = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2123$4557'.
  Set init value: \usb0_inhandler_eventmanager_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2122$4556'.
  Set init value: \usb0_inhandler_eventmanager_storage = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2113$4555'.
  Set init value: \usb0_inhandler_packet_clear = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2111$4554'.
  Set init value: \usb0_inhandler_packet_pending = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2106$4553'.
  Set init value: \usb0_inhandler_status_status = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2102$4552'.
  Set init value: \usb0_inhandler_ctrl_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2101$4551'.
  Set init value: \usb0_inhandler_ctrl_storage = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2100$4550'.
  Set init value: \usb0_inhandler_csrfield_stall = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2099$4549'.
  Set init value: \usb0_inhandler_csrfield_reset = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2097$4548'.
  Set init value: \usb0_inhandler_data_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2096$4547'.
  Set init value: \usb0_inhandler_data_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2085$4546'.
  Set init value: \usb0_inhandler_syncfifobuffered_wrport_adr = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2084$4545'.
  Set init value: \usb0_inhandler_syncfifobuffered_consume = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2083$4544'.
  Set init value: \usb0_inhandler_syncfifobuffered_produce = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2081$4542'.
  Set init value: \usb0_inhandler_syncfifobuffered_level0 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2074$4541'.
  Set init value: \usb0_inhandler_syncfifobuffered_readable = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2072$4540'.
  Set init value: \usb0_inhandler_stall_status = 16'0000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2071$4539'.
  Set init value: \usb0_inhandler_dtbs = 16'0000000000000001
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2067$4538'.
  Set init value: \usb0_setuphandler_setuphandlerinner_is_in = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2066$4537'.
  Set init value: \usb0_setuphandler_setuphandlerinner_have_data_stage = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2065$4536'.
  Set init value: \usb0_setuphandler_setuphandlerinner_data_byte = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2056$4535'.
  Set init value: \usb0_setuphandler_setuphandlerinner_wrport_adr = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2055$4534'.
  Set init value: \usb0_setuphandler_setuphandlerinner_consume = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2054$4533'.
  Set init value: \usb0_setuphandler_setuphandlerinner_produce = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2052$4531'.
  Set init value: \usb0_setuphandler_setuphandlerinner_level0 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2050$4530'.
  Set init value: \usb0_setuphandler_setuphandlerinner_syncfifo_din = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2046$4529'.
  Set init value: \usb0_setuphandler_setuphandlerinner_syncfifo_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2045$4528'.
  Set init value: \usb0_setuphandler_setuphandlerinner_readable = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2043$4527'.
  Set init value: \usb0_setuphandler_data_recv_put = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2042$4526'.
  Set init value: \usb0_setuphandler_data_recv_payload = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2041$4525'.
  Set init value: \usb0_setuphandler_eventmanager_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2040$4524'.
  Set init value: \usb0_setuphandler_eventmanager_storage = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2039$4523'.
  Set init value: \usb0_setuphandler_eventmanager_pending_w = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2035$4522'.
  Set init value: \usb0_setuphandler_eventmanager_status_w = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2031$4521'.
  Set init value: \usb0_setuphandler_reset_old_trigger = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2030$4520'.
  Set init value: \usb0_setuphandler_reset_clear = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2028$4519'.
  Set init value: \usb0_setuphandler_reset_pending = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2026$4518'.
  Set init value: \usb0_setuphandler_packet_clear = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2024$4517'.
  Set init value: \usb0_setuphandler_packet_pending = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2019$4516'.
  Set init value: \usb0_setuphandler_status_status = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2013$4515'.
  Set init value: \usb0_setuphandler_ctrl_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2012$4514'.
  Set init value: \usb0_setuphandler_ctrl_storage = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2011$4513'.
  Set init value: \usb0_setuphandler_csrfield_reset = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2005$4512'.
  Set init value: \usb0_setuphandler_epno = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2004$4511'.
  Set init value: \usb0_setuphandler_begin = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2000$4509'.
  Set init value: \usb0_next_ev_status = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1999$4508'.
  Set init value: \usb0_csrfield_reset = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1998$4507'.
  Set init value: \usb0_csrfield_setup = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1997$4506'.
  Set init value: \usb0_csrfield_out = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1996$4505'.
  Set init value: \usb0_csrfield_in = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1994$4504'.
  Set init value: \usb0_csrstorage_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1993$4503'.
  Set init value: \usb0_csrstorage_storage = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1990$4501'.
  Set init value: \usb0_pullup_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1989$4500'.
  Set init value: \usb0_pullup_storage = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1986$4499'.
  Set init value: \usb0_usb_core_response_pid = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1984$4498'.
  Set init value: \usb0_usb_core_error = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1983$4497'.
  Set init value: \usb0_usb_core_data_end = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1981$4496'.
  Set init value: \usb0_usb_core_abort = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1980$4495'.
  Set init value: \usb0_usb_core_retry = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1979$4494'.
  Set init value: \usb0_usb_core_commit = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1978$4493'.
  Set init value: \usb0_usb_core_setup = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1977$4492'.
  Set init value: \usb0_usb_core_poll = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1976$4491'.
  Set init value: \usb0_usb_core_start = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1975$4490'.
  Set init value: \usb0_usb_core_idle = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1974$4489'.
  Set init value: \usb0_usb_core_endp = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1973$4488'.
  Set init value: \usb0_usb_core_tok = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1972$4487'.
  Set init value: \usb0_usb_core_addr = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1971$4486'.
  Set init value: \usb0_usb_core_sta = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1970$4485'.
  Set init value: \usb0_usb_core_arm = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1967$4483'.
  Set init value: \usb0_usb_core_data_send_payload = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1966$4482'.
  Set init value: \usb0_usb_core_data_send_have = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1965$4481'.
  Set init value: \usb0_usb_core_data_send_get = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1963$4480'.
  Set init value: \usb0_usb_core_data_recv_put = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1960$4479'.
  Set init value: \usb0_usb_core_o_decoded = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1959$4478'.
  Set init value: \usb0_usb_core_crc5 = 5'00000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1958$4477'.
  Set init value: \usb0_usb_core_o_endp = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1957$4476'.
  Set init value: \usb0_usb_core_endp4 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1956$4475'.
  Set init value: \usb0_usb_core_o_addr = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1955$4474'.
  Set init value: \usb0_usb_core_o_pid = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1946$4473'.
  Set init value: \usb0_usb_core_rx_flagsFifo_graycounter1_q_next_binary = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1945$4472'.
  Set init value: \usb0_usb_core_rx_flagsFifo_graycounter1_q_binary = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1943$4471'.
  Set init value: \usb0_usb_core_rx_flagsFifo_graycounter1_q = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1941$4470'.
  Set init value: \usb0_usb_core_rx_flagsFifo_graycounter0_q_next_binary = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1940$4469'.
  Set init value: \usb0_usb_core_rx_flagsFifo_graycounter0_q_binary = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1938$4468'.
  Set init value: \usb0_usb_core_rx_flagsFifo_graycounter0_q = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1935$4467'.
  Set init value: \usb0_usb_core_rx_flagsFifo_asyncfifo_din = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1922$4466'.
  Set init value: \usb0_usb_core_rx_payloadFifo_graycounter1_q_next_binary = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1921$4465'.
  Set init value: \usb0_usb_core_rx_payloadFifo_graycounter1_q_binary = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1919$4464'.
  Set init value: \usb0_usb_core_rx_payloadFifo_graycounter1_q = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1917$4463'.
  Set init value: \usb0_usb_core_rx_payloadFifo_graycounter0_q_next_binary = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1916$4462'.
  Set init value: \usb0_usb_core_rx_payloadFifo_graycounter0_q_binary = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1914$4461'.
  Set init value: \usb0_usb_core_rx_payloadFifo_graycounter0_q = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1902$4460'.
  Set init value: \usb0_usb_core_rx_shifter_shift_reg = 9'000000001
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1901$4459'.
  Set init value: \usb0_usb_core_rx_shifter_o_put = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1897$4458'.
  Set init value: \usb0_usb_core_rx_last_reset = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1895$4457'.
  Set init value: \usb0_usb_core_rx_bitstuff_o_stall = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1894$4456'.
  Set init value: \usb0_usb_core_rx_bitstuff_o_error = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1893$4455'.
  Set init value: \usb0_usb_core_rx_bitstuff_o_data = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1892$4454'.
  Set init value: \usb0_usb_core_rx_bitstuff_drop_bit = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1885$4453'.
  Set init value: \usb0_usb_core_rx_detect_pkt_end = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1884$4452'.
  Set init value: \usb0_usb_core_rx_detect_pkt_active = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1883$4451'.
  Set init value: \usb0_usb_core_rx_detect_pkt_start = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1878$4450'.
  Set init value: \usb0_usb_core_rx_nrzi_last_data = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1877$4449'.
  Set init value: \usb0_usb_core_rx_nrzi_o_se0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1876$4448'.
  Set init value: \usb0_usb_core_rx_nrzi_o_data = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1875$4447'.
  Set init value: \usb0_usb_core_rx_nrzi_o_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1870$4446'.
  Set init value: \usb0_usb_core_rx_reset_counter = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1868$4445'.
  Set init value: \usb0_usb_core_rx_line_state_se11 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1867$4444'.
  Set init value: \usb0_usb_core_rx_line_state_se01 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1866$4443'.
  Set init value: \usb0_usb_core_rx_line_state_dk1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1865$4442'.
  Set init value: \usb0_usb_core_rx_line_state_dj1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1864$4441'.
  Set init value: \usb0_usb_core_rx_line_state_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1863$4440'.
  Set init value: \usb0_usb_core_rx_line_state_phase = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1862$4439'.
  Set init value: \usb0_usb_core_rx_line_state_se10 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1861$4438'.
  Set init value: \usb0_usb_core_rx_line_state_se00 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1860$4437'.
  Set init value: \usb0_usb_core_rx_line_state_dk0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1859$4436'.
  Set init value: \usb0_usb_core_rx_line_state_dj0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1858$4435'.
  Set init value: \usb0_usb_core_rx_line_state_dt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1855$4434'.
  Set init value: \usb0_usb_core_rx_o_pkt_in_progress = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1848$4433'.
  Set init value: \usb0_usb_core_rx_reset0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1847$4432'.
  Set init value: \usb0_usb_core_txstate_is_ongoing1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1846$4431'.
  Set init value: \usb0_usb_core_txstate_is_ongoing0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1844$4430'.
  Set init value: \usb0_usb_core_txstate_crc_next = 16'1111110100000010
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1843$4429'.
  Set init value: \usb0_usb_core_txstate_crc_cur = 16'1111111111111111
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1840$4428'.
  Set init value: \usb0_usb_core_txstate_i_data_strobe = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1838$4427'.
  Set init value: \usb0_usb_core_txstate_pid = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1836$4426'.
  Set init value: \usb0_usb_core_txstate_o_data_ack = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1833$4425'.
  Set init value: \usb0_usb_core_txstate_i_pid = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1832$4424'.
  Set init value: \usb0_usb_core_txstate_o_pkt_end = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1831$4423'.
  Set init value: \usb0_usb_core_txstate_i_pkt_start = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1826$4422'.
  Set init value: \usb0_usb_core_tx_state_gray = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1825$4421'.
  Set init value: \usb0_usb_core_tx_bitstuff_valid_data = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1815$4418'.
  Set init value: \usb0_usb_core_tx_sync_pulse = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1814$4417'.
  Set init value: \usb0_usb_core_tx_nrzi_o_oe = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1813$4416'.
  Set init value: \usb0_usb_core_tx_nrzi_o_usbn = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1812$4415'.
  Set init value: \usb0_usb_core_tx_nrzi_o_usbp = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1811$4414'.
  Set init value: \usb0_usb_core_tx_nrzi_oe0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1810$4413'.
  Set init value: \usb0_usb_core_tx_nrzi_usbn = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1809$4412'.
  Set init value: \usb0_usb_core_tx_nrzi_usbp = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1804$4411'.
  Set init value: \usb0_usb_core_tx_bitstuff_stuff_bit = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1803$4410'.
  Set init value: \usb0_usb_core_tx_bitstuff_o_data = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1802$4409'.
  Set init value: \usb0_usb_core_tx_bitstuff_o_will_stall = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1796$4408'.
  Set init value: \usb0_usb_core_tx_shifter_pos = 8'00000001
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1795$4407'.
  Set init value: \usb0_usb_core_tx_shifter_shifter = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1792$4406'.
  Set init value: \usb0_usb_core_tx_shifter_o_get = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1787$4405'.
  Set init value: \usb0_usb_core_tx_i_oe = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1785$4404'.
  Set init value: \usb0_usb_core_tx_i_data_payload = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1783$4403'.
  Set init value: \usb0_en = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1782$4402'.
  Set init value: \usb0_ack = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1781$4401'.
  Set init value: \usb0_bus_csr_dat_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1779$4400'.
  Set init value: \usb0_bus_csr_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1778$4399'.
  Set init value: \usb0_bus_csr_adr = 14'00000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1773$4397'.
  Set init value: \usb0_bus_bus_ack = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1757$4396'.
  Set init value: \usb_iobuf_usb_n_rx = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1756$4395'.
  Set init value: \usb_iobuf_usb_p_rx = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1752$4394'.
  Set init value: \lxspi_counter = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1751$4393'.
  Set init value: \lxspi_dqi = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1750$4392'.
  Set init value: \lxspi_i1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1749$4391'.
  Set init value: \lxspi_sr = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1747$4390'.
  Set init value: \lxspi_oe = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1746$4389'.
  Set init value: \lxspi_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1745$4388'.
  Set init value: \lxspi_dq_oe = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1744$4387'.
  Set init value: \lxspi_clk = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1743$4386'.
  Set init value: \lxspi_cs_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1742$4385'.
  Set init value: \lxspi_bitbang_en_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1741$4384'.
  Set init value: \lxspi_bitbang_en_storage = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1738$4383'.
  Set init value: \lxspi_miso_status = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1737$4382'.
  Set init value: \lxspi_bitbang_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1736$4381'.
  Set init value: \lxspi_bitbang_storage = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1727$4379'.
  Set init value: \lxspi_bus_ack = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1720$4378'.
  Set init value: \lxspi_spiflashdualquad_clk = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1664$4364'.
  Set init value: \out_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1663$4363'.
  Set init value: \out_storage = 22'0000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1660$4362'.
  Set init value: \in_status = 22'0000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1659$4361'.
  Set init value: \oe_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1658$4360'.
  Set init value: \oe_storage = 22'0000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1657$4359'.
  Set init value: \io21 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1656$4358'.
  Set init value: \io20 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1655$4357'.
  Set init value: \io19 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1654$4356'.
  Set init value: \io18 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1653$4355'.
  Set init value: \io13 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1652$4354'.
  Set init value: \io12 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1651$4353'.
  Set init value: \io11 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1650$4352'.
  Set init value: \io10 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1649$4351'.
  Set init value: \io9 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1648$4350'.
  Set init value: \io6 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1647$4349'.
  Set init value: \io5 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1646$4348'.
  Set init value: \io1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1645$4347'.
  Set init value: \io0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1640$4346'.
  Set init value: \pwm0_counter_value = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1639$4345'.
  Set init value: \pwm0_pwm_counter = 16'0000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1637$4344'.
  Set init value: \pdm_b_sigma = 17'00000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1631$4343'.
  Set init value: \pdm_g_sigma = 17'00000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1625$4342'.
  Set init value: \pdm_r_sigma = 17'00000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1618$4341'.
  Set init value: \div_m_counter = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1617$4340'.
  Set init value: \config_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1616$4339'.
  Set init value: \config_storage = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1613$4338'.
  Set init value: \div_m_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1612$4337'.
  Set init value: \div_m_storage = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1611$4336'.
  Set init value: \b_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1610$4335'.
  Set init value: \b_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1609$4334'.
  Set init value: \g_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1608$4333'.
  Set init value: \g_storage = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1607$4332'.
  Set init value: \r_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1606$4331'.
  Set init value: \r_storage = 8'11111111
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1602$4330'.
  Set init value: \wdata_consumed = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1601$4329'.
  Set init value: \cmd_consumed = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1600$4328'.
  Set init value: \word_inc = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1599$4327'.
  Set init value: \word_clr = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1598$4326'.
  Set init value: \tag_di_dirty = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1593$4325'.
  Set init value: \tag_port_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1590$4324'.
  Set init value: \adr_offset_r = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1589$4323'.
  Set init value: \write_from_slave = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1588$4322'.
  Set init value: \data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1587$4321'.
  Set init value: \data_port_we = 16'0000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1584$4320'.
  Set init value: \interface_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1582$4319'.
  Set init value: \interface_stb = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1581$4318'.
  Set init value: \interface_cyc = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1572$4316'.
  Set init value: \wb_sdram_ack = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1568$4315'.
  Set init value: \wb_sdram_dat_r = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1551$4314'.
  Set init value: \sdram_time1 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1549$4313'.
  Set init value: \sdram_en1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1548$4312'.
  Set init value: \sdram_time0 = 5'00000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1546$4311'.
  Set init value: \sdram_en0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1543$4310'.
  Set init value: \sdram_twtrcon_count = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1542$4309'.
  Set init value: \sdram_twtrcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1540$4308'.
  Set init value: \sdram_tccdcon_count = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1539$4307'.
  Set init value: \sdram_tccdcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1537$4306'.
  Set init value: \sdram_tfawcon_window = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1535$4305'.
  Set init value: \sdram_tfawcon_ready = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1533$4304'.
  Set init value: \sdram_trrdcon_count = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1532$4303'.
  Set init value: \sdram_trrdcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1526$4298'.
  Set init value: \sdram_steerer_sel1 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1525$4297'.
  Set init value: \sdram_steerer_sel0 = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1521$4294'.
  Set init value: \sdram_choose_req_grant = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1519$4293'.
  Set init value: \sdram_choose_req_valids = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1515$4292'.
  Set init value: \sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1514$4291'.
  Set init value: \sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1513$4290'.
  Set init value: \sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1510$4289'.
  Set init value: \sdram_choose_req_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1506$4286'.
  Set init value: \sdram_choose_req_want_writes = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1505$4285'.
  Set init value: \sdram_choose_req_want_reads = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1503$4284'.
  Set init value: \sdram_choose_cmd_grant = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1501$4283'.
  Set init value: \sdram_choose_cmd_valids = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1497$4282'.
  Set init value: \sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1496$4281'.
  Set init value: \sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1495$4280'.
  Set init value: \sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1492$4279'.
  Set init value: \sdram_choose_cmd_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1490$4278'.
  Set init value: \sdram_choose_cmd_want_activates = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1484$4274'.
  Set init value: \sdram_bankmachine7_trascon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1483$4273'.
  Set init value: \sdram_bankmachine7_trascon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1481$4272'.
  Set init value: \sdram_bankmachine7_trccon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1480$4271'.
  Set init value: \sdram_bankmachine7_trccon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1478$4270'.
  Set init value: \sdram_bankmachine7_twtpcon_count = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1477$4269'.
  Set init value: \sdram_bankmachine7_twtpcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1475$4268'.
  Set init value: \sdram_bankmachine7_row_col_n_addr_sel = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1474$4267'.
  Set init value: \sdram_bankmachine7_row_close = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1473$4266'.
  Set init value: \sdram_bankmachine7_row_open = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1471$4265'.
  Set init value: \sdram_bankmachine7_row_opened = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1470$4264'.
  Set init value: \sdram_bankmachine7_row = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1469$4263'.
  Set init value: \sdram_bankmachine7_cmd_buffer_source_payload_addr = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1468$4262'.
  Set init value: \sdram_bankmachine7_cmd_buffer_source_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1467$4261'.
  Set init value: \sdram_bankmachine7_cmd_buffer_source_last = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1466$4260'.
  Set init value: \sdram_bankmachine7_cmd_buffer_source_first = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1464$4259'.
  Set init value: \sdram_bankmachine7_cmd_buffer_source_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1443$4258'.
  Set init value: \sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1442$4257'.
  Set init value: \sdram_bankmachine7_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1441$4256'.
  Set init value: \sdram_bankmachine7_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1439$4254'.
  Set init value: \sdram_bankmachine7_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1420$4251'.
  Set init value: \sdram_bankmachine7_auto_precharge = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1419$4250'.
  Set init value: \sdram_bankmachine7_cmd_payload_is_write = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1418$4249'.
  Set init value: \sdram_bankmachine7_cmd_payload_is_read = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1417$4248'.
  Set init value: \sdram_bankmachine7_cmd_payload_is_cmd = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1416$4247'.
  Set init value: \sdram_bankmachine7_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1415$4246'.
  Set init value: \sdram_bankmachine7_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1414$4245'.
  Set init value: \sdram_bankmachine7_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1412$4244'.
  Set init value: \sdram_bankmachine7_cmd_payload_a = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1411$4243'.
  Set init value: \sdram_bankmachine7_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1410$4242'.
  Set init value: \sdram_bankmachine7_cmd_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1409$4241'.
  Set init value: \sdram_bankmachine7_refresh_gnt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1407$4240'.
  Set init value: \sdram_bankmachine7_req_rdata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1406$4239'.
  Set init value: \sdram_bankmachine7_req_wdata_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1400$4238'.
  Set init value: \sdram_bankmachine6_trascon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1399$4237'.
  Set init value: \sdram_bankmachine6_trascon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1397$4236'.
  Set init value: \sdram_bankmachine6_trccon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1396$4235'.
  Set init value: \sdram_bankmachine6_trccon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1394$4234'.
  Set init value: \sdram_bankmachine6_twtpcon_count = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1393$4233'.
  Set init value: \sdram_bankmachine6_twtpcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1391$4232'.
  Set init value: \sdram_bankmachine6_row_col_n_addr_sel = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1390$4231'.
  Set init value: \sdram_bankmachine6_row_close = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1389$4230'.
  Set init value: \sdram_bankmachine6_row_open = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1387$4229'.
  Set init value: \sdram_bankmachine6_row_opened = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1386$4228'.
  Set init value: \sdram_bankmachine6_row = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1385$4227'.
  Set init value: \sdram_bankmachine6_cmd_buffer_source_payload_addr = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1384$4226'.
  Set init value: \sdram_bankmachine6_cmd_buffer_source_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1383$4225'.
  Set init value: \sdram_bankmachine6_cmd_buffer_source_last = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1382$4224'.
  Set init value: \sdram_bankmachine6_cmd_buffer_source_first = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1380$4223'.
  Set init value: \sdram_bankmachine6_cmd_buffer_source_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1359$4222'.
  Set init value: \sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1358$4221'.
  Set init value: \sdram_bankmachine6_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1357$4220'.
  Set init value: \sdram_bankmachine6_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1355$4218'.
  Set init value: \sdram_bankmachine6_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1336$4215'.
  Set init value: \sdram_bankmachine6_auto_precharge = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1335$4214'.
  Set init value: \sdram_bankmachine6_cmd_payload_is_write = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1334$4213'.
  Set init value: \sdram_bankmachine6_cmd_payload_is_read = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1333$4212'.
  Set init value: \sdram_bankmachine6_cmd_payload_is_cmd = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1332$4211'.
  Set init value: \sdram_bankmachine6_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1331$4210'.
  Set init value: \sdram_bankmachine6_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1330$4209'.
  Set init value: \sdram_bankmachine6_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1328$4208'.
  Set init value: \sdram_bankmachine6_cmd_payload_a = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1327$4207'.
  Set init value: \sdram_bankmachine6_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1326$4206'.
  Set init value: \sdram_bankmachine6_cmd_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1325$4205'.
  Set init value: \sdram_bankmachine6_refresh_gnt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1323$4204'.
  Set init value: \sdram_bankmachine6_req_rdata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1322$4203'.
  Set init value: \sdram_bankmachine6_req_wdata_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1316$4202'.
  Set init value: \sdram_bankmachine5_trascon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1315$4201'.
  Set init value: \sdram_bankmachine5_trascon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1313$4200'.
  Set init value: \sdram_bankmachine5_trccon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1312$4199'.
  Set init value: \sdram_bankmachine5_trccon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1310$4198'.
  Set init value: \sdram_bankmachine5_twtpcon_count = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1309$4197'.
  Set init value: \sdram_bankmachine5_twtpcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1307$4196'.
  Set init value: \sdram_bankmachine5_row_col_n_addr_sel = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1306$4195'.
  Set init value: \sdram_bankmachine5_row_close = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1305$4194'.
  Set init value: \sdram_bankmachine5_row_open = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1303$4193'.
  Set init value: \sdram_bankmachine5_row_opened = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1302$4192'.
  Set init value: \sdram_bankmachine5_row = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1301$4191'.
  Set init value: \sdram_bankmachine5_cmd_buffer_source_payload_addr = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1300$4190'.
  Set init value: \sdram_bankmachine5_cmd_buffer_source_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1299$4189'.
  Set init value: \sdram_bankmachine5_cmd_buffer_source_last = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1298$4188'.
  Set init value: \sdram_bankmachine5_cmd_buffer_source_first = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1296$4187'.
  Set init value: \sdram_bankmachine5_cmd_buffer_source_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1275$4186'.
  Set init value: \sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1274$4185'.
  Set init value: \sdram_bankmachine5_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1273$4184'.
  Set init value: \sdram_bankmachine5_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1271$4182'.
  Set init value: \sdram_bankmachine5_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1252$4179'.
  Set init value: \sdram_bankmachine5_auto_precharge = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1251$4178'.
  Set init value: \sdram_bankmachine5_cmd_payload_is_write = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1250$4177'.
  Set init value: \sdram_bankmachine5_cmd_payload_is_read = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1249$4176'.
  Set init value: \sdram_bankmachine5_cmd_payload_is_cmd = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1248$4175'.
  Set init value: \sdram_bankmachine5_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1247$4174'.
  Set init value: \sdram_bankmachine5_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1246$4173'.
  Set init value: \sdram_bankmachine5_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1244$4172'.
  Set init value: \sdram_bankmachine5_cmd_payload_a = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1243$4171'.
  Set init value: \sdram_bankmachine5_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1242$4170'.
  Set init value: \sdram_bankmachine5_cmd_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1241$4169'.
  Set init value: \sdram_bankmachine5_refresh_gnt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1239$4168'.
  Set init value: \sdram_bankmachine5_req_rdata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1238$4167'.
  Set init value: \sdram_bankmachine5_req_wdata_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1232$4166'.
  Set init value: \sdram_bankmachine4_trascon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1231$4165'.
  Set init value: \sdram_bankmachine4_trascon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1229$4164'.
  Set init value: \sdram_bankmachine4_trccon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1228$4163'.
  Set init value: \sdram_bankmachine4_trccon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1226$4162'.
  Set init value: \sdram_bankmachine4_twtpcon_count = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1225$4161'.
  Set init value: \sdram_bankmachine4_twtpcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1223$4160'.
  Set init value: \sdram_bankmachine4_row_col_n_addr_sel = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1222$4159'.
  Set init value: \sdram_bankmachine4_row_close = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1221$4158'.
  Set init value: \sdram_bankmachine4_row_open = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1219$4157'.
  Set init value: \sdram_bankmachine4_row_opened = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1218$4156'.
  Set init value: \sdram_bankmachine4_row = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1217$4155'.
  Set init value: \sdram_bankmachine4_cmd_buffer_source_payload_addr = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1216$4154'.
  Set init value: \sdram_bankmachine4_cmd_buffer_source_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1215$4153'.
  Set init value: \sdram_bankmachine4_cmd_buffer_source_last = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1214$4152'.
  Set init value: \sdram_bankmachine4_cmd_buffer_source_first = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1212$4151'.
  Set init value: \sdram_bankmachine4_cmd_buffer_source_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1191$4150'.
  Set init value: \sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1190$4149'.
  Set init value: \sdram_bankmachine4_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1189$4148'.
  Set init value: \sdram_bankmachine4_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1187$4146'.
  Set init value: \sdram_bankmachine4_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1168$4143'.
  Set init value: \sdram_bankmachine4_auto_precharge = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1167$4142'.
  Set init value: \sdram_bankmachine4_cmd_payload_is_write = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1166$4141'.
  Set init value: \sdram_bankmachine4_cmd_payload_is_read = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1165$4140'.
  Set init value: \sdram_bankmachine4_cmd_payload_is_cmd = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1164$4139'.
  Set init value: \sdram_bankmachine4_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1163$4138'.
  Set init value: \sdram_bankmachine4_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1162$4137'.
  Set init value: \sdram_bankmachine4_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1160$4136'.
  Set init value: \sdram_bankmachine4_cmd_payload_a = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1159$4135'.
  Set init value: \sdram_bankmachine4_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1158$4134'.
  Set init value: \sdram_bankmachine4_cmd_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1157$4133'.
  Set init value: \sdram_bankmachine4_refresh_gnt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1155$4132'.
  Set init value: \sdram_bankmachine4_req_rdata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1154$4131'.
  Set init value: \sdram_bankmachine4_req_wdata_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1148$4130'.
  Set init value: \sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1147$4129'.
  Set init value: \sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1145$4128'.
  Set init value: \sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1144$4127'.
  Set init value: \sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1142$4126'.
  Set init value: \sdram_bankmachine3_twtpcon_count = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1141$4125'.
  Set init value: \sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1139$4124'.
  Set init value: \sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1138$4123'.
  Set init value: \sdram_bankmachine3_row_close = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1137$4122'.
  Set init value: \sdram_bankmachine3_row_open = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1135$4121'.
  Set init value: \sdram_bankmachine3_row_opened = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1134$4120'.
  Set init value: \sdram_bankmachine3_row = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1133$4119'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_payload_addr = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1132$4118'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1131$4117'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_last = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1130$4116'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_first = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1128$4115'.
  Set init value: \sdram_bankmachine3_cmd_buffer_source_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1107$4114'.
  Set init value: \sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1106$4113'.
  Set init value: \sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1105$4112'.
  Set init value: \sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1103$4110'.
  Set init value: \sdram_bankmachine3_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1084$4107'.
  Set init value: \sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1083$4106'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1082$4105'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1081$4104'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1080$4103'.
  Set init value: \sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1079$4102'.
  Set init value: \sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1078$4101'.
  Set init value: \sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1076$4100'.
  Set init value: \sdram_bankmachine3_cmd_payload_a = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1075$4099'.
  Set init value: \sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1074$4098'.
  Set init value: \sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1073$4097'.
  Set init value: \sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1071$4096'.
  Set init value: \sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1070$4095'.
  Set init value: \sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1064$4094'.
  Set init value: \sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1063$4093'.
  Set init value: \sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1061$4092'.
  Set init value: \sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1060$4091'.
  Set init value: \sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1058$4090'.
  Set init value: \sdram_bankmachine2_twtpcon_count = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1057$4089'.
  Set init value: \sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1055$4088'.
  Set init value: \sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1054$4087'.
  Set init value: \sdram_bankmachine2_row_close = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1053$4086'.
  Set init value: \sdram_bankmachine2_row_open = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1051$4085'.
  Set init value: \sdram_bankmachine2_row_opened = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1050$4084'.
  Set init value: \sdram_bankmachine2_row = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1049$4083'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_payload_addr = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1048$4082'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1047$4081'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_last = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1046$4080'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_first = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1044$4079'.
  Set init value: \sdram_bankmachine2_cmd_buffer_source_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1023$4078'.
  Set init value: \sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1022$4077'.
  Set init value: \sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1021$4076'.
  Set init value: \sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1019$4074'.
  Set init value: \sdram_bankmachine2_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1000$4071'.
  Set init value: \sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:999$4070'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:998$4069'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:997$4068'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:996$4067'.
  Set init value: \sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:995$4066'.
  Set init value: \sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:994$4065'.
  Set init value: \sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:992$4064'.
  Set init value: \sdram_bankmachine2_cmd_payload_a = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:991$4063'.
  Set init value: \sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:990$4062'.
  Set init value: \sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:989$4061'.
  Set init value: \sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:987$4060'.
  Set init value: \sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:986$4059'.
  Set init value: \sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:980$4058'.
  Set init value: \sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:979$4057'.
  Set init value: \sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:977$4056'.
  Set init value: \sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:976$4055'.
  Set init value: \sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:974$4054'.
  Set init value: \sdram_bankmachine1_twtpcon_count = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:973$4053'.
  Set init value: \sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:971$4052'.
  Set init value: \sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:970$4051'.
  Set init value: \sdram_bankmachine1_row_close = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:969$4050'.
  Set init value: \sdram_bankmachine1_row_open = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:967$4049'.
  Set init value: \sdram_bankmachine1_row_opened = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:966$4048'.
  Set init value: \sdram_bankmachine1_row = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:965$4047'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_payload_addr = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:964$4046'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:963$4045'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_last = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:962$4044'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_first = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:960$4043'.
  Set init value: \sdram_bankmachine1_cmd_buffer_source_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:939$4042'.
  Set init value: \sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:938$4041'.
  Set init value: \sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:937$4040'.
  Set init value: \sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:935$4038'.
  Set init value: \sdram_bankmachine1_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:916$4035'.
  Set init value: \sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:915$4034'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:914$4033'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:913$4032'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:912$4031'.
  Set init value: \sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:911$4030'.
  Set init value: \sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:910$4029'.
  Set init value: \sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:908$4028'.
  Set init value: \sdram_bankmachine1_cmd_payload_a = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:907$4027'.
  Set init value: \sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:906$4026'.
  Set init value: \sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:905$4025'.
  Set init value: \sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:903$4024'.
  Set init value: \sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:902$4023'.
  Set init value: \sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:896$4022'.
  Set init value: \sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:895$4021'.
  Set init value: \sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:893$4020'.
  Set init value: \sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:892$4019'.
  Set init value: \sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:890$4018'.
  Set init value: \sdram_bankmachine0_twtpcon_count = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:889$4017'.
  Set init value: \sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:887$4016'.
  Set init value: \sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:886$4015'.
  Set init value: \sdram_bankmachine0_row_close = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:885$4014'.
  Set init value: \sdram_bankmachine0_row_open = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:883$4013'.
  Set init value: \sdram_bankmachine0_row_opened = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:882$4012'.
  Set init value: \sdram_bankmachine0_row = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:881$4011'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_payload_addr = 20'00000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:880$4010'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:879$4009'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_last = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:878$4008'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_first = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:876$4007'.
  Set init value: \sdram_bankmachine0_cmd_buffer_source_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:855$4006'.
  Set init value: \sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:854$4005'.
  Set init value: \sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:853$4004'.
  Set init value: \sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:851$4002'.
  Set init value: \sdram_bankmachine0_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:832$3999'.
  Set init value: \sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:831$3998'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:830$3997'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:829$3996'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:828$3995'.
  Set init value: \sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:827$3994'.
  Set init value: \sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:826$3993'.
  Set init value: \sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:824$3992'.
  Set init value: \sdram_bankmachine0_cmd_payload_a = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:823$3991'.
  Set init value: \sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:822$3990'.
  Set init value: \sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:821$3989'.
  Set init value: \sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:819$3988'.
  Set init value: \sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:818$3987'.
  Set init value: \sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:812$3986'.
  Set init value: \sdram_zqcs_executer_counter = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:811$3985'.
  Set init value: \sdram_zqcs_executer_done = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:810$3984'.
  Set init value: \sdram_zqcs_executer_start = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:809$3983'.
  Set init value: \sdram_zqcs_timer_count1 = 26'10110111000110101111111111
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:804$3982'.
  Set init value: \sdram_sequencer_count = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:803$3981'.
  Set init value: \sdram_sequencer_counter = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:802$3980'.
  Set init value: \sdram_sequencer_done1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:799$3979'.
  Set init value: \sdram_sequencer_start0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:798$3978'.
  Set init value: \sdram_postponer_count = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:797$3977'.
  Set init value: \sdram_postponer_req_o = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:795$3976'.
  Set init value: \sdram_timer_count1 = 9'101110110
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:786$3973'.
  Set init value: \sdram_cmd_payload_we = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:785$3972'.
  Set init value: \sdram_cmd_payload_ras = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:784$3971'.
  Set init value: \sdram_cmd_payload_cas = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:783$3970'.
  Set init value: \sdram_cmd_payload_ba = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:782$3969'.
  Set init value: \sdram_cmd_payload_a = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:781$3968'.
  Set init value: \sdram_cmd_last = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:780$3967'.
  Set init value: \sdram_cmd_ready = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:779$3966'.
  Set init value: \sdram_cmd_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:776$3965'.
  Set init value: \sdram_dfi_p1_rddata_en = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:774$3964'.
  Set init value: \sdram_dfi_p1_wrdata_en = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:768$3962'.
  Set init value: \sdram_dfi_p1_we_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:767$3961'.
  Set init value: \sdram_dfi_p1_ras_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:766$3960'.
  Set init value: \sdram_dfi_p1_cs_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:765$3959'.
  Set init value: \sdram_dfi_p1_cas_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:764$3958'.
  Set init value: \sdram_dfi_p1_bank = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:763$3957'.
  Set init value: \sdram_dfi_p1_address = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:760$3956'.
  Set init value: \sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:758$3955'.
  Set init value: \sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:752$3953'.
  Set init value: \sdram_dfi_p0_we_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:751$3952'.
  Set init value: \sdram_dfi_p0_ras_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:750$3951'.
  Set init value: \sdram_dfi_p0_cs_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:749$3950'.
  Set init value: \sdram_dfi_p0_cas_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:748$3949'.
  Set init value: \sdram_dfi_p0_bank = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:747$3948'.
  Set init value: \sdram_dfi_p0_address = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:745$3947'.
  Set init value: \sdram_interface_wdata_we = 16'0000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:744$3946'.
  Set init value: \sdram_interface_wdata = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:685$3945'.
  Set init value: \sdram_phaseinjector1_rddata_status = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:684$3944'.
  Set init value: \sdram_phaseinjector1_wrdata_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:683$3943'.
  Set init value: \sdram_phaseinjector1_wrdata_storage = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:682$3942'.
  Set init value: \sdram_phaseinjector1_baddress_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:681$3941'.
  Set init value: \sdram_phaseinjector1_baddress_storage = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:680$3940'.
  Set init value: \sdram_phaseinjector1_address_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:679$3939'.
  Set init value: \sdram_phaseinjector1_address_storage = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:674$3937'.
  Set init value: \sdram_phaseinjector1_command_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:673$3936'.
  Set init value: \sdram_phaseinjector1_command_storage = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:670$3935'.
  Set init value: \sdram_phaseinjector0_rddata_status = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:669$3934'.
  Set init value: \sdram_phaseinjector0_wrdata_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:668$3933'.
  Set init value: \sdram_phaseinjector0_wrdata_storage = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:667$3932'.
  Set init value: \sdram_phaseinjector0_baddress_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:666$3931'.
  Set init value: \sdram_phaseinjector0_baddress_storage = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:665$3930'.
  Set init value: \sdram_phaseinjector0_address_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:664$3929'.
  Set init value: \sdram_phaseinjector0_address_storage = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:659$3927'.
  Set init value: \sdram_phaseinjector0_command_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:658$3926'.
  Set init value: \sdram_phaseinjector0_command_storage = 6'000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:657$3925'.
  Set init value: \sdram_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:656$3924'.
  Set init value: \sdram_storage = 4'0001
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:649$3923'.
  Set init value: \sdram_master_p1_rddata_en = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:648$3922'.
  Set init value: \sdram_master_p1_wrdata_mask = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:647$3921'.
  Set init value: \sdram_master_p1_wrdata_en = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:646$3920'.
  Set init value: \sdram_master_p1_wrdata = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:645$3919'.
  Set init value: \sdram_master_p1_act_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:644$3918'.
  Set init value: \sdram_master_p1_reset_n = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:643$3917'.
  Set init value: \sdram_master_p1_odt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:642$3916'.
  Set init value: \sdram_master_p1_cke = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:641$3915'.
  Set init value: \sdram_master_p1_we_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:640$3914'.
  Set init value: \sdram_master_p1_ras_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:639$3913'.
  Set init value: \sdram_master_p1_cs_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:638$3912'.
  Set init value: \sdram_master_p1_cas_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:637$3911'.
  Set init value: \sdram_master_p1_bank = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:636$3910'.
  Set init value: \sdram_master_p1_address = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:633$3909'.
  Set init value: \sdram_master_p0_rddata_en = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:632$3908'.
  Set init value: \sdram_master_p0_wrdata_mask = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:631$3907'.
  Set init value: \sdram_master_p0_wrdata_en = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:630$3906'.
  Set init value: \sdram_master_p0_wrdata = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:629$3905'.
  Set init value: \sdram_master_p0_act_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:628$3904'.
  Set init value: \sdram_master_p0_reset_n = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:627$3903'.
  Set init value: \sdram_master_p0_odt = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:626$3902'.
  Set init value: \sdram_master_p0_cke = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:625$3901'.
  Set init value: \sdram_master_p0_we_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:624$3900'.
  Set init value: \sdram_master_p0_ras_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:623$3899'.
  Set init value: \sdram_master_p0_cs_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:622$3898'.
  Set init value: \sdram_master_p0_cas_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:621$3897'.
  Set init value: \sdram_master_p0_bank = 3'000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:620$3896'.
  Set init value: \sdram_master_p0_address = 13'0000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:619$3895'.
  Set init value: \sdram_slave_p1_rddata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:618$3894'.
  Set init value: \sdram_slave_p1_rddata = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:603$3893'.
  Set init value: \sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:602$3892'.
  Set init value: \sdram_slave_p0_rddata = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:587$3891'.
  Set init value: \sdram_inti_p1_rddata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:586$3890'.
  Set init value: \sdram_inti_p1_rddata = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:577$3888'.
  Set init value: \sdram_inti_p1_we_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:576$3887'.
  Set init value: \sdram_inti_p1_ras_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:575$3886'.
  Set init value: \sdram_inti_p1_cs_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:574$3885'.
  Set init value: \sdram_inti_p1_cas_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:571$3884'.
  Set init value: \sdram_inti_p0_rddata_valid = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:570$3883'.
  Set init value: \sdram_inti_p0_rddata = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:561$3881'.
  Set init value: \sdram_inti_p0_we_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:560$3880'.
  Set init value: \sdram_inti_p0_ras_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:559$3879'.
  Set init value: \sdram_inti_p0_cs_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:558$3878'.
  Set init value: \sdram_inti_p0_cas_n = 1'1
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:555$3877'.
  Set init value: \ddrphy_wrdata_en_tappeddelayline6 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:554$3876'.
  Set init value: \ddrphy_wrdata_en_tappeddelayline5 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:553$3875'.
  Set init value: \ddrphy_wrdata_en_tappeddelayline4 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:552$3874'.
  Set init value: \ddrphy_wrdata_en_tappeddelayline3 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:551$3873'.
  Set init value: \ddrphy_wrdata_en_tappeddelayline2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:550$3872'.
  Set init value: \ddrphy_wrdata_en_tappeddelayline1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:549$3871'.
  Set init value: \ddrphy_wrdata_en_tappeddelayline0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:548$3870'.
  Set init value: \ddrphy_rddata_en_tappeddelayline12 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:547$3869'.
  Set init value: \ddrphy_rddata_en_tappeddelayline11 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:546$3868'.
  Set init value: \ddrphy_rddata_en_tappeddelayline10 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:545$3867'.
  Set init value: \ddrphy_rddata_en_tappeddelayline9 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:544$3866'.
  Set init value: \ddrphy_rddata_en_tappeddelayline8 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:543$3865'.
  Set init value: \ddrphy_rddata_en_tappeddelayline7 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:542$3864'.
  Set init value: \ddrphy_rddata_en_tappeddelayline6 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:541$3863'.
  Set init value: \ddrphy_rddata_en_tappeddelayline5 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:540$3862'.
  Set init value: \ddrphy_rddata_en_tappeddelayline4 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:539$3861'.
  Set init value: \ddrphy_rddata_en_tappeddelayline3 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:538$3860'.
  Set init value: \ddrphy_rddata_en_tappeddelayline2 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:537$3859'.
  Set init value: \ddrphy_rddata_en_tappeddelayline1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:536$3858'.
  Set init value: \ddrphy_rddata_en_tappeddelayline0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:535$3857'.
  Set init value: \ddrphy_dq_i_bitslip_o_d15 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:534$3856'.
  Set init value: \ddrphy_bitslip15_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:533$3855'.
  Set init value: \ddrphy_bitslip15_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:532$3854'.
  Set init value: \ddrphy_bitslip15_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:530$3853'.
  Set init value: \ddrphy_dq_o_data_muxed15 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:529$3852'.
  Set init value: \ddrphy_dq_o_data_d15 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:528$3851'.
  Set init value: \ddrphy_dq_o_data15 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:522$3850'.
  Set init value: \ddrphy_dq_i_bitslip_o_d14 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:521$3849'.
  Set init value: \ddrphy_bitslip14_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:520$3848'.
  Set init value: \ddrphy_bitslip14_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:519$3847'.
  Set init value: \ddrphy_bitslip14_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:517$3846'.
  Set init value: \ddrphy_dq_o_data_muxed14 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:516$3845'.
  Set init value: \ddrphy_dq_o_data_d14 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:515$3844'.
  Set init value: \ddrphy_dq_o_data14 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:509$3843'.
  Set init value: \ddrphy_dq_i_bitslip_o_d13 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:508$3842'.
  Set init value: \ddrphy_bitslip13_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:507$3841'.
  Set init value: \ddrphy_bitslip13_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:506$3840'.
  Set init value: \ddrphy_bitslip13_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:504$3839'.
  Set init value: \ddrphy_dq_o_data_muxed13 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:503$3838'.
  Set init value: \ddrphy_dq_o_data_d13 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:502$3837'.
  Set init value: \ddrphy_dq_o_data13 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:496$3836'.
  Set init value: \ddrphy_dq_i_bitslip_o_d12 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:495$3835'.
  Set init value: \ddrphy_bitslip12_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:494$3834'.
  Set init value: \ddrphy_bitslip12_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:493$3833'.
  Set init value: \ddrphy_bitslip12_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:491$3832'.
  Set init value: \ddrphy_dq_o_data_muxed12 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:490$3831'.
  Set init value: \ddrphy_dq_o_data_d12 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:489$3830'.
  Set init value: \ddrphy_dq_o_data12 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:483$3829'.
  Set init value: \ddrphy_dq_i_bitslip_o_d11 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:482$3828'.
  Set init value: \ddrphy_bitslip11_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:481$3827'.
  Set init value: \ddrphy_bitslip11_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:480$3826'.
  Set init value: \ddrphy_bitslip11_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:478$3825'.
  Set init value: \ddrphy_dq_o_data_muxed11 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:477$3824'.
  Set init value: \ddrphy_dq_o_data_d11 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:476$3823'.
  Set init value: \ddrphy_dq_o_data11 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:470$3822'.
  Set init value: \ddrphy_dq_i_bitslip_o_d10 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:469$3821'.
  Set init value: \ddrphy_bitslip10_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:468$3820'.
  Set init value: \ddrphy_bitslip10_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:467$3819'.
  Set init value: \ddrphy_bitslip10_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:465$3818'.
  Set init value: \ddrphy_dq_o_data_muxed10 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:464$3817'.
  Set init value: \ddrphy_dq_o_data_d10 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:463$3816'.
  Set init value: \ddrphy_dq_o_data10 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:457$3815'.
  Set init value: \ddrphy_dq_i_bitslip_o_d9 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:456$3814'.
  Set init value: \ddrphy_bitslip9_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:455$3813'.
  Set init value: \ddrphy_bitslip9_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:454$3812'.
  Set init value: \ddrphy_bitslip9_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:452$3811'.
  Set init value: \ddrphy_dq_o_data_muxed9 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:451$3810'.
  Set init value: \ddrphy_dq_o_data_d9 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:450$3809'.
  Set init value: \ddrphy_dq_o_data9 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:444$3808'.
  Set init value: \ddrphy_dq_i_bitslip_o_d8 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:443$3807'.
  Set init value: \ddrphy_bitslip8_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:442$3806'.
  Set init value: \ddrphy_bitslip8_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:441$3805'.
  Set init value: \ddrphy_bitslip8_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:439$3804'.
  Set init value: \ddrphy_dq_o_data_muxed8 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:438$3803'.
  Set init value: \ddrphy_dq_o_data_d8 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:437$3802'.
  Set init value: \ddrphy_dq_o_data8 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:431$3801'.
  Set init value: \ddrphy_dm_o_data_muxed1 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:430$3800'.
  Set init value: \ddrphy_dm_o_data_d1 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:429$3799'.
  Set init value: \ddrphy_dm_o_data1 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:426$3798'.
  Set init value: \ddrphy_burstdet_d1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:424$3797'.
  Set init value: \ddrphy_rdly1 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:417$3796'.
  Set init value: \ddrphy_dq_i_bitslip_o_d7 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:416$3795'.
  Set init value: \ddrphy_bitslip7_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:415$3794'.
  Set init value: \ddrphy_bitslip7_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:414$3793'.
  Set init value: \ddrphy_bitslip7_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:412$3792'.
  Set init value: \ddrphy_dq_o_data_muxed7 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:411$3791'.
  Set init value: \ddrphy_dq_o_data_d7 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:410$3790'.
  Set init value: \ddrphy_dq_o_data7 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:404$3789'.
  Set init value: \ddrphy_dq_i_bitslip_o_d6 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:403$3788'.
  Set init value: \ddrphy_bitslip6_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:402$3787'.
  Set init value: \ddrphy_bitslip6_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:401$3786'.
  Set init value: \ddrphy_bitslip6_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:399$3785'.
  Set init value: \ddrphy_dq_o_data_muxed6 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:398$3784'.
  Set init value: \ddrphy_dq_o_data_d6 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:397$3783'.
  Set init value: \ddrphy_dq_o_data6 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:391$3782'.
  Set init value: \ddrphy_dq_i_bitslip_o_d5 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:390$3781'.
  Set init value: \ddrphy_bitslip5_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:389$3780'.
  Set init value: \ddrphy_bitslip5_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:388$3779'.
  Set init value: \ddrphy_bitslip5_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:386$3778'.
  Set init value: \ddrphy_dq_o_data_muxed5 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:385$3777'.
  Set init value: \ddrphy_dq_o_data_d5 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:384$3776'.
  Set init value: \ddrphy_dq_o_data5 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:378$3775'.
  Set init value: \ddrphy_dq_i_bitslip_o_d4 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:377$3774'.
  Set init value: \ddrphy_bitslip4_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:376$3773'.
  Set init value: \ddrphy_bitslip4_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:375$3772'.
  Set init value: \ddrphy_bitslip4_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:373$3771'.
  Set init value: \ddrphy_dq_o_data_muxed4 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:372$3770'.
  Set init value: \ddrphy_dq_o_data_d4 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:371$3769'.
  Set init value: \ddrphy_dq_o_data4 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:365$3768'.
  Set init value: \ddrphy_dq_i_bitslip_o_d3 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:364$3767'.
  Set init value: \ddrphy_bitslip3_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:363$3766'.
  Set init value: \ddrphy_bitslip3_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:362$3765'.
  Set init value: \ddrphy_bitslip3_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:360$3764'.
  Set init value: \ddrphy_dq_o_data_muxed3 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:359$3763'.
  Set init value: \ddrphy_dq_o_data_d3 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:358$3762'.
  Set init value: \ddrphy_dq_o_data3 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:352$3761'.
  Set init value: \ddrphy_dq_i_bitslip_o_d2 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:351$3760'.
  Set init value: \ddrphy_bitslip2_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:350$3759'.
  Set init value: \ddrphy_bitslip2_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:349$3758'.
  Set init value: \ddrphy_bitslip2_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:347$3757'.
  Set init value: \ddrphy_dq_o_data_muxed2 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:346$3756'.
  Set init value: \ddrphy_dq_o_data_d2 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:345$3755'.
  Set init value: \ddrphy_dq_o_data2 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:339$3754'.
  Set init value: \ddrphy_dq_i_bitslip_o_d1 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:338$3753'.
  Set init value: \ddrphy_bitslip1_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:337$3752'.
  Set init value: \ddrphy_bitslip1_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:336$3751'.
  Set init value: \ddrphy_bitslip1_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:334$3750'.
  Set init value: \ddrphy_dq_o_data_muxed1 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:333$3749'.
  Set init value: \ddrphy_dq_o_data_d1 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:332$3748'.
  Set init value: \ddrphy_dq_o_data1 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:326$3747'.
  Set init value: \ddrphy_dq_i_bitslip_o_d0 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:325$3746'.
  Set init value: \ddrphy_bitslip0_r = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:324$3745'.
  Set init value: \ddrphy_bitslip0_value = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:323$3744'.
  Set init value: \ddrphy_bitslip0_o = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:321$3743'.
  Set init value: \ddrphy_dq_o_data_muxed0 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:320$3742'.
  Set init value: \ddrphy_dq_o_data_d0 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:319$3741'.
  Set init value: \ddrphy_dq_o_data0 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:313$3740'.
  Set init value: \ddrphy_dm_o_data_muxed0 = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:312$3739'.
  Set init value: \ddrphy_dm_o_data_d0 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:311$3738'.
  Set init value: \ddrphy_dm_o_data0 = 8'00000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:308$3737'.
  Set init value: \ddrphy_burstdet_d0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:306$3736'.
  Set init value: \ddrphy_rdly0 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:290$3735'.
  Set init value: \ddrphy_dfi_p1_rddata = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:274$3734'.
  Set init value: \ddrphy_dfi_p0_rddata = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:256$3733'.
  Set init value: \ddrphy_burstdet_seen_status = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:235$3727'.
  Set init value: \ddrphy_dly_sel_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:234$3726'.
  Set init value: \ddrphy_dly_sel_storage = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:233$3725'.
  Set init value: \ddrphy_counter = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:232$3724'.
  Set init value: \ddrphy_lock_d = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:228$3723'.
  Set init value: \ddrphy_reset1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:227$3722'.
  Set init value: \ddrphy_pause1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:226$3721'.
  Set init value: \ddrphy_freeze = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:225$3720'.
  Set init value: \ddrphy_stop1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:224$3719'.
  Set init value: \ddrphy_update = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:204$3718'.
  Set init value: \crg_por_count = 24'001001001001111100000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:191$3715'.
  Set init value: \timer_value = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:190$3714'.
  Set init value: \timer_eventmanager_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:189$3713'.
  Set init value: \timer_eventmanager_storage = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:180$3712'.
  Set init value: \timer_zero_old_trigger = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:179$3711'.
  Set init value: \timer_zero_clear = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:177$3710'.
  Set init value: \timer_zero_pending = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:172$3709'.
  Set init value: \timer_value_status = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:171$3708'.
  Set init value: \timer_update_value_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:170$3707'.
  Set init value: \timer_update_value_storage = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:169$3706'.
  Set init value: \timer_en_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:168$3705'.
  Set init value: \timer_en_storage = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:167$3704'.
  Set init value: \timer_reload_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:166$3703'.
  Set init value: \timer_reload_storage = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:165$3702'.
  Set init value: \timer_load_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:164$3701'.
  Set init value: \timer_load_storage = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:127$3694'.
  Set init value: \uart_eventmanager_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:126$3693'.
  Set init value: \uart_eventmanager_storage = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:125$3692'.
  Set init value: \uart_eventmanager_pending_w = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:121$3691'.
  Set init value: \uart_eventmanager_status_w = 2'00
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:117$3690'.
  Set init value: \uart_rx_old_trigger = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:116$3689'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:114$3688'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:112$3687'.
  Set init value: \uart_tx_old_trigger = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:111$3686'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:109$3685'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:95$3684'.
  Set init value: \ram_we = 4'0000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:88$3682'.
  Set init value: \ram_bus_ram_bus_ack = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:75$3680'.
  Set init value: \basesoc_ram_bus_ack = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:45$3678'.
  Set init value: \cpu_interrupt = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:43$3677'.
  Set init value: \soccontroller_bus_errors = 0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:37$3676'.
  Set init value: \soccontroller_scratch_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:36$3675'.
  Set init value: \soccontroller_scratch_storage = 305419896
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:35$3674'.
  Set init value: \soccontroller_reset_re = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:34$3673'.
  Set init value: \soccontroller_reset_storage = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2930$4860'.
  Set init value: \multiregimpl15_regs1 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2929$4859'.
  Set init value: \multiregimpl15_regs0 = 1'0
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2928$4858'.
  Set init value: \multiregimpl14_regs1 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2927$4857'.
  Set init value: \multiregimpl14_regs0 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2926$4856'.
  Set init value: \multiregimpl13_regs1 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2925$4855'.
  Set init value: \multiregimpl13_regs0 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2924$4854'.
  Set init value: \multiregimpl12_regs1 = 7'0000000
Found init rule in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2923$4853'.
  Set init value: \multiregimpl12_regs0 = 7'0000000

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$230'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$226'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\DPR16X4C.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
     1/3: $0$memwr$\ram$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$201_EN[3:0]$205
     2/3: $0$memwr$\ram$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$201_DATA[3:0]$204
     3/3: $0$memwr$\ram$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$201_ADDR[3:0]$203
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$169'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
     1/3: $0$memwr$\mem$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$145_EN[3:0]$150
     2/3: $0$memwr$\mem$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$145_DATA[3:0]$149
     3/3: $0$memwr$\mem$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$145_ADDR[3:0]$148
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:213$146'.
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
     1/12: $0\decodeStage_hit_error[0:0]
     2/12: $0\decodeStage_hit_valid[0:0]
     3/12: $0\decodeStage_mmuRsp_refilling[0:0]
     4/12: $0\decodeStage_mmuRsp_exception[0:0]
     5/12: $0\decodeStage_mmuRsp_allowExecute[0:0]
     6/12: $0\decodeStage_mmuRsp_allowWrite[0:0]
     7/12: $0\decodeStage_mmuRsp_allowRead[0:0]
     8/12: $0\decodeStage_mmuRsp_isIoAccess[0:0]
     9/12: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    10/12: $0\io_cpu_fetch_data_regNextWhen[31:0]
    11/12: $0\lineLoader_flushCounter[7:0]
    12/12: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$5887'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$5865'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$5860'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$5858'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$5857'.
     1/1: $1\_zz_2_[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$5856'.
     1/1: $1\_zz_1_[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:172$5854'.
     1/1: $0\_zz_11_[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$5850'.
     1/3: $0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853
     2/3: $0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_DATA[31:0]$5852
     3/3: $0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_ADDR[9:0]$5851
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:160$5848'.
     1/1: $0\_zz_10_[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$5844'.
     1/3: $0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847
     2/3: $0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_DATA[21:0]$5846
     3/3: $0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_ADDR[6:0]$5845
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
     1/9: $0\stageB_mmuRsp_physicalAddress[31:0] [31:12]
     2/9: $0\stageB_mmuRsp_physicalAddress[31:0] [11:5]
     3/9: $0\stageB_mmuRsp_physicalAddress[31:0] [4:0]
     4/9: $0\loader_error[0:0]
     5/9: $0\loader_waysAllocator[0:0]
     6/9: $0\loader_valid[0:0]
     7/9: $0\stageB_memCmdSent[0:0]
     8/9: $0\stageB_flusher_valid[0:0]
     9/9: $0\loader_counter_value[2:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
     1/21: $0\stageB_colisions[0:0]
     2/21: $0\stageB_mask[3:0]
     3/21: $0\stageB_waysHits[0:0]
     4/21: $0\stageB_dataReadRsp_0[31:0]
     5/21: $0\stageB_tagsReadRsp_0_address[19:0]
     6/21: $0\stageB_tagsReadRsp_0_error[0:0]
     7/21: $0\stageB_tagsReadRsp_0_valid[0:0]
     8/21: $0\stageB_mmuRsp_refilling[0:0]
     9/21: $0\stageB_mmuRsp_exception[0:0]
    10/21: $0\stageB_mmuRsp_allowExecute[0:0]
    11/21: $0\stageB_mmuRsp_allowWrite[0:0]
    12/21: $0\stageB_mmuRsp_allowRead[0:0]
    13/21: $0\stageB_mmuRsp_isIoAccess[0:0]
    14/21: $0\stageB_request_size[1:0]
    15/21: $0\stageB_request_data[31:0]
    16/21: $0\stageB_request_wr[0:0]
    17/21: $0\stage0_colisions_regNextWhen[0:0]
    18/21: $0\stageA_mask[3:0]
    19/21: $0\stageA_request_size[1:0]
    20/21: $0\stageA_request_data[31:0]
    21/21: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$5810'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$5807'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$5806'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$5803'.
     1/3: $3\io_mem_cmd_payload_wr[0:0]
     2/3: $2\io_mem_cmd_payload_wr[0:0]
     3/3: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$5802'.
     1/3: $3\io_mem_cmd_payload_last[0:0]
     2/3: $2\io_mem_cmd_payload_last[0:0]
     3/3: $1\io_mem_cmd_payload_last[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$5801'.
     1/3: $3\io_mem_cmd_payload_length[2:0]
     2/3: $2\io_mem_cmd_payload_length[2:0]
     3/3: $1\io_mem_cmd_payload_length[2:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$5800'.
     1/3: $3\io_mem_cmd_payload_address[31:0]
     2/3: $2\io_mem_cmd_payload_address[31:0]
     3/3: $1\io_mem_cmd_payload_address[31:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$5797'.
     1/6: $6\io_mem_cmd_valid[0:0]
     2/6: $5\io_mem_cmd_valid[0:0]
     3/6: $4\io_mem_cmd_valid[0:0]
     4/6: $3\io_mem_cmd_valid[0:0]
     5/6: $2\io_mem_cmd_valid[0:0]
     6/6: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$5776'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$5768'.
     1/6: $6\io_cpu_redo[0:0]
     2/6: $5\io_cpu_redo[0:0]
     3/6: $4\io_cpu_redo[0:0]
     4/6: $3\io_cpu_redo[0:0]
     5/6: $2\io_cpu_redo[0:0]
     6/6: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$5767'.
     1/1: $1\io_cpu_flush_ready[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$5763'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$5760'.
     1/5: $5\stageB_loaderValid[0:0]
     2/5: $4\stageB_loaderValid[0:0]
     3/5: $3\stageB_loaderValid[0:0]
     4/5: $2\stageB_loaderValid[0:0]
     5/5: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$5757'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$5738'.
     1/1: $1\_zz_6_[3:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$5736'.
     1/4: $4\dataWriteCmd_payload_mask[3:0]
     2/4: $3\dataWriteCmd_payload_mask[3:0]
     3/4: $2\dataWriteCmd_payload_mask[3:0]
     4/4: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$5734'.
     1/4: $4\dataWriteCmd_payload_data[31:0]
     2/4: $3\dataWriteCmd_payload_data[31:0]
     3/4: $2\dataWriteCmd_payload_data[31:0]
     4/4: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$5732'.
     1/4: $4\dataWriteCmd_payload_address[9:0]
     2/4: $3\dataWriteCmd_payload_address[9:0]
     3/4: $2\dataWriteCmd_payload_address[9:0]
     4/4: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$5730'.
     1/4: $4\dataWriteCmd_payload_way[0:0]
     2/4: $3\dataWriteCmd_payload_way[0:0]
     3/4: $2\dataWriteCmd_payload_way[0:0]
     4/4: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$5727'.
     1/6: $6\dataWriteCmd_valid[0:0]
     2/6: $5\dataWriteCmd_valid[0:0]
     3/6: $4\dataWriteCmd_valid[0:0]
     4/6: $3\dataWriteCmd_valid[0:0]
     5/6: $2\dataWriteCmd_valid[0:0]
     6/6: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$5726'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$5724'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$5723'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$5722'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$5721'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$5720'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$5719'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$5718'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$5717'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$5716'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$5710'.
     1/1: $1\_zz_2_[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$5708'.
     1/1: $1\_zz_1_[0:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$5703'.
     1/4: $0\_zz_27_[7:0]
     2/4: $0\_zz_26_[7:0]
     3/4: $0\_zz_25_[7:0]
     4/4: $0\_zz_24_[7:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
     1/12: $0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689
     2/12: $0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_DATA[7:0]$5688
     3/12: $0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_ADDR[9:0]$5687
     4/12: $0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692
     5/12: $0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_DATA[7:0]$5691
     6/12: $0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_ADDR[9:0]$5690
     7/12: $0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695
     8/12: $0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_DATA[7:0]$5694
     9/12: $0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_ADDR[9:0]$5693
    10/12: $0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698
    11/12: $0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_DATA[7:0]$5697
    12/12: $0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_ADDR[9:0]$5696
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:508$5685'.
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:502$5683'.
     1/1: $0\_zz_10_[21:0]
Creating decoders for process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$5679'.
     1/3: $0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682
     2/3: $0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_DATA[21:0]$5681
     3/3: $0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_ADDR[6:0]$5680
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1985$5653'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1984$5652'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
     1/96: $0\memory_DivPlugin_rs1[32:0] [32]
     2/96: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/96: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/96: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
     5/96: $0\memory_to_writeBack_ENV_CTRL[1:0]
     6/96: $0\execute_to_memory_ENV_CTRL[1:0]
     7/96: $0\decode_to_execute_ENV_CTRL[1:0]
     8/96: $0\execute_to_memory_BRANCH_DO[0:0]
     9/96: $0\memory_to_writeBack_MEMORY_WR[0:0]
    10/96: $0\execute_to_memory_MEMORY_WR[0:0]
    11/96: $0\decode_to_execute_MEMORY_WR[0:0]
    12/96: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    13/96: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    14/96: $0\execute_to_memory_BRANCH_CALC[31:0]
    15/96: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    16/96: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    17/96: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    18/96: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    19/96: $0\memory_to_writeBack_MEMORY_ADDRESS_LOW[1:0]
    20/96: $0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0]
    21/96: $0\decode_to_execute_RS1[31:0]
    22/96: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    23/96: $0\decode_to_execute_ALU_CTRL[1:0]
    24/96: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    25/96: $0\memory_to_writeBack_MUL_LOW[51:0]
    26/96: $0\decode_to_execute_BRANCH_CTRL[1:0]
    27/96: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    28/96: $0\execute_to_memory_INSTRUCTION[31:0]
    29/96: $0\decode_to_execute_INSTRUCTION[31:0]
    30/96: $0\execute_to_memory_IS_DIV[0:0]
    31/96: $0\decode_to_execute_IS_DIV[0:0]
    32/96: $0\decode_to_execute_SRC2_CTRL[1:0]
    33/96: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    34/96: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    35/96: $0\memory_to_writeBack_IS_MUL[0:0]
    36/96: $0\execute_to_memory_IS_MUL[0:0]
    37/96: $0\decode_to_execute_IS_MUL[0:0]
    38/96: $0\execute_to_memory_MUL_HL[33:0]
    39/96: $0\decode_to_execute_RS2[31:0]
    40/96: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    41/96: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    42/96: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    43/96: $0\memory_to_writeBack_PC[31:0]
    44/96: $0\execute_to_memory_PC[31:0]
    45/96: $0\decode_to_execute_PC[31:0]
    46/96: $0\decode_to_execute_IS_CSR[0:0]
    47/96: $0\decode_to_execute_SRC1_CTRL[1:0]
    48/96: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    49/96: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    50/96: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    51/96: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    52/96: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    53/96: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    54/96: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    55/96: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    56/96: $0\memory_to_writeBack_MUL_HH[33:0]
    57/96: $0\execute_to_memory_MUL_HH[33:0]
    58/96: $0\execute_to_memory_SHIFT_CTRL[1:0]
    59/96: $0\decode_to_execute_SHIFT_CTRL[1:0]
    60/96: $0\execute_to_memory_MUL_LH[33:0]
    61/96: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    62/96: $0\execute_to_memory_MUL_LL[31:0]
    63/96: $0\memory_DivPlugin_div_result[31:0]
    64/96: $0\memory_DivPlugin_div_done[0:0]
    65/96: $0\memory_DivPlugin_div_needRevert[0:0]
    66/96: $0\memory_DivPlugin_rs1[32:0] [31:0]
    67/96: $0\memory_DivPlugin_rs2[31:0]
    68/96: $0\CsrPlugin_mip_MSIP[0:0]
    69/96: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    70/96: $0\CsrPlugin_interrupt_code[3:0]
    71/96: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    72/96: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    73/96: $0\CsrPlugin_minstret[63:0]
    74/96: $0\CsrPlugin_mtval[31:0]
    75/96: $0\CsrPlugin_mcause_exceptionCode[3:0]
    76/96: $0\CsrPlugin_mcause_interrupt[0:0]
    77/96: $0\CsrPlugin_mepc[31:0]
    78/96: $0\CsrPlugin_mtvec_base[29:0]
    79/96: $0\CsrPlugin_mtvec_mode[1:0]
    80/96: $0\_zz_175_[31:0]
    81/96: $0\_zz_174_[4:0]
    82/96: $0\_zz_141_[0:0]
    83/96: $0\_zz_140_[2:0]
    84/96: $0\_zz_139_[3:0]
    85/96: $0\_zz_138_[31:0]
    86/96: $0\_zz_137_[31:0]
    87/96: $0\_zz_136_[0:0]
    88/96: $0\_zz_134_[0:0]
    89/96: $0\_zz_133_[2:0]
    90/96: $0\_zz_132_[3:0]
    91/96: $0\_zz_131_[31:0]
    92/96: $0\_zz_130_[31:0]
    93/96: $0\_zz_129_[0:0]
    94/96: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
    95/96: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
    96/96: $0\_zz_115_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
     1/41: $0\_zz_220_[0:0]
     2/41: $0\_zz_213_[0:0]
     3/41: $0\memory_DivPlugin_div_counter_value[5:0]
     4/41: $0\execute_CsrPlugin_wfiWake[0:0]
     5/41: $0\CsrPlugin_hadException[0:0]
     6/41: $0\CsrPlugin_interrupt_valid[0:0]
     7/41: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/41: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/41: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/41: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/41: $0\_zz_173_[0:0]
    12/41: $0\_zz_160_[0:0]
    13/41: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    14/41: $0\_zz_214_[2:0]
    15/41: $0\_zz_212_[2:0]
    16/41: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    17/41: $0\memory_to_writeBack_INSTRUCTION[31:0]
    18/41: $0\_zz_210_[31:0]
    19/41: $0\CsrPlugin_mie_MSIE[0:0]
    20/41: $0\CsrPlugin_mie_MTIE[0:0]
    21/41: $0\CsrPlugin_mie_MEIE[0:0]
    22/41: $0\CsrPlugin_mstatus_MPP[1:0]
    23/41: $0\CsrPlugin_mstatus_MPIE[0:0]
    24/41: $0\CsrPlugin_mstatus_MIE[0:0]
    25/41: $0\DBusCachedPlugin_rspCounter[31:0]
    26/41: $0\_zz_135_[0:0]
    27/41: $0\_zz_128_[0:0]
    28/41: $0\IBusCachedPlugin_rspCounter[31:0]
    29/41: $0\IBusCachedPlugin_injector_decodeRemoved[0:0]
    30/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    31/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    32/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    33/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    34/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    35/41: $0\_zz_114_[0:0]
    36/41: $0\_zz_112_[0:0]
    37/41: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    38/41: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    39/41: $0\writeBack_arbitration_isValid[0:0]
    40/41: $0\memory_arbitration_isValid[0:0]
    41/41: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$5500'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$5499'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5165$5440'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$5432'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$5429'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$5428'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$5419'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$5418'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$5413'.
     1/1: $1\execute_CsrPlugin_writeData[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$5400'.
     1/11: $1\execute_CsrPlugin_readData[31:0] [31]
     2/11: $1\execute_CsrPlugin_readData[31:0] [25:20]
     3/11: $1\execute_CsrPlugin_readData[31:0] [6:4]
     4/11: $1\execute_CsrPlugin_readData[31:0] [7]
     5/11: $1\execute_CsrPlugin_readData[31:0] [30:26]
     6/11: $1\execute_CsrPlugin_readData[31:0] [12]
     7/11: $1\execute_CsrPlugin_readData[31:0] [10:8]
     8/11: $1\execute_CsrPlugin_readData[31:0] [19:13]
     9/11: $1\execute_CsrPlugin_readData[31:0] [3]
    10/11: $1\execute_CsrPlugin_readData[31:0] [2:0]
    11/11: $1\execute_CsrPlugin_readData[31:0] [11]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$5399'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$5398'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$5394'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$5389'.
     1/8: $8\execute_CsrPlugin_illegalAccess[0:0]
     2/8: $7\execute_CsrPlugin_illegalAccess[0:0]
     3/8: $6\execute_CsrPlugin_illegalAccess[0:0]
     4/8: $5\execute_CsrPlugin_illegalAccess[0:0]
     5/8: $4\execute_CsrPlugin_illegalAccess[0:0]
     6/8: $3\execute_CsrPlugin_illegalAccess[0:0]
     7/8: $2\execute_CsrPlugin_illegalAccess[0:0]
     8/8: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$5378'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$5377'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$5376'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$5375'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$5368'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$5366'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$5365'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$5364'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$5363'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$5357'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4797$5351'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4782$5350'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$5347'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4744$5346'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$5345'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$5340'.
     1/1: $1\_zz_191_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4694$5339'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4679$5338'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4655$5337'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$5336'.
     1/1: $1\_zz_184_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$5329'.
     1/3: $3\_zz_183_[0:0]
     2/3: $2\_zz_183_[0:0]
     3/3: $1\_zz_183_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$5319'.
     1/10: $10\_zz_171_[0:0]
     2/10: $9\_zz_171_[0:0]
     3/10: $8\_zz_171_[0:0]
     4/10: $7\_zz_171_[0:0]
     5/10: $6\_zz_171_[0:0]
     6/10: $5\_zz_171_[0:0]
     7/10: $4\_zz_171_[0:0]
     8/10: $3\_zz_171_[0:0]
     9/10: $2\_zz_171_[0:0]
    10/10: $1\_zz_171_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$5317'.
     1/10: $10\_zz_170_[0:0]
     2/10: $9\_zz_170_[0:0]
     3/10: $8\_zz_170_[0:0]
     4/10: $7\_zz_170_[0:0]
     5/10: $6\_zz_170_[0:0]
     6/10: $5\_zz_170_[0:0]
     7/10: $4\_zz_170_[0:0]
     8/10: $3\_zz_170_[0:0]
     9/10: $2\_zz_170_[0:0]
    10/10: $1\_zz_170_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4523$5316'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4486$5313'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$5309'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$5308'.
     1/1: $1\_zz_167_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4433$5307'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$5306'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$5305'.
     1/1: $1\_zz_162_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$5302'.
     1/1: $1\_zz_161_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$5298'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$5296'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$5267'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$5266'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4226$5263'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$5260'.
     1/2: $1\writeBack_DBusCachedPlugin_rspShifted[15:0] [15:8]
     2/2: $1\writeBack_DBusCachedPlugin_rspShifted[15:0] [7:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$5258'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$5257'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$5256'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$5251'.
     1/1: $1\_zz_234_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$5248'.
     1/1: $1\_zz_143_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$5234'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$5233'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$5230'.
     1/2: $2\_zz_229_[0:0]
     2/2: $1\_zz_229_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$5229'.
     1/3: $3\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/3: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     3/3: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4034$5218'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4010$5214'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3995$5213'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$5211'.
     1/1: $1\_zz_122_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3960$5210'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$5209'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$5204'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3915$5203'.
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$5197'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$5186'.
     1/1: $1\IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$5182'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$5178'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$5174'.
     1/1: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$5173'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$5172'.
     1/1: $1\IBusCachedPlugin_fetchPc_corrected[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$5166'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$5165'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$5163'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$5160'.
     1/2: $2\IBusCachedPlugin_fetcherflushIt[0:0]
     2/2: $1\IBusCachedPlugin_fetcherflushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$5158'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$5157'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$5156'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$5155'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$5154'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$5153'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$5152'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$5151'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$5150'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$5149'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$5144'.
     1/4: $4\execute_arbitration_haltItself[0:0]
     2/4: $3\execute_arbitration_haltItself[0:0]
     3/4: $2\execute_arbitration_haltItself[0:0]
     4/4: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$5143'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$5142'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$5131'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$5128'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$5127'.
     1/2: $2\_zz_97_[31:0]
     2/2: $1\_zz_97_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$5126'.
     1/1: $1\_zz_96_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$5125'.
     1/1: $1\_zz_93_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$5124'.
     1/1: $1\_zz_92_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$5123'.
     1/1: $1\_zz_91_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$5122'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$5119'.
     1/3: $3\_zz_89_[31:0]
     2/3: $2\_zz_89_[31:0]
     3/3: $1\_zz_89_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$5117'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$5116'.
     1/1: $1\_zz_61_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$5115'.
     1/3: $3\_zz_43_[31:0]
     2/3: $2\_zz_43_[31:0]
     3/3: $1\_zz_43_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$5113'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$5111'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$5110'.
     1/1: $1\_zz_42_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$5109'.
     1/1: $1\_zz_242_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2532$5107'.
     1/1: $0\_zz_241_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2526$5105'.
     1/1: $0\_zz_240_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$5101'.
     1/3: $0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104
     2/3: $0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_DATA[31:0]$5103
     3/3: $0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_ADDR[4:0]$5102
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2922$4852'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2921$4851'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2920$4850'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2919$4849'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2918$4848'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2917$4847'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2916$4846'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2915$4845'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2914$4844'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2913$4843'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2912$4842'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2911$4841'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2910$4840'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2909$4839'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2908$4838'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2907$4837'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2906$4836'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2905$4835'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2904$4834'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2903$4833'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2902$4832'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2901$4831'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2900$4830'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2899$4829'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2898$4828'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2893$4827'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2892$4826'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2891$4825'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2890$4824'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2889$4823'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2888$4822'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2887$4821'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2886$4820'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2885$4819'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2884$4818'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2883$4817'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2882$4816'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2881$4815'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2880$4814'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2879$4813'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2878$4812'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2877$4811'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2876$4810'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2875$4809'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2874$4808'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2873$4807'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2872$4806'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2871$4805'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2870$4804'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2869$4803'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2868$4802'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2867$4801'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2866$4800'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2865$4799'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2864$4798'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2863$4797'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2862$4796'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2861$4795'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2860$4794'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2859$4793'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2858$4792'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2857$4791'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2856$4790'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2855$4789'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2854$4788'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2853$4787'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2852$4786'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2851$4785'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2850$4784'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2849$4783'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2848$4782'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2847$4781'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2846$4780'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2845$4779'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2844$4778'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2843$4777'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2842$4776'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2841$4775'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2840$4774'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2839$4773'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2838$4772'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2837$4771'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2836$4770'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2835$4769'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2834$4768'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2833$4767'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2832$4766'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2831$4765'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2830$4764'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2828$4763'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2827$4762'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2826$4761'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2825$4760'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2824$4759'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2823$4758'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2822$4757'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2821$4756'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2795$4755'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2766$4754'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2701$4753'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2676$4752'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2659$4751'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2590$4750'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2577$4749'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2560$4748'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2551$4747'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2547$4746'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2544$4745'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2543$4744'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2542$4743'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2541$4742'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2535$4741'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2531$4740'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2528$4739'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2524$4738'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2520$4737'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2516$4736'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2515$4735'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2514$4734'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2513$4733'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2512$4732'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2511$4731'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2510$4730'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2509$4729'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2508$4728'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2507$4727'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2506$4726'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2505$4725'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2504$4724'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2503$4723'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2502$4722'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2501$4721'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2500$4720'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2499$4719'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2498$4718'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2497$4717'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2496$4716'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2495$4715'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2494$4714'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2493$4713'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2492$4712'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2491$4711'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2490$4710'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2489$4709'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2488$4708'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2487$4707'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2486$4706'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2485$4705'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2484$4704'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2483$4703'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2482$4702'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2481$4701'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2480$4700'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2479$4699'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2478$4698'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2477$4697'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2476$4696'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2475$4695'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2474$4694'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2473$4693'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2472$4692'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2471$4691'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2470$4690'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2469$4689'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2468$4688'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2467$4687'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2466$4686'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2465$4685'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2464$4684'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2463$4683'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2462$4682'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2461$4681'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2460$4680'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2459$4679'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2458$4678'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2457$4677'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2456$4676'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2455$4675'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2454$4674'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2453$4673'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2452$4672'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2451$4671'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2450$4670'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2449$4669'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2448$4668'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2447$4667'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2446$4666'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2445$4665'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2444$4664'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2443$4663'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2442$4662'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2441$4661'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2440$4660'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2439$4659'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2438$4658'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2437$4657'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2436$4656'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2435$4655'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2434$4654'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2433$4653'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2432$4652'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2431$4651'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2430$4650'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2429$4649'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2428$4648'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2427$4647'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2426$4646'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2425$4645'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2424$4644'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2423$4643'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2422$4642'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2421$4641'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2420$4640'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2419$4639'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2418$4638'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2417$4637'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2416$4636'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2415$4635'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2414$4634'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2413$4633'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2412$4632'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2411$4631'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2386$4630'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2385$4629'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2384$4628'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2383$4627'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2382$4626'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2381$4625'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2380$4624'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2379$4623'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2378$4622'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2377$4621'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2376$4620'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2375$4619'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2374$4618'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2373$4617'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2372$4616'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2371$4615'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2370$4614'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2369$4613'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2368$4612'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2367$4611'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2365$4610'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2364$4609'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2347$4608'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2346$4607'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2344$4606'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2342$4605'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2341$4604'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2339$4603'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2323$4602'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2322$4601'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2319$4600'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2300$4599'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2299$4598'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2297$4597'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2295$4596'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2294$4595'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2292$4594'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2274$4593'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2273$4592'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2209$4591'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2208$4590'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2207$4589'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2206$4588'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2204$4587'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2203$4586'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2202$4585'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2200$4584'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2199$4583'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2197$4582'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2195$4581'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2194$4580'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2193$4579'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2192$4578'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2189$4577'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2188$4576'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2187$4575'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2178$4574'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2176$4573'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2171$4572'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2167$4571'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2166$4570'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2164$4569'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2148$4568'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2147$4567'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2146$4566'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2145$4565'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2144$4564'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2137$4563'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2133$4562'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2130$4561'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2129$4560'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2128$4559'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2127$4558'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2123$4557'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2122$4556'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2113$4555'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2111$4554'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2106$4553'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2102$4552'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2101$4551'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2100$4550'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2099$4549'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2097$4548'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2096$4547'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2085$4546'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2084$4545'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2083$4544'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2082$4543'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2081$4542'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2074$4541'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2072$4540'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2071$4539'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2067$4538'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2066$4537'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2065$4536'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2056$4535'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2055$4534'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2054$4533'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2053$4532'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2052$4531'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2050$4530'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2046$4529'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2045$4528'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2043$4527'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2042$4526'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2041$4525'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2040$4524'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2039$4523'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2035$4522'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2031$4521'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2030$4520'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2028$4519'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2026$4518'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2024$4517'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2019$4516'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2013$4515'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2012$4514'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2011$4513'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2005$4512'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2004$4511'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2003$4510'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2000$4509'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1999$4508'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1998$4507'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1997$4506'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1996$4505'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1994$4504'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1993$4503'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1991$4502'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1990$4501'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1989$4500'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1986$4499'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1984$4498'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1983$4497'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1981$4496'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1980$4495'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1979$4494'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1978$4493'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1977$4492'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1976$4491'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1975$4490'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1974$4489'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1973$4488'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1972$4487'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1971$4486'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1970$4485'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1968$4484'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1967$4483'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1966$4482'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1965$4481'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1963$4480'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1960$4479'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1959$4478'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1958$4477'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1957$4476'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1956$4475'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1955$4474'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1946$4473'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1945$4472'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1943$4471'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1941$4470'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1940$4469'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1938$4468'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1935$4467'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1922$4466'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1921$4465'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1919$4464'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1917$4463'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1916$4462'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1914$4461'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1902$4460'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1901$4459'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1897$4458'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1895$4457'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1894$4456'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1893$4455'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1892$4454'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1885$4453'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1884$4452'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1883$4451'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1878$4450'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1877$4449'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1876$4448'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1875$4447'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1870$4446'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1868$4445'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1867$4444'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1866$4443'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1865$4442'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1864$4441'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1863$4440'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1862$4439'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1861$4438'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1860$4437'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1859$4436'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1858$4435'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1855$4434'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1848$4433'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1847$4432'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1846$4431'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1844$4430'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1843$4429'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1840$4428'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1838$4427'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1836$4426'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1833$4425'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1832$4424'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1831$4423'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1826$4422'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1825$4421'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1819$4420'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1818$4419'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1815$4418'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1814$4417'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1813$4416'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1812$4415'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1811$4414'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1810$4413'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1809$4412'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1804$4411'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1803$4410'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1802$4409'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1796$4408'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1795$4407'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1792$4406'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1787$4405'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1785$4404'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1783$4403'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1782$4402'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1781$4401'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1779$4400'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1778$4399'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1777$4398'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1773$4397'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1757$4396'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1756$4395'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1752$4394'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1751$4393'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1750$4392'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1749$4391'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1747$4390'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1746$4389'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1745$4388'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1744$4387'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1743$4386'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1742$4385'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1741$4384'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1738$4383'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1737$4382'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1736$4381'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1731$4380'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1727$4379'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1720$4378'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1714$4377'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1710$4376'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1706$4375'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1702$4374'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1698$4373'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1694$4372'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1690$4371'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1686$4370'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1682$4369'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1678$4368'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1674$4367'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1670$4366'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1666$4365'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1664$4364'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1663$4363'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1660$4362'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1659$4361'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1658$4360'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1657$4359'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1656$4358'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1655$4357'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1654$4356'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1653$4355'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1652$4354'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1651$4353'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1650$4352'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1649$4351'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1648$4350'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1647$4349'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1646$4348'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1645$4347'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1640$4346'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1639$4345'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1637$4344'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1631$4343'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1625$4342'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1618$4341'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1617$4340'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1616$4339'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1613$4338'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1612$4337'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1611$4336'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1610$4335'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1609$4334'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1608$4333'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1607$4332'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1606$4331'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1602$4330'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1601$4329'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1600$4328'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1599$4327'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1598$4326'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1593$4325'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1590$4324'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1589$4323'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1588$4322'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1587$4321'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1584$4320'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1582$4319'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1581$4318'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1576$4317'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1572$4316'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1568$4315'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1551$4314'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1549$4313'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1548$4312'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1546$4311'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1543$4310'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1542$4309'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1540$4308'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1539$4307'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1537$4306'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1535$4305'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1533$4304'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1532$4303'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1530$4302'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1529$4301'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1528$4300'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1527$4299'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1526$4298'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1525$4297'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1524$4296'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1523$4295'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1521$4294'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1519$4293'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1515$4292'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1514$4291'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1513$4290'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1510$4289'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1508$4288'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1507$4287'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1506$4286'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1505$4285'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1503$4284'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1501$4283'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1497$4282'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1496$4281'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1495$4280'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1492$4279'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1490$4278'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1489$4277'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1488$4276'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1487$4275'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1484$4274'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1483$4273'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1481$4272'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1480$4271'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1478$4270'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1477$4269'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1475$4268'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1474$4267'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1473$4266'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1471$4265'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1470$4264'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1469$4263'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1468$4262'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1467$4261'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1466$4260'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1464$4259'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1443$4258'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1442$4257'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1441$4256'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1440$4255'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1439$4254'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1424$4253'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1423$4252'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1420$4251'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1419$4250'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1418$4249'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1417$4248'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1416$4247'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1415$4246'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1414$4245'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1412$4244'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1411$4243'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1410$4242'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1409$4241'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1407$4240'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1406$4239'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1400$4238'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1399$4237'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1397$4236'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1396$4235'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1394$4234'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1393$4233'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1391$4232'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1390$4231'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1389$4230'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1387$4229'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1386$4228'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1385$4227'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1384$4226'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1383$4225'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1382$4224'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1380$4223'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1359$4222'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1358$4221'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1357$4220'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1356$4219'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1355$4218'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1340$4217'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1339$4216'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1336$4215'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1335$4214'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1334$4213'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1333$4212'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1332$4211'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1331$4210'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1330$4209'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1328$4208'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1327$4207'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1326$4206'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1325$4205'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1323$4204'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1322$4203'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1316$4202'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1315$4201'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1313$4200'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1312$4199'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1310$4198'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1309$4197'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1307$4196'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1306$4195'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1305$4194'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1303$4193'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1302$4192'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1301$4191'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1300$4190'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1299$4189'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1298$4188'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1296$4187'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1275$4186'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1274$4185'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1273$4184'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1272$4183'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1271$4182'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1256$4181'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1255$4180'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1252$4179'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1251$4178'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1250$4177'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1249$4176'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1248$4175'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1247$4174'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1246$4173'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1244$4172'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1243$4171'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1242$4170'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1241$4169'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1239$4168'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1238$4167'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1232$4166'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1231$4165'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1229$4164'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1228$4163'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1226$4162'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1225$4161'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1223$4160'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1222$4159'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1221$4158'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1219$4157'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1218$4156'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1217$4155'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1216$4154'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1215$4153'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1214$4152'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1212$4151'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1191$4150'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1190$4149'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1189$4148'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1188$4147'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1187$4146'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1172$4145'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1171$4144'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1168$4143'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1167$4142'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1166$4141'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1165$4140'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1164$4139'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1163$4138'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1162$4137'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1160$4136'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1159$4135'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1158$4134'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1157$4133'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1155$4132'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1154$4131'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1148$4130'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1147$4129'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1145$4128'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1144$4127'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1142$4126'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1141$4125'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1139$4124'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1138$4123'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1137$4122'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1135$4121'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1134$4120'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1133$4119'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1132$4118'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1131$4117'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1130$4116'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1128$4115'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1107$4114'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1106$4113'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1105$4112'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1104$4111'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1103$4110'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1088$4109'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1087$4108'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1084$4107'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1083$4106'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1082$4105'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1081$4104'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1080$4103'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1079$4102'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1078$4101'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1076$4100'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1075$4099'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1074$4098'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1073$4097'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1071$4096'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1070$4095'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1064$4094'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1063$4093'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1061$4092'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1060$4091'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1058$4090'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1057$4089'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1055$4088'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1054$4087'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1053$4086'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1051$4085'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1050$4084'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1049$4083'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1048$4082'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1047$4081'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1046$4080'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1044$4079'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1023$4078'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1022$4077'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1021$4076'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1020$4075'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1019$4074'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1004$4073'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1003$4072'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1000$4071'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:999$4070'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:998$4069'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:997$4068'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:996$4067'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:995$4066'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:994$4065'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:992$4064'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:991$4063'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:990$4062'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:989$4061'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:987$4060'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:986$4059'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:980$4058'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:979$4057'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:977$4056'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:976$4055'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:974$4054'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:973$4053'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:971$4052'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:970$4051'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:969$4050'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:967$4049'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:966$4048'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:965$4047'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:964$4046'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:963$4045'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:962$4044'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:960$4043'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:939$4042'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:938$4041'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:937$4040'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:936$4039'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:935$4038'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:920$4037'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:919$4036'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:916$4035'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:915$4034'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:914$4033'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:913$4032'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:912$4031'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:911$4030'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:910$4029'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:908$4028'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:907$4027'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:906$4026'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:905$4025'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:903$4024'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:902$4023'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:896$4022'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:895$4021'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:893$4020'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:892$4019'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:890$4018'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:889$4017'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:887$4016'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:886$4015'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:885$4014'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:883$4013'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:882$4012'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:881$4011'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:880$4010'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:879$4009'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:878$4008'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:876$4007'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:855$4006'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:854$4005'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:853$4004'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:852$4003'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:851$4002'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:836$4001'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:835$4000'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:832$3999'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:831$3998'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:830$3997'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:829$3996'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:828$3995'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:827$3994'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:826$3993'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:824$3992'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:823$3991'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:822$3990'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:821$3989'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:819$3988'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:818$3987'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:812$3986'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:811$3985'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:810$3984'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:809$3983'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:804$3982'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:803$3981'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:802$3980'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:799$3979'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:798$3978'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:797$3977'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:795$3976'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:788$3975'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:787$3974'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:786$3973'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:785$3972'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:784$3971'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:783$3970'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:782$3969'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:781$3968'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:780$3967'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:779$3966'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:776$3965'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:774$3964'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:772$3963'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:768$3962'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:767$3961'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:766$3960'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:765$3959'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:764$3958'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:763$3957'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:760$3956'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:758$3955'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:756$3954'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:752$3953'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:751$3952'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:750$3951'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:749$3950'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:748$3949'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:747$3948'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:745$3947'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:744$3946'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:685$3945'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:684$3944'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:683$3943'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:682$3942'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:681$3941'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:680$3940'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:679$3939'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:678$3938'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:674$3937'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:673$3936'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:670$3935'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:669$3934'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:668$3933'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:667$3932'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:666$3931'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:665$3930'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:664$3929'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:663$3928'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:659$3927'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:658$3926'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:657$3925'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:656$3924'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:649$3923'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:648$3922'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:647$3921'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:646$3920'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:645$3919'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:644$3918'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:643$3917'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:642$3916'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:641$3915'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:640$3914'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:639$3913'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:638$3912'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:637$3911'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:636$3910'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:633$3909'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:632$3908'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:631$3907'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:630$3906'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:629$3905'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:628$3904'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:627$3903'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:626$3902'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:625$3901'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:624$3900'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:623$3899'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:622$3898'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:621$3897'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:620$3896'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:619$3895'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:618$3894'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:603$3893'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:602$3892'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:587$3891'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:586$3890'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:581$3889'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:577$3888'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:576$3887'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:575$3886'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:574$3885'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:571$3884'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:570$3883'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:565$3882'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:561$3881'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:560$3880'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:559$3879'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:558$3878'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:555$3877'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:554$3876'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:553$3875'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:552$3874'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:551$3873'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:550$3872'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:549$3871'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:548$3870'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:547$3869'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:546$3868'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:545$3867'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:544$3866'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:543$3865'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:542$3864'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:541$3863'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:540$3862'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:539$3861'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:538$3860'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:537$3859'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:536$3858'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:535$3857'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:534$3856'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:533$3855'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:532$3854'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:530$3853'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:529$3852'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:528$3851'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:522$3850'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:521$3849'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:520$3848'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:519$3847'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:517$3846'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:516$3845'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:515$3844'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:509$3843'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:508$3842'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:507$3841'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:506$3840'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:504$3839'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:503$3838'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:502$3837'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:496$3836'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:495$3835'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:494$3834'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:493$3833'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:491$3832'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:490$3831'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:489$3830'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:483$3829'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:482$3828'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:481$3827'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:480$3826'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:478$3825'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:477$3824'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:476$3823'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:470$3822'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:469$3821'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:468$3820'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:467$3819'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:465$3818'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:464$3817'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:463$3816'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:457$3815'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:456$3814'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:455$3813'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:454$3812'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:452$3811'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:451$3810'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:450$3809'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:444$3808'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:443$3807'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:442$3806'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:441$3805'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:439$3804'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:438$3803'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:437$3802'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:431$3801'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:430$3800'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:429$3799'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:426$3798'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:424$3797'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:417$3796'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:416$3795'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:415$3794'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:414$3793'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:412$3792'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:411$3791'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:410$3790'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:404$3789'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:403$3788'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:402$3787'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:401$3786'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:399$3785'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:398$3784'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:397$3783'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:391$3782'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:390$3781'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:389$3780'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:388$3779'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:386$3778'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:385$3777'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:384$3776'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:378$3775'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:377$3774'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:376$3773'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:375$3772'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:373$3771'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:372$3770'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:371$3769'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:365$3768'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:364$3767'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:363$3766'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:362$3765'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:360$3764'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:359$3763'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:358$3762'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:352$3761'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:351$3760'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:350$3759'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:349$3758'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:347$3757'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:346$3756'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:345$3755'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:339$3754'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:338$3753'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:337$3752'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:336$3751'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:334$3750'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:333$3749'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:332$3748'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:326$3747'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:325$3746'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:324$3745'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:323$3744'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:321$3743'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:320$3742'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:319$3741'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:313$3740'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:312$3739'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:311$3738'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:308$3737'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:306$3736'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:290$3735'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:274$3734'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:256$3733'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:255$3732'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:251$3731'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:247$3730'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:243$3729'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:239$3728'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:235$3727'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:234$3726'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:233$3725'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:232$3724'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:228$3723'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:227$3722'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:226$3721'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:225$3720'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:224$3719'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:204$3718'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:196$3717'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:193$3716'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:191$3715'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:190$3714'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:189$3713'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:180$3712'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:179$3711'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:177$3710'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:172$3709'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:171$3708'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:170$3707'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:169$3706'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:168$3705'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:167$3704'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:166$3703'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:165$3702'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:164$3701'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:147$3700'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:146$3699'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:138$3698'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:137$3697'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:136$3696'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:134$3695'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:127$3694'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:126$3693'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:125$3692'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:121$3691'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:117$3690'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:116$3689'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:114$3688'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:112$3687'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:111$3686'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:109$3685'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:95$3684'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:92$3683'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:88$3682'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:79$3681'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:75$3680'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:68$3679'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:45$3678'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:43$3677'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:37$3676'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:36$3675'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:35$3674'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:34$3673'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14022$3569'.
     1/3: $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572
     2/3: $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_DATA[7:0]$3571
     3/3: $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_ADDR[8:0]$3570
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14012$3564'.
     1/3: $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567
     2/3: $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_DATA[7:0]$3566
     3/3: $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_ADDR[8:0]$3565
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14002$3559'.
     1/3: $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562
     2/3: $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_DATA[7:0]$3561
     3/3: $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_ADDR[8:0]$3560
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13992$3554'.
     1/3: $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557
     2/3: $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_DATA[7:0]$3556
     3/3: $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_ADDR[8:0]$3555
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13982$3549'.
     1/3: $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552
     2/3: $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_DATA[7:0]$3551
     3/3: $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_ADDR[8:0]$3550
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13972$3544'.
     1/3: $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547
     2/3: $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_DATA[7:0]$3546
     3/3: $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_ADDR[8:0]$3545
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13962$3539'.
     1/3: $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542
     2/3: $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_DATA[7:0]$3541
     3/3: $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_ADDR[8:0]$3540
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13952$3534'.
     1/3: $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537
     2/3: $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_DATA[7:0]$3536
     3/3: $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_ADDR[8:0]$3535
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13942$3529'.
     1/3: $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532
     2/3: $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_DATA[7:0]$3531
     3/3: $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_ADDR[8:0]$3530
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13932$3524'.
     1/3: $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527
     2/3: $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_DATA[7:0]$3526
     3/3: $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_ADDR[8:0]$3525
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13922$3519'.
     1/3: $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522
     2/3: $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_DATA[7:0]$3521
     3/3: $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_ADDR[8:0]$3520
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13912$3514'.
     1/3: $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517
     2/3: $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_DATA[7:0]$3516
     3/3: $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_ADDR[8:0]$3515
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13902$3509'.
     1/3: $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512
     2/3: $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_DATA[7:0]$3511
     3/3: $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_ADDR[8:0]$3510
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13892$3504'.
     1/3: $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507
     2/3: $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_DATA[7:0]$3506
     3/3: $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_ADDR[8:0]$3505
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13882$3499'.
     1/3: $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502
     2/3: $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_DATA[7:0]$3501
     3/3: $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_ADDR[8:0]$3500
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13872$3494'.
     1/3: $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497
     2/3: $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_DATA[7:0]$3496
     3/3: $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_ADDR[8:0]$3495
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13789$3490'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13783$3486'.
     1/3: $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489
     2/3: $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_DATA[65:0]$3488
     3/3: $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_ADDR[5:0]$3487
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13773$3483'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13767$3479'.
     1/3: $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482
     2/3: $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_DATA[66:0]$3481
     3/3: $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_ADDR[5:0]$3480
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13756$3477'.
     1/1: $0\memdat_14[7:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13750$3472'.
     1/3: $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475
     2/3: $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_DATA[7:0]$3474
     3/3: $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_ADDR[6:0]$3473
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13739$3470'.
     1/1: $0\memdat_12[7:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13733$3465'.
     1/3: $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468
     2/3: $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_DATA[7:0]$3467
     3/3: $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_ADDR[5:0]$3466
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13722$3463'.
     1/1: $0\memdat_10[7:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13716$3458'.
     1/3: $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461
     2/3: $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_DATA[7:0]$3460
     3/3: $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_ADDR[3:0]$3459
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13706$3455'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13700$3451'.
     1/3: $0$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_EN[1:0]$3454
     2/3: $0$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_DATA[1:0]$3453
     3/3: $0$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_ADDR[0:0]$3452
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13690$3448'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13684$3444'.
     1/3: $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447
     2/3: $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_DATA[7:0]$3446
     3/3: $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_ADDR[0:0]$3445
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13666$3442'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13654$3440'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13642$3438'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13630$3436'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13620$3431'.
     1/3: $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434
     2/3: $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_DATA[23:0]$3433
     3/3: $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_ADDR[8:0]$3432
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2930$4860'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13606$3424'.
     1/3: $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427
     2/3: $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_DATA[22:0]$3426
     3/3: $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_ADDR[2:0]$3425
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2929$4859'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13592$3417'.
     1/3: $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420
     2/3: $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_DATA[22:0]$3419
     3/3: $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_ADDR[2:0]$3418
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2928$4858'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13578$3410'.
     1/3: $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413
     2/3: $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_DATA[22:0]$3412
     3/3: $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_ADDR[2:0]$3411
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2927$4857'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13564$3403'.
     1/3: $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406
     2/3: $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_DATA[22:0]$3405
     3/3: $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_ADDR[2:0]$3404
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2926$4856'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13550$3396'.
     1/3: $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399
     2/3: $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_DATA[22:0]$3398
     3/3: $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_ADDR[2:0]$3397
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2925$4855'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13536$3389'.
     1/3: $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392
     2/3: $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_DATA[22:0]$3391
     3/3: $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_ADDR[2:0]$3390
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2924$4854'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13522$3382'.
     1/3: $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385
     2/3: $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_DATA[22:0]$3384
     3/3: $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_ADDR[2:0]$3383
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2923$4853'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13508$3375'.
     1/3: $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378
     2/3: $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_DATA[22:0]$3377
     3/3: $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_ADDR[2:0]$3376
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
     1/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321
     2/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_DATA[31:0]$3320
     3/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_ADDR[10:0]$3319
     4/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324
     5/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_DATA[31:0]$3323
     6/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_ADDR[10:0]$3322
     7/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327
     8/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_DATA[31:0]$3326
     9/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_ADDR[10:0]$3325
    10/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330
    11/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_DATA[31:0]$3329
    12/12: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_ADDR[10:0]$3328
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12203$3316'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
     1/28: $0\usb0_usb_core_rx_line_state_phase[1:0]
     2/28: $0\usb0_usb_core_rx_flagsFifo_graycounter0_q[1:0]
     3/28: $0\usb0_usb_core_rx_flagsFifo_graycounter0_q_binary[1:0]
     4/28: $0\usb0_usb_core_rx_payloadFifo_graycounter0_q[1:0]
     5/28: $0\usb0_usb_core_rx_payloadFifo_graycounter0_q_binary[1:0]
     6/28: $0\usb0_usb_core_rx_shifter_o_put[0:0]
     7/28: $0\subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_state[2:0]
     8/28: $0\usb0_usb_core_rx_bitstuff_o_error[0:0]
     9/28: $0\usb0_usb_core_rx_bitstuff_o_stall[0:0]
    10/28: $0\usb0_usb_core_rx_bitstuff_o_data[0:0]
    11/28: $0\subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_state[2:0]
    12/28: $0\usb0_usb_core_rx_nrzi_o_valid[0:0]
    13/28: $0\subfragments_clockdomainsrenamer_rxpipeline_state[2:0]
    14/28: $0\usb0_usb_core_rx_line_state_se11[0:0]
    15/28: $0\usb0_usb_core_rx_line_state_se01[0:0]
    16/28: $0\usb0_usb_core_rx_line_state_dk1[0:0]
    17/28: $0\usb0_usb_core_rx_line_state_dj1[0:0]
    18/28: $0\usb0_usb_core_rx_line_state_valid[0:0]
    19/28: $0\usb0_usb_core_rx_last_reset[0:0]
    20/28: $0\subfragments_clockdomainsrenamer_txnrziencoder_state[2:0]
    21/28: $0\usb0_usb_core_tx_nrzi_o_usbn[0:0]
    22/28: $0\usb0_usb_core_tx_nrzi_o_usbp[0:0]
    23/28: $0\usb0_usb_core_tx_nrzi_o_oe[0:0]
    24/28: $0\usb0_usb_core_rx_shifter_shift_reg[8:0]
    25/28: $0\usb0_usb_core_rx_nrzi_last_data[0:0]
    26/28: $0\usb0_usb_core_rx_nrzi_o_se0[0:0]
    27/28: $0\usb0_usb_core_rx_nrzi_o_data[0:0]
    28/28: $0\usb0_usb_core_rx_reset_counter[6:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
     1/87: $0\usb0_usb_core_tx_bitstuff_o_data[0:0]
     2/87: $0\usb0_asyncfifo1_graycounter2_q[6:0]
     3/87: $0\usb0_asyncfifo1_graycounter2_q_binary[6:0]
     4/87: $0\usb0_asyncfifo0_graycounter1_q[6:0]
     5/87: $0\usb0_asyncfifo0_graycounter1_q_binary[6:0]
     6/87: $0\usb0_outhandler_eventmanager_re[0:0]
     7/87: $0\usb0_outhandler_ctrl_re[0:0]
     8/87: $0\usb0_inhandler_eventmanager_re[0:0]
     9/87: $0\usb0_inhandler_ctrl_re[0:0]
    10/87: $0\usb0_inhandler_data_re[0:0]
    11/87: $0\usb0_setuphandler_eventmanager_re[0:0]
    12/87: $0\usb0_setuphandler_ctrl_re[0:0]
    13/87: $0\usb0_csrstorage_re[0:0]
    14/87: $0\usb0_pullup_re[0:0]
    15/87: $0\usb0_csrbank_bus_dat_r[7:0]
    16/87: $0\subfragments_clockdomainsrenamer_state[2:0]
    17/87: $0\usb0_setuphandler_reset_old_trigger[0:0]
    18/87: $0\subfragments_clockdomainsrenamer_clockdomainsrenamer_state[3:0]
    19/87: $0\subfragments_clockdomainsrenamer_packetheaderdecode_state[2:0]
    20/87: $0\usb0_usb_core_rx_flagsFifo_graycounter1_q[1:0]
    21/87: $0\usb0_usb_core_rx_flagsFifo_graycounter1_q_binary[1:0]
    22/87: $0\usb0_usb_core_rx_payloadFifo_graycounter1_q[1:0]
    23/87: $0\usb0_usb_core_rx_payloadFifo_graycounter1_q_binary[1:0]
    24/87: $0\subfragments_clockdomainsrenamer_txpacketsend_state[3:0]
    25/87: $0\subfragments_clockdomainsrenamer_resetinserter_state[2:0]
    26/87: $0\subfragments_clockdomainsrenamer_fsm_state[1:0]
    27/87: $0\usb0_usb_core_tx_bitstuff_valid_data[0:0]
    28/87: $0\usb0_source_adr[31:0]
    29/87: $0\usb0_valid[0:0]
    30/87: $0\usb0_out_next[0:0]
    31/87: $0\usb0_in_next[0:0]
    32/87: $0\usb0_outhandler_responding[0:0]
    33/87: $0\usb0_outhandler_epno[3:0]
    34/87: $0\usb0_outhandler_enable_status[15:0]
    35/87: $0\usb0_outhandler_stall_status[15:0]
    36/87: $0\usb0_outhandler_eventmanager_storage[0:0]
    37/87: $0\usb0_outhandler_packet_pending[0:0]
    38/87: $0\usb0_outhandler_ctrl_storage[6:0]
    39/87: $0\usb0_outhandler_syncfifobuffered_consume[6:0]
    40/87: $0\usb0_outhandler_syncfifobuffered_produce[6:0]
    41/87: $0\usb0_outhandler_syncfifobuffered_level0[6:0]
    42/87: $0\usb0_outhandler_syncfifobuffered_readable[0:0]
    43/87: $0\usb0_inhandler_transmitted[0:0]
    44/87: $0\usb0_inhandler_was_queued[0:0]
    45/87: $0\usb0_inhandler_queued[0:0]
    46/87: $0\usb0_inhandler_eventmanager_storage[0:0]
    47/87: $0\usb0_inhandler_packet_pending[0:0]
    48/87: $0\usb0_inhandler_ctrl_storage[6:0]
    49/87: $0\usb0_inhandler_data_storage[7:0]
    50/87: $0\usb0_inhandler_syncfifobuffered_consume[5:0]
    51/87: $0\usb0_inhandler_syncfifobuffered_produce[5:0]
    52/87: $0\usb0_inhandler_syncfifobuffered_level0[6:0]
    53/87: $0\usb0_inhandler_syncfifobuffered_readable[0:0]
    54/87: $0\usb0_inhandler_stall_status[15:0]
    55/87: $0\usb0_inhandler_dtbs[15:0]
    56/87: $0\usb0_setuphandler_setuphandlerinner_is_in[0:0]
    57/87: $0\usb0_setuphandler_setuphandlerinner_have_data_stage[0:0]
    58/87: $0\usb0_setuphandler_setuphandlerinner_data_byte[3:0]
    59/87: $0\usb0_setuphandler_setuphandlerinner_consume[3:0]
    60/87: $0\usb0_setuphandler_setuphandlerinner_produce[3:0]
    61/87: $0\usb0_setuphandler_setuphandlerinner_level0[3:0]
    62/87: $0\usb0_setuphandler_setuphandlerinner_readable[0:0]
    63/87: $0\usb0_setuphandler_eventmanager_storage[1:0]
    64/87: $0\usb0_setuphandler_reset_pending[0:0]
    65/87: $0\usb0_setuphandler_packet_pending[0:0]
    66/87: $0\usb0_setuphandler_ctrl_storage[5:0]
    67/87: $0\usb0_setuphandler_epno[0:0]
    68/87: $0\usb0_csrstorage_storage[6:0]
    69/87: $0\usb0_pullup_storage[0:0]
    70/87: $0\usb0_usb_core_response_pid[3:0]
    71/87: $0\usb0_usb_core_endp[3:0]
    72/87: $0\usb0_usb_core_tok[3:0]
    73/87: $0\usb0_usb_core_addr[6:0]
    74/87: $0\usb0_usb_core_crc5[4:0]
    75/87: $0\usb0_usb_core_o_endp[3:0]
    76/87: $0\usb0_usb_core_endp4[0:0]
    77/87: $0\usb0_usb_core_o_addr[6:0]
    78/87: $0\usb0_usb_core_o_pid[3:0]
    79/87: $0\usb0_usb_core_rx_o_pkt_in_progress[0:0]
    80/87: $0\usb0_usb_core_txstate_crc_cur[15:0]
    81/87: $0\usb0_usb_core_txstate_pid[3:0]
    82/87: $0\usb0_usb_core_tx_state_gray[1:0]
    83/87: $0\usb0_usb_core_tx_sync_pulse[7:0]
    84/87: $0\usb0_usb_core_tx_shifter_pos[7:0]
    85/87: $0\usb0_usb_core_tx_shifter_shifter[7:0]
    86/87: $0\usb0_usb_core_tx_shifter_o_get[0:0]
    87/87: $0\usb0_usb_core_tx_i_oe[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
     1/428: $0\lxspi_sr[31:0] [31:8]
     2/428: $0\sdram_phaseinjector1_wrdata_storage[63:0] [31:0]
     3/428: $0\sdram_phaseinjector0_wrdata_storage[63:0] [31:0]
     4/428: $0\ddrphy_burstdet_seen_status[1:0] [1]
     5/428: $0\div_m_counter[31:0]
     6/428: $0\sdram_zqcs_timer_count1[25:0]
     7/428: $0\sdram_timer_count1[8:0]
     8/428: $0\ddrphy_dq_o_data_muxed15[3:0]
     9/428: $0\ddrphy_dq_o_data_muxed14[3:0]
    10/428: $0\ddrphy_dq_o_data_muxed13[3:0]
    11/428: $0\ddrphy_dq_o_data_muxed12[3:0]
    12/428: $0\ddrphy_dq_o_data_muxed11[3:0]
    13/428: $0\ddrphy_dq_o_data_muxed10[3:0]
    14/428: $0\ddrphy_dq_o_data_muxed9[3:0]
    15/428: $0\ddrphy_dq_o_data_muxed8[3:0]
    16/428: $0\ddrphy_dm_o_data_muxed1[3:0]
    17/428: $0\ddrphy_dq_o_data_muxed7[3:0]
    18/428: $0\ddrphy_dq_o_data_muxed6[3:0]
    19/428: $0\ddrphy_dq_o_data_muxed5[3:0]
    20/428: $0\ddrphy_dq_o_data_muxed4[3:0]
    21/428: $0\ddrphy_dq_o_data_muxed3[3:0]
    22/428: $0\ddrphy_dq_o_data_muxed2[3:0]
    23/428: $0\ddrphy_dq_o_data_muxed1[3:0]
    24/428: $0\ddrphy_dq_o_data_muxed0[3:0]
    25/428: $0\ddrphy_dm_o_data_muxed0[3:0]
    26/428: $0\ddrphy_burstdet_seen_status[1:0] [0]
    27/428: $0\sdram_phaseinjector1_wrdata_storage[63:0] [63:32]
    28/428: $0\uart_eventmanager_re[0:0]
    29/428: $0\basesoc_interface8_bank_bus_dat_r[31:0]
    30/428: $0\timer_eventmanager_re[0:0]
    31/428: $0\timer_update_value_re[0:0]
    32/428: $0\timer_en_re[0:0]
    33/428: $0\timer_reload_re[0:0]
    34/428: $0\timer_load_re[0:0]
    35/428: $0\basesoc_interface7_bank_bus_dat_r[31:0]
    36/428: $0\sdram_phaseinjector1_wrdata_re[0:0]
    37/428: $0\sdram_phaseinjector1_baddress_re[0:0]
    38/428: $0\sdram_phaseinjector1_address_re[0:0]
    39/428: $0\sdram_phaseinjector1_command_re[0:0]
    40/428: $0\sdram_phaseinjector0_wrdata_re[0:0]
    41/428: $0\sdram_phaseinjector0_baddress_re[0:0]
    42/428: $0\sdram_phaseinjector0_address_re[0:0]
    43/428: $0\sdram_phaseinjector0_command_re[0:0]
    44/428: $0\sdram_re[0:0]
    45/428: $0\basesoc_interface6_bank_bus_dat_r[31:0]
    46/428: $0\config_re[0:0]
    47/428: $0\div_m_re[0:0]
    48/428: $0\b_re[0:0]
    49/428: $0\g_re[0:0]
    50/428: $0\r_re[0:0]
    51/428: $0\basesoc_interface5_bank_bus_dat_r[31:0]
    52/428: $0\lxspi_bitbang_en_re[0:0]
    53/428: $0\lxspi_bitbang_re[0:0]
    54/428: $0\basesoc_interface4_bank_bus_dat_r[31:0]
    55/428: $0\subfragments_csrstorage12_re[0:0]
    56/428: $0\subfragments_csrstorage11_re[0:0]
    57/428: $0\subfragments_csrstorage10_re[0:0]
    58/428: $0\subfragments_csrstorage9_re[0:0]
    59/428: $0\subfragments_csrstorage8_re[0:0]
    60/428: $0\subfragments_csrstorage7_re[0:0]
    61/428: $0\subfragments_csrstorage6_re[0:0]
    62/428: $0\subfragments_csrstorage5_re[0:0]
    63/428: $0\subfragments_csrstorage4_re[0:0]
    64/428: $0\subfragments_csrstorage3_re[0:0]
    65/428: $0\subfragments_csrstorage2_re[0:0]
    66/428: $0\subfragments_csrstorage1_re[0:0]
    67/428: $0\subfragments_csrstorage0_re[0:0]
    68/428: $0\out_re[0:0]
    69/428: $0\oe_re[0:0]
    70/428: $0\basesoc_interface3_bank_bus_dat_r[31:0]
    71/428: $0\ddrphy_dly_sel_re[0:0]
    72/428: $0\basesoc_interface2_bank_bus_dat_r[31:0]
    73/428: $0\soccontroller_scratch_re[0:0]
    74/428: $0\soccontroller_reset_re[0:0]
    75/428: $0\basesoc_interface1_bank_bus_dat_r[31:0]
    76/428: $0\basesoc_interface0_bank_bus_dat_r[31:0]
    77/428: $0\basesoc_slave_sel_r[5:0]
    78/428: $0\basesoc_state[1:0]
    79/428: $0\usb0_asyncfifo1_graycounter3_q[6:0]
    80/428: $0\usb0_asyncfifo1_graycounter3_q_binary[6:0]
    81/428: $0\usb0_asyncfifo0_graycounter0_q[6:0]
    82/428: $0\usb0_asyncfifo0_graycounter0_q_binary[6:0]
    83/428: $0\subfragments_wb2csr_state[0:0]
    84/428: $0\usb0_ack[0:0]
    85/428: $0\pwm0_pwm_counter[15:0]
    86/428: $0\pdm_b_sigma[16:0]
    87/428: $0\pdm_g_sigma[16:0]
    88/428: $0\pdm_r_sigma[16:0]
    89/428: $0\subfragments_state[1:0]
    90/428: $0\subfragments_new_master_rdata_valid13[0:0]
    91/428: $0\subfragments_new_master_rdata_valid12[0:0]
    92/428: $0\subfragments_new_master_rdata_valid11[0:0]
    93/428: $0\subfragments_new_master_rdata_valid10[0:0]
    94/428: $0\subfragments_new_master_rdata_valid9[0:0]
    95/428: $0\subfragments_new_master_rdata_valid8[0:0]
    96/428: $0\subfragments_new_master_rdata_valid7[0:0]
    97/428: $0\subfragments_new_master_rdata_valid6[0:0]
    98/428: $0\subfragments_new_master_rdata_valid5[0:0]
    99/428: $0\subfragments_new_master_rdata_valid4[0:0]
   100/428: $0\subfragments_new_master_rdata_valid3[0:0]
   101/428: $0\subfragments_new_master_rdata_valid2[0:0]
   102/428: $0\subfragments_new_master_rdata_valid1[0:0]
   103/428: $0\subfragments_new_master_rdata_valid0[0:0]
   104/428: $0\subfragments_new_master_wdata_ready3[0:0]
   105/428: $0\subfragments_new_master_wdata_ready2[0:0]
   106/428: $0\subfragments_new_master_wdata_ready1[0:0]
   107/428: $0\subfragments_new_master_wdata_ready0[0:0]
   108/428: $0\subfragments_multiplexer_state[3:0]
   109/428: $0\sdram_tfawcon_window[2:0]
   110/428: $0\sdram_dfi_p1_wrdata_en[0:0]
   111/428: $0\sdram_dfi_p1_rddata_en[0:0]
   112/428: $0\sdram_dfi_p1_we_n[0:0]
   113/428: $0\sdram_dfi_p1_ras_n[0:0]
   114/428: $0\sdram_dfi_p1_cas_n[0:0]
   115/428: $0\sdram_dfi_p1_address[12:0]
   116/428: $0\sdram_dfi_p1_bank[2:0]
   117/428: $0\sdram_dfi_p1_cs_n[0:0]
   118/428: $0\sdram_dfi_p0_wrdata_en[0:0]
   119/428: $0\sdram_dfi_p0_rddata_en[0:0]
   120/428: $0\sdram_dfi_p0_we_n[0:0]
   121/428: $0\sdram_dfi_p0_ras_n[0:0]
   122/428: $0\sdram_dfi_p0_cas_n[0:0]
   123/428: $0\sdram_dfi_p0_address[12:0]
   124/428: $0\sdram_dfi_p0_bank[2:0]
   125/428: $0\sdram_dfi_p0_cs_n[0:0]
   126/428: $0\subfragments_bankmachine7_state[2:0]
   127/428: $0\subfragments_bankmachine6_state[2:0]
   128/428: $0\subfragments_bankmachine5_state[2:0]
   129/428: $0\subfragments_bankmachine4_state[2:0]
   130/428: $0\subfragments_bankmachine3_state[2:0]
   131/428: $0\subfragments_bankmachine2_state[2:0]
   132/428: $0\subfragments_bankmachine1_state[2:0]
   133/428: $0\subfragments_bankmachine0_state[2:0]
   134/428: $0\subfragments_refresher_state[1:0]
   135/428: $0\sdram_zqcs_executer_done[0:0]
   136/428: $0\sdram_sequencer_done1[0:0]
   137/428: $0\sdram_cmd_payload_we[0:0]
   138/428: $0\sdram_cmd_payload_ras[0:0]
   139/428: $0\sdram_cmd_payload_cas[0:0]
   140/428: $0\sdram_cmd_payload_ba[2:0]
   141/428: $0\sdram_cmd_payload_a[12:0]
   142/428: $0\sdram_postponer_req_o[0:0]
   143/428: $0\ddrphy_wrdata_en_tappeddelayline6[0:0]
   144/428: $0\ddrphy_wrdata_en_tappeddelayline5[0:0]
   145/428: $0\ddrphy_wrdata_en_tappeddelayline4[0:0]
   146/428: $0\ddrphy_wrdata_en_tappeddelayline3[0:0]
   147/428: $0\ddrphy_wrdata_en_tappeddelayline2[0:0]
   148/428: $0\ddrphy_wrdata_en_tappeddelayline1[0:0]
   149/428: $0\ddrphy_wrdata_en_tappeddelayline0[0:0]
   150/428: $0\ddrphy_rddata_en_tappeddelayline12[0:0]
   151/428: $0\ddrphy_rddata_en_tappeddelayline11[0:0]
   152/428: $0\ddrphy_rddata_en_tappeddelayline10[0:0]
   153/428: $0\ddrphy_rddata_en_tappeddelayline9[0:0]
   154/428: $0\ddrphy_rddata_en_tappeddelayline8[0:0]
   155/428: $0\ddrphy_rddata_en_tappeddelayline7[0:0]
   156/428: $0\ddrphy_rddata_en_tappeddelayline6[0:0]
   157/428: $0\ddrphy_rddata_en_tappeddelayline5[0:0]
   158/428: $0\ddrphy_rddata_en_tappeddelayline4[0:0]
   159/428: $0\ddrphy_rddata_en_tappeddelayline3[0:0]
   160/428: $0\ddrphy_rddata_en_tappeddelayline2[0:0]
   161/428: $0\ddrphy_rddata_en_tappeddelayline1[0:0]
   162/428: $0\ddrphy_rddata_en_tappeddelayline0[0:0]
   163/428: $0\ddrphy_dq_i_bitslip_o_d15[3:0]
   164/428: $0\ddrphy_dq_o_data_d15[7:0]
   165/428: $0\ddrphy_dq_i_bitslip_o_d14[3:0]
   166/428: $0\ddrphy_dq_o_data_d14[7:0]
   167/428: $0\ddrphy_dq_i_bitslip_o_d13[3:0]
   168/428: $0\ddrphy_dq_o_data_d13[7:0]
   169/428: $0\ddrphy_dq_i_bitslip_o_d12[3:0]
   170/428: $0\ddrphy_dq_o_data_d12[7:0]
   171/428: $0\ddrphy_dq_i_bitslip_o_d11[3:0]
   172/428: $0\ddrphy_dq_o_data_d11[7:0]
   173/428: $0\ddrphy_dq_i_bitslip_o_d10[3:0]
   174/428: $0\ddrphy_dq_o_data_d10[7:0]
   175/428: $0\ddrphy_dq_i_bitslip_o_d9[3:0]
   176/428: $0\ddrphy_dq_o_data_d9[7:0]
   177/428: $0\ddrphy_dq_i_bitslip_o_d8[3:0]
   178/428: $0\ddrphy_dq_o_data_d8[7:0]
   179/428: $0\ddrphy_dm_o_data_d1[7:0]
   180/428: $0\ddrphy_burstdet_d1[0:0]
   181/428: $0\ddrphy_dq_i_bitslip_o_d7[3:0]
   182/428: $0\ddrphy_dq_o_data_d7[7:0]
   183/428: $0\ddrphy_dq_i_bitslip_o_d6[3:0]
   184/428: $0\ddrphy_dq_o_data_d6[7:0]
   185/428: $0\ddrphy_dq_i_bitslip_o_d5[3:0]
   186/428: $0\ddrphy_dq_o_data_d5[7:0]
   187/428: $0\ddrphy_dq_i_bitslip_o_d4[3:0]
   188/428: $0\ddrphy_dq_o_data_d4[7:0]
   189/428: $0\ddrphy_dq_i_bitslip_o_d3[3:0]
   190/428: $0\ddrphy_dq_o_data_d3[7:0]
   191/428: $0\ddrphy_dq_i_bitslip_o_d2[3:0]
   192/428: $0\ddrphy_dq_o_data_d2[7:0]
   193/428: $0\ddrphy_dq_i_bitslip_o_d1[3:0]
   194/428: $0\ddrphy_dq_o_data_d1[7:0]
   195/428: $0\ddrphy_dq_i_bitslip_o_d0[3:0]
   196/428: $0\ddrphy_dq_o_data_d0[7:0]
   197/428: $0\ddrphy_dm_o_data_d0[7:0]
   198/428: $0\ddrphy_burstdet_d0[0:0]
   199/428: $0\timer_zero_old_trigger[0:0]
   200/428: $0\uart_rx_old_trigger[0:0]
   201/428: $0\uart_tx_old_trigger[0:0]
   202/428: $0\ram_bus_ram_bus_ack[0:0]
   203/428: $0\basesoc_ram_bus_ack[0:0]
   204/428: $0\basesoc_count[19:0]
   205/428: $0\basesoc_grant[0:0]
   206/428: $0\basesoc_basesoc_dat_w[31:0]
   207/428: $0\basesoc_basesoc_we[0:0]
   208/428: $0\basesoc_basesoc_adr[13:0]
   209/428: $0\subfragments_csrstorage12_storage[7:0]
   210/428: $0\subfragments_csrstorage11_storage[7:0]
   211/428: $0\subfragments_csrstorage10_storage[7:0]
   212/428: $0\subfragments_csrstorage9_storage[7:0]
   213/428: $0\subfragments_csrstorage8_storage[7:0]
   214/428: $0\subfragments_csrstorage7_storage[7:0]
   215/428: $0\subfragments_csrstorage6_storage[7:0]
   216/428: $0\subfragments_csrstorage5_storage[7:0]
   217/428: $0\subfragments_csrstorage4_storage[7:0]
   218/428: $0\subfragments_csrstorage3_storage[7:0]
   219/428: $0\subfragments_csrstorage2_storage[7:0]
   220/428: $0\subfragments_csrstorage1_storage[7:0]
   221/428: $0\subfragments_csrstorage0_storage[7:0]
   222/428: $0\usb0_bus_csr_dat_r[7:0]
   223/428: $0\lxspi_counter[5:0]
   224/428: $0\lxspi_dqi[3:0]
   225/428: $0\lxspi_i1[0:0]
   226/428: $0\lxspi_dq_oe[0:0]
   227/428: $0\lxspi_clk[0:0]
   228/428: $0\lxspi_cs_n[0:0]
   229/428: $0\lxspi_bitbang_en_storage[0:0]
   230/428: $0\lxspi_bitbang_storage[3:0]
   231/428: $0\lxspi_bus_ack[0:0]
   232/428: $0\out_storage[21:0]
   233/428: $0\oe_storage[21:0]
   234/428: $0\pwm0_counter_value[7:0]
   235/428: $0\config_storage[1:0]
   236/428: $0\div_m_storage[31:0]
   237/428: $0\b_storage[7:0]
   238/428: $0\g_storage[7:0]
   239/428: $0\r_storage[7:0]
   240/428: $0\wdata_consumed[0:0]
   241/428: $0\cmd_consumed[0:0]
   242/428: $0\sdram_time1[3:0]
   243/428: $0\sdram_time0[4:0]
   244/428: $0\sdram_twtrcon_count[2:0]
   245/428: $0\sdram_twtrcon_ready[0:0]
   246/428: $0\sdram_tccdcon_count[0:0]
   247/428: $0\sdram_tccdcon_ready[0:0]
   248/428: $0\sdram_tfawcon_ready[0:0]
   249/428: $0\sdram_trrdcon_count[0:0]
   250/428: $0\sdram_trrdcon_ready[0:0]
   251/428: $0\sdram_choose_req_grant[2:0]
   252/428: $0\sdram_choose_cmd_grant[2:0]
   253/428: $0\sdram_bankmachine7_trascon_count[1:0]
   254/428: $0\sdram_bankmachine7_trascon_ready[0:0]
   255/428: $0\sdram_bankmachine7_trccon_count[1:0]
   256/428: $0\sdram_bankmachine7_trccon_ready[0:0]
   257/428: $0\sdram_bankmachine7_twtpcon_count[2:0]
   258/428: $0\sdram_bankmachine7_twtpcon_ready[0:0]
   259/428: $0\sdram_bankmachine7_row_opened[0:0]
   260/428: $0\sdram_bankmachine7_row[12:0]
   261/428: $0\sdram_bankmachine7_cmd_buffer_source_payload_addr[19:0]
   262/428: $0\sdram_bankmachine7_cmd_buffer_source_payload_we[0:0]
   263/428: $0\sdram_bankmachine7_cmd_buffer_source_last[0:0]
   264/428: $0\sdram_bankmachine7_cmd_buffer_source_first[0:0]
   265/428: $0\sdram_bankmachine7_cmd_buffer_source_valid[0:0]
   266/428: $0\sdram_bankmachine7_cmd_buffer_lookahead_consume[2:0]
   267/428: $0\sdram_bankmachine7_cmd_buffer_lookahead_produce[2:0]
   268/428: $0\sdram_bankmachine7_cmd_buffer_lookahead_level[3:0]
   269/428: $0\sdram_bankmachine6_trascon_count[1:0]
   270/428: $0\sdram_bankmachine6_trascon_ready[0:0]
   271/428: $0\sdram_bankmachine6_trccon_count[1:0]
   272/428: $0\sdram_bankmachine6_trccon_ready[0:0]
   273/428: $0\sdram_bankmachine6_twtpcon_count[2:0]
   274/428: $0\sdram_bankmachine6_twtpcon_ready[0:0]
   275/428: $0\sdram_bankmachine6_row_opened[0:0]
   276/428: $0\sdram_bankmachine6_row[12:0]
   277/428: $0\sdram_bankmachine6_cmd_buffer_source_payload_addr[19:0]
   278/428: $0\sdram_bankmachine6_cmd_buffer_source_payload_we[0:0]
   279/428: $0\sdram_bankmachine6_cmd_buffer_source_last[0:0]
   280/428: $0\sdram_bankmachine6_cmd_buffer_source_first[0:0]
   281/428: $0\sdram_bankmachine6_cmd_buffer_source_valid[0:0]
   282/428: $0\sdram_bankmachine6_cmd_buffer_lookahead_consume[2:0]
   283/428: $0\sdram_bankmachine6_cmd_buffer_lookahead_produce[2:0]
   284/428: $0\sdram_bankmachine6_cmd_buffer_lookahead_level[3:0]
   285/428: $0\sdram_bankmachine5_trascon_count[1:0]
   286/428: $0\sdram_bankmachine5_trascon_ready[0:0]
   287/428: $0\sdram_bankmachine5_trccon_count[1:0]
   288/428: $0\sdram_bankmachine5_trccon_ready[0:0]
   289/428: $0\sdram_bankmachine5_twtpcon_count[2:0]
   290/428: $0\sdram_bankmachine5_twtpcon_ready[0:0]
   291/428: $0\sdram_bankmachine5_row_opened[0:0]
   292/428: $0\sdram_bankmachine5_row[12:0]
   293/428: $0\sdram_bankmachine5_cmd_buffer_source_payload_addr[19:0]
   294/428: $0\sdram_bankmachine5_cmd_buffer_source_payload_we[0:0]
   295/428: $0\sdram_bankmachine5_cmd_buffer_source_last[0:0]
   296/428: $0\sdram_bankmachine5_cmd_buffer_source_first[0:0]
   297/428: $0\sdram_bankmachine5_cmd_buffer_source_valid[0:0]
   298/428: $0\sdram_bankmachine5_cmd_buffer_lookahead_consume[2:0]
   299/428: $0\sdram_bankmachine5_cmd_buffer_lookahead_produce[2:0]
   300/428: $0\sdram_bankmachine5_cmd_buffer_lookahead_level[3:0]
   301/428: $0\sdram_bankmachine4_trascon_count[1:0]
   302/428: $0\sdram_bankmachine4_trascon_ready[0:0]
   303/428: $0\sdram_bankmachine4_trccon_count[1:0]
   304/428: $0\sdram_bankmachine4_trccon_ready[0:0]
   305/428: $0\sdram_bankmachine4_twtpcon_count[2:0]
   306/428: $0\sdram_bankmachine4_twtpcon_ready[0:0]
   307/428: $0\sdram_bankmachine4_row_opened[0:0]
   308/428: $0\sdram_bankmachine4_row[12:0]
   309/428: $0\sdram_bankmachine4_cmd_buffer_source_payload_addr[19:0]
   310/428: $0\sdram_bankmachine4_cmd_buffer_source_payload_we[0:0]
   311/428: $0\sdram_bankmachine4_cmd_buffer_source_last[0:0]
   312/428: $0\sdram_bankmachine4_cmd_buffer_source_first[0:0]
   313/428: $0\sdram_bankmachine4_cmd_buffer_source_valid[0:0]
   314/428: $0\sdram_bankmachine4_cmd_buffer_lookahead_consume[2:0]
   315/428: $0\sdram_bankmachine4_cmd_buffer_lookahead_produce[2:0]
   316/428: $0\sdram_bankmachine4_cmd_buffer_lookahead_level[3:0]
   317/428: $0\sdram_bankmachine3_trascon_count[1:0]
   318/428: $0\sdram_bankmachine3_trascon_ready[0:0]
   319/428: $0\sdram_bankmachine3_trccon_count[1:0]
   320/428: $0\sdram_bankmachine3_trccon_ready[0:0]
   321/428: $0\sdram_bankmachine3_twtpcon_count[2:0]
   322/428: $0\sdram_bankmachine3_twtpcon_ready[0:0]
   323/428: $0\sdram_bankmachine3_row_opened[0:0]
   324/428: $0\sdram_bankmachine3_row[12:0]
   325/428: $0\sdram_bankmachine3_cmd_buffer_source_payload_addr[19:0]
   326/428: $0\sdram_bankmachine3_cmd_buffer_source_payload_we[0:0]
   327/428: $0\sdram_bankmachine3_cmd_buffer_source_last[0:0]
   328/428: $0\sdram_bankmachine3_cmd_buffer_source_first[0:0]
   329/428: $0\sdram_bankmachine3_cmd_buffer_source_valid[0:0]
   330/428: $0\sdram_bankmachine3_cmd_buffer_lookahead_consume[2:0]
   331/428: $0\sdram_bankmachine3_cmd_buffer_lookahead_produce[2:0]
   332/428: $0\sdram_bankmachine3_cmd_buffer_lookahead_level[3:0]
   333/428: $0\sdram_bankmachine2_trascon_count[1:0]
   334/428: $0\sdram_bankmachine2_trascon_ready[0:0]
   335/428: $0\sdram_bankmachine2_trccon_count[1:0]
   336/428: $0\sdram_bankmachine2_trccon_ready[0:0]
   337/428: $0\sdram_bankmachine2_twtpcon_count[2:0]
   338/428: $0\sdram_bankmachine2_twtpcon_ready[0:0]
   339/428: $0\sdram_bankmachine2_row_opened[0:0]
   340/428: $0\sdram_bankmachine2_row[12:0]
   341/428: $0\sdram_bankmachine2_cmd_buffer_source_payload_addr[19:0]
   342/428: $0\sdram_bankmachine2_cmd_buffer_source_payload_we[0:0]
   343/428: $0\sdram_bankmachine2_cmd_buffer_source_last[0:0]
   344/428: $0\sdram_bankmachine2_cmd_buffer_source_first[0:0]
   345/428: $0\sdram_bankmachine2_cmd_buffer_source_valid[0:0]
   346/428: $0\sdram_bankmachine2_cmd_buffer_lookahead_consume[2:0]
   347/428: $0\sdram_bankmachine2_cmd_buffer_lookahead_produce[2:0]
   348/428: $0\sdram_bankmachine2_cmd_buffer_lookahead_level[3:0]
   349/428: $0\sdram_bankmachine1_trascon_count[1:0]
   350/428: $0\sdram_bankmachine1_trascon_ready[0:0]
   351/428: $0\sdram_bankmachine1_trccon_count[1:0]
   352/428: $0\sdram_bankmachine1_trccon_ready[0:0]
   353/428: $0\sdram_bankmachine1_twtpcon_count[2:0]
   354/428: $0\sdram_bankmachine1_twtpcon_ready[0:0]
   355/428: $0\sdram_bankmachine1_row_opened[0:0]
   356/428: $0\sdram_bankmachine1_row[12:0]
   357/428: $0\sdram_bankmachine1_cmd_buffer_source_payload_addr[19:0]
   358/428: $0\sdram_bankmachine1_cmd_buffer_source_payload_we[0:0]
   359/428: $0\sdram_bankmachine1_cmd_buffer_source_last[0:0]
   360/428: $0\sdram_bankmachine1_cmd_buffer_source_first[0:0]
   361/428: $0\sdram_bankmachine1_cmd_buffer_source_valid[0:0]
   362/428: $0\sdram_bankmachine1_cmd_buffer_lookahead_consume[2:0]
   363/428: $0\sdram_bankmachine1_cmd_buffer_lookahead_produce[2:0]
   364/428: $0\sdram_bankmachine1_cmd_buffer_lookahead_level[3:0]
   365/428: $0\sdram_bankmachine0_trascon_count[1:0]
   366/428: $0\sdram_bankmachine0_trascon_ready[0:0]
   367/428: $0\sdram_bankmachine0_trccon_count[1:0]
   368/428: $0\sdram_bankmachine0_trccon_ready[0:0]
   369/428: $0\sdram_bankmachine0_twtpcon_count[2:0]
   370/428: $0\sdram_bankmachine0_twtpcon_ready[0:0]
   371/428: $0\sdram_bankmachine0_row_opened[0:0]
   372/428: $0\sdram_bankmachine0_row[12:0]
   373/428: $0\sdram_bankmachine0_cmd_buffer_source_payload_addr[19:0]
   374/428: $0\sdram_bankmachine0_cmd_buffer_source_payload_we[0:0]
   375/428: $0\sdram_bankmachine0_cmd_buffer_source_last[0:0]
   376/428: $0\sdram_bankmachine0_cmd_buffer_source_first[0:0]
   377/428: $0\sdram_bankmachine0_cmd_buffer_source_valid[0:0]
   378/428: $0\sdram_bankmachine0_cmd_buffer_lookahead_consume[2:0]
   379/428: $0\sdram_bankmachine0_cmd_buffer_lookahead_produce[2:0]
   380/428: $0\sdram_bankmachine0_cmd_buffer_lookahead_level[3:0]
   381/428: $0\sdram_zqcs_executer_counter[5:0]
   382/428: $0\sdram_sequencer_count[0:0]
   383/428: $0\sdram_sequencer_counter[6:0]
   384/428: $0\sdram_postponer_count[0:0]
   385/428: $0\sdram_phaseinjector1_rddata_status[63:0]
   386/428: $0\sdram_phaseinjector0_wrdata_storage[63:0] [63:32]
   387/428: $0\sdram_phaseinjector1_baddress_storage[2:0]
   388/428: $0\sdram_phaseinjector1_address_storage[12:0]
   389/428: $0\sdram_phaseinjector1_command_storage[5:0]
   390/428: $0\sdram_phaseinjector0_rddata_status[63:0]
   391/428: $0\lxspi_sr[31:0] [7:0]
   392/428: $0\sdram_phaseinjector0_baddress_storage[2:0]
   393/428: $0\sdram_phaseinjector0_address_storage[12:0]
   394/428: $0\sdram_phaseinjector0_command_storage[5:0]
   395/428: $0\sdram_storage[3:0]
   396/428: $0\ddrphy_bitslip15_value[1:0]
   397/428: $0\ddrphy_bitslip14_value[1:0]
   398/428: $0\ddrphy_bitslip13_value[1:0]
   399/428: $0\ddrphy_bitslip12_value[1:0]
   400/428: $0\ddrphy_bitslip11_value[1:0]
   401/428: $0\ddrphy_bitslip10_value[1:0]
   402/428: $0\ddrphy_bitslip9_value[1:0]
   403/428: $0\ddrphy_bitslip8_value[1:0]
   404/428: $0\ddrphy_rdly1[6:0]
   405/428: $0\ddrphy_bitslip7_value[1:0]
   406/428: $0\ddrphy_bitslip6_value[1:0]
   407/428: $0\ddrphy_bitslip5_value[1:0]
   408/428: $0\ddrphy_bitslip4_value[1:0]
   409/428: $0\ddrphy_bitslip3_value[1:0]
   410/428: $0\ddrphy_bitslip2_value[1:0]
   411/428: $0\ddrphy_bitslip1_value[1:0]
   412/428: $0\ddrphy_bitslip0_value[1:0]
   413/428: $0\ddrphy_rdly0[6:0]
   414/428: $0\timer_value[31:0]
   415/428: $0\ddrphy_dly_sel_storage[1:0]
   416/428: $0\timer_eventmanager_storage[0:0]
   417/428: $0\timer_zero_pending[0:0]
   418/428: $0\timer_value_status[31:0]
   419/428: $0\timer_update_value_storage[0:0]
   420/428: $0\timer_en_storage[0:0]
   421/428: $0\timer_reload_storage[31:0]
   422/428: $0\timer_load_storage[31:0]
   423/428: $0\uart_eventmanager_storage[1:0]
   424/428: $0\uart_rx_pending[0:0]
   425/428: $0\uart_tx_pending[0:0]
   426/428: $0\soccontroller_bus_errors[31:0]
   427/428: $0\soccontroller_scratch_storage[31:0]
   428/428: $0\soccontroller_reset_storage[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8942$2825'.
     1/1: $0\crg_por_count[23:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
     1/7: $0\ddrphy_lock_d[0:0]
     2/7: $0\ddrphy_counter[6:0]
     3/7: $0\ddrphy_reset1[0:0]
     4/7: $0\ddrphy_pause1[0:0]
     5/7: $0\ddrphy_freeze[0:0]
     6/7: $0\ddrphy_stop1[0:0]
     7/7: $0\ddrphy_update[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8852$2804'.
     1/1: $0\array_muxed13[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8835$2797'.
     1/1: $0\array_muxed12[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8818$2790'.
     1/1: $0\array_muxed11[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8801$2783'.
     1/1: $0\array_muxed10[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8784$2776'.
     1/1: $0\array_muxed9[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775'.
     1/1: $0\array_muxed8[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8750$2774'.
     1/1: $0\array_muxed7[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8733$2767'.
     1/1: $0\array_muxed6[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8716$2760'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8699$2753'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8682$2746'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8665$2739'.
     1/1: $0\array_muxed2[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738'.
     1/1: $0\array_muxed1[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8631$2737'.
     1/1: $0\array_muxed0[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8620$2736'.
     1/1: $0\rhs_array_muxed43[1:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8609$2735'.
     1/1: $0\rhs_array_muxed42[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8598$2734'.
     1/1: $0\rhs_array_muxed41[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8587$2733'.
     1/1: $0\rhs_array_muxed40[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8576$2732'.
     1/1: $0\rhs_array_muxed39[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8565$2731'.
     1/1: $0\rhs_array_muxed38[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730'.
     1/1: $0\rhs_array_muxed37[31:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729'.
     1/1: $0\rhs_array_muxed36[29:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8535$2703'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8527$2702'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8511$2675'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8503$2674'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8487$2647'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8479$2646'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8463$2619'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8455$2618'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8439$2591'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8431$2590'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8415$2563'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8407$2562'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8391$2535'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8383$2534'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8367$2507'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8359$2506'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8322$2504'.
     1/1: $0\t_array_muxed5[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8293$2503'.
     1/1: $0\t_array_muxed4[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8264$2502'.
     1/1: $0\t_array_muxed3[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8235$2501'.
     1/1: $0\rhs_array_muxed11[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8206$2500'.
     1/1: $0\rhs_array_muxed10[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8177$2499'.
     1/1: $0\rhs_array_muxed9[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8148$2498'.
     1/1: $0\rhs_array_muxed8[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497'.
     1/1: $0\rhs_array_muxed7[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8090$2496'.
     1/1: $0\rhs_array_muxed6[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8061$2495'.
     1/1: $0\t_array_muxed2[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8032$2494'.
     1/1: $0\t_array_muxed1[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8003$2493'.
     1/1: $0\t_array_muxed0[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7974$2492'.
     1/1: $0\rhs_array_muxed5[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7945$2491'.
     1/1: $0\rhs_array_muxed4[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7916$2490'.
     1/1: $0\rhs_array_muxed3[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7887$2489'.
     1/1: $0\rhs_array_muxed2[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488'.
     1/1: $0\rhs_array_muxed1[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7829$2487'.
     1/1: $0\rhs_array_muxed0[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7573$2185'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7568$2184'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7563$2183'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7558$2182'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7553$2181'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7548$2180'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7543$2179'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7538$2178'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7533$2177'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7528$2176'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7523$2175'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7518$2174'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7513$2173'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961'.
     1/3: $0\basesoc_shared_dat_r[31:0]
     2/3: $0\basesoc_shared_ack[0:0]
     3/3: $0\basesoc_error[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7311$1940'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
     1/9: $0\basesoc_next_state[1:0]
     2/9: $0\basesoc_basesoc_we_basesoc_next_value2[0:0]
     3/9: $0\basesoc_basesoc_wishbone_dat_r[31:0]
     4/9: $0\basesoc_basesoc_adr_basesoc_next_value_ce1[0:0]
     5/9: $0\basesoc_basesoc_adr_basesoc_next_value1[13:0]
     6/9: $0\basesoc_basesoc_dat_w_basesoc_next_value_ce0[0:0]
     7/9: $0\basesoc_basesoc_dat_w_basesoc_next_value0[31:0]
     8/9: $0\basesoc_basesoc_wishbone_ack[0:0]
     9/9: $0\basesoc_basesoc_we_basesoc_next_value_ce2[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925'.
     1/1: $0\usb0_asyncfifo1_graycounter3_q_next_binary[6:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922'.
     1/1: $0\usb0_asyncfifo1_graycounter2_q_next_binary[6:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911'.
     1/1: $0\usb0_asyncfifo0_graycounter1_q_next_binary[6:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908'.
     1/1: $0\usb0_asyncfifo0_graycounter0_q_next_binary[6:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7165$1899'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7157$1898'.
     1/1: $0\usb0_outhandler_csrfield_reset[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7141$1897'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7134$1896'.
     1/1: $0\usb0_inhandler_csrfield_stall[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7128$1895'.
     1/1: $0\usb0_inhandler_csrfield_reset[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7106$1893'.
     1/1: $0\usb0_setuphandler_csrfield_reset[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7092$1892'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
     1/14: $0\subfragments_clockdomainsrenamer_next_state[2:0]
     2/14: $0\usb0_inhandler_dtb_reset[0:0]
     3/14: $0\usb0_setuphandler_data_recv_payload[7:0]
     4/14: $0\usb0_setuphandler_data_recv_put[0:0]
     5/14: $0\usb0_usb_core_addr_subfragments_next_value_ce[0:0]
     6/14: $0\usb0_usb_core_addr_subfragments_next_value[6:0]
     7/14: $0\usb0_usb_core_sta[0:0]
     8/14: $0\usb0_usb_core_arm[0:0]
     9/14: $0\usb0_outhandler_data_recv_put[0:0]
    10/14: $0\usb0_outhandler_data_recv_payload[7:0]
    11/14: $0\usb0_usb_core_data_send_payload[7:0]
    12/14: $0\usb0_setuphandler_begin[0:0]
    13/14: $0\usb0_inhandler_data_out_advance[0:0]
    14/14: $0\usb0_usb_core_data_send_have[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6924$1733'.
     1/1: $0\usb0_outhandler_packet_clear[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726'.
     1/1: $0\usb0_outhandler_syncfifobuffered_wrport_adr[6:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710'.
     1/1: $0\usb0_outhandler_ep_mask[15:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6875$1707'.
     1/1: $0\usb0_inhandler_packet_clear[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700'.
     1/1: $0\usb0_inhandler_syncfifobuffered_wrport_adr[5:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6824$1674'.
     1/1: $0\usb0_setuphandler_setuphandlerinner_wrport_adr[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667'.
     1/2: $0\usb0_setuphandler_setuphandlerinner_syncfifo_din[7:0]
     2/2: $0\usb0_setuphandler_setuphandlerinner_syncfifo_we[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6797$1662'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6791$1660'.
     1/1: $0\usb0_setuphandler_reset_clear[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6786$1659'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6779$1657'.
     1/1: $0\usb0_setuphandler_packet_clear[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
     1/20: $0\subfragments_clockdomainsrenamer_clockdomainsrenamer_next_state[3:0]
     2/20: $0\usb0_usb_core_commit[0:0]
     3/20: $0\usb0_usb_core_setup[0:0]
     4/20: $0\usb0_usb_core_response_pid_subfragments_t_next_value_ce[0:0]
     5/20: $0\usb0_usb_core_poll[0:0]
     6/20: $0\usb0_usb_core_response_pid_subfragments_t_next_value[3:0]
     7/20: $0\usb0_usb_core_start[0:0]
     8/20: $0\usb0_usb_core_idle[0:0]
     9/20: $0\usb0_usb_core_endp_subfragments_f_next_value_ce1[0:0]
    10/20: $0\usb0_usb_core_endp_subfragments_f_next_value1[3:0]
    11/20: $0\usb0_usb_core_tok_subfragments_f_next_value_ce0[0:0]
    12/20: $0\usb0_usb_core_tok_subfragments_f_next_value0[3:0]
    13/20: $0\usb0_usb_core_txstate_i_pid[3:0]
    14/20: $0\usb0_usb_core_txstate_i_pkt_start[0:0]
    15/20: $0\usb0_usb_core_data_send_get[0:0]
    16/20: $0\usb0_usb_core_data_recv_put[0:0]
    17/20: $0\usb0_usb_core_error[0:0]
    18/20: $0\usb0_usb_core_data_end[0:0]
    19/20: $0\usb0_usb_core_abort[0:0]
    20/20: $0\usb0_usb_core_retry[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
     1/12: $0\subfragments_clockdomainsrenamer_packetheaderdecode_next_state[2:0]
     2/12: $0\subfragments_clockdomainsrenamer_packetheaderdecode_next_value_ce[0:0]
     3/12: $0\subfragments_clockdomainsrenamer_packetheaderdecode_next_value[6:0]
     4/12: $0\usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value_ce0[0:0]
     5/12: $0\usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value0[3:0]
     6/12: $0\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value_ce3[0:0]
     7/12: $0\usb0_usb_core_o_decoded[0:0]
     8/12: $0\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value3[4:0]
     9/12: $0\usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value_ce2[0:0]
    10/12: $0\usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value2[3:0]
    11/12: $0\usb0_usb_core_endp4_subfragments_packetheaderdecode_next_value_ce1[0:0]
    12/12: $0\usb0_usb_core_endp4_subfragments_packetheaderdecode_next_value1[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6540$1624'.
     1/1: $0\usb0_usb_core_rx_flagsFifo_graycounter1_q_next_binary[1:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6531$1621'.
     1/1: $0\usb0_usb_core_rx_flagsFifo_graycounter0_q_next_binary[1:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6513$1612'.
     1/1: $0\usb0_usb_core_rx_payloadFifo_graycounter1_q_next_binary[1:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6504$1609'.
     1/1: $0\usb0_usb_core_rx_payloadFifo_graycounter0_q_next_binary[1:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602'.
     1/2: $0\subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_next_state[2:0]
     2/2: $0\usb0_usb_core_rx_bitstuff_drop_bit[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595'.
     1/4: $0\subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_next_state[2:0]
     2/4: $0\usb0_usb_core_rx_detect_pkt_end[0:0]
     3/4: $0\usb0_usb_core_rx_detect_pkt_active[0:0]
     4/4: $0\usb0_usb_core_rx_detect_pkt_start[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590'.
     1/6: $0\subfragments_clockdomainsrenamer_rxpipeline_next_state[2:0]
     2/6: $0\usb0_usb_core_rx_line_state_se00[0:0]
     3/6: $0\usb0_usb_core_rx_line_state_se10[0:0]
     4/6: $0\usb0_usb_core_rx_line_state_dk0[0:0]
     5/6: $0\usb0_usb_core_rx_line_state_dj0[0:0]
     6/6: $0\usb0_usb_core_rx_line_state_dt[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6285$1586'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
     1/10: $0\subfragments_clockdomainsrenamer_txpacketsend_next_state[3:0]
     2/10: $0\usb0_usb_core_txstate_is_ongoing1[0:0]
     3/10: $0\usb0_usb_core_txstate_is_ongoing0[0:0]
     4/10: $0\usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value_ce1[0:0]
     5/10: $0\usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value1[3:0]
     6/10: $0\usb0_usb_core_txstate_o_data_ack[0:0]
     7/10: $0\usb0_usb_core_tx_i_oe_subfragments_txpacketsend_next_value_ce0[0:0]
     8/10: $0\usb0_usb_core_tx_i_oe_subfragments_txpacketsend_next_value0[0:0]
     9/10: $0\usb0_usb_core_txstate_o_pkt_end[0:0]
    10/10: $0\usb0_usb_core_tx_i_data_payload[7:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6153$1501'.
     1/1: $0\usb0_usb_core_txstate_i_data_strobe[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498'.
     1/4: $0\usb0_usb_core_tx_nrzi_oe0[0:0]
     2/4: $0\usb0_usb_core_tx_nrzi_usbn[0:0]
     3/4: $0\usb0_usb_core_tx_nrzi_usbp[0:0]
     4/4: $0\subfragments_clockdomainsrenamer_txnrziencoder_next_state[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497'.
     1/3: $0\subfragments_clockdomainsrenamer_resetinserter_next_state[2:0]
     2/3: $0\usb0_usb_core_tx_bitstuff_o_will_stall[0:0]
     3/3: $0\usb0_usb_core_tx_bitstuff_stuff_bit[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491'.
     1/5: $0\subfragments_clockdomainsrenamer_fsm_next_state[1:0]
     2/5: $0\usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value1[1:0]
     3/5: $0\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value_ce0[0:0]
     4/5: $0\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0[7:0]
     5/5: $0\usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value_ce1[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5928$1475'.
     1/2: $0\usb_iobuf_usb_n_rx[0:0]
     2/2: $0\usb_iobuf_usb_p_rx[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5921$1474'.
     1/1: $0\usb0_usb_core_rx_reset0[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470'.
     1/4: $0\usb0_csrfield_setup[0:0]
     2/4: $0\usb0_csrfield_out[0:0]
     3/4: $0\usb0_csrfield_in[0:0]
     4/4: $0\usb0_csrfield_reset[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467'.
     1/5: $0\subfragments_wb2csr_next_state[0:0]
     2/5: $0\usb0_bus_csr_we[0:0]
     3/5: $0\usb0_bus_csr_adr[13:0]
     4/5: $0\usb0_en[0:0]
     5/5: $0\usb0_bus_bus_ack[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466'.
     1/4: $0\usb0_csrbank_bus_adr[13:0]
     2/4: $0\usb0_csrbank_bus_dat_w[7:0]
     3/4: $0\usb0_bus_adr[31:0]
     4/4: $0\usb0_csrbank_bus_we[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465'.
     1/5: $0\lxspi_oe[0:0]
     2/5: $0\lxspi_o[3:0]
     3/5: $0\spiflash4x_cs_n[0:0]
     4/5: $0\lxspi_spiflashdualquad_clk[0:0]
     5/5: $0\lxspi_miso_status[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
     1/10: $0\subfragments_next_state[1:0]
     2/10: $0\write_from_slave[0:0]
     3/10: $0\word_inc[0:0]
     4/10: $0\word_clr[0:0]
     5/10: $0\tag_di_dirty[0:0]
     6/10: $0\wb_sdram_ack[0:0]
     7/10: $0\interface_we[0:0]
     8/10: $0\tag_port_we[0:0]
     9/10: $0\interface_stb[0:0]
    10/10: $0\interface_cyc[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427'.
     1/1: $0\wb_sdram_dat_r[31:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415'.
     1/2: $0\data_port_dat_w[127:0]
     2/2: $0\data_port_we[15:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414'.
     1/2: $0\sdram_interface_wdata_we[15:0]
     2/2: $0\sdram_interface_wdata[127:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
     1/11: $0\subfragments_multiplexer_next_state[3:0]
     2/11: $0\sdram_en0[0:0]
     3/11: $0\sdram_choose_req_want_writes[0:0]
     4/11: $0\sdram_choose_req_want_reads[0:0]
     5/11: $0\sdram_choose_cmd_cmd_ready[0:0]
     6/11: $0\sdram_cmd_ready[0:0]
     7/11: $0\sdram_choose_cmd_want_activates[0:0]
     8/11: $0\sdram_steerer_sel1[1:0]
     9/11: $0\sdram_steerer_sel0[1:0]
    10/11: $0\sdram_en1[0:0]
    11/11: $0\sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5420$938'.
     1/1: $0\sdram_bankmachine7_cmd_ready[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5411$931'.
     1/1: $0\sdram_bankmachine6_cmd_ready[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5402$924'.
     1/1: $0\sdram_bankmachine5_cmd_ready[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5393$917'.
     1/1: $0\sdram_bankmachine4_cmd_ready[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5384$910'.
     1/1: $0\sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5375$903'.
     1/1: $0\sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5366$896'.
     1/1: $0\sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5357$889'.
     1/1: $0\sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5351$888'.
     1/1: $0\sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5345$887'.
     1/1: $0\sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5339$886'.
     1/1: $0\sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5314$778'.
     1/1: $0\sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5308$777'.
     1/1: $0\sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5302$776'.
     1/1: $0\sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
     1/14: $0\subfragments_bankmachine7_next_state[2:0]
     2/14: $0\sdram_bankmachine7_cmd_valid[0:0]
     3/14: $0\sdram_bankmachine7_refresh_gnt[0:0]
     4/14: $0\sdram_bankmachine7_req_rdata_valid[0:0]
     5/14: $0\sdram_bankmachine7_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine7_cmd_payload_is_write[0:0]
     7/14: $0\sdram_bankmachine7_cmd_payload_is_read[0:0]
     8/14: $0\sdram_bankmachine7_cmd_payload_is_cmd[0:0]
     9/14: $0\sdram_bankmachine7_row_col_n_addr_sel[0:0]
    10/14: $0\sdram_bankmachine7_cmd_payload_we[0:0]
    11/14: $0\sdram_bankmachine7_cmd_payload_ras[0:0]
    12/14: $0\sdram_bankmachine7_cmd_payload_cas[0:0]
    13/14: $0\sdram_bankmachine7_row_close[0:0]
    14/14: $0\sdram_bankmachine7_row_open[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5152$599'.
     1/1: $0\sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5130$595'.
     1/1: $0\sdram_bankmachine7_auto_precharge[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586'.
     1/1: $0\sdram_bankmachine7_cmd_payload_a[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
     1/14: $0\subfragments_bankmachine6_next_state[2:0]
     2/14: $0\sdram_bankmachine6_cmd_valid[0:0]
     3/14: $0\sdram_bankmachine6_refresh_gnt[0:0]
     4/14: $0\sdram_bankmachine6_req_rdata_valid[0:0]
     5/14: $0\sdram_bankmachine6_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine6_cmd_payload_is_write[0:0]
     7/14: $0\sdram_bankmachine6_cmd_payload_is_read[0:0]
     8/14: $0\sdram_bankmachine6_cmd_payload_is_cmd[0:0]
     9/14: $0\sdram_bankmachine6_row_col_n_addr_sel[0:0]
    10/14: $0\sdram_bankmachine6_cmd_payload_we[0:0]
    11/14: $0\sdram_bankmachine6_cmd_payload_ras[0:0]
    12/14: $0\sdram_bankmachine6_cmd_payload_cas[0:0]
    13/14: $0\sdram_bankmachine6_row_close[0:0]
    14/14: $0\sdram_bankmachine6_row_open[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4995$569'.
     1/1: $0\sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4973$565'.
     1/1: $0\sdram_bankmachine6_auto_precharge[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556'.
     1/1: $0\sdram_bankmachine6_cmd_payload_a[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
     1/14: $0\subfragments_bankmachine5_next_state[2:0]
     2/14: $0\sdram_bankmachine5_cmd_valid[0:0]
     3/14: $0\sdram_bankmachine5_refresh_gnt[0:0]
     4/14: $0\sdram_bankmachine5_req_rdata_valid[0:0]
     5/14: $0\sdram_bankmachine5_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine5_cmd_payload_is_write[0:0]
     7/14: $0\sdram_bankmachine5_cmd_payload_is_read[0:0]
     8/14: $0\sdram_bankmachine5_cmd_payload_is_cmd[0:0]
     9/14: $0\sdram_bankmachine5_row_col_n_addr_sel[0:0]
    10/14: $0\sdram_bankmachine5_cmd_payload_we[0:0]
    11/14: $0\sdram_bankmachine5_cmd_payload_ras[0:0]
    12/14: $0\sdram_bankmachine5_cmd_payload_cas[0:0]
    13/14: $0\sdram_bankmachine5_row_close[0:0]
    14/14: $0\sdram_bankmachine5_row_open[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4838$539'.
     1/1: $0\sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4816$535'.
     1/1: $0\sdram_bankmachine5_auto_precharge[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526'.
     1/1: $0\sdram_bankmachine5_cmd_payload_a[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
     1/14: $0\subfragments_bankmachine4_next_state[2:0]
     2/14: $0\sdram_bankmachine4_cmd_valid[0:0]
     3/14: $0\sdram_bankmachine4_refresh_gnt[0:0]
     4/14: $0\sdram_bankmachine4_req_rdata_valid[0:0]
     5/14: $0\sdram_bankmachine4_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine4_cmd_payload_is_write[0:0]
     7/14: $0\sdram_bankmachine4_cmd_payload_is_read[0:0]
     8/14: $0\sdram_bankmachine4_cmd_payload_is_cmd[0:0]
     9/14: $0\sdram_bankmachine4_row_col_n_addr_sel[0:0]
    10/14: $0\sdram_bankmachine4_cmd_payload_we[0:0]
    11/14: $0\sdram_bankmachine4_cmd_payload_ras[0:0]
    12/14: $0\sdram_bankmachine4_cmd_payload_cas[0:0]
    13/14: $0\sdram_bankmachine4_row_close[0:0]
    14/14: $0\sdram_bankmachine4_row_open[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4681$509'.
     1/1: $0\sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4659$505'.
     1/1: $0\sdram_bankmachine4_auto_precharge[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496'.
     1/1: $0\sdram_bankmachine4_cmd_payload_a[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
     1/14: $0\subfragments_bankmachine3_next_state[2:0]
     2/14: $0\sdram_bankmachine3_cmd_valid[0:0]
     3/14: $0\sdram_bankmachine3_refresh_gnt[0:0]
     4/14: $0\sdram_bankmachine3_req_rdata_valid[0:0]
     5/14: $0\sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine3_cmd_payload_is_write[0:0]
     7/14: $0\sdram_bankmachine3_cmd_payload_is_read[0:0]
     8/14: $0\sdram_bankmachine3_cmd_payload_is_cmd[0:0]
     9/14: $0\sdram_bankmachine3_row_col_n_addr_sel[0:0]
    10/14: $0\sdram_bankmachine3_cmd_payload_we[0:0]
    11/14: $0\sdram_bankmachine3_cmd_payload_ras[0:0]
    12/14: $0\sdram_bankmachine3_cmd_payload_cas[0:0]
    13/14: $0\sdram_bankmachine3_row_close[0:0]
    14/14: $0\sdram_bankmachine3_row_open[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4524$479'.
     1/1: $0\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4502$475'.
     1/1: $0\sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466'.
     1/1: $0\sdram_bankmachine3_cmd_payload_a[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
     1/14: $0\subfragments_bankmachine2_next_state[2:0]
     2/14: $0\sdram_bankmachine2_cmd_valid[0:0]
     3/14: $0\sdram_bankmachine2_refresh_gnt[0:0]
     4/14: $0\sdram_bankmachine2_req_rdata_valid[0:0]
     5/14: $0\sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine2_cmd_payload_is_write[0:0]
     7/14: $0\sdram_bankmachine2_cmd_payload_is_read[0:0]
     8/14: $0\sdram_bankmachine2_cmd_payload_is_cmd[0:0]
     9/14: $0\sdram_bankmachine2_row_col_n_addr_sel[0:0]
    10/14: $0\sdram_bankmachine2_cmd_payload_we[0:0]
    11/14: $0\sdram_bankmachine2_cmd_payload_ras[0:0]
    12/14: $0\sdram_bankmachine2_cmd_payload_cas[0:0]
    13/14: $0\sdram_bankmachine2_row_close[0:0]
    14/14: $0\sdram_bankmachine2_row_open[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4367$449'.
     1/1: $0\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4345$445'.
     1/1: $0\sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436'.
     1/1: $0\sdram_bankmachine2_cmd_payload_a[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
     1/14: $0\subfragments_bankmachine1_next_state[2:0]
     2/14: $0\sdram_bankmachine1_cmd_valid[0:0]
     3/14: $0\sdram_bankmachine1_req_rdata_valid[0:0]
     4/14: $0\sdram_bankmachine1_req_wdata_ready[0:0]
     5/14: $0\sdram_bankmachine1_cmd_payload_is_write[0:0]
     6/14: $0\sdram_bankmachine1_cmd_payload_is_read[0:0]
     7/14: $0\sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine1_cmd_payload_is_cmd[0:0]
     9/14: $0\sdram_bankmachine1_row_col_n_addr_sel[0:0]
    10/14: $0\sdram_bankmachine1_cmd_payload_we[0:0]
    11/14: $0\sdram_bankmachine1_cmd_payload_ras[0:0]
    12/14: $0\sdram_bankmachine1_cmd_payload_cas[0:0]
    13/14: $0\sdram_bankmachine1_row_close[0:0]
    14/14: $0\sdram_bankmachine1_row_open[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4210$419'.
     1/1: $0\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4188$415'.
     1/1: $0\sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406'.
     1/1: $0\sdram_bankmachine1_cmd_payload_a[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
     1/14: $0\subfragments_bankmachine0_next_state[2:0]
     2/14: $0\sdram_bankmachine0_cmd_valid[0:0]
     3/14: $0\sdram_bankmachine0_refresh_gnt[0:0]
     4/14: $0\sdram_bankmachine0_req_rdata_valid[0:0]
     5/14: $0\sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine0_cmd_payload_is_write[0:0]
     7/14: $0\sdram_bankmachine0_cmd_payload_is_read[0:0]
     8/14: $0\sdram_bankmachine0_cmd_payload_is_cmd[0:0]
     9/14: $0\sdram_bankmachine0_row_col_n_addr_sel[0:0]
    10/14: $0\sdram_bankmachine0_cmd_payload_we[0:0]
    11/14: $0\sdram_bankmachine0_cmd_payload_ras[0:0]
    12/14: $0\sdram_bankmachine0_cmd_payload_cas[0:0]
    13/14: $0\sdram_bankmachine0_row_close[0:0]
    14/14: $0\sdram_bankmachine0_row_open[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4053$389'.
     1/1: $0\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4031$385'.
     1/1: $0\sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376'.
     1/1: $0\sdram_bankmachine0_cmd_payload_a[12:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372'.
     1/5: $0\subfragments_refresher_next_state[1:0]
     2/5: $0\sdram_sequencer_start0[0:0]
     3/5: $0\sdram_zqcs_executer_start[0:0]
     4/5: $0\sdram_cmd_last[0:0]
     5/5: $0\sdram_cmd_valid[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357'.
     1/4: $0\sdram_inti_p1_ras_n[0:0]
     2/4: $0\sdram_inti_p1_cas_n[0:0]
     3/4: $0\sdram_inti_p1_we_n[0:0]
     4/4: $0\sdram_inti_p1_cs_n[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350'.
     1/4: $0\sdram_inti_p0_ras_n[0:0]
     2/4: $0\sdram_inti_p0_cas_n[0:0]
     3/4: $0\sdram_inti_p0_we_n[0:0]
     4/4: $0\sdram_inti_p0_cs_n[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
     1/36: $0\sdram_master_p1_rddata_en[0:0]
     2/36: $0\sdram_master_p1_wrdata_mask[7:0]
     3/36: $0\sdram_master_p1_wrdata_en[0:0]
     4/36: $0\sdram_master_p1_wrdata[63:0]
     5/36: $0\sdram_master_p1_act_n[0:0]
     6/36: $0\sdram_master_p1_reset_n[0:0]
     7/36: $0\sdram_master_p1_odt[0:0]
     8/36: $0\sdram_master_p1_cke[0:0]
     9/36: $0\sdram_master_p1_we_n[0:0]
    10/36: $0\sdram_master_p1_ras_n[0:0]
    11/36: $0\sdram_master_p1_cs_n[0:0]
    12/36: $0\sdram_master_p1_cas_n[0:0]
    13/36: $0\sdram_master_p1_bank[2:0]
    14/36: $0\sdram_master_p1_address[12:0]
    15/36: $0\sdram_master_p0_rddata_en[0:0]
    16/36: $0\sdram_master_p0_wrdata_mask[7:0]
    17/36: $0\sdram_master_p0_wrdata_en[0:0]
    18/36: $0\sdram_master_p0_wrdata[63:0]
    19/36: $0\sdram_master_p0_act_n[0:0]
    20/36: $0\sdram_master_p0_reset_n[0:0]
    21/36: $0\sdram_master_p0_odt[0:0]
    22/36: $0\sdram_master_p0_cke[0:0]
    23/36: $0\sdram_master_p0_we_n[0:0]
    24/36: $0\sdram_master_p0_ras_n[0:0]
    25/36: $0\sdram_master_p0_cs_n[0:0]
    26/36: $0\sdram_master_p0_cas_n[0:0]
    27/36: $0\sdram_master_p0_bank[2:0]
    28/36: $0\sdram_master_p0_address[12:0]
    29/36: $0\sdram_slave_p0_rddata_valid[0:0]
    30/36: $0\sdram_slave_p0_rddata[63:0]
    31/36: $0\sdram_inti_p1_rddata_valid[0:0]
    32/36: $0\sdram_inti_p1_rddata[63:0]
    33/36: $0\sdram_inti_p0_rddata_valid[0:0]
    34/36: $0\sdram_inti_p0_rddata[63:0]
    35/36: $0\sdram_slave_p1_rddata_valid[0:0]
    36/36: $0\sdram_slave_p1_rddata[63:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3654$348'.
     1/1: $0\ddrphy_bitslip15_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3637$347'.
     1/1: $0\ddrphy_bitslip14_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3620$346'.
     1/1: $0\ddrphy_bitslip13_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3603$345'.
     1/1: $0\ddrphy_bitslip12_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3586$344'.
     1/1: $0\ddrphy_bitslip11_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3569$343'.
     1/1: $0\ddrphy_bitslip10_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3552$342'.
     1/1: $0\ddrphy_bitslip9_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3535$341'.
     1/1: $0\ddrphy_bitslip8_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3518$340'.
     1/1: $0\ddrphy_bitslip7_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3501$339'.
     1/1: $0\ddrphy_bitslip6_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3484$338'.
     1/1: $0\ddrphy_bitslip5_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3467$337'.
     1/1: $0\ddrphy_bitslip4_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3450$336'.
     1/1: $0\ddrphy_bitslip3_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3433$335'.
     1/1: $0\ddrphy_bitslip2_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3416$334'.
     1/1: $0\ddrphy_bitslip1_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3399$333'.
     1/1: $0\ddrphy_bitslip0_o[3:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3017$299'.
     1/1: $0\timer_zero_clear[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2997$294'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2991$292'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2986$291'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2980$289'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2950$268'.
Creating decoders for process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267'.

4.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$5865'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$5860'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$5858'.
No latch inferred for signal `\InstructionCache.\_zz_2_' from process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$5857'.
No latch inferred for signal `\InstructionCache.\_zz_1_' from process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$5856'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$5810'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$5807'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$5806'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$5803'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_last' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$5802'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_length' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$5801'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$5800'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$5797'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$5776'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$5768'.
No latch inferred for signal `\DataCache.\io_cpu_flush_ready' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$5767'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$5763'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$5760'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$5757'.
No latch inferred for signal `\DataCache.\_zz_6_' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$5738'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$5736'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$5734'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$5732'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$5730'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$5727'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$5726'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$5724'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$5723'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$5722'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$5721'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$5720'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$5719'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$5718'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$5717'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$5716'.
No latch inferred for signal `\DataCache.\_zz_2_' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$5710'.
No latch inferred for signal `\DataCache.\_zz_1_' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$5708'.
No latch inferred for signal `\DataCache.\_zz_11_' from process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:508$5685'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$5500'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$5499'.
No latch inferred for signal `\VexRiscv.\_zz_209_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5165$5440'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$5432'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$5429'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$5428'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$5419'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$5418'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeData' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$5413'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readData' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$5400'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$5399'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$5398'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$5394'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$5389'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$5378'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$5377'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$5376'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$5375'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$5368'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$5366'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$5365'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$5364'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$5363'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$5357'.
No latch inferred for signal `\VexRiscv.\_zz_197_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4797$5351'.
No latch inferred for signal `\VexRiscv.\_zz_195_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4782$5350'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$5347'.
No latch inferred for signal `\VexRiscv.\_zz_193_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4744$5346'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$5345'.
No latch inferred for signal `\VexRiscv.\_zz_191_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$5340'.
No latch inferred for signal `\VexRiscv.\_zz_190_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4694$5339'.
No latch inferred for signal `\VexRiscv.\_zz_188_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4679$5338'.
No latch inferred for signal `\VexRiscv.\_zz_186_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4655$5337'.
No latch inferred for signal `\VexRiscv.\_zz_184_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$5336'.
No latch inferred for signal `\VexRiscv.\_zz_183_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$5329'.
No latch inferred for signal `\VexRiscv.\_zz_171_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$5319'.
No latch inferred for signal `\VexRiscv.\_zz_170_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$5317'.
No latch inferred for signal `\VexRiscv.\_zz_169_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4523$5316'.
No latch inferred for signal `\VexRiscv.\_zz_168_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4486$5313'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$5309'.
No latch inferred for signal `\VexRiscv.\_zz_167_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$5308'.
No latch inferred for signal `\VexRiscv.\_zz_166_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4433$5307'.
No latch inferred for signal `\VexRiscv.\_zz_164_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$5306'.
No latch inferred for signal `\VexRiscv.\_zz_162_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$5305'.
No latch inferred for signal `\VexRiscv.\_zz_161_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$5302'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$5298'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$5296'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$5267'.
No latch inferred for signal `\VexRiscv.\_zz_147_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$5266'.
No latch inferred for signal `\VexRiscv.\_zz_145_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4226$5263'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$5260'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$5258'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$5257'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$5256'.
No latch inferred for signal `\VexRiscv.\_zz_234_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$5251'.
No latch inferred for signal `\VexRiscv.\_zz_143_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$5248'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$5234'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$5233'.
No latch inferred for signal `\VexRiscv.\_zz_229_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$5230'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$5229'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4034$5218'.
No latch inferred for signal `\VexRiscv.\_zz_126_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4010$5214'.
No latch inferred for signal `\VexRiscv.\_zz_124_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3995$5213'.
No latch inferred for signal `\VexRiscv.\_zz_122_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$5211'.
No latch inferred for signal `\VexRiscv.\_zz_121_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3960$5210'.
No latch inferred for signal `\VexRiscv.\_zz_119_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$5209'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$5204'.
No latch inferred for signal `\VexRiscv.\_zz_117_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3915$5203'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$5197'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$5186'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$5182'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$5178'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$5174'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$5173'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_corrected' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$5172'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$5166'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$5165'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$5163'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherflushIt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$5160'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$5158'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$5157'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$5156'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$5155'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$5154'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$5153'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$5152'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$5151'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$5150'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$5149'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$5144'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$5143'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$5142'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$5131'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$5128'.
No latch inferred for signal `\VexRiscv.\_zz_97_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$5127'.
No latch inferred for signal `\VexRiscv.\_zz_96_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$5126'.
No latch inferred for signal `\VexRiscv.\_zz_93_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$5125'.
No latch inferred for signal `\VexRiscv.\_zz_92_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$5124'.
No latch inferred for signal `\VexRiscv.\_zz_91_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$5123'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$5122'.
No latch inferred for signal `\VexRiscv.\_zz_89_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$5119'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$5117'.
No latch inferred for signal `\VexRiscv.\_zz_61_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$5116'.
No latch inferred for signal `\VexRiscv.\_zz_43_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$5115'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$5113'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$5111'.
No latch inferred for signal `\VexRiscv.\_zz_42_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$5110'.
No latch inferred for signal `\VexRiscv.\_zz_242_' from process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$5109'.
No latch inferred for signal `\orangecrab.\basesoc_basesoc_wishbone_err' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2528$4739'.
No latch inferred for signal `\orangecrab.\subfragments_locked7' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2418$4638'.
No latch inferred for signal `\orangecrab.\subfragments_locked6' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2417$4637'.
No latch inferred for signal `\orangecrab.\subfragments_locked5' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2416$4636'.
No latch inferred for signal `\orangecrab.\subfragments_locked4' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2415$4635'.
No latch inferred for signal `\orangecrab.\subfragments_locked3' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2414$4634'.
No latch inferred for signal `\orangecrab.\subfragments_locked2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2413$4633'.
No latch inferred for signal `\orangecrab.\subfragments_locked1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2412$4632'.
No latch inferred for signal `\orangecrab.\subfragments_locked0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2411$4631'.
No latch inferred for signal `\orangecrab.\usb0_asyncfifo1_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2323$4602'.
No latch inferred for signal `\orangecrab.\usb0_asyncfifo1_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2322$4601'.
No latch inferred for signal `\orangecrab.\usb0_asyncfifo0_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2274$4593'.
No latch inferred for signal `\orangecrab.\usb0_asyncfifo0_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2273$4592'.
No latch inferred for signal `\orangecrab.\usb0_usb_core_reset1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2204$4587'.
No latch inferred for signal `\orangecrab.\usb0_outhandler_usb_reset' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2189$4577'.
No latch inferred for signal `\orangecrab.\usb0_outhandler_syncfifobuffered_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2145$4565'.
No latch inferred for signal `\orangecrab.\usb0_inhandler_syncfifobuffered_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2082$4543'.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2053$4532'.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_reset' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2003$4510'.
No latch inferred for signal `\orangecrab.\usb0_debug_packet_detected' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1991$4502'.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rdy' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1968$4484'.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_da_reset_bitstuff' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1819$4420'.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_da_reset_shifter' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1818$4419'.
No latch inferred for signal `\orangecrab.\usb0_bus_bus_err' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1777$4398'.
No latch inferred for signal `\orangecrab.\lxspi_bus_err' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1731$4380'.
No latch inferred for signal `\orangecrab.\record12_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1714$4377'.
No latch inferred for signal `\orangecrab.\record11_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1710$4376'.
No latch inferred for signal `\orangecrab.\record10_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1706$4375'.
No latch inferred for signal `\orangecrab.\record9_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1702$4374'.
No latch inferred for signal `\orangecrab.\record8_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1698$4373'.
No latch inferred for signal `\orangecrab.\record7_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1694$4372'.
No latch inferred for signal `\orangecrab.\record6_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1690$4371'.
No latch inferred for signal `\orangecrab.\record5_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1686$4370'.
No latch inferred for signal `\orangecrab.\record4_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1682$4369'.
No latch inferred for signal `\orangecrab.\record3_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1678$4368'.
No latch inferred for signal `\orangecrab.\record2_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1674$4367'.
No latch inferred for signal `\orangecrab.\record1_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1670$4366'.
No latch inferred for signal `\orangecrab.\record0_i' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1666$4365'.
No latch inferred for signal `\orangecrab.\wb_sdram_err' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1576$4317'.
No latch inferred for signal `\orangecrab.\sdram_steerer3' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1530$4302'.
No latch inferred for signal `\orangecrab.\sdram_steerer2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1529$4301'.
No latch inferred for signal `\orangecrab.\sdram_steerer1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1528$4300'.
No latch inferred for signal `\orangecrab.\sdram_steerer0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1527$4299'.
No latch inferred for signal `\orangecrab.\sdram_nop_ba' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1524$4296'.
No latch inferred for signal `\orangecrab.\sdram_nop_a' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1523$4295'.
No latch inferred for signal `\orangecrab.\sdram_choose_req_want_activates' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1508$4288'.
No latch inferred for signal `\orangecrab.\sdram_choose_req_want_cmds' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1507$4287'.
No latch inferred for signal `\orangecrab.\sdram_choose_cmd_want_cmds' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1489$4277'.
No latch inferred for signal `\orangecrab.\sdram_choose_cmd_want_writes' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1488$4276'.
No latch inferred for signal `\orangecrab.\sdram_choose_cmd_want_reads' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1487$4275'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1440$4255'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1424$4253'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1423$4252'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1356$4219'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1340$4217'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1339$4216'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1272$4183'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1256$4181'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1255$4180'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1188$4147'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1172$4145'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1171$4144'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1104$4111'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1088$4109'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1087$4108'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1020$4075'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1004$4073'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1003$4072'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:936$4039'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:920$4037'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:919$4036'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_replace' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:852$4003'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:836$4001'.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:835$4000'.
No latch inferred for signal `\orangecrab.\sdram_cmd_payload_is_write' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:788$3975'.
No latch inferred for signal `\orangecrab.\sdram_cmd_payload_is_read' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:787$3974'.
No latch inferred for signal `\orangecrab.\sdram_dfi_p1_act_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:772$3963'.
No latch inferred for signal `\orangecrab.\sdram_dfi_p0_act_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:756$3954'.
No latch inferred for signal `\orangecrab.\sdram_phaseinjector1_command_issue_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:678$3938'.
No latch inferred for signal `\orangecrab.\sdram_phaseinjector0_command_issue_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:663$3928'.
No latch inferred for signal `\orangecrab.\sdram_inti_p1_act_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:581$3889'.
No latch inferred for signal `\orangecrab.\sdram_inti_p0_act_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:565$3882'.
No latch inferred for signal `\orangecrab.\ddrphy_burstdet_clr_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:255$3732'.
No latch inferred for signal `\orangecrab.\ddrphy_rdly_dq_bitslip_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:251$3731'.
No latch inferred for signal `\orangecrab.\ddrphy_rdly_dq_bitslip_rst_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:247$3730'.
No latch inferred for signal `\orangecrab.\ddrphy_rdly_dq_inc_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:243$3729'.
No latch inferred for signal `\orangecrab.\ddrphy_rdly_dq_rst_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:239$3728'.
No latch inferred for signal `\orangecrab.\sys_rst' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:196$3717'.
No latch inferred for signal `\orangecrab.\init_rst' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:193$3716'.
No latch inferred for signal `\orangecrab.\uart_tx_fifo_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:147$3700'.
No latch inferred for signal `\orangecrab.\uart_tx_fifo_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:146$3699'.
No latch inferred for signal `\orangecrab.\uart_uart_sink_payload_data' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:138$3698'.
No latch inferred for signal `\orangecrab.\uart_uart_sink_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:137$3697'.
No latch inferred for signal `\orangecrab.\uart_uart_sink_first' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:136$3696'.
No latch inferred for signal `\orangecrab.\uart_uart_sink_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:134$3695'.
No latch inferred for signal `\orangecrab.\ram_bus_ram_bus_err' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:92$3683'.
No latch inferred for signal `\orangecrab.\basesoc_ram_bus_err' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:79$3681'.
No latch inferred for signal `\orangecrab.\vexriscv' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:68$3679'.
No latch inferred for signal `\orangecrab.\array_muxed13' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8852$2804'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed13` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8852$2804`.
No latch inferred for signal `\orangecrab.\array_muxed12' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8835$2797'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed12` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8835$2797`.
No latch inferred for signal `\orangecrab.\array_muxed11' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8818$2790'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed11` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8818$2790`.
No latch inferred for signal `\orangecrab.\array_muxed10' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8801$2783'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed10` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8801$2783`.
No latch inferred for signal `\orangecrab.\array_muxed9' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8784$2776'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed9` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8784$2776`.
No latch inferred for signal `\orangecrab.\array_muxed8' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed8 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775`.
No latch inferred for signal `\orangecrab.\array_muxed7' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8750$2774'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed7 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8750$2774`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed7 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8750$2774`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed7 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8750$2774`.
No latch inferred for signal `\orangecrab.\array_muxed6' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8733$2767'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed6` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8733$2767`.
No latch inferred for signal `\orangecrab.\array_muxed5' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8716$2760'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed5` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8716$2760`.
No latch inferred for signal `\orangecrab.\array_muxed4' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8699$2753'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed4` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8699$2753`.
No latch inferred for signal `\orangecrab.\array_muxed3' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8682$2746'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed3` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8682$2746`.
No latch inferred for signal `\orangecrab.\array_muxed2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8665$2739'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed2` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8665$2739`.
No latch inferred for signal `\orangecrab.\array_muxed1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed1 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738`.
No latch inferred for signal `\orangecrab.\array_muxed0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8631$2737'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed0 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8631$2737`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed0 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8631$2737`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\array_muxed0 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8631$2737`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed43' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8620$2736'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed43 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8620$2736`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed43 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8620$2736`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed42' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8609$2735'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed42 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8609$2735`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed42 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8609$2735`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed42 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8609$2735`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed41' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8598$2734'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed41` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8598$2734`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed40' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8587$2733'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed40` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8587$2733`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed39' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8576$2732'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed39` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8576$2732`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed38' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8565$2731'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed38 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8565$2731`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed38 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8565$2731`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed38 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8565$2731`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed38 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8565$2731`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed37' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed37 [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed36' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed36 [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed35' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8535$2703'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed35` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8535$2703`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed34' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8527$2702'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed34` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8527$2702`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed33' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed33 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed32' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8511$2675'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed32` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8511$2675`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed31' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8503$2674'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed31` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8503$2674`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed30' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed30 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed29' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8487$2647'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed29` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8487$2647`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed28' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8479$2646'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed28` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8479$2646`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed27' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed27 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed26' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8463$2619'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed26` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8463$2619`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed25' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8455$2618'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed25` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8455$2618`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed24' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed24 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed23' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8439$2591'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed23` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8439$2591`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed22' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8431$2590'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed22` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8431$2590`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed21' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed21 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed20' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8415$2563'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed20` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8415$2563`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed19' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8407$2562'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed19` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8407$2562`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed18' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed18 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed17' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8391$2535'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed17` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8391$2535`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed16' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8383$2534'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed16` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8383$2534`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed15' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed15 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed14' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8367$2507'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed14` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8367$2507`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed13' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8359$2506'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed13` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8359$2506`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed12' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed12 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505`.
No latch inferred for signal `\orangecrab.\t_array_muxed5' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8322$2504'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\t_array_muxed5` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8322$2504`.
No latch inferred for signal `\orangecrab.\t_array_muxed4' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8293$2503'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\t_array_muxed4` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8293$2503`.
No latch inferred for signal `\orangecrab.\t_array_muxed3' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8264$2502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\t_array_muxed3` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8264$2502`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed11' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8235$2501'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed11` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8235$2501`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed10' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8206$2500'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed10` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8206$2500`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed9' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8177$2499'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed9` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8177$2499`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed8' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8148$2498'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed8 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8148$2498`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed8 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8148$2498`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed8 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8148$2498`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed7' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed7 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed6' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8090$2496'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed6` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8090$2496`.
No latch inferred for signal `\orangecrab.\t_array_muxed2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8061$2495'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\t_array_muxed2` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8061$2495`.
No latch inferred for signal `\orangecrab.\t_array_muxed1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8032$2494'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\t_array_muxed1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8032$2494`.
No latch inferred for signal `\orangecrab.\t_array_muxed0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8003$2493'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\t_array_muxed0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8003$2493`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed5' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7974$2492'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed5` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7974$2492`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed4' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7945$2491'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed4` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7945$2491`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed3' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7916$2490'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed3` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7916$2490`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7887$2489'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed2 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7887$2489`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed2 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7887$2489`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed2 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7887$2489`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed1 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488`.
No latch inferred for signal `\orangecrab.\rhs_array_muxed0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7829$2487'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\rhs_array_muxed0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7829$2487`.
No latch inferred for signal `\orangecrab.\subfragments_ctrl' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_ctrl [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_ctrl [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_ctrl [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_ctrl [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_ctrl [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_ctrl [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_ctrl [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_ctrl [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186`.
No latch inferred for signal `\orangecrab.\io21' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7573$2185'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io21` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7573$2185`.
No latch inferred for signal `\orangecrab.\io20' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7568$2184'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io20` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7568$2184`.
No latch inferred for signal `\orangecrab.\io19' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7563$2183'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io19` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7563$2183`.
No latch inferred for signal `\orangecrab.\io18' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7558$2182'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io18` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7558$2182`.
No latch inferred for signal `\orangecrab.\io13' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7553$2181'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io13` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7553$2181`.
No latch inferred for signal `\orangecrab.\io12' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7548$2180'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io12` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7548$2180`.
No latch inferred for signal `\orangecrab.\io11' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7543$2179'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io11` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7543$2179`.
No latch inferred for signal `\orangecrab.\io10' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7538$2178'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io10` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7538$2178`.
No latch inferred for signal `\orangecrab.\io9' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7533$2177'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io9` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7533$2177`.
No latch inferred for signal `\orangecrab.\io6' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7528$2176'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io6` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7528$2176`.
No latch inferred for signal `\orangecrab.\io5' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7523$2175'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io5` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7523$2175`.
No latch inferred for signal `\orangecrab.\io1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7518$2174'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7518$2174`.
No latch inferred for signal `\orangecrab.\io0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7513$2173'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\io0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7513$2173`.
No latch inferred for signal `\orangecrab.\in_status' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\in_status [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172`.
No latch inferred for signal `\orangecrab.\basesoc_shared_dat_r' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_dat_r [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
No latch inferred for signal `\orangecrab.\basesoc_shared_ack' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_shared_ack` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
No latch inferred for signal `\orangecrab.\basesoc_error' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_error` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961`.
No latch inferred for signal `\orangecrab.\basesoc_slave_sel' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7311$1940'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_slave_sel [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7311$1940`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_slave_sel [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7311$1940`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_slave_sel [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7311$1940`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_slave_sel [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7311$1940`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_slave_sel [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7311$1940`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_slave_sel [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7311$1940`.
No latch inferred for signal `\orangecrab.\basesoc_basesoc_wishbone_dat_r' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_dat_r [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
No latch inferred for signal `\orangecrab.\basesoc_basesoc_wishbone_ack' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_wishbone_ack` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
No latch inferred for signal `\orangecrab.\basesoc_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
No latch inferred for signal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value0 [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
No latch inferred for signal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value_ce0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_dat_w_basesoc_next_value_ce0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
No latch inferred for signal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value1 [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
No latch inferred for signal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value_ce1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_adr_basesoc_next_value_ce1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
No latch inferred for signal `\orangecrab.\basesoc_basesoc_we_basesoc_next_value2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_we_basesoc_next_value2` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
No latch inferred for signal `\orangecrab.\basesoc_basesoc_we_basesoc_next_value_ce2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\basesoc_basesoc_we_basesoc_next_value_ce2` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928`.
No latch inferred for signal `\orangecrab.\usb0_asyncfifo1_graycounter3_q_next_binary' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter3_q_next_binary [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter3_q_next_binary [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter3_q_next_binary [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter3_q_next_binary [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter3_q_next_binary [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter3_q_next_binary [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter3_q_next_binary [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925`.
No latch inferred for signal `\orangecrab.\usb0_asyncfifo1_graycounter2_q_next_binary' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter2_q_next_binary [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter2_q_next_binary [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter2_q_next_binary [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter2_q_next_binary [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter2_q_next_binary [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter2_q_next_binary [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo1_graycounter2_q_next_binary [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922`.
No latch inferred for signal `\orangecrab.\usb0_asyncfifo0_graycounter1_q_next_binary' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter1_q_next_binary [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter1_q_next_binary [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter1_q_next_binary [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter1_q_next_binary [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter1_q_next_binary [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter1_q_next_binary [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter1_q_next_binary [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911`.
No latch inferred for signal `\orangecrab.\usb0_asyncfifo0_graycounter0_q_next_binary' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter0_q_next_binary [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter0_q_next_binary [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter0_q_next_binary [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter0_q_next_binary [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter0_q_next_binary [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter0_q_next_binary [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_asyncfifo0_graycounter0_q_next_binary [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908`.
No latch inferred for signal `\orangecrab.\usb0_outhandler_status_status' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7165$1899'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_status_status [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7165$1899`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_status_status [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7165$1899`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_status_status [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7165$1899`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_status_status [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7165$1899`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_status_status [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7165$1899`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_status_status [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7165$1899`.
No latch inferred for signal `\orangecrab.\usb0_outhandler_csrfield_reset' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7157$1898'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_csrfield_reset` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7157$1898`.
No latch inferred for signal `\orangecrab.\usb0_inhandler_status_status' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7141$1897'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_status_status [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7141$1897`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_status_status [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7141$1897`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_status_status [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7141$1897`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_status_status [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7141$1897`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_status_status [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7141$1897`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_status_status [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7141$1897`.
No latch inferred for signal `\orangecrab.\usb0_inhandler_csrfield_stall' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7134$1896'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_csrfield_stall` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7134$1896`.
No latch inferred for signal `\orangecrab.\usb0_inhandler_csrfield_reset' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7128$1895'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_csrfield_reset` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7128$1895`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_status_status' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_status_status [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_status_status [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_status_status [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_status_status [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_status_status [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_status_status [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_status_status [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_status_status [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_csrfield_reset' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7106$1893'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_csrfield_reset` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7106$1893`.
No latch inferred for signal `\orangecrab.\usb0_next_ev_status' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7092$1892'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_next_ev_status [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7092$1892`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_next_ev_status [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7092$1892`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_next_ev_status [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7092$1892`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_next_ev_status [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7092$1892`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_data_send_have' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_have` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_data_send_payload' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_payload [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_payload [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_payload [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_payload [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_payload [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_payload [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_payload [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_payload [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_arm' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_arm` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_sta' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_sta` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_begin' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_begin` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_data_recv_payload' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_data_recv_payload [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_data_recv_payload [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_data_recv_payload [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_data_recv_payload [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_data_recv_payload [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_data_recv_payload [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_data_recv_payload [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_data_recv_payload [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_data_recv_put' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_data_recv_put` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_inhandler_dtb_reset' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_dtb_reset` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_inhandler_data_out_advance' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_data_out_advance` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_outhandler_data_recv_payload' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_data_recv_payload [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_data_recv_payload [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_data_recv_payload [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_data_recv_payload [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_data_recv_payload [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_data_recv_payload [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_data_recv_payload [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_data_recv_payload [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_outhandler_data_recv_put' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_data_recv_put` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value_ce' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_addr_subfragments_next_value_ce` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738`.
No latch inferred for signal `\orangecrab.\usb0_outhandler_packet_clear' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6924$1733'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_packet_clear` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6924$1733`.
No latch inferred for signal `\orangecrab.\usb0_outhandler_syncfifobuffered_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_syncfifobuffered_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_syncfifobuffered_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_syncfifobuffered_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_syncfifobuffered_wrport_adr [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_syncfifobuffered_wrport_adr [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_syncfifobuffered_wrport_adr [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_syncfifobuffered_wrport_adr [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726`.
No latch inferred for signal `\orangecrab.\usb0_outhandler_ep_mask' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_outhandler_ep_mask [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710`.
No latch inferred for signal `\orangecrab.\usb0_inhandler_packet_clear' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6875$1707'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_packet_clear` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6875$1707`.
No latch inferred for signal `\orangecrab.\usb0_inhandler_syncfifobuffered_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_syncfifobuffered_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_syncfifobuffered_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_syncfifobuffered_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_syncfifobuffered_wrport_adr [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_syncfifobuffered_wrport_adr [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_inhandler_syncfifobuffered_wrport_adr [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6824$1674'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6824$1674`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6824$1674`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6824$1674`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_wrport_adr [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6824$1674`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_din' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_din [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_din [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_din [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_din [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_din [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_din [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_din [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_setuphandlerinner_syncfifo_din [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_eventmanager_pending_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6797$1662'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_eventmanager_pending_w [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6797$1662`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_eventmanager_pending_w [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6797$1662`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_reset_clear' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6791$1660'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_reset_clear` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6791$1660`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_eventmanager_status_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6786$1659'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_eventmanager_status_w [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6786$1659`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_eventmanager_status_w [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6786$1659`.
No latch inferred for signal `\orangecrab.\usb0_setuphandler_packet_clear' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6779$1657'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_setuphandler_packet_clear` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6779$1657`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_i_pkt_start' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_i_pkt_start` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_i_pid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_i_pid [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_i_pid [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_i_pid [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_i_pid [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_data_recv_put' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_recv_put` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_data_send_get' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_send_get` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_idle' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_idle` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_start' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_start` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_poll' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_poll` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_setup' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_setup` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_commit' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_commit` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_retry' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_retry` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_abort' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_abort` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_data_end' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_data_end` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_error' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_error` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_clockdomainsrenamer_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_clockdomainsrenamer_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_clockdomainsrenamer_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_clockdomainsrenamer_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_clockdomainsrenamer_next_state [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tok_subfragments_f_next_value0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tok_subfragments_f_next_value0 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tok_subfragments_f_next_value0 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tok_subfragments_f_next_value0 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tok_subfragments_f_next_value0 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tok_subfragments_f_next_value_ce0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tok_subfragments_f_next_value_ce0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_endp_subfragments_f_next_value1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_endp_subfragments_f_next_value1 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_endp_subfragments_f_next_value1 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_endp_subfragments_f_next_value1 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_endp_subfragments_f_next_value1 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_endp_subfragments_f_next_value_ce1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_endp_subfragments_f_next_value_ce1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_response_pid_subfragments_t_next_value' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_response_pid_subfragments_t_next_value [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_response_pid_subfragments_t_next_value [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_response_pid_subfragments_t_next_value [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_response_pid_subfragments_t_next_value [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_response_pid_subfragments_t_next_value_ce' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_response_pid_subfragments_t_next_value_ce` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_o_decoded' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_decoded` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value0 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value0 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value0 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value0 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value_ce0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value_ce0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value_ce' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_next_value_ce` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_endp4_subfragments_packetheaderdecode_next_value1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_endp4_subfragments_packetheaderdecode_next_value1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_endp4_subfragments_packetheaderdecode_next_value_ce1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_endp4_subfragments_packetheaderdecode_next_value_ce1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value2 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value2 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value2 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value2 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value_ce2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value_ce2` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value3' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value3 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value3 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value3 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value3 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value3 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value_ce3' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_crc5_subfragments_packetheaderdecode_next_value_ce3` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter1_q_next_binary' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6540$1624'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter1_q_next_binary [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6540$1624`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter1_q_next_binary [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6540$1624`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter0_q_next_binary' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6531$1621'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter0_q_next_binary [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6531$1621`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter0_q_next_binary [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6531$1621`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter1_q_next_binary' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6513$1612'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter1_q_next_binary [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6513$1612`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter1_q_next_binary [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6513$1612`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter0_q_next_binary' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6504$1609'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter0_q_next_binary [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6504$1609`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter0_q_next_binary [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6504$1609`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_bitstuff_drop_bit' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_bitstuff_drop_bit` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_detect_pkt_start' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_detect_pkt_start` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_detect_pkt_active' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_detect_pkt_active` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_detect_pkt_end' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_detect_pkt_end` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_line_state_dt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_line_state_dt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_line_state_dj0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_line_state_dj0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_line_state_dk0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_line_state_dk0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_line_state_se00' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_line_state_se00` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_line_state_se10' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_line_state_se10` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_flagsFifo_asyncfifo_din' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6285$1586'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_flagsFifo_asyncfifo_din [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6285$1586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_flagsFifo_asyncfifo_din [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6285$1586`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_crc_next' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_crc_next [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_i_data_payload' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_data_payload [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_data_payload [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_data_payload [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_data_payload [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_data_payload [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_data_payload [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_data_payload [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_data_payload [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_o_pkt_end' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_o_pkt_end` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_o_data_ack' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_o_data_ack` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_is_ongoing0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_is_ongoing0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_is_ongoing1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_is_ongoing1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_txpacketsend_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_txpacketsend_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_txpacketsend_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_txpacketsend_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_txpacketsend_next_state [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_i_oe_subfragments_txpacketsend_next_value0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_oe_subfragments_txpacketsend_next_value0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_i_oe_subfragments_txpacketsend_next_value_ce0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_i_oe_subfragments_txpacketsend_next_value_ce0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value1 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value1 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value1 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value1 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value_ce1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value_ce1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_txstate_i_data_strobe' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6153$1501'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_txstate_i_data_strobe` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6153$1501`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_nrzi_usbp' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_nrzi_usbp` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_nrzi_usbn' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_nrzi_usbn` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_nrzi_oe0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_nrzi_oe0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_txnrziencoder_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_txnrziencoder_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_txnrziencoder_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_txnrziencoder_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_bitstuff_o_will_stall' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_bitstuff_o_will_stall` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_bitstuff_stuff_bit' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_bitstuff_stuff_bit` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_resetinserter_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_resetinserter_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_resetinserter_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_resetinserter_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497`.
No latch inferred for signal `\orangecrab.\subfragments_clockdomainsrenamer_fsm_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_fsm_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_clockdomainsrenamer_fsm_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value_ce0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value_ce0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value1 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value1 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value_ce1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value_ce1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491`.
No latch inferred for signal `\orangecrab.\usb_iobuf_usb_p_rx' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5928$1475'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb_iobuf_usb_p_rx` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5928$1475`.
No latch inferred for signal `\orangecrab.\usb_iobuf_usb_n_rx' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5928$1475'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb_iobuf_usb_n_rx` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5928$1475`.
No latch inferred for signal `\orangecrab.\usb0_usb_core_rx_reset0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5921$1474'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_usb_core_rx_reset0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5921$1474`.
No latch inferred for signal `\orangecrab.\usb0_csrfield_in' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrfield_in` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470`.
No latch inferred for signal `\orangecrab.\usb0_csrfield_out' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrfield_out` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470`.
No latch inferred for signal `\orangecrab.\usb0_csrfield_setup' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrfield_setup` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470`.
No latch inferred for signal `\orangecrab.\usb0_csrfield_reset' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrfield_reset` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470`.
No latch inferred for signal `\orangecrab.\usb0_bus_bus_ack' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_bus_ack` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
No latch inferred for signal `\orangecrab.\usb0_bus_csr_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_adr [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
No latch inferred for signal `\orangecrab.\usb0_bus_csr_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_csr_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
No latch inferred for signal `\orangecrab.\usb0_en' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_en` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
No latch inferred for signal `\orangecrab.\subfragments_wb2csr_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_wb2csr_next_state` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467`.
No latch inferred for signal `\orangecrab.\usb0_csrbank_bus_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_adr [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
No latch inferred for signal `\orangecrab.\usb0_csrbank_bus_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
No latch inferred for signal `\orangecrab.\usb0_csrbank_bus_dat_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_dat_w [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_dat_w [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_dat_w [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_dat_w [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_dat_w [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_dat_w [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_dat_w [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_csrbank_bus_dat_w [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
No latch inferred for signal `\orangecrab.\usb0_bus_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\usb0_bus_adr [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466`.
No latch inferred for signal `\orangecrab.\spiflash4x_cs_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465'.
No latch inferred for signal `\orangecrab.\lxspi_spiflashdualquad_clk' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\lxspi_spiflashdualquad_clk` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465`.
No latch inferred for signal `\orangecrab.\lxspi_miso_status' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\lxspi_miso_status` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465`.
No latch inferred for signal `\orangecrab.\lxspi_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\lxspi_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\lxspi_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\lxspi_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\lxspi_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465`.
No latch inferred for signal `\orangecrab.\lxspi_oe' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\lxspi_oe` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465`.
No latch inferred for signal `\orangecrab.\wb_sdram_ack' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_ack` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\interface_cyc' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\interface_cyc` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\interface_stb' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\interface_stb` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\interface_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\interface_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\write_from_slave' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\write_from_slave` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\tag_port_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\tag_port_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\tag_di_dirty' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\tag_di_dirty` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\word_clr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\word_clr` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\word_inc' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\word_inc` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\subfragments_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428`.
No latch inferred for signal `\orangecrab.\wb_sdram_dat_r' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\wb_sdram_dat_r [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427`.
No latch inferred for signal `\orangecrab.\data_port_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_we [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
No latch inferred for signal `\orangecrab.\data_port_dat_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [64]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [65]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [66]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [67]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [68]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [69]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [70]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [71]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [72]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [73]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [74]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [75]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [76]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [77]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [78]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [79]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [80]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [81]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [82]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [83]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [84]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [85]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [86]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [87]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [88]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [89]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [90]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [91]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [92]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [93]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [94]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [95]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [96]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [97]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [98]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [99]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [100]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [101]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [102]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [103]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [104]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [105]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [106]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [107]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [108]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [109]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [110]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [111]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [112]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [113]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [114]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [115]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [116]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [117]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [118]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [119]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [120]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [121]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [122]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [123]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [124]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [125]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [126]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\data_port_dat_w [127]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415`.
No latch inferred for signal `\orangecrab.\sdram_interface_wdata' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [64]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [65]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [66]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [67]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [68]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [69]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [70]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [71]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [72]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [73]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [74]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [75]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [76]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [77]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [78]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [79]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [80]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [81]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [82]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [83]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [84]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [85]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [86]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [87]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [88]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [89]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [90]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [91]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [92]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [93]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [94]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [95]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [96]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [97]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [98]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [99]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [100]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [101]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [102]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [103]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [104]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [105]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [106]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [107]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [108]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [109]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [110]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [111]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [112]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [113]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [114]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [115]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [116]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [117]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [118]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [119]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [120]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [121]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [122]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [123]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [124]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [125]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [126]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata [127]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
No latch inferred for signal `\orangecrab.\sdram_interface_wdata_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_interface_wdata_we [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414`.
No latch inferred for signal `\orangecrab.\sdram_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_choose_cmd_want_activates' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_want_activates` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_choose_cmd_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_choose_req_want_reads' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_want_reads` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_choose_req_want_writes' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_want_writes` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_choose_req_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_steerer_sel0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_steerer_sel0 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_steerer_sel0 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_steerer_sel1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_steerer_sel1 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_steerer_sel1 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_en0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_en0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_en1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_en1` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\subfragments_multiplexer_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_multiplexer_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_multiplexer_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_multiplexer_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_multiplexer_next_state [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5420$938'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5420$938`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5411$931'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5411$931`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5402$924'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5402$924`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5393$917'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5393$917`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5384$910'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5384$910`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5375$903'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5375$903`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5366$896'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5366$896`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5357$889'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5357$889`.
No latch inferred for signal `\orangecrab.\sdram_choose_req_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5351$888'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5351$888`.
No latch inferred for signal `\orangecrab.\sdram_choose_req_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5345$887'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5345$887`.
No latch inferred for signal `\orangecrab.\sdram_choose_req_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5339$886'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5339$886`.
No latch inferred for signal `\orangecrab.\sdram_choose_req_valids' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_valids [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_valids [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_valids [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_valids [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_valids [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_valids [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_valids [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_req_valids [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781`.
No latch inferred for signal `\orangecrab.\sdram_choose_cmd_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5314$778'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5314$778`.
No latch inferred for signal `\orangecrab.\sdram_choose_cmd_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5308$777'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5308$777`.
No latch inferred for signal `\orangecrab.\sdram_choose_cmd_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5302$776'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5302$776`.
No latch inferred for signal `\orangecrab.\sdram_choose_cmd_valids' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_valids [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_valids [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_valids [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_valids [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_valids [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_valids [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_valids [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_choose_cmd_valids [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_req_wdata_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_req_wdata_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_req_rdata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_req_rdata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_refresh_gnt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_refresh_gnt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_payload_is_cmd' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_is_cmd` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_payload_is_read' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_is_read` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_payload_is_write' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_is_write` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_row_open' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_row_open` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_row_close' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_row_close` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_row_col_n_addr_sel' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_row_col_n_addr_sel` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\subfragments_bankmachine7_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine7_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine7_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine7_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5152$599'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5152$599`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5152$599`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5152$599`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_auto_precharge' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5130$595'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_auto_precharge` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5130$595`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine7_cmd_payload_a' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine7_cmd_payload_a [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_req_wdata_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_req_wdata_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_req_rdata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_req_rdata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_refresh_gnt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_refresh_gnt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_payload_is_cmd' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_is_cmd` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_payload_is_read' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_is_read` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_payload_is_write' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_is_write` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_row_open' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_row_open` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_row_close' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_row_close` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_row_col_n_addr_sel' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_row_col_n_addr_sel` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\subfragments_bankmachine6_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine6_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine6_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine6_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4995$569'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4995$569`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4995$569`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4995$569`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_auto_precharge' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4973$565'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_auto_precharge` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4973$565`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine6_cmd_payload_a' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine6_cmd_payload_a [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_req_wdata_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_req_wdata_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_req_rdata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_req_rdata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_refresh_gnt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_refresh_gnt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_payload_is_cmd' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_is_cmd` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_payload_is_read' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_is_read` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_payload_is_write' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_is_write` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_row_open' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_row_open` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_row_close' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_row_close` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_row_col_n_addr_sel' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_row_col_n_addr_sel` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\subfragments_bankmachine5_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine5_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine5_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine5_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4838$539'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4838$539`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4838$539`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4838$539`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_auto_precharge' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4816$535'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_auto_precharge` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4816$535`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine5_cmd_payload_a' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine5_cmd_payload_a [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_req_wdata_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_req_wdata_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_req_rdata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_req_rdata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_refresh_gnt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_refresh_gnt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_payload_is_cmd' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_is_cmd` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_payload_is_read' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_is_read` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_payload_is_write' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_is_write` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_row_open' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_row_open` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_row_close' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_row_close` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_row_col_n_addr_sel' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_row_col_n_addr_sel` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\subfragments_bankmachine4_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine4_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine4_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine4_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4681$509'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4681$509`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4681$509`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4681$509`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_auto_precharge' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4659$505'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_auto_precharge` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4659$505`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine4_cmd_payload_a' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine4_cmd_payload_a [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_req_wdata_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_req_wdata_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_req_rdata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_req_rdata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_refresh_gnt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_refresh_gnt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_payload_is_cmd' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_is_cmd` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_payload_is_read' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_is_read` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_payload_is_write' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_is_write` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_row_open' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_row_open` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_row_close' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_row_close` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_row_col_n_addr_sel' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_row_col_n_addr_sel` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\subfragments_bankmachine3_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine3_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine3_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine3_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4524$479'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4524$479`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4524$479`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4524$479`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_auto_precharge' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4502$475'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_auto_precharge` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4502$475`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine3_cmd_payload_a' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine3_cmd_payload_a [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_req_wdata_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_req_wdata_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_req_rdata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_req_rdata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_refresh_gnt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_refresh_gnt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_payload_is_cmd' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_is_cmd` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_payload_is_read' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_is_read` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_payload_is_write' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_is_write` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_row_open' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_row_open` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_row_close' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_row_close` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_row_col_n_addr_sel' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_row_col_n_addr_sel` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\subfragments_bankmachine2_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine2_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine2_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine2_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4367$449'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4367$449`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4367$449`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4367$449`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_auto_precharge' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4345$445'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_auto_precharge` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4345$445`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine2_cmd_payload_a' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine2_cmd_payload_a [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_req_wdata_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_req_wdata_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_req_rdata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_req_rdata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_refresh_gnt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_refresh_gnt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_payload_is_cmd' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_is_cmd` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_payload_is_read' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_is_read` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_payload_is_write' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_is_write` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_row_open' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_row_open` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_row_close' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_row_close` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_row_col_n_addr_sel' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_row_col_n_addr_sel` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\subfragments_bankmachine1_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine1_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine1_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine1_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4210$419'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4210$419`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4210$419`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4210$419`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_auto_precharge' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4188$415'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_auto_precharge` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4188$415`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine1_cmd_payload_a' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine1_cmd_payload_a [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_req_wdata_ready' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_req_wdata_ready` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_req_rdata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_req_rdata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_refresh_gnt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_refresh_gnt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_payload_cas' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_cas` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_payload_ras' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_ras` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_payload_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_we` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_payload_is_cmd' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_is_cmd` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_payload_is_read' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_is_read` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_payload_is_write' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_is_write` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_row_open' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_row_open` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_row_close' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_row_close` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_row_col_n_addr_sel' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_row_col_n_addr_sel` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\subfragments_bankmachine0_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine0_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine0_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_bankmachine0_next_state [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4053$389'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4053$389`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4053$389`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4053$389`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_auto_precharge' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4031$385'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_auto_precharge` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4031$385`.
No latch inferred for signal `\orangecrab.\sdram_bankmachine0_cmd_payload_a' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_bankmachine0_cmd_payload_a [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376`.
No latch inferred for signal `\orangecrab.\sdram_cmd_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_cmd_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372`.
No latch inferred for signal `\orangecrab.\sdram_cmd_last' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_cmd_last` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372`.
No latch inferred for signal `\orangecrab.\sdram_sequencer_start0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_sequencer_start0` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372`.
No latch inferred for signal `\orangecrab.\sdram_zqcs_executer_start' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_zqcs_executer_start` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372`.
No latch inferred for signal `\orangecrab.\subfragments_refresher_next_state' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_refresher_next_state [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\subfragments_refresher_next_state [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372`.
No latch inferred for signal `\orangecrab.\sdram_inti_p1_cas_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_inti_p1_cas_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357`.
No latch inferred for signal `\orangecrab.\sdram_inti_p1_cs_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_inti_p1_cs_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357`.
No latch inferred for signal `\orangecrab.\sdram_inti_p1_ras_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_inti_p1_ras_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357`.
No latch inferred for signal `\orangecrab.\sdram_inti_p1_we_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_inti_p1_we_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357`.
No latch inferred for signal `\orangecrab.\sdram_inti_p0_cas_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_inti_p0_cas_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350`.
No latch inferred for signal `\orangecrab.\sdram_inti_p0_cs_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_inti_p0_cs_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350`.
No latch inferred for signal `\orangecrab.\sdram_inti_p0_ras_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_inti_p0_ras_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350`.
No latch inferred for signal `\orangecrab.\sdram_inti_p0_we_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_inti_p0_we_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350`.
No latch inferred for signal `\orangecrab.\sdram_inti_p0_rddata' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_inti_p0_rddata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p0_rddata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_inti_p1_rddata' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_inti_p1_rddata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_inti_p1_rddata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_slave_p0_rddata' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_slave_p0_rddata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p0_rddata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_slave_p1_rddata' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_slave_p1_rddata_valid' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_slave_p1_rddata_valid` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_address' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_address [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_bank' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_bank [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_bank [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_bank [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_cas_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p0_cas_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_cs_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p0_cs_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_ras_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p0_ras_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_we_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p0_we_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_cke' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_cke` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_odt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_odt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_reset_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_reset_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_act_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p0_act_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_wrdata' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_wrdata_en' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata_en` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_wrdata_mask' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata_mask [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata_mask [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata_mask [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata_mask [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata_mask [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata_mask [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata_mask [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_wrdata_mask [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p0_rddata_en' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p0_rddata_en` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_address' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_address [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_bank' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_bank [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_bank [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_bank [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_cas_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p1_cas_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_cs_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p1_cs_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_ras_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p1_ras_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_we_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p1_we_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_cke' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_cke` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_odt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_odt` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_reset_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_reset_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_act_n' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'1 for non-memory siginal `\orangecrab.\sdram_master_p1_act_n` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_wrdata' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_wrdata_en' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata_en` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_wrdata_mask' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata_mask [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata_mask [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata_mask [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata_mask [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata_mask [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata_mask [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata_mask [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_wrdata_mask [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\sdram_master_p1_rddata_en' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\sdram_master_p1_rddata_en` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip15_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3654$348'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip15_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3654$348`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip15_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3654$348`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip15_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3654$348`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip15_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3654$348`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip14_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3637$347'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip14_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3637$347`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip14_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3637$347`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip14_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3637$347`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip14_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3637$347`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip13_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3620$346'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip13_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3620$346`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip13_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3620$346`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip13_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3620$346`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip13_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3620$346`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip12_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3603$345'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip12_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3603$345`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip12_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3603$345`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip12_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3603$345`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip12_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3603$345`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip11_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3586$344'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip11_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3586$344`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip11_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3586$344`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip11_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3586$344`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip11_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3586$344`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip10_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3569$343'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip10_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3569$343`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip10_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3569$343`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip10_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3569$343`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip10_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3569$343`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip9_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3552$342'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip9_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3552$342`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip9_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3552$342`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip9_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3552$342`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip9_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3552$342`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip8_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3535$341'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip8_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3535$341`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip8_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3535$341`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip8_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3535$341`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip8_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3535$341`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip7_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3518$340'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip7_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3518$340`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip7_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3518$340`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip7_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3518$340`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip7_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3518$340`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip6_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3501$339'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip6_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3501$339`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip6_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3501$339`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip6_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3501$339`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip6_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3501$339`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip5_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3484$338'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip5_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3484$338`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip5_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3484$338`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip5_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3484$338`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip5_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3484$338`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip4_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3467$337'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip4_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3467$337`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip4_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3467$337`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip4_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3467$337`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip4_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3467$337`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip3_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3450$336'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip3_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3450$336`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip3_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3450$336`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip3_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3450$336`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip3_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3450$336`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip2_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3433$335'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip2_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3433$335`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip2_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3433$335`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip2_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3433$335`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip2_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3433$335`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip1_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3416$334'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip1_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3416$334`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip1_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3416$334`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip1_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3416$334`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip1_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3416$334`.
No latch inferred for signal `\orangecrab.\ddrphy_bitslip0_o' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3399$333'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip0_o [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3399$333`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip0_o [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3399$333`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip0_o [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3399$333`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_bitslip0_o [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3399$333`.
No latch inferred for signal `\orangecrab.\ddrphy_dfi_p1_rddata' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p1_rddata [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324`.
No latch inferred for signal `\orangecrab.\ddrphy_dfi_p0_rddata' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [32]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [33]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [34]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [35]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [36]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [37]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [38]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [39]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [40]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [41]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [42]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [43]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [44]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [45]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [46]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [47]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [48]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [49]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [50]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [51]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [52]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [53]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [54]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [55]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [56]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [57]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [58]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [59]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [60]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [61]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [62]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dfi_p0_rddata [63]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data15' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data15 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data15 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data15 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data15 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data15 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data15 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data15 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data15 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data14' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data14 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data14 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data14 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data14 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data14 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data14 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data14 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data14 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data13' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data13 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data13 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data13 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data13 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data13 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data13 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data13 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data13 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data12' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data12 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data12 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data12 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data12 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data12 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data12 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data12 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data12 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data11' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data11 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data11 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data11 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data11 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data11 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data11 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data11 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data11 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data10' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data10 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data10 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data10 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data10 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data10 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data10 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data10 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data10 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data9' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data9 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data9 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data9 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data9 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data9 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data9 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data9 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data9 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data8' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data8 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data8 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data8 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data8 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data8 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data8 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data8 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data8 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315`.
No latch inferred for signal `\orangecrab.\ddrphy_dm_o_data1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data1 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data1 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data1 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data1 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data1 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data1 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data1 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data1 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data7' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data7 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data7 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data7 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data7 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data7 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data7 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data7 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data7 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data6' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data6 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data6 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data6 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data6 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data6 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data6 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data6 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data6 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data5' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data5 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data5 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data5 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data5 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data5 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data5 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data5 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data5 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data4' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data4 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data4 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data4 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data4 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data4 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data4 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data4 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data4 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data3' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data3 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data3 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data3 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data3 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data3 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data3 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data3 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data3 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data2' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data2 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data2 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data2 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data2 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data2 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data2 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data2 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data2 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data1' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data1 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data1 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data1 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data1 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data1 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data1 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data1 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data1 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307`.
No latch inferred for signal `\orangecrab.\ddrphy_dq_o_data0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data0 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data0 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data0 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data0 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data0 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data0 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data0 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dq_o_data0 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306`.
No latch inferred for signal `\orangecrab.\ddrphy_dm_o_data0' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data0 [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data0 [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data0 [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data0 [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data0 [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data0 [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data0 [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ddrphy_dm_o_data0 [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305`.
No latch inferred for signal `\orangecrab.\timer_zero_clear' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3017$299'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\timer_zero_clear` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3017$299`.
No latch inferred for signal `\orangecrab.\uart_eventmanager_pending_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2997$294'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\uart_eventmanager_pending_w [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2997$294`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\uart_eventmanager_pending_w [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2997$294`.
No latch inferred for signal `\orangecrab.\uart_rx_clear' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2991$292'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\uart_rx_clear` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2991$292`.
No latch inferred for signal `\orangecrab.\uart_eventmanager_status_w' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2986$291'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\uart_eventmanager_status_w [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2986$291`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\uart_eventmanager_status_w [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2986$291`.
No latch inferred for signal `\orangecrab.\uart_tx_clear' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2980$289'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\uart_tx_clear` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2980$289`.
No latch inferred for signal `\orangecrab.\ram_we' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2950$268'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ram_we [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2950$268`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ram_we [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2950$268`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ram_we [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2950$268`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\ram_we [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2950$268`.
No latch inferred for signal `\orangecrab.\cpu_interrupt' from process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267'.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [0]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [1]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [2]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [3]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [4]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [5]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [6]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [7]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [8]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [9]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [10]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [11]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [12]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [13]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [14]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [15]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [16]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [17]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [18]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [19]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [20]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [21]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [22]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [23]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [24]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [25]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [26]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [27]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [28]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [29]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [30]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.
Removing init bit 1'0 for non-memory siginal `\orangecrab.\cpu_interrupt [31]` in process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267`.

4.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$226'.
  created $dff cell `$procdff$15134' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$201_ADDR' using process `\DPR16X4C.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
  created $dff cell `$procdff$15135' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$201_DATA' using process `\DPR16X4C.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
  created $dff cell `$procdff$15136' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$201_EN' using process `\DPR16X4C.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
  created $dff cell `$procdff$15137' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$169'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$145_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
  created $dff cell `$procdff$15138' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$145_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
  created $dff cell `$procdff$15139' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$145_EN' using process `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
  created $dff cell `$procdff$15140' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:213$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\InstructionCache.\_zz_3_' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15141' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15142' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15143' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15144' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15145' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15146' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15147' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15148' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15149' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15150' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15151' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15152' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
  created $dff cell `$procdff$15153' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$5887'.
  created $dff cell `$procdff$15154' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$5887'.
  created $dff cell `$procdff$15155' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$5887'.
  created $dff cell `$procdff$15156' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$5887'.
  created $dff cell `$procdff$15157' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$5887'.
  created $dff cell `$procdff$15158' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_11_' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:172$5854'.
  created $dff cell `$procdff$15159' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_ADDR' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$5850'.
  created $dff cell `$procdff$15160' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_DATA' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$5850'.
  created $dff cell `$procdff$15161' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$5850'.
  created $dff cell `$procdff$15162' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_10_' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:160$5848'.
  created $dff cell `$procdff$15163' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_ADDR' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$5844'.
  created $dff cell `$procdff$15164' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_DATA' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$5844'.
  created $dff cell `$procdff$15165' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN' using process `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$5844'.
  created $dff cell `$procdff$15166' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
  created $dff cell `$procdff$15167' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_valid' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
  created $dff cell `$procdff$15168' with positive edge clock.
Creating register for signal `\DataCache.\stageB_memCmdSent' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
  created $dff cell `$procdff$15169' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
  created $dff cell `$procdff$15170' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
  created $dff cell `$procdff$15171' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
  created $dff cell `$procdff$15172' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
  created $dff cell `$procdff$15173' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15174' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15175' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15176' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15177' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15178' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15179' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15180' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_data' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15181' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15182' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15183' with positive edge clock.
Creating register for signal `\DataCache.\stage0_colisions_regNextWhen' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15184' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15185' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_data' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15186' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15187' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15188' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15189' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15190' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15191' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15192' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15193' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15194' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15195' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15196' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15197' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHits' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15198' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15199' with positive edge clock.
Creating register for signal `\DataCache.\stageB_colisions' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
  created $dff cell `$procdff$15200' with positive edge clock.
Creating register for signal `\DataCache.\_zz_24_' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$5703'.
  created $dff cell `$procdff$15201' with positive edge clock.
Creating register for signal `\DataCache.\_zz_25_' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$5703'.
  created $dff cell `$procdff$15202' with positive edge clock.
Creating register for signal `\DataCache.\_zz_26_' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$5703'.
  created $dff cell `$procdff$15203' with positive edge clock.
Creating register for signal `\DataCache.\_zz_27_' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$5703'.
  created $dff cell `$procdff$15204' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_ADDR' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15205' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_DATA' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15206' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15207' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_ADDR' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15208' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_DATA' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15209' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15210' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_ADDR' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15211' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_DATA' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15212' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15213' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_ADDR' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15214' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_DATA' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15215' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
  created $dff cell `$procdff$15216' with positive edge clock.
Creating register for signal `\DataCache.\_zz_10_' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:502$5683'.
  created $dff cell `$procdff$15217' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_ADDR' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$5679'.
  created $dff cell `$procdff$15218' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_DATA' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$5679'.
  created $dff cell `$procdff$15219' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN' using process `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$5679'.
  created $dff cell `$procdff$15220' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_115_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15221' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15222' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15223' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_129_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15224' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_130_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15225' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_131_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15226' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_132_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15227' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_133_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15228' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_134_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15229' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_136_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15230' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_137_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15231' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_138_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15232' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_139_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15233' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_140_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15234' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_141_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15235' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_174_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15236' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_175_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15237' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_mode' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15238' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15239' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15240' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15241' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15242' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15243' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15244' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15245' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15246' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15247' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15248' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15249' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15250' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15251' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15252' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15253' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15254' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15255' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15256' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15257' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15258' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15259' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15260' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15261' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15262' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15263' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15264' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15265' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15266' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15267' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15268' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15269' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15270' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15271' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15272' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15273' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15274' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15275' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15276' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15277' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15278' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15279' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15280' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15281' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15282' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15283' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15284' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15285' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15286' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15287' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15288' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15289' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15290' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15291' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15292' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15293' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15294' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15295' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15296' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15297' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15298' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15299' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15300' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15301' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15302' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15303' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15304' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15305' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15306' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15307' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15308' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15309' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15310' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15311' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15312' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15313' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15314' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15315' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15316' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15317' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15318' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15319' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
  created $dff cell `$procdff$15320' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15321' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15322' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15323' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15324' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15325' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15326' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_112_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15327' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_114_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15328' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15329' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15330' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15331' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15332' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15333' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_decodeRemoved' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15334' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15335' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_128_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15336' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_135_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15337' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15338' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_160_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15339' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_173_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15340' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15341' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15342' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15343' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15344' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15345' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15346' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15347' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15348' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15349' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15350' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15351' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15352' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15353' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15354' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_210_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15355' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15356' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15357' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_212_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15358' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_213_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15359' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_214_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15360' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_220_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
  created $dff cell `$procdff$15361' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_241_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2532$5107'.
  created $dff cell `$procdff$15362' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_240_' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2526$5105'.
  created $dff cell `$procdff$15363' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_ADDR' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$5101'.
  created $dff cell `$procdff$15364' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_DATA' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$5101'.
  created $dff cell `$procdff$15365' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN' using process `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$5101'.
  created $dff cell `$procdff$15366' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_29' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14022$3569'.
  created $dff cell `$procdff$15367' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14022$3569'.
  created $dff cell `$procdff$15368' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14022$3569'.
  created $dff cell `$procdff$15369' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14022$3569'.
  created $dff cell `$procdff$15370' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_28' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14012$3564'.
  created $dff cell `$procdff$15371' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14012$3564'.
  created $dff cell `$procdff$15372' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14012$3564'.
  created $dff cell `$procdff$15373' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14012$3564'.
  created $dff cell `$procdff$15374' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_27' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14002$3559'.
  created $dff cell `$procdff$15375' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14002$3559'.
  created $dff cell `$procdff$15376' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14002$3559'.
  created $dff cell `$procdff$15377' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14002$3559'.
  created $dff cell `$procdff$15378' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_26' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13992$3554'.
  created $dff cell `$procdff$15379' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13992$3554'.
  created $dff cell `$procdff$15380' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13992$3554'.
  created $dff cell `$procdff$15381' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13992$3554'.
  created $dff cell `$procdff$15382' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_25' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13982$3549'.
  created $dff cell `$procdff$15383' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13982$3549'.
  created $dff cell `$procdff$15384' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13982$3549'.
  created $dff cell `$procdff$15385' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13982$3549'.
  created $dff cell `$procdff$15386' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_24' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13972$3544'.
  created $dff cell `$procdff$15387' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13972$3544'.
  created $dff cell `$procdff$15388' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13972$3544'.
  created $dff cell `$procdff$15389' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13972$3544'.
  created $dff cell `$procdff$15390' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_23' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13962$3539'.
  created $dff cell `$procdff$15391' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13962$3539'.
  created $dff cell `$procdff$15392' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13962$3539'.
  created $dff cell `$procdff$15393' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13962$3539'.
  created $dff cell `$procdff$15394' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_22' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13952$3534'.
  created $dff cell `$procdff$15395' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13952$3534'.
  created $dff cell `$procdff$15396' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13952$3534'.
  created $dff cell `$procdff$15397' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13952$3534'.
  created $dff cell `$procdff$15398' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_21' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13942$3529'.
  created $dff cell `$procdff$15399' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13942$3529'.
  created $dff cell `$procdff$15400' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13942$3529'.
  created $dff cell `$procdff$15401' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13942$3529'.
  created $dff cell `$procdff$15402' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_20' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13932$3524'.
  created $dff cell `$procdff$15403' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13932$3524'.
  created $dff cell `$procdff$15404' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13932$3524'.
  created $dff cell `$procdff$15405' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13932$3524'.
  created $dff cell `$procdff$15406' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_19' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13922$3519'.
  created $dff cell `$procdff$15407' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13922$3519'.
  created $dff cell `$procdff$15408' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13922$3519'.
  created $dff cell `$procdff$15409' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13922$3519'.
  created $dff cell `$procdff$15410' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_18' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13912$3514'.
  created $dff cell `$procdff$15411' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13912$3514'.
  created $dff cell `$procdff$15412' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13912$3514'.
  created $dff cell `$procdff$15413' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13912$3514'.
  created $dff cell `$procdff$15414' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_17' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13902$3509'.
  created $dff cell `$procdff$15415' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13902$3509'.
  created $dff cell `$procdff$15416' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13902$3509'.
  created $dff cell `$procdff$15417' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13902$3509'.
  created $dff cell `$procdff$15418' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_16' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13892$3504'.
  created $dff cell `$procdff$15419' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13892$3504'.
  created $dff cell `$procdff$15420' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13892$3504'.
  created $dff cell `$procdff$15421' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13892$3504'.
  created $dff cell `$procdff$15422' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_15' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13882$3499'.
  created $dff cell `$procdff$15423' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13882$3499'.
  created $dff cell `$procdff$15424' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13882$3499'.
  created $dff cell `$procdff$15425' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13882$3499'.
  created $dff cell `$procdff$15426' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_14' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13872$3494'.
  created $dff cell `$procdff$15427' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13872$3494'.
  created $dff cell `$procdff$15428' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13872$3494'.
  created $dff cell `$procdff$15429' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13872$3494'.
  created $dff cell `$procdff$15430' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_13' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13789$3490'.
  created $dff cell `$procdff$15431' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_12' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13783$3486'.
  created $dff cell `$procdff$15432' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13783$3486'.
  created $dff cell `$procdff$15433' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13783$3486'.
  created $dff cell `$procdff$15434' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13783$3486'.
  created $dff cell `$procdff$15435' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_11' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13773$3483'.
  created $dff cell `$procdff$15436' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_10' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13767$3479'.
  created $dff cell `$procdff$15437' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13767$3479'.
  created $dff cell `$procdff$15438' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13767$3479'.
  created $dff cell `$procdff$15439' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13767$3479'.
  created $dff cell `$procdff$15440' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_14' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13756$3477'.
  created $dff cell `$procdff$15441' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_13' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13750$3472'.
  created $dff cell `$procdff$15442' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13750$3472'.
  created $dff cell `$procdff$15443' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13750$3472'.
  created $dff cell `$procdff$15444' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13750$3472'.
  created $dff cell `$procdff$15445' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_12' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13739$3470'.
  created $dff cell `$procdff$15446' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_11' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13733$3465'.
  created $dff cell `$procdff$15447' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13733$3465'.
  created $dff cell `$procdff$15448' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13733$3465'.
  created $dff cell `$procdff$15449' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13733$3465'.
  created $dff cell `$procdff$15450' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_10' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13722$3463'.
  created $dff cell `$procdff$15451' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_9' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13716$3458'.
  created $dff cell `$procdff$15452' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13716$3458'.
  created $dff cell `$procdff$15453' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13716$3458'.
  created $dff cell `$procdff$15454' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13716$3458'.
  created $dff cell `$procdff$15455' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_9' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13706$3455'.
  created $dff cell `$procdff$15456' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_8' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13700$3451'.
  created $dff cell `$procdff$15457' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13700$3451'.
  created $dff cell `$procdff$15458' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13700$3451'.
  created $dff cell `$procdff$15459' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13700$3451'.
  created $dff cell `$procdff$15460' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_7' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13690$3448'.
  created $dff cell `$procdff$15461' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_6' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13684$3444'.
  created $dff cell `$procdff$15462' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13684$3444'.
  created $dff cell `$procdff$15463' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13684$3444'.
  created $dff cell `$procdff$15464' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13684$3444'.
  created $dff cell `$procdff$15465' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_5' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13666$3442'.
  created $dff cell `$procdff$15466' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_4' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13654$3440'.
  created $dff cell `$procdff$15467' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_3' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13642$3438'.
  created $dff cell `$procdff$15468' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13630$3436'.
  created $dff cell `$procdff$15469' with positive edge clock.
Creating register for signal `\orangecrab.\memadr_1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13620$3431'.
  created $dff cell `$procdff$15470' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13620$3431'.
  created $dff cell `$procdff$15471' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13620$3431'.
  created $dff cell `$procdff$15472' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13620$3431'.
  created $dff cell `$procdff$15473' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_8' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13606$3424'.
  created $dff cell `$procdff$15474' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13606$3424'.
  created $dff cell `$procdff$15475' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13606$3424'.
  created $dff cell `$procdff$15476' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13606$3424'.
  created $dff cell `$procdff$15477' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_7' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13592$3417'.
  created $dff cell `$procdff$15478' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13592$3417'.
  created $dff cell `$procdff$15479' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13592$3417'.
  created $dff cell `$procdff$15480' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13592$3417'.
  created $dff cell `$procdff$15481' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_6' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13578$3410'.
  created $dff cell `$procdff$15482' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13578$3410'.
  created $dff cell `$procdff$15483' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13578$3410'.
  created $dff cell `$procdff$15484' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13578$3410'.
  created $dff cell `$procdff$15485' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_5' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13564$3403'.
  created $dff cell `$procdff$15486' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13564$3403'.
  created $dff cell `$procdff$15487' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13564$3403'.
  created $dff cell `$procdff$15488' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13564$3403'.
  created $dff cell `$procdff$15489' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_4' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13550$3396'.
  created $dff cell `$procdff$15490' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13550$3396'.
  created $dff cell `$procdff$15491' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13550$3396'.
  created $dff cell `$procdff$15492' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13550$3396'.
  created $dff cell `$procdff$15493' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_3' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13536$3389'.
  created $dff cell `$procdff$15494' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13536$3389'.
  created $dff cell `$procdff$15495' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13536$3389'.
  created $dff cell `$procdff$15496' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13536$3389'.
  created $dff cell `$procdff$15497' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13522$3382'.
  created $dff cell `$procdff$15498' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13522$3382'.
  created $dff cell `$procdff$15499' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13522$3382'.
  created $dff cell `$procdff$15500' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13522$3382'.
  created $dff cell `$procdff$15501' with positive edge clock.
Creating register for signal `\orangecrab.\memdat_1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13508$3375'.
  created $dff cell `$procdff$15502' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13508$3375'.
  created $dff cell `$procdff$15503' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13508$3375'.
  created $dff cell `$procdff$15504' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13508$3375'.
  created $dff cell `$procdff$15505' with positive edge clock.
Creating register for signal `\orangecrab.\memadr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15506' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15507' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15508' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15509' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15510' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15511' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15512' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15513' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15514' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15515' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_ADDR' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15516' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_DATA' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15517' with positive edge clock.
Creating register for signal `\orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
  created $dff cell `$procdff$15518' with positive edge clock.
Creating register for signal `\orangecrab.\memdat' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12203$3316'.
  created $dff cell `$procdff$15519' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_nrzi_o_usbp' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15520' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_nrzi_o_usbn' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15521' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_nrzi_o_oe' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15522' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_line_state_phase' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15523' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_line_state_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15524' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_line_state_dj1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15525' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_line_state_dk1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15526' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_line_state_se01' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15527' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_line_state_se11' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15528' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_reset_counter' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15529' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_nrzi_o_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15530' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_nrzi_o_data' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15531' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_nrzi_o_se0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15532' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_nrzi_last_data' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15533' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_bitstuff_o_data' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15534' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_bitstuff_o_error' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15535' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_bitstuff_o_stall' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15536' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_last_reset' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15537' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_shifter_o_put' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15538' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_shifter_shift_reg' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15539' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter0_q' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15540' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter0_q_binary' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15541' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter0_q' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15542' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter0_q_binary' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15543' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_txnrziencoder_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15544' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15545' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15546' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15547' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl2_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15548' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl2_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15549' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl3_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15550' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl3_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15551' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl4_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15552' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl4_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15553' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl4_regs2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15554' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl5_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15555' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl5_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15556' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl5_regs2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15557' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl8_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15558' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl8_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15559' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl10_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15560' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl10_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
  created $dff cell `$procdff$15561' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_i_oe' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15562' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_shifter_o_get' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15563' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_shifter_shifter' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15564' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_shifter_pos' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15565' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_bitstuff_o_data' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15566' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_sync_pulse' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15567' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_bitstuff_valid_data' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15568' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tx_state_gray' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15569' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_txstate_pid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15570' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_txstate_crc_cur' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15571' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_o_pkt_in_progress' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15572' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter1_q' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15573' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_payloadFifo_graycounter1_q_binary' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15574' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter1_q' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15575' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_rx_flagsFifo_graycounter1_q_binary' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15576' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_o_pid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15577' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_o_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15578' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_endp4' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15579' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_o_endp' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15580' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_crc5' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15581' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15582' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_tok' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15583' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_endp' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15584' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_usb_core_response_pid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15585' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_pullup_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15586' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_pullup_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15587' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_csrstorage_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15588' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_csrstorage_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15589' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_epno' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15590' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_ctrl_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15591' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_ctrl_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15592' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_packet_pending' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15593' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_reset_pending' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15594' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_reset_old_trigger' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15595' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_eventmanager_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15596' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_eventmanager_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15597' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_readable' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15598' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_level0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15599' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15600' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15601' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_data_byte' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15602' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_have_data_stage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15603' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_setuphandler_setuphandlerinner_is_in' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15604' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_dtbs' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15605' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_stall_status' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15606' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_syncfifobuffered_readable' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15607' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_syncfifobuffered_level0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15608' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_syncfifobuffered_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15609' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_syncfifobuffered_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15610' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_data_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15611' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_data_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15612' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_ctrl_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15613' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_ctrl_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15614' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_packet_pending' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15615' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_eventmanager_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15616' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_eventmanager_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15617' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_queued' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15618' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_was_queued' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15619' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_inhandler_transmitted' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15620' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_syncfifobuffered_readable' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15621' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_syncfifobuffered_level0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15622' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_syncfifobuffered_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15623' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_syncfifobuffered_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15624' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_ctrl_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15625' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_ctrl_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15626' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_packet_pending' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15627' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_eventmanager_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15628' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_eventmanager_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15629' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_stall_status' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15630' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_enable_status' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15631' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_epno' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15632' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_outhandler_responding' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15633' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_in_next' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15634' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_out_next' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15635' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_csrbank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15636' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_asyncfifo0_graycounter1_q' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15637' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_asyncfifo0_graycounter1_q_binary' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15638' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_asyncfifo1_graycounter2_q' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15639' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_asyncfifo1_graycounter2_q_binary' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15640' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15641' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_source_adr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15642' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_fsm_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15643' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_resetinserter_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15644' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_txpacketsend_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15645' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_packetheaderdecode_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15646' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_clockdomainsrenamer_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15647' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_clockdomainsrenamer_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15648' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl6_regs' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15649' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl7_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15650' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl7_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15651' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl9_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15652' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl9_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15653' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl11_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15654' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl11_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15655' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl14_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15656' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl14_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
  created $dff cell `$procdff$15657' with positive edge clock.
Creating register for signal `\orangecrab.\soccontroller_reset_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15658' with positive edge clock.
Creating register for signal `\orangecrab.\soccontroller_reset_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15659' with positive edge clock.
Creating register for signal `\orangecrab.\soccontroller_scratch_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15660' with positive edge clock.
Creating register for signal `\orangecrab.\soccontroller_scratch_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15661' with positive edge clock.
Creating register for signal `\orangecrab.\soccontroller_bus_errors' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15662' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_ram_bus_ack' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15663' with positive edge clock.
Creating register for signal `\orangecrab.\ram_bus_ram_bus_ack' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15664' with positive edge clock.
Creating register for signal `\orangecrab.\uart_tx_pending' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15665' with positive edge clock.
Creating register for signal `\orangecrab.\uart_tx_old_trigger' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15666' with positive edge clock.
Creating register for signal `\orangecrab.\uart_rx_pending' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15667' with positive edge clock.
Creating register for signal `\orangecrab.\uart_rx_old_trigger' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15668' with positive edge clock.
Creating register for signal `\orangecrab.\uart_eventmanager_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15669' with positive edge clock.
Creating register for signal `\orangecrab.\uart_eventmanager_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15670' with positive edge clock.
Creating register for signal `\orangecrab.\timer_load_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15671' with positive edge clock.
Creating register for signal `\orangecrab.\timer_load_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15672' with positive edge clock.
Creating register for signal `\orangecrab.\timer_reload_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15673' with positive edge clock.
Creating register for signal `\orangecrab.\timer_reload_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15674' with positive edge clock.
Creating register for signal `\orangecrab.\timer_en_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15675' with positive edge clock.
Creating register for signal `\orangecrab.\timer_en_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15676' with positive edge clock.
Creating register for signal `\orangecrab.\timer_update_value_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15677' with positive edge clock.
Creating register for signal `\orangecrab.\timer_update_value_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15678' with positive edge clock.
Creating register for signal `\orangecrab.\timer_value_status' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15679' with positive edge clock.
Creating register for signal `\orangecrab.\timer_zero_pending' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15680' with positive edge clock.
Creating register for signal `\orangecrab.\timer_zero_old_trigger' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15681' with positive edge clock.
Creating register for signal `\orangecrab.\timer_eventmanager_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15682' with positive edge clock.
Creating register for signal `\orangecrab.\timer_eventmanager_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15683' with positive edge clock.
Creating register for signal `\orangecrab.\timer_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15684' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dly_sel_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15685' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dly_sel_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15686' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_burstdet_seen_status' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15687' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rdly0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15688' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_burstdet_d0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15689' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dm_o_data_d0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15690' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dm_o_data_muxed0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15691' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15692' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15693' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip0_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15694' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip0_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15695' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15696' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15697' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15698' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip1_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15699' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip1_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15700' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15701' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15702' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15703' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip2_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15704' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip2_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15705' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15706' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d3' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15707' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed3' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15708' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip3_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15709' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip3_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15710' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d3' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15711' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d4' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15712' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed4' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15713' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip4_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15714' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip4_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15715' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d4' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15716' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d5' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15717' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed5' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15718' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip5_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15719' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip5_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15720' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d5' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15721' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d6' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15722' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed6' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15723' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip6_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15724' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip6_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15725' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d6' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15726' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d7' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15727' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed7' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15728' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip7_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15729' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip7_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15730' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d7' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15731' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rdly1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15732' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_burstdet_d1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15733' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dm_o_data_d1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15734' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dm_o_data_muxed1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15735' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d8' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15736' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed8' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15737' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip8_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15738' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip8_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15739' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d8' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15740' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d9' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15741' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed9' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15742' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip9_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15743' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip9_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15744' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d9' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15745' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d10' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15746' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed10' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15747' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip10_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15748' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip10_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15749' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d10' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15750' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d11' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15751' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed11' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15752' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip11_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15753' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip11_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15754' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d11' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15755' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d12' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15756' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed12' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15757' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip12_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15758' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip12_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15759' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d12' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15760' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d13' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15761' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed13' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15762' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip13_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15763' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip13_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15764' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d13' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15765' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d14' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15766' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed14' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15767' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip14_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15768' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip14_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15769' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d14' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15770' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_d15' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15771' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_o_data_muxed15' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15772' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip15_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15773' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_bitslip15_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15774' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_dq_i_bitslip_o_d15' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15775' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15776' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15777' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15778' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline3' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15779' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline4' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15780' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline5' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15781' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline6' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15782' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline7' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15783' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline8' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15784' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline9' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15785' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline10' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15786' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline11' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15787' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_rddata_en_tappeddelayline12' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15788' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_wrdata_en_tappeddelayline0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15789' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_wrdata_en_tappeddelayline1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15790' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_wrdata_en_tappeddelayline2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15791' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_wrdata_en_tappeddelayline3' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15792' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_wrdata_en_tappeddelayline4' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15793' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_wrdata_en_tappeddelayline5' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15794' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_wrdata_en_tappeddelayline6' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15795' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15796' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15797' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector0_command_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15798' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector0_command_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15799' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector0_address_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15800' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector0_address_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15801' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector0_baddress_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15802' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector0_baddress_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15803' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector0_wrdata_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15804' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector0_wrdata_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15805' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector0_rddata_status' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15806' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector1_command_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15807' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector1_command_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15808' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector1_address_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15809' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector1_address_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15810' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector1_baddress_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15811' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector1_baddress_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15812' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector1_wrdata_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15813' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector1_wrdata_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15814' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_phaseinjector1_rddata_status' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15815' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p0_address' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15816' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p0_bank' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15817' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p0_cas_n' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15818' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p0_cs_n' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15819' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p0_ras_n' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15820' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p0_we_n' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15821' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p0_wrdata_en' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15822' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p0_rddata_en' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15823' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p1_address' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15824' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p1_bank' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15825' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p1_cas_n' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15826' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p1_cs_n' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15827' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p1_ras_n' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15828' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p1_we_n' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15829' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p1_wrdata_en' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15830' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_dfi_p1_rddata_en' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15831' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_cmd_payload_a' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15832' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_cmd_payload_ba' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15833' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_cmd_payload_cas' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15834' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_cmd_payload_ras' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15835' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_cmd_payload_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15836' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_timer_count1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15837' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_postponer_req_o' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15838' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_postponer_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15839' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_sequencer_done1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15840' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_sequencer_counter' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15841' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_sequencer_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15842' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_zqcs_timer_count1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15843' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_zqcs_executer_done' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15844' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_zqcs_executer_counter' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15845' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_level' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15846' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15847' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_lookahead_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15848' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_source_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15849' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_source_first' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15850' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_source_last' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15851' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_source_payload_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15852' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_cmd_buffer_source_payload_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15853' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_row' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15854' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_row_opened' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15855' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_twtpcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15856' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_twtpcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15857' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_trccon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15858' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_trccon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15859' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_trascon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15860' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine0_trascon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15861' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_level' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15862' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15863' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_lookahead_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15864' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_source_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15865' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_source_first' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15866' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_source_last' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15867' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_source_payload_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15868' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_cmd_buffer_source_payload_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15869' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_row' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15870' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_row_opened' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15871' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_twtpcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15872' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_twtpcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15873' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_trccon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15874' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_trccon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15875' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_trascon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15876' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine1_trascon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15877' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_level' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15878' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15879' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_lookahead_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15880' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_source_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15881' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_source_first' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15882' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_source_last' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15883' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_source_payload_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15884' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_cmd_buffer_source_payload_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15885' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_row' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15886' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_row_opened' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15887' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_twtpcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15888' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_twtpcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15889' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_trccon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15890' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_trccon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15891' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_trascon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15892' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine2_trascon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15893' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_level' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15894' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15895' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_lookahead_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15896' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_source_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15897' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_source_first' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15898' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_source_last' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15899' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_source_payload_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15900' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_cmd_buffer_source_payload_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15901' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_row' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15902' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_row_opened' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15903' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_twtpcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15904' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_twtpcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15905' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_trccon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15906' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_trccon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15907' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_trascon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15908' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine3_trascon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15909' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_level' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15910' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15911' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_lookahead_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15912' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_source_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15913' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_source_first' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15914' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_source_last' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15915' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_source_payload_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15916' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_cmd_buffer_source_payload_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15917' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_row' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15918' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_row_opened' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15919' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_twtpcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15920' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_twtpcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15921' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_trccon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15922' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_trccon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15923' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_trascon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15924' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine4_trascon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15925' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_level' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15926' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15927' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_lookahead_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15928' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_source_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15929' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_source_first' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15930' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_source_last' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15931' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_source_payload_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15932' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_cmd_buffer_source_payload_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15933' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_row' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15934' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_row_opened' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15935' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_twtpcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15936' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_twtpcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15937' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_trccon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15938' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_trccon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15939' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_trascon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15940' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine5_trascon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15941' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_level' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15942' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15943' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_lookahead_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15944' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_source_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15945' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_source_first' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15946' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_source_last' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15947' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_source_payload_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15948' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_cmd_buffer_source_payload_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15949' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_row' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15950' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_row_opened' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15951' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_twtpcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15952' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_twtpcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15953' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_trccon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15954' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_trccon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15955' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_trascon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15956' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine6_trascon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15957' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_level' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15958' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_produce' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15959' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_lookahead_consume' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15960' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_source_valid' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15961' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_source_first' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15962' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_source_last' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15963' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_source_payload_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15964' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_cmd_buffer_source_payload_addr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15965' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_row' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15966' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_row_opened' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15967' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_twtpcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15968' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_twtpcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15969' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_trccon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15970' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_trccon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15971' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_trascon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15972' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_bankmachine7_trascon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15973' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_choose_cmd_grant' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15974' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_choose_req_grant' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15975' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_trrdcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15976' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_trrdcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15977' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_tfawcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15978' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_tfawcon_window' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15979' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_tccdcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15980' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_tccdcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15981' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_twtrcon_ready' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15982' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_twtrcon_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15983' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_time0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15984' with positive edge clock.
Creating register for signal `\orangecrab.\sdram_time1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15985' with positive edge clock.
Creating register for signal `\orangecrab.\adr_offset_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15986' with positive edge clock.
Creating register for signal `\orangecrab.\cmd_consumed' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15987' with positive edge clock.
Creating register for signal `\orangecrab.\wdata_consumed' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15988' with positive edge clock.
Creating register for signal `\orangecrab.\r_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15989' with positive edge clock.
Creating register for signal `\orangecrab.\r_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15990' with positive edge clock.
Creating register for signal `\orangecrab.\g_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15991' with positive edge clock.
Creating register for signal `\orangecrab.\g_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15992' with positive edge clock.
Creating register for signal `\orangecrab.\b_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15993' with positive edge clock.
Creating register for signal `\orangecrab.\b_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15994' with positive edge clock.
Creating register for signal `\orangecrab.\div_m_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15995' with positive edge clock.
Creating register for signal `\orangecrab.\div_m_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15996' with positive edge clock.
Creating register for signal `\orangecrab.\config_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15997' with positive edge clock.
Creating register for signal `\orangecrab.\config_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15998' with positive edge clock.
Creating register for signal `\orangecrab.\div_m_counter' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$15999' with positive edge clock.
Creating register for signal `\orangecrab.\pdm_r_sigma' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16000' with positive edge clock.
Creating register for signal `\orangecrab.\pdm_g_sigma' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16001' with positive edge clock.
Creating register for signal `\orangecrab.\pdm_b_sigma' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16002' with positive edge clock.
Creating register for signal `\orangecrab.\pwm0_pwm_counter' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16003' with positive edge clock.
Creating register for signal `\orangecrab.\pwm0_counter_value' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16004' with positive edge clock.
Creating register for signal `\orangecrab.\oe_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16005' with positive edge clock.
Creating register for signal `\orangecrab.\oe_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16006' with positive edge clock.
Creating register for signal `\orangecrab.\out_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16007' with positive edge clock.
Creating register for signal `\orangecrab.\out_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16008' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_bus_ack' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16009' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_bitbang_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16010' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_bitbang_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16011' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_bitbang_en_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16012' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_bitbang_en_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16013' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_cs_n' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16014' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_clk' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16015' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_dq_oe' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16016' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_sr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16017' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_i1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16018' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_dqi' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16019' with positive edge clock.
Creating register for signal `\orangecrab.\lxspi_counter' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16020' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_bus_csr_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16021' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_ack' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16022' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_asyncfifo0_graycounter0_q' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16023' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_asyncfifo0_graycounter0_q_binary' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16024' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_asyncfifo1_graycounter3_q' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16025' with positive edge clock.
Creating register for signal `\orangecrab.\usb0_asyncfifo1_graycounter3_q_binary' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16026' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_refresher_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16027' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_bankmachine0_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16028' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_bankmachine1_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16029' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_bankmachine2_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16030' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_bankmachine3_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16031' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_bankmachine4_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16032' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_bankmachine5_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16033' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_bankmachine6_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16034' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_bankmachine7_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16035' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_multiplexer_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16036' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_wdata_ready0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16037' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_wdata_ready1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16038' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_wdata_ready2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16039' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_wdata_ready3' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16040' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16041' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16042' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid2' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16043' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid3' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16044' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid4' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16045' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid5' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16046' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid6' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16047' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid7' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16048' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid8' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16049' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid9' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16050' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid10' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16051' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid11' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16052' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid12' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16053' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_new_master_rdata_valid13' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16054' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16055' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage0_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16056' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage0_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16057' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage1_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16058' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage1_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16059' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage2_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16060' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage2_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16061' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage3_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16062' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage3_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16063' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage4_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16064' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage4_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16065' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage5_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16066' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage5_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16067' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage6_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16068' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage6_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16069' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage7_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16070' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage7_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16071' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage8_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16072' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage8_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16073' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage9_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16074' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage9_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16075' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage10_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16076' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage10_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16077' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage11_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16078' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage11_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16079' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage12_storage' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16080' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_csrstorage12_re' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16081' with positive edge clock.
Creating register for signal `\orangecrab.\subfragments_wb2csr_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16082' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_basesoc_adr' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16083' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_basesoc_we' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16084' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_basesoc_dat_w' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16085' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_grant' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16086' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_slave_sel_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16087' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16088' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_interface0_bank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16089' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_interface1_bank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16090' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_interface2_bank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16091' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_interface3_bank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16092' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_interface4_bank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16093' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_interface5_bank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16094' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_interface6_bank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16095' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_interface7_bank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16096' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_interface8_bank_bus_dat_r' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16097' with positive edge clock.
Creating register for signal `\orangecrab.\basesoc_state' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16098' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl1_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16099' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl1_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16100' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl12_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16101' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl12_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16102' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl13_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16103' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl13_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16104' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl15_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16105' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl15_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
  created $dff cell `$procdff$16106' with positive edge clock.
Creating register for signal `\orangecrab.\crg_por_count' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8942$2825'.
  created $dff cell `$procdff$16107' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_update' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
  created $dff cell `$procdff$16108' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_stop1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
  created $dff cell `$procdff$16109' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_freeze' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
  created $dff cell `$procdff$16110' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_pause1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
  created $dff cell `$procdff$16111' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_reset1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
  created $dff cell `$procdff$16112' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_lock_d' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
  created $dff cell `$procdff$16113' with positive edge clock.
Creating register for signal `\orangecrab.\ddrphy_counter' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
  created $dff cell `$procdff$16114' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl0_regs0' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
  created $dff cell `$procdff$16115' with positive edge clock.
Creating register for signal `\orangecrab.\multiregimpl0_regs1' using process `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
  created $dff cell `$procdff$16116' with positive edge clock.

4.5.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$230'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$226'.
Removing empty process `TRELLIS_FF.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$226'.
Removing empty process `DPR16X4C.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
Removing empty process `DPR16X4C.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$169'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:213$146'.
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$5890'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$5887'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$5887'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$5865'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$5865'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$5860'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$5860'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$5858'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$5858'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$5857'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$5857'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$5856'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$5856'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:172$5854'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:172$5854'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$5850'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$5850'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:160$5848'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:160$5848'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$5844'.
Removing empty process `InstructionCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$5844'.
Found and cleaned up 11 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$5827'.
Found and cleaned up 10 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$5812'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$5810'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$5810'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$5807'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$5807'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$5806'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$5806'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$5803'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$5803'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$5802'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$5802'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$5801'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$5801'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$5800'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$5800'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$5797'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$5797'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$5776'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$5776'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$5768'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$5768'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$5767'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$5767'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$5763'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$5763'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$5760'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$5760'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$5757'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$5757'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$5738'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$5738'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$5736'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$5736'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$5734'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$5734'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$5732'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$5732'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$5730'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$5730'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$5727'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$5727'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$5726'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$5726'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$5724'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$5724'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$5723'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$5723'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$5722'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$5722'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$5721'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$5721'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$5720'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$5720'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$5719'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$5719'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$5718'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$5718'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$5717'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$5717'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$5716'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$5716'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$5710'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$5710'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$5708'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$5708'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$5703'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$5703'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$5686'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:508$5685'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:502$5683'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:502$5683'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$5679'.
Removing empty process `DataCache.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$5679'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1985$5653'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1984$5652'.
Found and cleaned up 87 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$5564'.
Found and cleaned up 58 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$5512'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$5500'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$5500'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$5499'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$5499'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5165$5440'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$5432'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$5432'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$5429'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$5429'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$5428'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$5428'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$5419'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$5419'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$5418'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$5418'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$5413'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$5413'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$5400'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$5400'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$5399'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$5399'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$5398'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$5398'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$5394'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$5394'.
Found and cleaned up 8 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$5389'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$5389'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$5378'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$5378'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$5377'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$5377'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$5376'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$5376'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$5375'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$5375'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$5368'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$5368'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$5366'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$5366'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$5365'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$5365'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$5364'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$5364'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$5363'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$5363'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$5357'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$5357'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4797$5351'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4782$5350'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$5347'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$5347'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4744$5346'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$5345'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$5345'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$5340'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$5340'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4694$5339'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4679$5338'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4655$5337'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$5336'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$5336'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$5329'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$5329'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$5319'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$5319'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$5317'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$5317'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4523$5316'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4486$5313'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$5309'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$5309'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$5308'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$5308'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4433$5307'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$5306'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$5305'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$5305'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$5302'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$5302'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$5298'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$5298'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$5296'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$5296'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$5267'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$5267'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$5266'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4226$5263'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$5260'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$5260'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$5258'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$5258'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$5257'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$5257'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$5256'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$5256'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$5251'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$5251'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$5248'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$5248'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$5234'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$5234'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$5233'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$5233'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$5230'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$5230'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$5229'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$5229'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4034$5218'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4010$5214'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3995$5213'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$5211'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$5211'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3960$5210'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$5209'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$5204'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$5204'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3915$5203'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$5197'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$5197'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$5186'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$5186'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$5182'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$5182'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$5178'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$5178'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$5174'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$5174'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$5173'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$5173'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$5172'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$5172'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$5166'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$5166'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$5165'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$5165'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$5163'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$5163'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$5160'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$5160'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$5158'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$5158'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$5157'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$5157'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$5156'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$5156'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$5155'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$5155'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$5154'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$5154'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$5153'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$5153'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$5152'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$5152'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$5151'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$5151'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$5150'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$5150'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$5149'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$5149'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$5144'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$5144'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$5143'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$5143'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$5142'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$5142'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$5131'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$5131'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$5128'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$5128'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$5127'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$5127'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$5126'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$5126'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$5125'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$5125'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$5124'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$5124'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$5123'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$5123'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$5122'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$5122'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$5119'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$5119'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$5117'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$5117'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$5116'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$5116'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$5115'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$5115'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$5113'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$5113'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$5111'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$5111'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$5110'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$5110'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$5109'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$5109'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2532$5107'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2532$5107'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2526$5105'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2526$5105'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$5101'.
Removing empty process `VexRiscv.$proc$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$5101'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2922$4852'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2921$4851'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2920$4850'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2919$4849'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2918$4848'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2917$4847'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2916$4846'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2915$4845'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2914$4844'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2913$4843'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2912$4842'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2911$4841'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2910$4840'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2909$4839'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2908$4838'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2907$4837'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2906$4836'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2905$4835'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2904$4834'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2903$4833'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2902$4832'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2901$4831'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2900$4830'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2899$4829'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2898$4828'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2893$4827'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2892$4826'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2891$4825'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2890$4824'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2889$4823'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2888$4822'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2887$4821'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2886$4820'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2885$4819'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2884$4818'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2883$4817'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2882$4816'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2881$4815'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2880$4814'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2879$4813'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2878$4812'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2877$4811'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2876$4810'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2875$4809'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2874$4808'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2873$4807'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2872$4806'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2871$4805'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2870$4804'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2869$4803'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2868$4802'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2867$4801'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2866$4800'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2865$4799'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2864$4798'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2863$4797'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2862$4796'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2861$4795'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2860$4794'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2859$4793'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2858$4792'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2857$4791'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2856$4790'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2855$4789'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2854$4788'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2853$4787'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2852$4786'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2851$4785'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2850$4784'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2849$4783'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2848$4782'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2847$4781'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2846$4780'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2845$4779'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2844$4778'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2843$4777'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2842$4776'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2841$4775'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2840$4774'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2839$4773'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2838$4772'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2837$4771'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2836$4770'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2835$4769'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2834$4768'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2833$4767'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2832$4766'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2831$4765'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2830$4764'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2828$4763'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2827$4762'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2826$4761'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2825$4760'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2824$4759'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2823$4758'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2822$4757'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2821$4756'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2795$4755'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2766$4754'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2701$4753'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2676$4752'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2659$4751'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2590$4750'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2577$4749'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2560$4748'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2551$4747'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2547$4746'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2544$4745'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2543$4744'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2542$4743'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2541$4742'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2535$4741'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2531$4740'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2528$4739'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2524$4738'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2520$4737'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2516$4736'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2515$4735'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2514$4734'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2513$4733'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2512$4732'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2511$4731'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2510$4730'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2509$4729'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2508$4728'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2507$4727'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2506$4726'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2505$4725'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2504$4724'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2503$4723'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2502$4722'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2501$4721'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2500$4720'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2499$4719'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2498$4718'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2497$4717'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2496$4716'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2495$4715'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2494$4714'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2493$4713'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2492$4712'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2491$4711'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2490$4710'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2489$4709'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2488$4708'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2487$4707'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2486$4706'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2485$4705'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2484$4704'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2483$4703'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2482$4702'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2481$4701'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2480$4700'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2479$4699'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2478$4698'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2477$4697'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2476$4696'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2475$4695'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2474$4694'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2473$4693'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2472$4692'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2471$4691'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2470$4690'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2469$4689'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2468$4688'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2467$4687'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2466$4686'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2465$4685'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2464$4684'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2463$4683'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2462$4682'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2461$4681'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2460$4680'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2459$4679'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2458$4678'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2457$4677'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2456$4676'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2455$4675'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2454$4674'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2453$4673'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2452$4672'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2451$4671'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2450$4670'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2449$4669'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2448$4668'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2447$4667'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2446$4666'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2445$4665'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2444$4664'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2443$4663'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2442$4662'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2441$4661'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2440$4660'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2439$4659'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2438$4658'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2437$4657'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2436$4656'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2435$4655'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2434$4654'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2433$4653'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2432$4652'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2431$4651'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2430$4650'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2429$4649'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2428$4648'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2427$4647'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2426$4646'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2425$4645'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2424$4644'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2423$4643'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2422$4642'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2421$4641'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2420$4640'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2419$4639'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2418$4638'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2417$4637'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2416$4636'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2415$4635'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2414$4634'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2413$4633'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2412$4632'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2411$4631'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2386$4630'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2385$4629'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2384$4628'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2383$4627'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2382$4626'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2381$4625'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2380$4624'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2379$4623'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2378$4622'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2377$4621'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2376$4620'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2375$4619'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2374$4618'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2373$4617'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2372$4616'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2371$4615'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2370$4614'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2369$4613'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2368$4612'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2367$4611'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2365$4610'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2364$4609'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2347$4608'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2346$4607'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2344$4606'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2342$4605'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2341$4604'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2339$4603'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2323$4602'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2322$4601'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2319$4600'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2300$4599'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2299$4598'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2297$4597'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2295$4596'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2294$4595'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2292$4594'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2274$4593'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2273$4592'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2209$4591'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2208$4590'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2207$4589'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2206$4588'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2204$4587'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2203$4586'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2202$4585'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2200$4584'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2199$4583'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2197$4582'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2195$4581'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2194$4580'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2193$4579'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2192$4578'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2189$4577'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2188$4576'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2187$4575'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2178$4574'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2176$4573'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2171$4572'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2167$4571'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2166$4570'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2164$4569'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2148$4568'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2147$4567'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2146$4566'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2145$4565'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2144$4564'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2137$4563'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2133$4562'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2130$4561'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2129$4560'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2128$4559'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2127$4558'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2123$4557'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2122$4556'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2113$4555'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2111$4554'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2106$4553'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2102$4552'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2101$4551'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2100$4550'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2099$4549'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2097$4548'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2096$4547'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2085$4546'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2084$4545'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2083$4544'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2082$4543'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2081$4542'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2074$4541'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2072$4540'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2071$4539'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2067$4538'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2066$4537'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2065$4536'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2056$4535'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2055$4534'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2054$4533'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2053$4532'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2052$4531'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2050$4530'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2046$4529'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2045$4528'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2043$4527'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2042$4526'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2041$4525'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2040$4524'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2039$4523'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2035$4522'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2031$4521'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2030$4520'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2028$4519'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2026$4518'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2024$4517'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2019$4516'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2013$4515'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2012$4514'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2011$4513'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2005$4512'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2004$4511'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2003$4510'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2000$4509'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1999$4508'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1998$4507'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1997$4506'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1996$4505'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1994$4504'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1993$4503'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1991$4502'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1990$4501'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1989$4500'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1986$4499'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1984$4498'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1983$4497'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1981$4496'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1980$4495'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1979$4494'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1978$4493'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1977$4492'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1976$4491'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1975$4490'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1974$4489'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1973$4488'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1972$4487'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1971$4486'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1970$4485'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1968$4484'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1967$4483'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1966$4482'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1965$4481'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1963$4480'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1960$4479'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1959$4478'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1958$4477'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1957$4476'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1956$4475'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1955$4474'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1946$4473'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1945$4472'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1943$4471'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1941$4470'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1940$4469'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1938$4468'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1935$4467'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1922$4466'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1921$4465'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1919$4464'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1917$4463'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1916$4462'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1914$4461'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1902$4460'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1901$4459'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1897$4458'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1895$4457'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1894$4456'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1893$4455'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1892$4454'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1885$4453'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1884$4452'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1883$4451'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1878$4450'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1877$4449'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1876$4448'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1875$4447'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1870$4446'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1868$4445'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1867$4444'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1866$4443'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1865$4442'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1864$4441'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1863$4440'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1862$4439'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1861$4438'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1860$4437'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1859$4436'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1858$4435'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1855$4434'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1848$4433'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1847$4432'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1846$4431'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1844$4430'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1843$4429'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1840$4428'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1838$4427'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1836$4426'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1833$4425'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1832$4424'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1831$4423'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1826$4422'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1825$4421'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1819$4420'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1818$4419'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1815$4418'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1814$4417'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1813$4416'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1812$4415'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1811$4414'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1810$4413'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1809$4412'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1804$4411'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1803$4410'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1802$4409'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1796$4408'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1795$4407'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1792$4406'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1787$4405'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1785$4404'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1783$4403'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1782$4402'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1781$4401'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1779$4400'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1778$4399'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1777$4398'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1773$4397'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1757$4396'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1756$4395'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1752$4394'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1751$4393'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1750$4392'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1749$4391'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1747$4390'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1746$4389'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1745$4388'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1744$4387'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1743$4386'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1742$4385'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1741$4384'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1738$4383'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1737$4382'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1736$4381'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1731$4380'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1727$4379'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1720$4378'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1714$4377'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1710$4376'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1706$4375'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1702$4374'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1698$4373'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1694$4372'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1690$4371'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1686$4370'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1682$4369'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1678$4368'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1674$4367'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1670$4366'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1666$4365'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1664$4364'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1663$4363'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1660$4362'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1659$4361'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1658$4360'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1657$4359'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1656$4358'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1655$4357'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1654$4356'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1653$4355'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1652$4354'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1651$4353'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1650$4352'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1649$4351'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1648$4350'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1647$4349'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1646$4348'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1645$4347'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1640$4346'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1639$4345'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1637$4344'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1631$4343'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1625$4342'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1618$4341'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1617$4340'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1616$4339'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1613$4338'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1612$4337'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1611$4336'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1610$4335'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1609$4334'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1608$4333'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1607$4332'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1606$4331'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1602$4330'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1601$4329'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1600$4328'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1599$4327'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1598$4326'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1593$4325'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1590$4324'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1589$4323'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1588$4322'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1587$4321'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1584$4320'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1582$4319'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1581$4318'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1576$4317'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1572$4316'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1568$4315'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1551$4314'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1549$4313'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1548$4312'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1546$4311'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1543$4310'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1542$4309'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1540$4308'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1539$4307'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1537$4306'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1535$4305'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1533$4304'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1532$4303'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1530$4302'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1529$4301'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1528$4300'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1527$4299'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1526$4298'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1525$4297'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1524$4296'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1523$4295'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1521$4294'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1519$4293'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1515$4292'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1514$4291'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1513$4290'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1510$4289'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1508$4288'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1507$4287'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1506$4286'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1505$4285'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1503$4284'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1501$4283'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1497$4282'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1496$4281'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1495$4280'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1492$4279'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1490$4278'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1489$4277'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1488$4276'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1487$4275'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1484$4274'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1483$4273'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1481$4272'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1480$4271'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1478$4270'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1477$4269'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1475$4268'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1474$4267'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1473$4266'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1471$4265'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1470$4264'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1469$4263'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1468$4262'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1467$4261'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1466$4260'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1464$4259'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1443$4258'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1442$4257'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1441$4256'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1440$4255'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1439$4254'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1424$4253'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1423$4252'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1420$4251'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1419$4250'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1418$4249'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1417$4248'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1416$4247'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1415$4246'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1414$4245'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1412$4244'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1411$4243'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1410$4242'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1409$4241'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1407$4240'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1406$4239'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1400$4238'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1399$4237'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1397$4236'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1396$4235'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1394$4234'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1393$4233'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1391$4232'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1390$4231'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1389$4230'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1387$4229'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1386$4228'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1385$4227'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1384$4226'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1383$4225'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1382$4224'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1380$4223'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1359$4222'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1358$4221'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1357$4220'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1356$4219'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1355$4218'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1340$4217'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1339$4216'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1336$4215'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1335$4214'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1334$4213'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1333$4212'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1332$4211'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1331$4210'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1330$4209'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1328$4208'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1327$4207'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1326$4206'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1325$4205'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1323$4204'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1322$4203'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1316$4202'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1315$4201'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1313$4200'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1312$4199'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1310$4198'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1309$4197'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1307$4196'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1306$4195'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1305$4194'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1303$4193'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1302$4192'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1301$4191'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1300$4190'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1299$4189'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1298$4188'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1296$4187'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1275$4186'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1274$4185'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1273$4184'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1272$4183'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1271$4182'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1256$4181'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1255$4180'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1252$4179'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1251$4178'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1250$4177'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1249$4176'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1248$4175'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1247$4174'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1246$4173'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1244$4172'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1243$4171'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1242$4170'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1241$4169'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1239$4168'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1238$4167'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1232$4166'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1231$4165'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1229$4164'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1228$4163'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1226$4162'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1225$4161'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1223$4160'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1222$4159'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1221$4158'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1219$4157'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1218$4156'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1217$4155'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1216$4154'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1215$4153'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1214$4152'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1212$4151'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1191$4150'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1190$4149'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1189$4148'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1188$4147'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1187$4146'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1172$4145'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1171$4144'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1168$4143'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1167$4142'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1166$4141'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1165$4140'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1164$4139'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1163$4138'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1162$4137'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1160$4136'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1159$4135'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1158$4134'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1157$4133'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1155$4132'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1154$4131'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1148$4130'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1147$4129'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1145$4128'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1144$4127'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1142$4126'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1141$4125'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1139$4124'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1138$4123'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1137$4122'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1135$4121'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1134$4120'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1133$4119'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1132$4118'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1131$4117'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1130$4116'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1128$4115'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1107$4114'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1106$4113'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1105$4112'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1104$4111'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1103$4110'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1088$4109'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1087$4108'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1084$4107'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1083$4106'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1082$4105'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1081$4104'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1080$4103'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1079$4102'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1078$4101'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1076$4100'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1075$4099'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1074$4098'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1073$4097'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1071$4096'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1070$4095'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1064$4094'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1063$4093'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1061$4092'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1060$4091'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1058$4090'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1057$4089'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1055$4088'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1054$4087'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1053$4086'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1051$4085'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1050$4084'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1049$4083'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1048$4082'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1047$4081'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1046$4080'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1044$4079'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1023$4078'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1022$4077'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1021$4076'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1020$4075'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1019$4074'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1004$4073'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1003$4072'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:1000$4071'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:999$4070'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:998$4069'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:997$4068'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:996$4067'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:995$4066'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:994$4065'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:992$4064'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:991$4063'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:990$4062'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:989$4061'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:987$4060'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:986$4059'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:980$4058'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:979$4057'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:977$4056'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:976$4055'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:974$4054'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:973$4053'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:971$4052'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:970$4051'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:969$4050'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:967$4049'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:966$4048'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:965$4047'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:964$4046'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:963$4045'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:962$4044'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:960$4043'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:939$4042'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:938$4041'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:937$4040'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:936$4039'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:935$4038'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:920$4037'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:919$4036'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:916$4035'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:915$4034'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:914$4033'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:913$4032'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:912$4031'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:911$4030'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:910$4029'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:908$4028'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:907$4027'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:906$4026'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:905$4025'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:903$4024'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:902$4023'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:896$4022'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:895$4021'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:893$4020'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:892$4019'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:890$4018'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:889$4017'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:887$4016'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:886$4015'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:885$4014'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:883$4013'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:882$4012'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:881$4011'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:880$4010'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:879$4009'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:878$4008'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:876$4007'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:855$4006'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:854$4005'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:853$4004'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:852$4003'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:851$4002'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:836$4001'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:835$4000'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:832$3999'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:831$3998'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:830$3997'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:829$3996'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:828$3995'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:827$3994'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:826$3993'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:824$3992'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:823$3991'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:822$3990'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:821$3989'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:819$3988'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:818$3987'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:812$3986'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:811$3985'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:810$3984'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:809$3983'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:804$3982'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:803$3981'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:802$3980'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:799$3979'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:798$3978'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:797$3977'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:795$3976'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:788$3975'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:787$3974'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:786$3973'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:785$3972'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:784$3971'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:783$3970'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:782$3969'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:781$3968'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:780$3967'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:779$3966'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:776$3965'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:774$3964'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:772$3963'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:768$3962'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:767$3961'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:766$3960'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:765$3959'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:764$3958'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:763$3957'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:760$3956'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:758$3955'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:756$3954'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:752$3953'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:751$3952'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:750$3951'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:749$3950'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:748$3949'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:747$3948'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:745$3947'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:744$3946'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:685$3945'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:684$3944'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:683$3943'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:682$3942'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:681$3941'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:680$3940'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:679$3939'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:678$3938'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:674$3937'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:673$3936'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:670$3935'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:669$3934'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:668$3933'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:667$3932'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:666$3931'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:665$3930'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:664$3929'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:663$3928'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:659$3927'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:658$3926'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:657$3925'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:656$3924'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:649$3923'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:648$3922'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:647$3921'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:646$3920'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:645$3919'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:644$3918'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:643$3917'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:642$3916'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:641$3915'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:640$3914'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:639$3913'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:638$3912'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:637$3911'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:636$3910'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:633$3909'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:632$3908'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:631$3907'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:630$3906'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:629$3905'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:628$3904'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:627$3903'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:626$3902'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:625$3901'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:624$3900'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:623$3899'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:622$3898'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:621$3897'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:620$3896'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:619$3895'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:618$3894'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:603$3893'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:602$3892'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:587$3891'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:586$3890'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:581$3889'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:577$3888'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:576$3887'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:575$3886'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:574$3885'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:571$3884'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:570$3883'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:565$3882'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:561$3881'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:560$3880'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:559$3879'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:558$3878'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:555$3877'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:554$3876'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:553$3875'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:552$3874'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:551$3873'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:550$3872'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:549$3871'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:548$3870'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:547$3869'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:546$3868'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:545$3867'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:544$3866'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:543$3865'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:542$3864'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:541$3863'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:540$3862'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:539$3861'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:538$3860'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:537$3859'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:536$3858'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:535$3857'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:534$3856'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:533$3855'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:532$3854'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:530$3853'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:529$3852'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:528$3851'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:522$3850'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:521$3849'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:520$3848'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:519$3847'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:517$3846'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:516$3845'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:515$3844'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:509$3843'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:508$3842'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:507$3841'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:506$3840'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:504$3839'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:503$3838'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:502$3837'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:496$3836'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:495$3835'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:494$3834'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:493$3833'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:491$3832'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:490$3831'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:489$3830'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:483$3829'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:482$3828'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:481$3827'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:480$3826'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:478$3825'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:477$3824'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:476$3823'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:470$3822'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:469$3821'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:468$3820'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:467$3819'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:465$3818'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:464$3817'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:463$3816'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:457$3815'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:456$3814'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:455$3813'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:454$3812'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:452$3811'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:451$3810'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:450$3809'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:444$3808'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:443$3807'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:442$3806'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:441$3805'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:439$3804'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:438$3803'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:437$3802'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:431$3801'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:430$3800'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:429$3799'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:426$3798'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:424$3797'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:417$3796'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:416$3795'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:415$3794'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:414$3793'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:412$3792'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:411$3791'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:410$3790'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:404$3789'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:403$3788'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:402$3787'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:401$3786'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:399$3785'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:398$3784'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:397$3783'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:391$3782'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:390$3781'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:389$3780'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:388$3779'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:386$3778'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:385$3777'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:384$3776'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:378$3775'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:377$3774'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:376$3773'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:375$3772'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:373$3771'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:372$3770'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:371$3769'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:365$3768'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:364$3767'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:363$3766'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:362$3765'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:360$3764'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:359$3763'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:358$3762'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:352$3761'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:351$3760'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:350$3759'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:349$3758'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:347$3757'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:346$3756'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:345$3755'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:339$3754'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:338$3753'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:337$3752'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:336$3751'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:334$3750'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:333$3749'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:332$3748'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:326$3747'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:325$3746'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:324$3745'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:323$3744'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:321$3743'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:320$3742'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:319$3741'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:313$3740'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:312$3739'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:311$3738'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:308$3737'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:306$3736'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:290$3735'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:274$3734'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:256$3733'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:255$3732'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:251$3731'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:247$3730'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:243$3729'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:239$3728'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:235$3727'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:234$3726'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:233$3725'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:232$3724'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:228$3723'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:227$3722'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:226$3721'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:225$3720'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:224$3719'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:204$3718'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:196$3717'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:193$3716'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:191$3715'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:190$3714'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:189$3713'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:180$3712'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:179$3711'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:177$3710'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:172$3709'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:171$3708'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:170$3707'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:169$3706'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:168$3705'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:167$3704'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:166$3703'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:165$3702'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:164$3701'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:147$3700'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:146$3699'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:138$3698'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:137$3697'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:136$3696'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:134$3695'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:127$3694'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:126$3693'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:125$3692'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:121$3691'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:117$3690'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:116$3689'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:114$3688'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:112$3687'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:111$3686'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:109$3685'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:95$3684'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:92$3683'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:88$3682'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:79$3681'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:75$3680'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:68$3679'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:45$3678'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:43$3677'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:37$3676'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:36$3675'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:35$3674'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:34$3673'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14022$3569'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14022$3569'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14012$3564'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14012$3564'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14002$3559'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14002$3559'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13992$3554'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13992$3554'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13982$3549'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13982$3549'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13972$3544'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13972$3544'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13962$3539'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13962$3539'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13952$3534'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13952$3534'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13942$3529'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13942$3529'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13932$3524'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13932$3524'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13922$3519'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13922$3519'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13912$3514'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13912$3514'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13902$3509'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13902$3509'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13892$3504'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13892$3504'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13882$3499'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13882$3499'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13872$3494'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13872$3494'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13789$3490'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13783$3486'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13783$3486'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13773$3483'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13767$3479'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13767$3479'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13756$3477'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13756$3477'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13750$3472'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13750$3472'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13739$3470'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13739$3470'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13733$3465'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13733$3465'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13722$3463'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13722$3463'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13716$3458'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13716$3458'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13706$3455'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13700$3451'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13700$3451'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13690$3448'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13684$3444'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13684$3444'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13666$3442'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13654$3440'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13642$3438'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13630$3436'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13620$3431'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13620$3431'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2930$4860'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13606$3424'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13606$3424'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2929$4859'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13592$3417'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13592$3417'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2928$4858'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13578$3410'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13578$3410'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2927$4857'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13564$3403'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13564$3403'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2926$4856'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13550$3396'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13550$3396'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2925$4855'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13536$3389'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13536$3389'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2924$4854'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13522$3382'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13522$3382'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2923$4853'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13508$3375'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13508$3375'.
Found and cleaned up 4 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12215$3318'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12203$3316'.
Found and cleaned up 11 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12092$3299'.
Found and cleaned up 99 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11547$3210'.
Found and cleaned up 446 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8948$2828'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8942$2825'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8942$2825'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8886$2811'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8852$2804'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8852$2804'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8835$2797'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8835$2797'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8818$2790'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8818$2790'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8801$2783'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8801$2783'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8784$2776'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8784$2776'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8767$2775'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8750$2774'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8750$2774'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8733$2767'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8733$2767'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8716$2760'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8716$2760'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8699$2753'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8699$2753'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8682$2746'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8682$2746'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8665$2739'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8665$2739'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8648$2738'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8631$2737'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8631$2737'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8620$2736'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8620$2736'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8609$2735'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8609$2735'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8598$2734'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8598$2734'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8587$2733'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8587$2733'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8576$2732'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8576$2732'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8565$2731'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8565$2731'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8554$2730'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8543$2729'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8535$2703'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8527$2702'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8519$2701'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8511$2675'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8503$2674'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8495$2673'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8487$2647'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8479$2646'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8471$2645'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8463$2619'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8455$2618'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8447$2617'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8439$2591'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8431$2590'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8423$2589'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8415$2563'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8407$2562'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8399$2561'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8391$2535'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8383$2534'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8375$2533'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8367$2507'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8359$2506'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8351$2505'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8322$2504'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8322$2504'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8293$2503'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8293$2503'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8264$2502'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8264$2502'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8235$2501'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8235$2501'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8206$2500'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8206$2500'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8177$2499'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8177$2499'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8148$2498'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8148$2498'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8119$2497'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8090$2496'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8090$2496'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8061$2495'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8061$2495'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8032$2494'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8032$2494'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8003$2493'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8003$2493'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7974$2492'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7974$2492'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7945$2491'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7945$2491'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7916$2490'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7916$2490'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7887$2489'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7887$2489'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7858$2488'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7829$2487'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7829$2487'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7591$2186'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7573$2185'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7568$2184'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7563$2183'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7558$2182'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7553$2181'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7548$2180'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7543$2179'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7538$2178'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7533$2177'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7528$2176'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7523$2175'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7518$2174'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7513$2173'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7481$2172'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7370$1961'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7311$1940'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7259$1928'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7250$1925'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7241$1922'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7209$1911'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7200$1908'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7165$1899'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7157$1898'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7157$1898'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7141$1897'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7134$1896'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7134$1896'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7128$1895'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7128$1895'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7113$1894'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7106$1893'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7106$1893'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7092$1892'.
Found and cleaned up 12 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6934$1738'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6924$1733'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6924$1733'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6907$1726'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6884$1710'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6875$1707'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6875$1707'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6858$1700'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6824$1674'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6824$1674'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6813$1667'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6797$1662'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6791$1660'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6791$1660'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6786$1659'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6779$1657'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6779$1657'.
Found and cleaned up 28 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6612$1637'.
Found and cleaned up 6 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6549$1627'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6540$1624'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6540$1624'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6531$1621'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6531$1621'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6513$1612'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6513$1612'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6504$1609'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6504$1609'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6427$1602'.
Found and cleaned up 15 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6353$1595'.
Found and cleaned up 6 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6298$1590'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6285$1586'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6244$1512'.
Found and cleaned up 11 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6159$1502'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6153$1501'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6153$1501'.
Found and cleaned up 12 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6076$1498'.
Found and cleaned up 7 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6021$1497'.
Found and cleaned up 5 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5964$1491'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5928$1475'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5928$1475'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5921$1474'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5921$1474'.
Found and cleaned up 4 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5885$1470'.
Found and cleaned up 3 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5859$1467'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5841$1466'.
Found and cleaned up 3 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5811$1465'.
Found and cleaned up 7 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5671$1428'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5649$1427'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5634$1415'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5610$1414'.
Found and cleaned up 9 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5437$949'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5420$938'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5420$938'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5411$931'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5411$931'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5402$924'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5402$924'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5393$917'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5393$917'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5384$910'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5384$910'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5375$903'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5375$903'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5366$896'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5366$896'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5357$889'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5357$889'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5351$888'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5351$888'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5345$887'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5345$887'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5339$886'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5339$886'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5321$781'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5314$778'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5314$778'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5308$777'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5308$777'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5302$776'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5302$776'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5284$671'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5168$608'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5152$599'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5152$599'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5130$595'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5130$595'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5119$586'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5011$578'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4995$569'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4995$569'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4973$565'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4973$565'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4962$556'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4854$548'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4838$539'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4838$539'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4816$535'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4816$535'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4805$526'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4697$518'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4681$509'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4681$509'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4659$505'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4659$505'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4648$496'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4540$488'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4524$479'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4524$479'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4502$475'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4502$475'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4491$466'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4383$458'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4367$449'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4367$449'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4345$445'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4345$445'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4334$436'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4226$428'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4210$419'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4210$419'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4188$415'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4188$415'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4177$406'.
Found and cleaned up 14 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4069$398'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4053$389'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4053$389'.
Found and cleaned up 2 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4031$385'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4031$385'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4020$376'.
Found and cleaned up 6 empty switches in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3961$372'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3869$357'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3846$350'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3735$349'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3654$348'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3654$348'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3637$347'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3637$347'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3620$346'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3620$346'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3603$345'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3603$345'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3586$344'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3586$344'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3569$343'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3569$343'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3552$342'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3552$342'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3535$341'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3535$341'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3518$340'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3518$340'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3501$339'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3501$339'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3484$338'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3484$338'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3467$337'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3467$337'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3450$336'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3450$336'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3433$335'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3433$335'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3416$334'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3416$334'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3399$333'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3399$333'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3317$324'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3250$323'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3238$322'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3226$321'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3214$320'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3202$319'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3190$318'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3178$317'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3166$316'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3154$315'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3143$314'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3131$313'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3119$312'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3107$311'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3095$310'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3083$309'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3071$308'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3059$307'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3047$306'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3036$305'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3017$299'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:3017$299'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2997$294'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2991$292'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2991$292'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2986$291'.
Found and cleaned up 1 empty switch in `\orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2980$289'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2980$289'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2950$268'.
Removing empty process `orangecrab.$proc$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:2940$267'.
Cleaned up 1494 empty switches.

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~1809 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 1239 unused cells and 9664 unused wires.
<suppressed ~1548 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
checking module orangecrab..
found and reported 0 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~4320 debug messages>
Removed a total of 1440 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5935: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port A of cell $flatten\VexRiscv.\dataCache_1_.$procmux$6070: \VexRiscv.dataCache_1_.stageB_flusher_valid -> 1'0
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1_.$procmux$6068: \VexRiscv.dataCache_1_.stageB_flusher_valid -> 1'1
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1_.$procmux$6525: \VexRiscv.dataCache_1_.stageB_flusher_valid -> 1'1
      Replacing known input bits on port B of cell $procmux$10103: \sdram_bankmachine7_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10101: \sdram_bankmachine7_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10119: \sdram_bankmachine7_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10117: \sdram_bankmachine7_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10135: \sdram_bankmachine7_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10133: \sdram_bankmachine7_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10198: \sdram_bankmachine6_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10196: \sdram_bankmachine6_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10214: \sdram_bankmachine6_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10212: \sdram_bankmachine6_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10230: \sdram_bankmachine6_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10228: \sdram_bankmachine6_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10293: \sdram_bankmachine5_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10291: \sdram_bankmachine5_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10309: \sdram_bankmachine5_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10307: \sdram_bankmachine5_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10325: \sdram_bankmachine5_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10323: \sdram_bankmachine5_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10388: \sdram_bankmachine4_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10386: \sdram_bankmachine4_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10404: \sdram_bankmachine4_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10402: \sdram_bankmachine4_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10420: \sdram_bankmachine4_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10418: \sdram_bankmachine4_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10483: \sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10481: \sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10499: \sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10497: \sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10515: \sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10513: \sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10578: \sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10576: \sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10594: \sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10592: \sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10610: \sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10608: \sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10673: \sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10671: \sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10689: \sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10687: \sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10705: \sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10703: \sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10768: \sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10766: \sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10784: \sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10782: \sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$10800: \sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$10798: \sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$10864: \sdram_sequencer_count -> 1'0
      Replacing known input bits on port A of cell $procmux$12468: \subfragments_wb2csr_state -> 1'1
      Replacing known input bits on port A of cell $procmux$12465: \subfragments_wb2csr_state -> 1'0
      Replacing known input bits on port B of cell $procmux$8321: \usb0_usb_core_rx_reset_counter -> { 1'1 \usb0_usb_core_rx_reset_counter [5:0] }
      Replacing known input bits on port B of cell $procmux$12448: \usb0_out_next -> 1'1
      Replacing known input bits on port B of cell $procmux$12250: \usb0_usb_core_txstate_i_pkt_start -> 1'1
      Replacing known input bits on port A of cell $procmux$9512: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$9510: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$9508: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$9516: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$9514: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$9702: \sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9700: \sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9718: \sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9716: \sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9741: \sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9739: \sdram_trrdcon_ready -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7029.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7038.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7047.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7056.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7140.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7255.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7383.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7404.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7407.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7413.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7426.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7428.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7434.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7444.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7446.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7452.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7470.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7483.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7485.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7491.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7501.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7503.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7509.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7527.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7573.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7579.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7585.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7594.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7600.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7606.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7612.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7621.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7691.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7763.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7781.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7841.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7863.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7873.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7875.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7881.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7891.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7893.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7899.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7911.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7917.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7926.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7936.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7938.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7944.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7954.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7956.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7962.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7974.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7980.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7989.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5992.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6136.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6138.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6144.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6171.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6173.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6179.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6189.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6191.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6197.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6210.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6213.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6215.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6222.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6225.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6227.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6234.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6236.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6242.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6262.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6264.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6266.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6273.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6275.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6281.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6297.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6300.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6302.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6309.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6311.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6318.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6320.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6326.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6343.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6345.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6347.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6354.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6356.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6362.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6382.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6384.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6390.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6403.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6405.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6411.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6424.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6426.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6432.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6445.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6447.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6453.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6470.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6472.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6474.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6481.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6483.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$6489.
    dead port 1/2 on $mux $procmux$9608.
Removed 113 multiplexer ports.
<suppressed ~1135 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7150: $auto$opt_reduce.cc:134:opt_mux$16118
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7396: { $flatten\VexRiscv.$procmux$7399_CMP $auto$opt_reduce.cc:134:opt_mux$16120 }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$7473: { }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$7530: { }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$8007:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN[31:0]$5104 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$6005:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN[31:0]$5853 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$6013:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN[21:0]$5847 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6553:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689 [7:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN[7:0]$5689 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6559:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692 [7:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN[7:0]$5692 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6565:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695 [7:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN[7:0]$5695 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6571:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698 [7:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN[7:0]$5698 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6579:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [21:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN[21:0]$5682 [0] }
    New ctrl vector for $pmux cell $procmux$11151: { $procmux$11153_CMP $procmux$11152_CMP }
    New ctrl vector for $pmux cell $procmux$11156: { $procmux$11153_CMP $procmux$11152_CMP }
    New ctrl vector for $pmux cell $procmux$11186: { $procmux$11188_CMP $procmux$11187_CMP }
    New ctrl vector for $pmux cell $procmux$11191: { $procmux$11188_CMP $procmux$11187_CMP }
    New ctrl vector for $pmux cell $procmux$11421: $auto$opt_reduce.cc:134:opt_mux$16122
    New ctrl vector for $pmux cell $procmux$11436: $auto$opt_reduce.cc:134:opt_mux$16124
    New ctrl vector for $pmux cell $procmux$11440: $auto$opt_reduce.cc:134:opt_mux$16126
    New ctrl vector for $pmux cell $procmux$11444: $auto$opt_reduce.cc:134:opt_mux$16128
    New ctrl vector for $pmux cell $procmux$11533: $auto$opt_reduce.cc:134:opt_mux$16130
    New ctrl vector for $pmux cell $procmux$11540: $auto$opt_reduce.cc:134:opt_mux$16132
    New ctrl vector for $pmux cell $procmux$11784: $auto$opt_reduce.cc:134:opt_mux$16134
    New ctrl vector for $pmux cell $procmux$11926: { $procmux$11929_CMP $auto$opt_reduce.cc:134:opt_mux$16136 }
    New ctrl vector for $pmux cell $procmux$12162: $auto$opt_reduce.cc:134:opt_mux$16138
    New ctrl vector for $pmux cell $procmux$12242: $auto$opt_reduce.cc:134:opt_mux$16140
    New ctrl vector for $pmux cell $procmux$12253: $auto$opt_reduce.cc:134:opt_mux$16142
    New ctrl vector for $pmux cell $procmux$12277: $auto$opt_reduce.cc:134:opt_mux$16144
    New ctrl vector for $pmux cell $procmux$12291: $auto$opt_reduce.cc:134:opt_mux$16146
    New ctrl vector for $pmux cell $procmux$12402: { $procmux$12380_CMP $auto$opt_reduce.cc:134:opt_mux$16148 }
    New ctrl vector for $pmux cell $procmux$12410: { $procmux$12380_CMP $auto$opt_reduce.cc:134:opt_mux$16150 }
    New ctrl vector for $pmux cell $procmux$12599: $auto$opt_reduce.cc:134:opt_mux$16152
    New ctrl vector for $pmux cell $procmux$12603: $auto$opt_reduce.cc:134:opt_mux$16154
    New ctrl vector for $pmux cell $procmux$12659: $auto$opt_reduce.cc:134:opt_mux$16156
    New ctrl vector for $pmux cell $procmux$12693: $auto$opt_reduce.cc:134:opt_mux$16158
    New ctrl vector for $pmux cell $procmux$12710: $auto$opt_reduce.cc:134:opt_mux$16160
    New ctrl vector for $pmux cell $procmux$12759: { $procmux$12657_CMP $auto$opt_reduce.cc:134:opt_mux$16162 }
    New ctrl vector for $pmux cell $procmux$12776: { $procmux$12657_CMP $procmux$12650_CMP $auto$opt_reduce.cc:134:opt_mux$16164 }
    New ctrl vector for $pmux cell $procmux$12810: $auto$opt_reduce.cc:134:opt_mux$16166
    New ctrl vector for $pmux cell $procmux$12914: { $procmux$12901_CMP $procmux$12893_CMP $auto$opt_reduce.cc:134:opt_mux$16168 }
    New ctrl vector for $pmux cell $procmux$12947: $auto$opt_reduce.cc:134:opt_mux$16170
    New ctrl vector for $pmux cell $procmux$12969: $auto$opt_reduce.cc:134:opt_mux$16172
    New ctrl vector for $pmux cell $procmux$12991: $auto$opt_reduce.cc:134:opt_mux$16174
    New ctrl vector for $pmux cell $procmux$13013: $auto$opt_reduce.cc:134:opt_mux$16176
    New ctrl vector for $pmux cell $procmux$13054: { $procmux$12901_CMP $auto$opt_reduce.cc:134:opt_mux$16178 }
    New ctrl vector for $pmux cell $procmux$13086: $auto$opt_reduce.cc:134:opt_mux$16180
    New ctrl vector for $pmux cell $procmux$13096: $auto$opt_reduce.cc:134:opt_mux$16182
    New ctrl vector for $pmux cell $procmux$13163: { $procmux$13150_CMP $procmux$13142_CMP $auto$opt_reduce.cc:134:opt_mux$16184 }
    New ctrl vector for $pmux cell $procmux$13196: $auto$opt_reduce.cc:134:opt_mux$16186
    New ctrl vector for $pmux cell $procmux$13218: $auto$opt_reduce.cc:134:opt_mux$16188
    New ctrl vector for $pmux cell $procmux$13240: $auto$opt_reduce.cc:134:opt_mux$16190
    New ctrl vector for $pmux cell $procmux$13262: $auto$opt_reduce.cc:134:opt_mux$16192
    New ctrl vector for $pmux cell $procmux$13303: { $procmux$13150_CMP $auto$opt_reduce.cc:134:opt_mux$16194 }
    New ctrl vector for $pmux cell $procmux$13335: $auto$opt_reduce.cc:134:opt_mux$16196
    New ctrl vector for $pmux cell $procmux$13345: $auto$opt_reduce.cc:134:opt_mux$16198
    New ctrl vector for $pmux cell $procmux$13412: { $procmux$13399_CMP $procmux$13391_CMP $auto$opt_reduce.cc:134:opt_mux$16200 }
    New ctrl vector for $pmux cell $procmux$13445: $auto$opt_reduce.cc:134:opt_mux$16202
    New ctrl vector for $pmux cell $procmux$13467: $auto$opt_reduce.cc:134:opt_mux$16204
    New ctrl vector for $pmux cell $procmux$13489: $auto$opt_reduce.cc:134:opt_mux$16206
    New ctrl vector for $pmux cell $procmux$13511: $auto$opt_reduce.cc:134:opt_mux$16208
    New ctrl vector for $pmux cell $procmux$13552: { $procmux$13399_CMP $auto$opt_reduce.cc:134:opt_mux$16210 }
    New ctrl vector for $pmux cell $procmux$13584: $auto$opt_reduce.cc:134:opt_mux$16212
    New ctrl vector for $pmux cell $procmux$13594: $auto$opt_reduce.cc:134:opt_mux$16214
    New ctrl vector for $pmux cell $procmux$13661: { $procmux$13648_CMP $procmux$13640_CMP $auto$opt_reduce.cc:134:opt_mux$16216 }
    New ctrl vector for $pmux cell $procmux$13694: $auto$opt_reduce.cc:134:opt_mux$16218
    New ctrl vector for $pmux cell $procmux$13716: $auto$opt_reduce.cc:134:opt_mux$16220
    New ctrl vector for $pmux cell $procmux$13738: $auto$opt_reduce.cc:134:opt_mux$16222
    New ctrl vector for $pmux cell $procmux$13760: $auto$opt_reduce.cc:134:opt_mux$16224
    New ctrl vector for $pmux cell $procmux$13801: { $procmux$13648_CMP $auto$opt_reduce.cc:134:opt_mux$16226 }
    New ctrl vector for $pmux cell $procmux$13833: $auto$opt_reduce.cc:134:opt_mux$16228
    New ctrl vector for $pmux cell $procmux$13843: $auto$opt_reduce.cc:134:opt_mux$16230
    New ctrl vector for $pmux cell $procmux$13910: { $procmux$13897_CMP $procmux$13889_CMP $auto$opt_reduce.cc:134:opt_mux$16232 }
    New ctrl vector for $pmux cell $procmux$13943: $auto$opt_reduce.cc:134:opt_mux$16234
    New ctrl vector for $pmux cell $procmux$13965: $auto$opt_reduce.cc:134:opt_mux$16236
    New ctrl vector for $pmux cell $procmux$13987: $auto$opt_reduce.cc:134:opt_mux$16238
    New ctrl vector for $pmux cell $procmux$14009: $auto$opt_reduce.cc:134:opt_mux$16240
    New ctrl vector for $pmux cell $procmux$14050: { $procmux$13897_CMP $auto$opt_reduce.cc:134:opt_mux$16242 }
    New ctrl vector for $pmux cell $procmux$14082: $auto$opt_reduce.cc:134:opt_mux$16244
    New ctrl vector for $pmux cell $procmux$14092: $auto$opt_reduce.cc:134:opt_mux$16246
    New ctrl vector for $pmux cell $procmux$14159: { $procmux$14146_CMP $procmux$14138_CMP $auto$opt_reduce.cc:134:opt_mux$16248 }
    New ctrl vector for $pmux cell $procmux$14192: $auto$opt_reduce.cc:134:opt_mux$16250
    New ctrl vector for $pmux cell $procmux$14214: $auto$opt_reduce.cc:134:opt_mux$16252
    New ctrl vector for $pmux cell $procmux$14236: $auto$opt_reduce.cc:134:opt_mux$16254
    New ctrl vector for $pmux cell $procmux$14258: $auto$opt_reduce.cc:134:opt_mux$16256
    New ctrl vector for $pmux cell $procmux$14299: { $procmux$14146_CMP $auto$opt_reduce.cc:134:opt_mux$16258 }
    New ctrl vector for $pmux cell $procmux$14331: $auto$opt_reduce.cc:134:opt_mux$16260
    New ctrl vector for $pmux cell $procmux$14341: $auto$opt_reduce.cc:134:opt_mux$16262
    New ctrl vector for $pmux cell $procmux$14408: { $procmux$14395_CMP $procmux$14387_CMP $auto$opt_reduce.cc:134:opt_mux$16264 }
    New ctrl vector for $pmux cell $procmux$14434: $auto$opt_reduce.cc:134:opt_mux$16266
    New ctrl vector for $pmux cell $procmux$14456: $auto$opt_reduce.cc:134:opt_mux$16268
    New ctrl vector for $pmux cell $procmux$14478: $auto$opt_reduce.cc:134:opt_mux$16270
    New ctrl vector for $pmux cell $procmux$14500: $auto$opt_reduce.cc:134:opt_mux$16272
    New ctrl vector for $pmux cell $procmux$14548: { $procmux$14395_CMP $auto$opt_reduce.cc:134:opt_mux$16274 }
    New ctrl vector for $pmux cell $procmux$14580: $auto$opt_reduce.cc:134:opt_mux$16276
    New ctrl vector for $pmux cell $procmux$14590: $auto$opt_reduce.cc:134:opt_mux$16278
    New ctrl vector for $pmux cell $procmux$14657: { $procmux$14644_CMP $procmux$14636_CMP $auto$opt_reduce.cc:134:opt_mux$16280 }
    New ctrl vector for $pmux cell $procmux$14690: $auto$opt_reduce.cc:134:opt_mux$16282
    New ctrl vector for $pmux cell $procmux$14712: $auto$opt_reduce.cc:134:opt_mux$16284
    New ctrl vector for $pmux cell $procmux$14734: $auto$opt_reduce.cc:134:opt_mux$16286
    New ctrl vector for $pmux cell $procmux$14756: $auto$opt_reduce.cc:134:opt_mux$16288
    New ctrl vector for $pmux cell $procmux$14797: { $procmux$14644_CMP $auto$opt_reduce.cc:134:opt_mux$16290 }
    New ctrl vector for $pmux cell $procmux$14829: $auto$opt_reduce.cc:134:opt_mux$16292
    New ctrl vector for $pmux cell $procmux$14839: $auto$opt_reduce.cc:134:opt_mux$16294
    Consolidated identical input bits for $mux cell $procmux$8013:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572 [7:1] = { $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572 [0] $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572 [0] $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572 [0] $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572 [0] $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572 [0] $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572 [0] $0$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN[7:0]$3572 [0] }
    Consolidated identical input bits for $mux cell $procmux$8019:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567 [7:1] = { $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567 [0] $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567 [0] $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567 [0] $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567 [0] $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567 [0] $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567 [0] $0$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN[7:0]$3567 [0] }
    Consolidated identical input bits for $mux cell $procmux$8025:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562 [7:1] = { $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562 [0] $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562 [0] $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562 [0] $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562 [0] $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562 [0] $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562 [0] $0$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN[7:0]$3562 [0] }
    Consolidated identical input bits for $mux cell $procmux$8031:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557 [7:1] = { $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557 [0] $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557 [0] $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557 [0] $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557 [0] $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557 [0] $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557 [0] $0$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN[7:0]$3557 [0] }
    Consolidated identical input bits for $mux cell $procmux$8037:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552 [7:1] = { $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552 [0] $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552 [0] $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552 [0] $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552 [0] $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552 [0] $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552 [0] $0$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN[7:0]$3552 [0] }
    Consolidated identical input bits for $mux cell $procmux$8043:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547 [7:1] = { $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547 [0] $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547 [0] $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547 [0] $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547 [0] $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547 [0] $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547 [0] $0$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN[7:0]$3547 [0] }
    Consolidated identical input bits for $mux cell $procmux$8049:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542 [7:1] = { $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542 [0] $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542 [0] $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542 [0] $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542 [0] $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542 [0] $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542 [0] $0$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN[7:0]$3542 [0] }
    Consolidated identical input bits for $mux cell $procmux$8055:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537 [7:1] = { $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537 [0] $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537 [0] $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537 [0] $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537 [0] $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537 [0] $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537 [0] $0$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN[7:0]$3537 [0] }
    Consolidated identical input bits for $mux cell $procmux$8061:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532 [7:1] = { $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532 [0] $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532 [0] $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532 [0] $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532 [0] $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532 [0] $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532 [0] $0$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN[7:0]$3532 [0] }
    Consolidated identical input bits for $mux cell $procmux$8067:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527 [7:1] = { $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527 [0] $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527 [0] $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527 [0] $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527 [0] $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527 [0] $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527 [0] $0$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN[7:0]$3527 [0] }
    Consolidated identical input bits for $mux cell $procmux$8073:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522 [7:1] = { $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522 [0] $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522 [0] $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522 [0] $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522 [0] $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522 [0] $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522 [0] $0$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN[7:0]$3522 [0] }
    Consolidated identical input bits for $mux cell $procmux$8079:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517 [7:1] = { $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517 [0] $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517 [0] $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517 [0] $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517 [0] $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517 [0] $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517 [0] $0$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN[7:0]$3517 [0] }
    Consolidated identical input bits for $mux cell $procmux$8085:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512 [7:1] = { $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512 [0] $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512 [0] $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512 [0] $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512 [0] $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512 [0] $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512 [0] $0$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN[7:0]$3512 [0] }
    Consolidated identical input bits for $mux cell $procmux$8091:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507 [7:1] = { $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507 [0] $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507 [0] $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507 [0] $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507 [0] $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507 [0] $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507 [0] $0$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN[7:0]$3507 [0] }
    Consolidated identical input bits for $mux cell $procmux$8097:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502 [7:1] = { $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502 [0] $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502 [0] $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502 [0] $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502 [0] $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502 [0] $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502 [0] $0$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN[7:0]$3502 [0] }
    Consolidated identical input bits for $mux cell $procmux$8103:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497 [7:1] = { $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497 [0] $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497 [0] $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497 [0] $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497 [0] $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497 [0] $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497 [0] $0$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN[7:0]$3497 [0] }
    Consolidated identical input bits for $mux cell $procmux$8109:
      Old ports: A=66'000000000000000000000000000000000000000000000000000000000000000000, B=66'111111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0]
      New connections: $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [65:1] = { $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] $0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN[65:0]$3489 [0] }
    Consolidated identical input bits for $mux cell $procmux$8115:
      Old ports: A=67'0000000000000000000000000000000000000000000000000000000000000000000, B=67'1111111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0]
      New connections: $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [66:1] = { $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] $0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN[66:0]$3482 [0] }
    Consolidated identical input bits for $mux cell $procmux$8123:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475 [0]
      New connections: $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475 [7:1] = { $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475 [0] $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475 [0] $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475 [0] $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475 [0] $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475 [0] $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475 [0] $0$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN[7:0]$3475 [0] }
    Consolidated identical input bits for $mux cell $procmux$8131:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468 [0]
      New connections: $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468 [7:1] = { $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468 [0] $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468 [0] $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468 [0] $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468 [0] $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468 [0] $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468 [0] $0$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN[7:0]$3468 [0] }
    Consolidated identical input bits for $mux cell $procmux$8139:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461 [0]
      New connections: $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461 [7:1] = { $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461 [0] $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461 [0] $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461 [0] $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461 [0] $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461 [0] $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461 [0] $0$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN[7:0]$3461 [0] }
    Consolidated identical input bits for $mux cell $procmux$8145:
      Old ports: A=2'00, B=2'11, Y=$0$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_EN[1:0]$3454
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_EN[1:0]$3454 [0]
      New connections: $0$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_EN[1:0]$3454 [1] = $0$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_EN[1:0]$3454 [0]
    Consolidated identical input bits for $mux cell $procmux$8151:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447 [0]
      New connections: $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447 [7:1] = { $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447 [0] $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447 [0] $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447 [0] $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447 [0] $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447 [0] $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447 [0] $0$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN[7:0]$3447 [0] }
    Consolidated identical input bits for $mux cell $procmux$8157:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0]
      New connections: $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [23:1] = { $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] $0$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN[23:0]$3434 [0] }
    Consolidated identical input bits for $mux cell $procmux$8163:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0]
      New connections: $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [22:1] = { $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] $0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN[22:0]$3427 [0] }
    Consolidated identical input bits for $mux cell $procmux$8169:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0]
      New connections: $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [22:1] = { $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] $0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN[22:0]$3420 [0] }
    Consolidated identical input bits for $mux cell $procmux$8175:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0]
      New connections: $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [22:1] = { $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] $0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN[22:0]$3413 [0] }
    Consolidated identical input bits for $mux cell $procmux$8181:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0]
      New connections: $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [22:1] = { $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] $0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN[22:0]$3406 [0] }
    Consolidated identical input bits for $mux cell $procmux$8187:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0]
      New connections: $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [22:1] = { $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] $0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN[22:0]$3399 [0] }
    Consolidated identical input bits for $mux cell $procmux$8193:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0]
      New connections: $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [22:1] = { $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] $0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN[22:0]$3392 [0] }
    Consolidated identical input bits for $mux cell $procmux$8199:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0]
      New connections: $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [22:1] = { $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] $0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN[22:0]$3385 [0] }
    Consolidated identical input bits for $mux cell $procmux$8205:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0]
      New connections: $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [22:1] = { $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] $0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN[22:0]$3378 [0] }
    Consolidated identical input bits for $mux cell $procmux$8211:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321 [0]
      New connections: $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321 [0] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321 [0] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321 [0] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321 [0] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321 [0] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321 [0] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321 [0] }
    Consolidated identical input bits for $mux cell $procmux$8217:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [8]
      New connections: { $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [31:9] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [8] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [8] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [8] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [8] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [8] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [8] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_EN[31:0]$3324 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$8223:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [16]
      New connections: { $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [31:17] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [15:0] } = { 8'00000000 $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [16] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [16] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [16] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [16] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [16] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [16] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$8229:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [24]
      New connections: { $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [31:25] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [23:0] } = { $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [24] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [24] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [24] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [24] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [24] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [24] $0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12223$234_EN[31:0]$3330 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $procmux$8364: { $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7027$1746_Y $procmux$8384_CMP $procmux$8383_CMP $procmux$8382_CMP $procmux$8381_CMP $procmux$8380_CMP $procmux$8379_CMP $procmux$8378_CMP $procmux$8377_CMP $procmux$8376_CMP $procmux$8375_CMP $procmux$8374_CMP $procmux$8372_CMP $procmux$8371_CMP $procmux$8370_CMP $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7075$1858_Y $procmux$8368_CMP $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7084$1879_Y $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7087$1886_Y }
    New ctrl vector for $pmux cell $procmux$9008: { $auto$opt_reduce.cc:134:opt_mux$16296 $procmux$9014_CMP $procmux$9013_CMP $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7419$2039_Y $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7422$2046_Y $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7745$2409_Y $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7748$2416_Y }
    New ctrl vector for $pmux cell $procmux$9058: { $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7652$2247_Y $procmux$9074_CMP $procmux$9072_CMP $procmux$9071_CMP $procmux$9070_CMP $procmux$9069_CMP $procmux$9068_CMP $procmux$9067_CMP $procmux$9066_CMP $procmux$9064_CMP $procmux$9063_CMP $procmux$9062_CMP $procmux$9061_CMP $procmux$9060_CMP $procmux$9059_CMP }
    New ctrl vector for $pmux cell $procmux$9157: { $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7407$2011_Y $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7745$2409_Y }
  Optimizing cells in module \orangecrab.
Performed a total of 143 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~612 debug messages>
Removed a total of 204 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 0 on $procdff$15833 ($dff) from module orangecrab.
Setting constant 0-bit at position 1 on $procdff$15833 ($dff) from module orangecrab.
Setting constant 0-bit at position 2 on $procdff$15833 ($dff) from module orangecrab.
Setting constant 0-bit at position 0 on $procdff$15666 ($dff) from module orangecrab.
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$15242 ($dff) from module orangecrab.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 4 unused cells and 1715 unused wires.
<suppressed ~16 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~19 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$11440.
    dead port 2/2 on $mux $procmux$11440.
    dead port 1/2 on $mux $procmux$11444.
    dead port 1/2 on $mux $procmux$11533.
    dead port 2/2 on $mux $procmux$11533.
    dead port 1/2 on $mux $procmux$11540.
    dead port 1/2 on $mux $procmux$11784.
    dead port 2/2 on $mux $procmux$11784.
    dead port 1/2 on $mux $procmux$12162.
    dead port 2/2 on $mux $procmux$12162.
    dead port 1/2 on $mux $procmux$12242.
    dead port 2/2 on $mux $procmux$12242.
Removed 12 multiplexer ports.
<suppressed ~1147 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7182: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6964_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$7160_CMP $flatten\VexRiscv.$procmux$7159_CMP $flatten\VexRiscv.$procmux$6934_CMP }
    New ctrl vector for $pmux cell $procmux$11181: { $procmux$11153_CMP $procmux$11152_CMP }
    New ctrl vector for $pmux cell $procmux$11216: { $procmux$11188_CMP $procmux$11187_CMP }
  Optimizing cells in module \orangecrab.
Performed a total of 3 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 1 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 2 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 3 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 4 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 5 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 6 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 7 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 8 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 9 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 10 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 11 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 12 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 13 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 14 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 15 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 16 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 17 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 18 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 19 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 20 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 21 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 22 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 23 on $procdff$15518 ($dff) from module orangecrab.
Setting constant 0-bit at position 0 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 1 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 2 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 3 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 4 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 5 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 6 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 7 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 8 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 9 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 10 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 11 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 12 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 13 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 14 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 15 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 24 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 25 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 26 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 27 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 28 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 29 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 30 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 31 on $procdff$15515 ($dff) from module orangecrab.
Setting constant 0-bit at position 0 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 1 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 2 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 3 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 4 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 5 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 6 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 7 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 16 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 17 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 18 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 19 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 20 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 21 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 22 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 23 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 24 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 25 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 26 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 27 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 28 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 29 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 30 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 31 on $procdff$15512 ($dff) from module orangecrab.
Setting constant 0-bit at position 8 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 9 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 10 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 11 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 12 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 13 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 14 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 15 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 16 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 17 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 18 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 19 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 20 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 21 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 22 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 23 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 24 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 25 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 26 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 27 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 28 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 29 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 30 on $procdff$15509 ($dff) from module orangecrab.
Setting constant 0-bit at position 31 on $procdff$15509 ($dff) from module orangecrab.

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 1 unused cells and 13 unused wires.
<suppressed ~8 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1147 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking orangecrab.$flatten\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$4867_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$5839_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$5655_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$5656_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$5657_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$5658_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$5654_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13874$251_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13884$252_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13974$261_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13984$262_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13994$263_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14004$264_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14014$265_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14024$266_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13894$253_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13904$254_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13914$255_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13924$256_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13934$257_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13944$258_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13954$259_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13964$260_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13735$247_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13686$244_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_DATA as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13702$245_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.VexRiscv._zz_133_ as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking orangecrab.basesoc_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.sdram_choose_cmd_grant as FSM state register:
    Register has an initialization value.
Not marking orangecrab.sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking orangecrab.sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking orangecrab.sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking orangecrab.sdram_dfi_p1_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking orangecrab.subfragments_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_bankmachine4_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_bankmachine5_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_bankmachine6_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_bankmachine7_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_clockdomainsrenamer_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_fsm_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_packetheaderdecode_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_resetinserter_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_rxpipeline_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_txnrziencoder_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_clockdomainsrenamer_txpacketsend_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_refresher_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.subfragments_state as FSM state register:
    Register has an initialization value.
Not marking orangecrab.usb0_usb_core_response_pid as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking orangecrab.usb0_usb_core_tx_state_gray as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1147 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$16114 ($dff) from module orangecrab (D = $procmux$11113_Y, Q = \ddrphy_counter, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$16297 ($sdff) from module orangecrab (D = $procmux$11113_Y, Q = \ddrphy_counter).
Adding SRST signal on $procdff$16112 ($dff) from module orangecrab (D = $procmux$11120_Y, Q = \ddrphy_reset1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16301 ($sdff) from module orangecrab (D = 1'1, Q = \ddrphy_reset1).
Adding SRST signal on $procdff$16111 ($dff) from module orangecrab (D = $procmux$11126_Y, Q = \ddrphy_pause1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16303 ($sdff) from module orangecrab (D = 1'1, Q = \ddrphy_pause1).
Adding SRST signal on $procdff$16110 ($dff) from module orangecrab (D = $procmux$11132_Y, Q = \ddrphy_freeze, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16305 ($sdff) from module orangecrab (D = 1'1, Q = \ddrphy_freeze).
Adding SRST signal on $procdff$16109 ($dff) from module orangecrab (D = $procmux$11138_Y, Q = \ddrphy_stop1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16307 ($sdff) from module orangecrab (D = 1'1, Q = \ddrphy_stop1).
Adding SRST signal on $procdff$16108 ($dff) from module orangecrab (D = $procmux$11144_Y, Q = \ddrphy_update, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16309 ($sdff) from module orangecrab (D = 1'1, Q = \ddrphy_update).
Adding EN signal on $procdff$16107 ($dff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8944$2827_Y, Q = \crg_por_count).
Adding EN signal on $procdff$16098 ($dff) from module orangecrab (D = \basesoc_next_state, Q = \basesoc_state).
Adding SRST signal on $procdff$16097 ($dff) from module orangecrab (D = $procmux$9008_Y, Q = \basesoc_interface8_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16096 ($dff) from module orangecrab (D = $procmux$9029_Y, Q = \basesoc_interface7_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16095 ($dff) from module orangecrab (D = $procmux$9058_Y, Q = \basesoc_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16094 ($dff) from module orangecrab (D = $procmux$9088_Y, Q = \basesoc_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16093 ($dff) from module orangecrab (D = $procmux$9100_Y, Q = \basesoc_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16092 ($dff) from module orangecrab (D = $procmux$9136_Y, Q = \basesoc_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16091 ($dff) from module orangecrab (D = $procmux$9157_Y, Q = \basesoc_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16090 ($dff) from module orangecrab (D = $procmux$9171_Y, Q = \basesoc_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16089 ($dff) from module orangecrab (D = \multiregimpl1_regs1, Q = \basesoc_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$16089 ($dff) from module orangecrab (D = $procmux$9177_Y [31:1], Q = \basesoc_interface0_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$16088 ($dff) from module orangecrab (D = $procmux$9502_Y, Q = \basesoc_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:702:run$16329 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10726$3209_Y, Q = \basesoc_count).
Adding EN signal on $procdff$16085 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w_basesoc_next_value0, Q = \basesoc_basesoc_dat_w).
Adding EN signal on $procdff$16084 ($dff) from module orangecrab (D = \basesoc_basesoc_we_basesoc_next_value2, Q = \basesoc_basesoc_we).
Adding SRST signal on $auto$opt_dff.cc:764:run$16332 ($dffe) from module orangecrab (D = $and$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7289$1931_Y, Q = \basesoc_basesoc_we, rval = 1'0).
Adding EN signal on $procdff$16083 ($dff) from module orangecrab (D = \basesoc_basesoc_adr_basesoc_next_value1, Q = \basesoc_basesoc_adr).
Adding SRST signal on $auto$opt_dff.cc:764:run$16338 ($dffe) from module orangecrab (D = \basesoc_basesoc_wishbone_adr [13:0], Q = \basesoc_basesoc_adr, rval = 14'00000000000000).
Adding EN signal on $procdff$16080 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage12_storage).
Adding EN signal on $procdff$16078 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage11_storage).
Adding EN signal on $procdff$16076 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage10_storage).
Adding EN signal on $procdff$16074 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage9_storage).
Adding EN signal on $procdff$16072 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage8_storage).
Adding EN signal on $procdff$16070 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage7_storage).
Adding EN signal on $procdff$16068 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage6_storage).
Adding EN signal on $procdff$16066 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage5_storage).
Adding EN signal on $procdff$16064 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage4_storage).
Adding EN signal on $procdff$16062 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage3_storage).
Adding EN signal on $procdff$16060 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage2_storage).
Adding EN signal on $procdff$16058 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage1_storage).
Adding EN signal on $procdff$16056 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \subfragments_csrstorage0_storage).
Adding EN signal on $procdff$16055 ($dff) from module orangecrab (D = \subfragments_next_state, Q = \subfragments_state).
Adding EN signal on $procdff$16036 ($dff) from module orangecrab (D = \subfragments_multiplexer_next_state, Q = \subfragments_multiplexer_state).
Adding EN signal on $procdff$16035 ($dff) from module orangecrab (D = \subfragments_bankmachine7_next_state, Q = \subfragments_bankmachine7_state).
Adding EN signal on $procdff$16034 ($dff) from module orangecrab (D = \subfragments_bankmachine6_next_state, Q = \subfragments_bankmachine6_state).
Adding EN signal on $procdff$16033 ($dff) from module orangecrab (D = \subfragments_bankmachine5_next_state, Q = \subfragments_bankmachine5_state).
Adding EN signal on $procdff$16032 ($dff) from module orangecrab (D = \subfragments_bankmachine4_next_state, Q = \subfragments_bankmachine4_state).
Adding EN signal on $procdff$16031 ($dff) from module orangecrab (D = \subfragments_bankmachine3_next_state, Q = \subfragments_bankmachine3_state).
Adding EN signal on $procdff$16030 ($dff) from module orangecrab (D = \subfragments_bankmachine2_next_state, Q = \subfragments_bankmachine2_state).
Adding EN signal on $procdff$16029 ($dff) from module orangecrab (D = \subfragments_bankmachine1_next_state, Q = \subfragments_bankmachine1_state).
Adding EN signal on $procdff$16028 ($dff) from module orangecrab (D = \subfragments_bankmachine0_next_state, Q = \subfragments_bankmachine0_state).
Adding EN signal on $procdff$16027 ($dff) from module orangecrab (D = \subfragments_refresher_next_state, Q = \subfragments_refresher_state).
Adding SRST signal on $procdff$16022 ($dff) from module orangecrab (D = $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10689$3205_Y, Q = \usb0_ack, rval = 1'0).
Adding EN signal on $procdff$16021 ($dff) from module orangecrab (D = \usb0_asyncfifo1_asyncfifo1_dout [39:32], Q = \usb0_bus_csr_dat_r).
Adding SRST signal on $procdff$16020 ($dff) from module orangecrab (D = $procmux$9586_Y, Q = \lxspi_counter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$16546 ($sdff) from module orangecrab (D = $procmux$9586_Y, Q = \lxspi_counter).
Adding EN signal on $procdff$16019 ($dff) from module orangecrab (D = \lxspi_i0, Q = \lxspi_dqi).
Adding SRST signal on $procdff$16018 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10654$3188_Y, Q = \lxspi_i1, rval = 1'0).
Adding SRST signal on $procdff$16017 ($dff) from module orangecrab (D = $procmux$10908_Y, Q = \lxspi_sr [7:0], rval = 8'11111111).
Adding SRST signal on $procdff$16017 ($dff) from module orangecrab (D = $procmux$8875_Y [0], Q = \lxspi_sr [8], rval = 1'0).
Adding SRST signal on $procdff$16017 ($dff) from module orangecrab (D = $procmux$8877_Y [1], Q = \lxspi_sr [9], rval = 1'0).
Adding EN signal on $procdff$16017 ($dff) from module orangecrab (D = $0\lxspi_sr[31:0] [31:10], Q = \lxspi_sr [31:10]).
Adding EN signal on $auto$opt_dff.cc:702:run$16556 ($sdff) from module orangecrab (D = $procmux$8877_Y [1], Q = \lxspi_sr [9]).
Adding EN signal on $auto$opt_dff.cc:702:run$16555 ($sdff) from module orangecrab (D = \lxspi_sr [4], Q = \lxspi_sr [8]).
Adding EN signal on $auto$opt_dff.cc:702:run$16552 ($sdff) from module orangecrab (D = { \lxspi_sr [3:0] \lxspi_dqi }, Q = \lxspi_sr [7:0]).
Adding SRST signal on $procdff$16016 ($dff) from module orangecrab (D = $procmux$9602_Y, Q = \lxspi_dq_oe, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16565 ($sdff) from module orangecrab (D = 1'1, Q = \lxspi_dq_oe).
Adding SRST signal on $procdff$16014 ($dff) from module orangecrab (D = $procmux$9615_Y, Q = \lxspi_cs_n, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$16567 ($sdff) from module orangecrab (D = 1'0, Q = \lxspi_cs_n).
Adding EN signal on $procdff$16012 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [0], Q = \lxspi_bitbang_en_storage).
Adding EN signal on $procdff$16010 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [3:0], Q = \lxspi_bitbang_storage).
Adding SRST signal on $procdff$16009 ($dff) from module orangecrab (D = $procmux$9627_Y, Q = \lxspi_bus_ack, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16571 ($sdff) from module orangecrab (D = 1'1, Q = \lxspi_bus_ack).
Adding EN signal on $procdff$16007 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [21:0], Q = \out_storage).
Adding EN signal on $procdff$16005 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [21:0], Q = \oe_storage).
Adding EN signal on $procdff$16004 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10642$3184_Y, Q = \pwm0_counter_value).
Adding SRST signal on $procdff$15999 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10636$3180_Y, Q = \div_m_counter, rval = 0).
Adding EN signal on $procdff$15997 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [1:0], Q = \config_storage).
Adding EN signal on $procdff$15995 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w, Q = \div_m_storage).
Adding EN signal on $procdff$15993 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \b_storage).
Adding EN signal on $procdff$15991 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \g_storage).
Adding EN signal on $procdff$15989 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [7:0], Q = \r_storage).
Adding SRST signal on $procdff$15988 ($dff) from module orangecrab (D = $procmux$9665_Y, Q = \wdata_consumed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16582 ($sdff) from module orangecrab (D = 1'1, Q = \wdata_consumed).
Adding SRST signal on $procdff$15987 ($dff) from module orangecrab (D = $procmux$9672_Y, Q = \cmd_consumed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16584 ($sdff) from module orangecrab (D = 1'1, Q = \cmd_consumed).
Adding SRST signal on $procdff$15985 ($dff) from module orangecrab (D = $procmux$9679_Y, Q = \sdram_time1, rval = 4'1111).
Adding EN signal on $auto$opt_dff.cc:702:run$16586 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10057$3110_Y, Q = \sdram_time1).
Adding SRST signal on $procdff$15984 ($dff) from module orangecrab (D = $procmux$9686_Y, Q = \sdram_time0, rval = 5'11111).
Adding EN signal on $auto$opt_dff.cc:702:run$16588 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10050$3107_Y, Q = \sdram_time0).
Adding SRST signal on $procdff$15983 ($dff) from module orangecrab (D = $procmux$9693_Y, Q = \sdram_twtrcon_count, rval = 3'110).
Adding EN signal on $auto$opt_dff.cc:702:run$16590 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10595$3127_Y, Q = \sdram_twtrcon_count).
Adding SRST signal on $procdff$15982 ($dff) from module orangecrab (D = $procmux$9702_Y, Q = \sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$15981 ($dff) from module orangecrab (D = $procmux$9709_Y, Q = \sdram_tccdcon_count, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$16593 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10580$3124_Y, Q = \sdram_tccdcon_count).
Adding SRST signal on $procdff$15980 ($dff) from module orangecrab (D = $procmux$9718_Y, Q = \sdram_tccdcon_ready, rval = 1'0).
Adding EN signal on $procdff$15978 ($dff) from module orangecrab (D = $procmux$9726_Y, Q = \sdram_tfawcon_ready).
Adding SRST signal on $auto$opt_dff.cc:764:run$16596 ($dffe) from module orangecrab (D = $not$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10566$3122_Y, Q = \sdram_tfawcon_ready, rval = 1'1).
Adding SRST signal on $procdff$15977 ($dff) from module orangecrab (D = $procmux$9732_Y, Q = \sdram_trrdcon_count, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$16598 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10557$3118_Y, Q = \sdram_trrdcon_count).
Adding SRST signal on $procdff$15976 ($dff) from module orangecrab (D = $procmux$9741_Y, Q = \sdram_trrdcon_ready, rval = 1'0).
Adding EN signal on $procdff$15975 ($dff) from module orangecrab (D = $procmux$9768_Y, Q = \sdram_choose_req_grant).
Adding EN signal on $procdff$15974 ($dff) from module orangecrab (D = $procmux$9941_Y, Q = \sdram_choose_cmd_grant).
Adding SRST signal on $procdff$15973 ($dff) from module orangecrab (D = $procmux$10094_Y, Q = \sdram_bankmachine7_trascon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16643 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10039$3103_Y, Q = \sdram_bankmachine7_trascon_count).
Adding SRST signal on $procdff$15972 ($dff) from module orangecrab (D = $procmux$10103_Y, Q = \sdram_bankmachine7_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$15971 ($dff) from module orangecrab (D = $procmux$10110_Y, Q = \sdram_bankmachine7_trccon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16646 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10024$3100_Y, Q = \sdram_bankmachine7_trccon_count).
Adding SRST signal on $procdff$15970 ($dff) from module orangecrab (D = $procmux$10119_Y, Q = \sdram_bankmachine7_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$15969 ($dff) from module orangecrab (D = $procmux$10126_Y, Q = \sdram_bankmachine7_twtpcon_count, rval = 3'110).
Adding EN signal on $auto$opt_dff.cc:702:run$16649 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10009$3097_Y, Q = \sdram_bankmachine7_twtpcon_count).
Adding SRST signal on $procdff$15968 ($dff) from module orangecrab (D = $procmux$10135_Y, Q = \sdram_bankmachine7_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$15967 ($dff) from module orangecrab (D = $procmux$10142_Y, Q = \sdram_bankmachine7_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16652 ($sdff) from module orangecrab (D = 1'1, Q = \sdram_bankmachine7_row_opened).
Adding EN signal on $procdff$15966 ($dff) from module orangecrab (D = \sdram_bankmachine7_cmd_buffer_source_payload_addr [19:7], Q = \sdram_bankmachine7_row).
Adding EN signal on $procdff$15965 ($dff) from module orangecrab (D = \sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r [20:1], Q = \sdram_bankmachine7_cmd_buffer_source_payload_addr).
Adding EN signal on $procdff$15964 ($dff) from module orangecrab (D = \sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r [0], Q = \sdram_bankmachine7_cmd_buffer_source_payload_we).
Adding EN signal on $procdff$15961 ($dff) from module orangecrab (D = \sdram_bankmachine7_cmd_buffer_lookahead_source_valid, Q = \sdram_bankmachine7_cmd_buffer_source_valid).
Adding EN signal on $procdff$15960 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9982$3087_Y, Q = \sdram_bankmachine7_cmd_buffer_lookahead_consume).
Adding EN signal on $procdff$15959 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9979$3086_Y, Q = \sdram_bankmachine7_cmd_buffer_lookahead_produce).
Adding EN signal on $procdff$15958 ($dff) from module orangecrab (D = $0\sdram_bankmachine7_cmd_buffer_lookahead_level[3:0], Q = \sdram_bankmachine7_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$15957 ($dff) from module orangecrab (D = $procmux$10189_Y, Q = \sdram_bankmachine6_trascon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16671 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9963$3081_Y, Q = \sdram_bankmachine6_trascon_count).
Adding SRST signal on $procdff$15956 ($dff) from module orangecrab (D = $procmux$10198_Y, Q = \sdram_bankmachine6_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$15955 ($dff) from module orangecrab (D = $procmux$10205_Y, Q = \sdram_bankmachine6_trccon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16674 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9948$3078_Y, Q = \sdram_bankmachine6_trccon_count).
Adding SRST signal on $procdff$15954 ($dff) from module orangecrab (D = $procmux$10214_Y, Q = \sdram_bankmachine6_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$15953 ($dff) from module orangecrab (D = $procmux$10221_Y, Q = \sdram_bankmachine6_twtpcon_count, rval = 3'110).
Adding EN signal on $auto$opt_dff.cc:702:run$16677 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9933$3075_Y, Q = \sdram_bankmachine6_twtpcon_count).
Adding SRST signal on $procdff$15952 ($dff) from module orangecrab (D = $procmux$10230_Y, Q = \sdram_bankmachine6_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$15951 ($dff) from module orangecrab (D = $procmux$10237_Y, Q = \sdram_bankmachine6_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16680 ($sdff) from module orangecrab (D = 1'1, Q = \sdram_bankmachine6_row_opened).
Adding EN signal on $procdff$15950 ($dff) from module orangecrab (D = \sdram_bankmachine6_cmd_buffer_source_payload_addr [19:7], Q = \sdram_bankmachine6_row).
Adding EN signal on $procdff$15949 ($dff) from module orangecrab (D = \sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r [20:1], Q = \sdram_bankmachine6_cmd_buffer_source_payload_addr).
Adding EN signal on $procdff$15948 ($dff) from module orangecrab (D = \sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r [0], Q = \sdram_bankmachine6_cmd_buffer_source_payload_we).
Adding EN signal on $procdff$15945 ($dff) from module orangecrab (D = \sdram_bankmachine6_cmd_buffer_lookahead_source_valid, Q = \sdram_bankmachine6_cmd_buffer_source_valid).
Adding EN signal on $procdff$15944 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9906$3065_Y, Q = \sdram_bankmachine6_cmd_buffer_lookahead_consume).
Adding EN signal on $procdff$15943 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9903$3064_Y, Q = \sdram_bankmachine6_cmd_buffer_lookahead_produce).
Adding EN signal on $procdff$15942 ($dff) from module orangecrab (D = $0\sdram_bankmachine6_cmd_buffer_lookahead_level[3:0], Q = \sdram_bankmachine6_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$15941 ($dff) from module orangecrab (D = $procmux$10284_Y, Q = \sdram_bankmachine5_trascon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16699 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9887$3059_Y, Q = \sdram_bankmachine5_trascon_count).
Adding SRST signal on $procdff$15940 ($dff) from module orangecrab (D = $procmux$10293_Y, Q = \sdram_bankmachine5_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$15939 ($dff) from module orangecrab (D = $procmux$10300_Y, Q = \sdram_bankmachine5_trccon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16702 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9872$3056_Y, Q = \sdram_bankmachine5_trccon_count).
Adding SRST signal on $procdff$15938 ($dff) from module orangecrab (D = $procmux$10309_Y, Q = \sdram_bankmachine5_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$15937 ($dff) from module orangecrab (D = $procmux$10316_Y, Q = \sdram_bankmachine5_twtpcon_count, rval = 3'110).
Adding EN signal on $auto$opt_dff.cc:702:run$16705 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9857$3053_Y, Q = \sdram_bankmachine5_twtpcon_count).
Adding SRST signal on $procdff$15936 ($dff) from module orangecrab (D = $procmux$10325_Y, Q = \sdram_bankmachine5_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$15935 ($dff) from module orangecrab (D = $procmux$10332_Y, Q = \sdram_bankmachine5_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16708 ($sdff) from module orangecrab (D = 1'1, Q = \sdram_bankmachine5_row_opened).
Adding EN signal on $procdff$15934 ($dff) from module orangecrab (D = \sdram_bankmachine5_cmd_buffer_source_payload_addr [19:7], Q = \sdram_bankmachine5_row).
Adding EN signal on $procdff$15933 ($dff) from module orangecrab (D = \sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r [20:1], Q = \sdram_bankmachine5_cmd_buffer_source_payload_addr).
Adding EN signal on $procdff$15932 ($dff) from module orangecrab (D = \sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r [0], Q = \sdram_bankmachine5_cmd_buffer_source_payload_we).
Adding EN signal on $procdff$15929 ($dff) from module orangecrab (D = \sdram_bankmachine5_cmd_buffer_lookahead_source_valid, Q = \sdram_bankmachine5_cmd_buffer_source_valid).
Adding EN signal on $procdff$15928 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9830$3043_Y, Q = \sdram_bankmachine5_cmd_buffer_lookahead_consume).
Adding EN signal on $procdff$15927 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9827$3042_Y, Q = \sdram_bankmachine5_cmd_buffer_lookahead_produce).
Adding EN signal on $procdff$15926 ($dff) from module orangecrab (D = $0\sdram_bankmachine5_cmd_buffer_lookahead_level[3:0], Q = \sdram_bankmachine5_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$15925 ($dff) from module orangecrab (D = $procmux$10379_Y, Q = \sdram_bankmachine4_trascon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16727 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9811$3037_Y, Q = \sdram_bankmachine4_trascon_count).
Adding SRST signal on $procdff$15924 ($dff) from module orangecrab (D = $procmux$10388_Y, Q = \sdram_bankmachine4_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$15923 ($dff) from module orangecrab (D = $procmux$10395_Y, Q = \sdram_bankmachine4_trccon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16730 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9796$3034_Y, Q = \sdram_bankmachine4_trccon_count).
Adding SRST signal on $procdff$15922 ($dff) from module orangecrab (D = $procmux$10404_Y, Q = \sdram_bankmachine4_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$15921 ($dff) from module orangecrab (D = $procmux$10411_Y, Q = \sdram_bankmachine4_twtpcon_count, rval = 3'110).
Adding EN signal on $auto$opt_dff.cc:702:run$16733 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9781$3031_Y, Q = \sdram_bankmachine4_twtpcon_count).
Adding SRST signal on $procdff$15920 ($dff) from module orangecrab (D = $procmux$10420_Y, Q = \sdram_bankmachine4_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$15919 ($dff) from module orangecrab (D = $procmux$10427_Y, Q = \sdram_bankmachine4_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16736 ($sdff) from module orangecrab (D = 1'1, Q = \sdram_bankmachine4_row_opened).
Adding EN signal on $procdff$15918 ($dff) from module orangecrab (D = \sdram_bankmachine4_cmd_buffer_source_payload_addr [19:7], Q = \sdram_bankmachine4_row).
Adding EN signal on $procdff$15917 ($dff) from module orangecrab (D = \sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r [20:1], Q = \sdram_bankmachine4_cmd_buffer_source_payload_addr).
Adding EN signal on $procdff$15916 ($dff) from module orangecrab (D = \sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r [0], Q = \sdram_bankmachine4_cmd_buffer_source_payload_we).
Adding EN signal on $procdff$15913 ($dff) from module orangecrab (D = \sdram_bankmachine4_cmd_buffer_lookahead_source_valid, Q = \sdram_bankmachine4_cmd_buffer_source_valid).
Adding EN signal on $procdff$15912 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9754$3021_Y, Q = \sdram_bankmachine4_cmd_buffer_lookahead_consume).
Adding EN signal on $procdff$15911 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9751$3020_Y, Q = \sdram_bankmachine4_cmd_buffer_lookahead_produce).
Adding EN signal on $procdff$15910 ($dff) from module orangecrab (D = $0\sdram_bankmachine4_cmd_buffer_lookahead_level[3:0], Q = \sdram_bankmachine4_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$15909 ($dff) from module orangecrab (D = $procmux$10474_Y, Q = \sdram_bankmachine3_trascon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16755 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9735$3015_Y, Q = \sdram_bankmachine3_trascon_count).
Adding SRST signal on $procdff$15908 ($dff) from module orangecrab (D = $procmux$10483_Y, Q = \sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$15907 ($dff) from module orangecrab (D = $procmux$10490_Y, Q = \sdram_bankmachine3_trccon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16758 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9720$3012_Y, Q = \sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$15906 ($dff) from module orangecrab (D = $procmux$10499_Y, Q = \sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$15905 ($dff) from module orangecrab (D = $procmux$10506_Y, Q = \sdram_bankmachine3_twtpcon_count, rval = 3'110).
Adding EN signal on $auto$opt_dff.cc:702:run$16761 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9705$3009_Y, Q = \sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$15904 ($dff) from module orangecrab (D = $procmux$10515_Y, Q = \sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$15903 ($dff) from module orangecrab (D = $procmux$10522_Y, Q = \sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16764 ($sdff) from module orangecrab (D = 1'1, Q = \sdram_bankmachine3_row_opened).
Adding EN signal on $procdff$15902 ($dff) from module orangecrab (D = \sdram_bankmachine3_cmd_buffer_source_payload_addr [19:7], Q = \sdram_bankmachine3_row).
Adding EN signal on $procdff$15901 ($dff) from module orangecrab (D = \sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [20:1], Q = \sdram_bankmachine3_cmd_buffer_source_payload_addr).
Adding EN signal on $procdff$15900 ($dff) from module orangecrab (D = \sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [0], Q = \sdram_bankmachine3_cmd_buffer_source_payload_we).
Adding EN signal on $procdff$15897 ($dff) from module orangecrab (D = \sdram_bankmachine3_cmd_buffer_lookahead_source_valid, Q = \sdram_bankmachine3_cmd_buffer_source_valid).
Adding EN signal on $procdff$15896 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9678$2999_Y, Q = \sdram_bankmachine3_cmd_buffer_lookahead_consume).
Adding EN signal on $procdff$15895 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9675$2998_Y, Q = \sdram_bankmachine3_cmd_buffer_lookahead_produce).
Adding EN signal on $procdff$15894 ($dff) from module orangecrab (D = $0\sdram_bankmachine3_cmd_buffer_lookahead_level[3:0], Q = \sdram_bankmachine3_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$15893 ($dff) from module orangecrab (D = $procmux$10569_Y, Q = \sdram_bankmachine2_trascon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16783 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9659$2993_Y, Q = \sdram_bankmachine2_trascon_count).
Adding SRST signal on $procdff$15892 ($dff) from module orangecrab (D = $procmux$10578_Y, Q = \sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$15891 ($dff) from module orangecrab (D = $procmux$10585_Y, Q = \sdram_bankmachine2_trccon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16786 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9644$2990_Y, Q = \sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$15890 ($dff) from module orangecrab (D = $procmux$10594_Y, Q = \sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$15889 ($dff) from module orangecrab (D = $procmux$10601_Y, Q = \sdram_bankmachine2_twtpcon_count, rval = 3'110).
Adding EN signal on $auto$opt_dff.cc:702:run$16789 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9629$2987_Y, Q = \sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$15888 ($dff) from module orangecrab (D = $procmux$10610_Y, Q = \sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$15887 ($dff) from module orangecrab (D = $procmux$10617_Y, Q = \sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16792 ($sdff) from module orangecrab (D = 1'1, Q = \sdram_bankmachine2_row_opened).
Adding EN signal on $procdff$15886 ($dff) from module orangecrab (D = \sdram_bankmachine2_cmd_buffer_source_payload_addr [19:7], Q = \sdram_bankmachine2_row).
Adding EN signal on $procdff$15885 ($dff) from module orangecrab (D = \sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [20:1], Q = \sdram_bankmachine2_cmd_buffer_source_payload_addr).
Adding EN signal on $procdff$15884 ($dff) from module orangecrab (D = \sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [0], Q = \sdram_bankmachine2_cmd_buffer_source_payload_we).
Adding EN signal on $procdff$15881 ($dff) from module orangecrab (D = \sdram_bankmachine2_cmd_buffer_lookahead_source_valid, Q = \sdram_bankmachine2_cmd_buffer_source_valid).
Adding EN signal on $procdff$15880 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9602$2977_Y, Q = \sdram_bankmachine2_cmd_buffer_lookahead_consume).
Adding EN signal on $procdff$15879 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9599$2976_Y, Q = \sdram_bankmachine2_cmd_buffer_lookahead_produce).
Adding EN signal on $procdff$15878 ($dff) from module orangecrab (D = $0\sdram_bankmachine2_cmd_buffer_lookahead_level[3:0], Q = \sdram_bankmachine2_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$15877 ($dff) from module orangecrab (D = $procmux$10664_Y, Q = \sdram_bankmachine1_trascon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16811 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9583$2971_Y, Q = \sdram_bankmachine1_trascon_count).
Adding SRST signal on $procdff$15876 ($dff) from module orangecrab (D = $procmux$10673_Y, Q = \sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$15875 ($dff) from module orangecrab (D = $procmux$10680_Y, Q = \sdram_bankmachine1_trccon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16814 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9568$2968_Y, Q = \sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$15874 ($dff) from module orangecrab (D = $procmux$10689_Y, Q = \sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$15873 ($dff) from module orangecrab (D = $procmux$10696_Y, Q = \sdram_bankmachine1_twtpcon_count, rval = 3'110).
Adding EN signal on $auto$opt_dff.cc:702:run$16817 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9553$2965_Y, Q = \sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$15872 ($dff) from module orangecrab (D = $procmux$10705_Y, Q = \sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$15871 ($dff) from module orangecrab (D = $procmux$10712_Y, Q = \sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16820 ($sdff) from module orangecrab (D = 1'1, Q = \sdram_bankmachine1_row_opened).
Adding EN signal on $procdff$15870 ($dff) from module orangecrab (D = \sdram_bankmachine1_cmd_buffer_source_payload_addr [19:7], Q = \sdram_bankmachine1_row).
Adding EN signal on $procdff$15869 ($dff) from module orangecrab (D = \sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [20:1], Q = \sdram_bankmachine1_cmd_buffer_source_payload_addr).
Adding EN signal on $procdff$15868 ($dff) from module orangecrab (D = \sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [0], Q = \sdram_bankmachine1_cmd_buffer_source_payload_we).
Adding EN signal on $procdff$15865 ($dff) from module orangecrab (D = \sdram_bankmachine1_cmd_buffer_lookahead_source_valid, Q = \sdram_bankmachine1_cmd_buffer_source_valid).
Adding EN signal on $procdff$15864 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9526$2955_Y, Q = \sdram_bankmachine1_cmd_buffer_lookahead_consume).
Adding EN signal on $procdff$15863 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9523$2954_Y, Q = \sdram_bankmachine1_cmd_buffer_lookahead_produce).
Adding EN signal on $procdff$15862 ($dff) from module orangecrab (D = $0\sdram_bankmachine1_cmd_buffer_lookahead_level[3:0], Q = \sdram_bankmachine1_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$15861 ($dff) from module orangecrab (D = $procmux$10759_Y, Q = \sdram_bankmachine0_trascon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16839 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9507$2949_Y, Q = \sdram_bankmachine0_trascon_count).
Adding SRST signal on $procdff$15860 ($dff) from module orangecrab (D = $procmux$10768_Y, Q = \sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$15859 ($dff) from module orangecrab (D = $procmux$10775_Y, Q = \sdram_bankmachine0_trccon_count, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:702:run$16842 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9492$2946_Y, Q = \sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$15858 ($dff) from module orangecrab (D = $procmux$10784_Y, Q = \sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$15857 ($dff) from module orangecrab (D = $procmux$10791_Y, Q = \sdram_bankmachine0_twtpcon_count, rval = 3'110).
Adding EN signal on $auto$opt_dff.cc:702:run$16845 ($sdff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9477$2943_Y, Q = \sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$15856 ($dff) from module orangecrab (D = $procmux$10800_Y, Q = \sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$15855 ($dff) from module orangecrab (D = $procmux$10807_Y, Q = \sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16848 ($sdff) from module orangecrab (D = 1'1, Q = \sdram_bankmachine0_row_opened).
Adding EN signal on $procdff$15854 ($dff) from module orangecrab (D = \sdram_bankmachine0_cmd_buffer_source_payload_addr [19:7], Q = \sdram_bankmachine0_row).
Adding EN signal on $procdff$15853 ($dff) from module orangecrab (D = \sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [20:1], Q = \sdram_bankmachine0_cmd_buffer_source_payload_addr).
Adding EN signal on $procdff$15852 ($dff) from module orangecrab (D = \sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [0], Q = \sdram_bankmachine0_cmd_buffer_source_payload_we).
Adding EN signal on $procdff$15849 ($dff) from module orangecrab (D = \sdram_bankmachine0_cmd_buffer_lookahead_source_valid, Q = \sdram_bankmachine0_cmd_buffer_source_valid).
Adding EN signal on $procdff$15848 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9450$2933_Y, Q = \sdram_bankmachine0_cmd_buffer_lookahead_consume).
Adding EN signal on $procdff$15847 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9447$2932_Y, Q = \sdram_bankmachine0_cmd_buffer_lookahead_produce).
Adding EN signal on $procdff$15846 ($dff) from module orangecrab (D = $0\sdram_bankmachine0_cmd_buffer_lookahead_level[3:0], Q = \sdram_bankmachine0_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$15845 ($dff) from module orangecrab (D = $procmux$10857_Y, Q = \sdram_zqcs_executer_counter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$16867 ($sdff) from module orangecrab (D = $procmux$10857_Y, Q = \sdram_zqcs_executer_counter).
Adding SRST signal on $procdff$15843 ($dff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9399$2921_Y, Q = \sdram_zqcs_timer_count1, rval = 26'10110111000110101111111111).
Adding SRST signal on $procdff$15842 ($dff) from module orangecrab (D = $procmux$10866_Y, Q = \sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$16872 ($sdff) from module orangecrab (D = $procmux$10864_Y, Q = \sdram_sequencer_count).
Adding SRST signal on $procdff$15841 ($dff) from module orangecrab (D = $procmux$10876_Y, Q = \sdram_sequencer_counter, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$16874 ($sdff) from module orangecrab (D = $procmux$10876_Y, Q = \sdram_sequencer_counter).
Adding EN signal on $procdff$15839 ($dff) from module orangecrab (D = $procmux$10883_Y, Q = \sdram_postponer_count).
Adding SRST signal on $auto$opt_dff.cc:764:run$16878 ($dffe) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9344$2908_Y, Q = \sdram_postponer_count, rval = 1'0).
Adding SRST signal on $procdff$15838 ($dff) from module orangecrab (D = $procmux$9369_Y, Q = \sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$15837 ($dff) from module orangecrab (D = $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9338$2907_Y, Q = \sdram_timer_count1, rval = 9'101110110).
Adding SRST signal on $procdff$15836 ($dff) from module orangecrab (D = $procmux$9315_Y, Q = \sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$15835 ($dff) from module orangecrab (D = $procmux$9327_Y, Q = \sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$15834 ($dff) from module orangecrab (D = $procmux$9336_Y, Q = \sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$15832 ($dff) from module orangecrab (D = { $procmux$9355_Y [12:11] $procmux$9355_Y [9:0] }, Q = { \sdram_cmd_payload_a [12:11] \sdram_cmd_payload_a [9:0] }, rval = 12'000000000000).
Adding SRST signal on $procdff$15832 ($dff) from module orangecrab (D = $procmux$9361_Y [10], Q = \sdram_cmd_payload_a [10], rval = 1'0).
Adding EN signal on $procdff$15815 ($dff) from module orangecrab (D = \sdram_inti_p1_rddata, Q = \sdram_phaseinjector1_rddata_status).
Adding SRST signal on $auto$opt_dff.cc:764:run$16895 ($dffe) from module orangecrab (D = { \ddrphy_bitslip15_o [3] \ddrphy_bitslip14_o [3] \ddrphy_bitslip13_o [3] \ddrphy_bitslip12_o [3] \ddrphy_bitslip11_o [3] \ddrphy_bitslip10_o [3] \ddrphy_bitslip9_o [3] \ddrphy_bitslip8_o [3] \ddrphy_bitslip7_o [3] \ddrphy_bitslip6_o [3] \ddrphy_bitslip5_o [3] \ddrphy_bitslip4_o [3] \ddrphy_bitslip3_o [3] \ddrphy_bitslip2_o [3] \ddrphy_bitslip1_o [3] \ddrphy_bitslip0_o [3] \ddrphy_bitslip15_o [2] \ddrphy_bitslip14_o [2] \ddrphy_bitslip13_o [2] \ddrphy_bitslip12_o [2] \ddrphy_bitslip11_o [2] \ddrphy_bitslip10_o [2] \ddrphy_bitslip9_o [2] \ddrphy_bitslip8_o [2] \ddrphy_bitslip7_o [2] \ddrphy_bitslip6_o [2] \ddrphy_bitslip5_o [2] \ddrphy_bitslip4_o [2] \ddrphy_bitslip3_o [2] \ddrphy_bitslip2_o [2] \ddrphy_bitslip1_o [2] \ddrphy_bitslip0_o [2] \ddrphy_bitslip15_o [1] \ddrphy_bitslip14_o [1] \ddrphy_bitslip13_o [1] \ddrphy_bitslip12_o [1] \ddrphy_bitslip11_o [1] \ddrphy_bitslip10_o [1] \ddrphy_bitslip9_o [1] \ddrphy_bitslip8_o [1] \ddrphy_bitslip7_o [1] \ddrphy_bitslip6_o [1] \ddrphy_bitslip5_o [1] \ddrphy_bitslip4_o [1] \ddrphy_bitslip3_o [1] \ddrphy_bitslip2_o [1] \ddrphy_bitslip1_o [1] \ddrphy_bitslip0_o [1] \ddrphy_bitslip15_o [0] \ddrphy_bitslip14_o [0] \ddrphy_bitslip13_o [0] \ddrphy_bitslip12_o [0] \ddrphy_bitslip11_o [0] \ddrphy_bitslip10_o [0] \ddrphy_bitslip9_o [0] \ddrphy_bitslip8_o [0] \ddrphy_bitslip7_o [0] \ddrphy_bitslip6_o [0] \ddrphy_bitslip5_o [0] \ddrphy_bitslip4_o [0] \ddrphy_bitslip3_o [0] \ddrphy_bitslip2_o [0] \ddrphy_bitslip1_o [0] \ddrphy_bitslip0_o [0] }, Q = \sdram_phaseinjector1_rddata_status, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $procdff$15813 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w, Q = \sdram_phaseinjector1_wrdata_storage [63:32]).
Adding EN signal on $procdff$15813 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w, Q = \sdram_phaseinjector1_wrdata_storage [31:0]).
Adding EN signal on $procdff$15811 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [2:0], Q = \sdram_phaseinjector1_baddress_storage).
Adding EN signal on $procdff$15809 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [12:0], Q = \sdram_phaseinjector1_address_storage).
Adding EN signal on $procdff$15807 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [5:0], Q = \sdram_phaseinjector1_command_storage).
Adding EN signal on $procdff$15806 ($dff) from module orangecrab (D = \sdram_inti_p0_rddata, Q = \sdram_phaseinjector0_rddata_status).
Adding SRST signal on $auto$opt_dff.cc:764:run$16902 ($dffe) from module orangecrab (D = { \ddrphy_dq_i_bitslip_o_d15 [3] \ddrphy_dq_i_bitslip_o_d14 [3] \ddrphy_dq_i_bitslip_o_d13 [3] \ddrphy_dq_i_bitslip_o_d12 [3] \ddrphy_dq_i_bitslip_o_d11 [3] \ddrphy_dq_i_bitslip_o_d10 [3] \ddrphy_dq_i_bitslip_o_d9 [3] \ddrphy_dq_i_bitslip_o_d8 [3] \ddrphy_dq_i_bitslip_o_d7 [3] \ddrphy_dq_i_bitslip_o_d6 [3] \ddrphy_dq_i_bitslip_o_d5 [3] \ddrphy_dq_i_bitslip_o_d4 [3] \ddrphy_dq_i_bitslip_o_d3 [3] \ddrphy_dq_i_bitslip_o_d2 [3] \ddrphy_dq_i_bitslip_o_d1 [3] \ddrphy_dq_i_bitslip_o_d0 [3] \ddrphy_dq_i_bitslip_o_d15 [2] \ddrphy_dq_i_bitslip_o_d14 [2] \ddrphy_dq_i_bitslip_o_d13 [2] \ddrphy_dq_i_bitslip_o_d12 [2] \ddrphy_dq_i_bitslip_o_d11 [2] \ddrphy_dq_i_bitslip_o_d10 [2] \ddrphy_dq_i_bitslip_o_d9 [2] \ddrphy_dq_i_bitslip_o_d8 [2] \ddrphy_dq_i_bitslip_o_d7 [2] \ddrphy_dq_i_bitslip_o_d6 [2] \ddrphy_dq_i_bitslip_o_d5 [2] \ddrphy_dq_i_bitslip_o_d4 [2] \ddrphy_dq_i_bitslip_o_d3 [2] \ddrphy_dq_i_bitslip_o_d2 [2] \ddrphy_dq_i_bitslip_o_d1 [2] \ddrphy_dq_i_bitslip_o_d0 [2] \ddrphy_dq_i_bitslip_o_d15 [1] \ddrphy_dq_i_bitslip_o_d14 [1] \ddrphy_dq_i_bitslip_o_d13 [1] \ddrphy_dq_i_bitslip_o_d12 [1] \ddrphy_dq_i_bitslip_o_d11 [1] \ddrphy_dq_i_bitslip_o_d10 [1] \ddrphy_dq_i_bitslip_o_d9 [1] \ddrphy_dq_i_bitslip_o_d8 [1] \ddrphy_dq_i_bitslip_o_d7 [1] \ddrphy_dq_i_bitslip_o_d6 [1] \ddrphy_dq_i_bitslip_o_d5 [1] \ddrphy_dq_i_bitslip_o_d4 [1] \ddrphy_dq_i_bitslip_o_d3 [1] \ddrphy_dq_i_bitslip_o_d2 [1] \ddrphy_dq_i_bitslip_o_d1 [1] \ddrphy_dq_i_bitslip_o_d0 [1] \ddrphy_dq_i_bitslip_o_d15 [0] \ddrphy_dq_i_bitslip_o_d14 [0] \ddrphy_dq_i_bitslip_o_d13 [0] \ddrphy_dq_i_bitslip_o_d12 [0] \ddrphy_dq_i_bitslip_o_d11 [0] \ddrphy_dq_i_bitslip_o_d10 [0] \ddrphy_dq_i_bitslip_o_d9 [0] \ddrphy_dq_i_bitslip_o_d8 [0] \ddrphy_dq_i_bitslip_o_d7 [0] \ddrphy_dq_i_bitslip_o_d6 [0] \ddrphy_dq_i_bitslip_o_d5 [0] \ddrphy_dq_i_bitslip_o_d4 [0] \ddrphy_dq_i_bitslip_o_d3 [0] \ddrphy_dq_i_bitslip_o_d2 [0] \ddrphy_dq_i_bitslip_o_d1 [0] \ddrphy_dq_i_bitslip_o_d0 [0] }, Q = \sdram_phaseinjector0_rddata_status, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $procdff$15804 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w, Q = \sdram_phaseinjector0_wrdata_storage [63:32]).
Adding EN signal on $procdff$15804 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w, Q = \sdram_phaseinjector0_wrdata_storage [31:0]).
Adding EN signal on $procdff$15802 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [2:0], Q = \sdram_phaseinjector0_baddress_storage).
Adding EN signal on $procdff$15800 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [12:0], Q = \sdram_phaseinjector0_address_storage).
Adding EN signal on $procdff$15798 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [5:0], Q = \sdram_phaseinjector0_command_storage).
Adding EN signal on $procdff$15796 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [3:0], Q = \sdram_storage).
Adding SRST signal on $procdff$15773 ($dff) from module orangecrab (D = $procmux$10926_Y, Q = \ddrphy_bitslip15_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16910 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9305$2901_Y, Q = \ddrphy_bitslip15_value).
Adding SRST signal on $procdff$15768 ($dff) from module orangecrab (D = $procmux$10932_Y, Q = \ddrphy_bitslip14_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16912 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9298$2898_Y, Q = \ddrphy_bitslip14_value).
Adding SRST signal on $procdff$15763 ($dff) from module orangecrab (D = $procmux$10938_Y, Q = \ddrphy_bitslip13_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16914 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9291$2895_Y, Q = \ddrphy_bitslip13_value).
Adding SRST signal on $procdff$15758 ($dff) from module orangecrab (D = $procmux$10944_Y, Q = \ddrphy_bitslip12_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16916 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9284$2892_Y, Q = \ddrphy_bitslip12_value).
Adding SRST signal on $procdff$15753 ($dff) from module orangecrab (D = $procmux$10950_Y, Q = \ddrphy_bitslip11_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16918 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9277$2889_Y, Q = \ddrphy_bitslip11_value).
Adding SRST signal on $procdff$15748 ($dff) from module orangecrab (D = $procmux$10956_Y, Q = \ddrphy_bitslip10_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16920 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9270$2886_Y, Q = \ddrphy_bitslip10_value).
Adding SRST signal on $procdff$15743 ($dff) from module orangecrab (D = $procmux$10962_Y, Q = \ddrphy_bitslip9_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16922 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9263$2883_Y, Q = \ddrphy_bitslip9_value).
Adding SRST signal on $procdff$15738 ($dff) from module orangecrab (D = $procmux$10968_Y, Q = \ddrphy_bitslip8_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16924 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9256$2880_Y, Q = \ddrphy_bitslip8_value).
Adding SRST signal on $procdff$15734 ($dff) from module orangecrab (D = { \sdram_slave_p1_wrdata_mask [7] \sdram_slave_p1_wrdata_mask [5] \sdram_slave_p1_wrdata_mask [3] \sdram_slave_p1_wrdata_mask [1] }, Q = \ddrphy_dm_o_data_d1 [7:4], rval = 4'0000).
Adding EN signal on $procdff$15732 ($dff) from module orangecrab (D = $0\ddrphy_rdly1[6:0], Q = \ddrphy_rdly1).
Adding SRST signal on $procdff$15729 ($dff) from module orangecrab (D = $procmux$10980_Y, Q = \ddrphy_bitslip7_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16930 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9249$2877_Y, Q = \ddrphy_bitslip7_value).
Adding SRST signal on $procdff$15724 ($dff) from module orangecrab (D = $procmux$10986_Y, Q = \ddrphy_bitslip6_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16932 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9242$2874_Y, Q = \ddrphy_bitslip6_value).
Adding SRST signal on $procdff$15719 ($dff) from module orangecrab (D = $procmux$10992_Y, Q = \ddrphy_bitslip5_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16934 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9235$2871_Y, Q = \ddrphy_bitslip5_value).
Adding SRST signal on $procdff$15714 ($dff) from module orangecrab (D = $procmux$10998_Y, Q = \ddrphy_bitslip4_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16936 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9228$2868_Y, Q = \ddrphy_bitslip4_value).
Adding SRST signal on $procdff$15709 ($dff) from module orangecrab (D = $procmux$11004_Y, Q = \ddrphy_bitslip3_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16938 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9221$2865_Y, Q = \ddrphy_bitslip3_value).
Adding SRST signal on $procdff$15704 ($dff) from module orangecrab (D = $procmux$11010_Y, Q = \ddrphy_bitslip2_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16940 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9214$2862_Y, Q = \ddrphy_bitslip2_value).
Adding SRST signal on $procdff$15699 ($dff) from module orangecrab (D = $procmux$11016_Y, Q = \ddrphy_bitslip1_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16942 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9207$2859_Y, Q = \ddrphy_bitslip1_value).
Adding SRST signal on $procdff$15694 ($dff) from module orangecrab (D = $procmux$11022_Y, Q = \ddrphy_bitslip0_value, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$16944 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9200$2856_Y, Q = \ddrphy_bitslip0_value).
Adding SRST signal on $procdff$15690 ($dff) from module orangecrab (D = { \sdram_slave_p1_wrdata_mask [6] \sdram_slave_p1_wrdata_mask [4] \sdram_slave_p1_wrdata_mask [2] \sdram_slave_p1_wrdata_mask [0] }, Q = \ddrphy_dm_o_data_d0 [7:4], rval = 4'0000).
Adding EN signal on $procdff$15688 ($dff) from module orangecrab (D = $0\ddrphy_rdly0[6:0], Q = \ddrphy_rdly0).
Adding SRST signal on $procdff$15687 ($dff) from module orangecrab (D = $procmux$8998_Y, Q = \ddrphy_burstdet_seen_status [0], rval = 1'1).
Adding SRST signal on $procdff$15687 ($dff) from module orangecrab (D = $procmux$8887_Y, Q = \ddrphy_burstdet_seen_status [1], rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$16951 ($sdff) from module orangecrab (D = 1'0, Q = \ddrphy_burstdet_seen_status [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$16950 ($sdff) from module orangecrab (D = 1'0, Q = \ddrphy_burstdet_seen_status [0]).
Adding EN signal on $procdff$15685 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [1:0], Q = \ddrphy_dly_sel_storage).
Adding EN signal on $procdff$15682 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [0], Q = \timer_eventmanager_storage).
Adding SRST signal on $procdff$15680 ($dff) from module orangecrab (D = $procmux$11050_Y, Q = \timer_zero_pending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$16956 ($sdff) from module orangecrab (D = 1'0, Q = \timer_zero_pending).
Adding EN signal on $procdff$15679 ($dff) from module orangecrab (D = \timer_value, Q = \timer_value_status).
Adding EN signal on $procdff$15677 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [0], Q = \timer_update_value_storage).
Adding EN signal on $procdff$15675 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [0], Q = \timer_en_storage).
Adding EN signal on $procdff$15673 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w, Q = \timer_reload_storage).
Adding EN signal on $procdff$15671 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w, Q = \timer_load_storage).
Adding EN signal on $procdff$15669 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [1:0], Q = \uart_eventmanager_storage).
Adding EN signal on $procdff$15667 ($dff) from module orangecrab (D = 1'0, Q = \uart_rx_pending).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16964 ($dffe) from module orangecrab.
Adding EN signal on $procdff$15665 ($dff) from module orangecrab (D = 1'0, Q = \uart_tx_pending).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$16965 ($dffe) from module orangecrab.
Adding EN signal on $procdff$15662 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8951$2830_Y, Q = \soccontroller_bus_errors).
Adding EN signal on $procdff$15660 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w, Q = \soccontroller_scratch_storage).
Adding EN signal on $procdff$15658 ($dff) from module orangecrab (D = \basesoc_basesoc_dat_w [0], Q = \soccontroller_reset_storage).
Adding SRST signal on $procdff$15648 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_next_state, Q = \subfragments_clockdomainsrenamer_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$16973 ($sdff) from module orangecrab (D = \subfragments_clockdomainsrenamer_next_state, Q = \subfragments_clockdomainsrenamer_state).
Adding SRST signal on $procdff$15647 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_clockdomainsrenamer_next_state, Q = \subfragments_clockdomainsrenamer_clockdomainsrenamer_state, rval = 4'0001).
Adding SRST signal on $procdff$15646 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_packetheaderdecode_next_state, Q = \subfragments_clockdomainsrenamer_packetheaderdecode_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$16986 ($sdff) from module orangecrab (D = \subfragments_clockdomainsrenamer_packetheaderdecode_next_state, Q = \subfragments_clockdomainsrenamer_packetheaderdecode_state).
Adding SRST signal on $procdff$15645 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_txpacketsend_next_state, Q = \subfragments_clockdomainsrenamer_txpacketsend_state, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17000 ($sdff) from module orangecrab (D = \subfragments_clockdomainsrenamer_txpacketsend_next_state, Q = \subfragments_clockdomainsrenamer_txpacketsend_state).
Adding SRST signal on $procdff$15644 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_resetinserter_next_state, Q = \subfragments_clockdomainsrenamer_resetinserter_state, rval = 3'000).
Adding SRST signal on $procdff$15643 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_fsm_next_state, Q = \subfragments_clockdomainsrenamer_fsm_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$17019 ($sdff) from module orangecrab (D = \subfragments_clockdomainsrenamer_fsm_next_state, Q = \subfragments_clockdomainsrenamer_fsm_state).
Adding SRST signal on $procdff$15642 ($dff) from module orangecrab (D = \usb0_asyncfifo0_asyncfifo0_dout [31:0], Q = \usb0_source_adr, rval = 0).
Adding SRST signal on $procdff$15641 ($dff) from module orangecrab (D = $and$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11548$3212_Y, Q = \usb0_valid, rval = 1'0).
Adding SRST signal on $procdff$15640 ($dff) from module orangecrab (D = \usb0_asyncfifo1_graycounter2_q_next_binary, Q = \usb0_asyncfifo1_graycounter2_q_binary, rval = 7'0000000).
Adding SRST signal on $procdff$15639 ($dff) from module orangecrab (D = \usb0_asyncfifo1_graycounter2_q_next, Q = \usb0_asyncfifo1_graycounter2_q, rval = 7'0000000).
Adding SRST signal on $procdff$15638 ($dff) from module orangecrab (D = \usb0_asyncfifo0_graycounter1_q_next_binary, Q = \usb0_asyncfifo0_graycounter1_q_binary, rval = 7'0000000).
Adding SRST signal on $procdff$15637 ($dff) from module orangecrab (D = \usb0_asyncfifo0_graycounter1_q_next, Q = \usb0_asyncfifo0_graycounter1_q, rval = 7'0000000).
Adding SRST signal on $procdff$15636 ($dff) from module orangecrab (D = $procmux$8364_Y, Q = \usb0_csrbank_bus_dat_r, rval = 8'00000000).
Adding SRST signal on $procdff$15635 ($dff) from module orangecrab (D = $procmux$8425_Y, Q = \usb0_out_next, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17042 ($sdff) from module orangecrab (D = $procmux$8425_Y, Q = \usb0_out_next).
Adding SRST signal on $procdff$15634 ($dff) from module orangecrab (D = $procmux$8441_Y, Q = \usb0_in_next, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17048 ($sdff) from module orangecrab (D = $procmux$8441_Y, Q = \usb0_in_next).
Adding SRST signal on $procdff$15633 ($dff) from module orangecrab (D = $procmux$8454_Y, Q = \usb0_outhandler_responding, rval = 1'0).
Adding SRST signal on $procdff$15632 ($dff) from module orangecrab (D = $procmux$8462_Y, Q = \usb0_outhandler_epno, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17053 ($sdff) from module orangecrab (D = \usb0_usb_core_endp, Q = \usb0_outhandler_epno).
Adding SRST signal on $procdff$15631 ($dff) from module orangecrab (D = $procmux$8472_Y, Q = \usb0_outhandler_enable_status, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17061 ($sdff) from module orangecrab (D = $procmux$8472_Y, Q = \usb0_outhandler_enable_status).
Adding SRST signal on $procdff$15630 ($dff) from module orangecrab (D = $procmux$8482_Y, Q = \usb0_outhandler_stall_status, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17067 ($sdff) from module orangecrab (D = $procmux$8482_Y, Q = \usb0_outhandler_stall_status).
Adding SRST signal on $procdff$15628 ($dff) from module orangecrab (D = $procmux$8489_Y, Q = \usb0_outhandler_eventmanager_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17071 ($sdff) from module orangecrab (D = \usb0_csrbank_in_data0_r [0], Q = \usb0_outhandler_eventmanager_storage).
Adding SRST signal on $procdff$15627 ($dff) from module orangecrab (D = $procmux$8495_Y, Q = \usb0_outhandler_packet_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17073 ($sdff) from module orangecrab (D = $procmux$8495_Y, Q = \usb0_outhandler_packet_pending).
Adding SRST signal on $procdff$15626 ($dff) from module orangecrab (D = \usb0_csrbank_out_ctrl0_re, Q = \usb0_outhandler_ctrl_re, rval = 1'0).
Adding SRST signal on $procdff$15625 ($dff) from module orangecrab (D = $procmux$8499_Y, Q = \usb0_outhandler_ctrl_storage, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17078 ($sdff) from module orangecrab (D = \usb0_csrbank_in_data0_r [6:0], Q = \usb0_outhandler_ctrl_storage).
Adding SRST signal on $procdff$15624 ($dff) from module orangecrab (D = $procmux$8506_Y, Q = \usb0_outhandler_syncfifobuffered_consume, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17082 ($sdff) from module orangecrab (D = $procmux$8504_Y, Q = \usb0_outhandler_syncfifobuffered_consume).
Adding SRST signal on $procdff$15623 ($dff) from module orangecrab (D = $procmux$8515_Y, Q = \usb0_outhandler_syncfifobuffered_produce, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17086 ($sdff) from module orangecrab (D = $procmux$8513_Y, Q = \usb0_outhandler_syncfifobuffered_produce).
Adding SRST signal on $procdff$15622 ($dff) from module orangecrab (D = $procmux$8526_Y, Q = \usb0_outhandler_syncfifobuffered_level0, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17090 ($sdff) from module orangecrab (D = $procmux$8526_Y, Q = \usb0_outhandler_syncfifobuffered_level0).
Adding SRST signal on $procdff$15621 ($dff) from module orangecrab (D = $procmux$8535_Y, Q = \usb0_outhandler_syncfifobuffered_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17100 ($sdff) from module orangecrab (D = $procmux$8535_Y, Q = \usb0_outhandler_syncfifobuffered_readable).
Adding SRST signal on $procdff$15620 ($dff) from module orangecrab (D = $procmux$8551_Y, Q = \usb0_inhandler_transmitted, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17106 ($sdff) from module orangecrab (D = $procmux$8545_Y, Q = \usb0_inhandler_transmitted).
Adding SRST signal on $procdff$15619 ($dff) from module orangecrab (D = $procmux$8568_Y, Q = \usb0_inhandler_was_queued, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17118 ($sdff) from module orangecrab (D = \usb0_inhandler_queued, Q = \usb0_inhandler_was_queued).
Adding SRST signal on $procdff$15618 ($dff) from module orangecrab (D = $procmux$8585_Y, Q = \usb0_inhandler_queued, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17132 ($sdff) from module orangecrab (D = $procmux$8582_Y, Q = \usb0_inhandler_queued).
Adding SRST signal on $procdff$15616 ($dff) from module orangecrab (D = $procmux$8592_Y, Q = \usb0_inhandler_eventmanager_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17142 ($sdff) from module orangecrab (D = \usb0_csrbank_in_data0_r [0], Q = \usb0_inhandler_eventmanager_storage).
Adding SRST signal on $procdff$15615 ($dff) from module orangecrab (D = $procmux$8598_Y, Q = \usb0_inhandler_packet_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17144 ($sdff) from module orangecrab (D = $procmux$8598_Y, Q = \usb0_inhandler_packet_pending).
Adding SRST signal on $procdff$15614 ($dff) from module orangecrab (D = \usb0_csrbank_in_ctrl0_re, Q = \usb0_inhandler_ctrl_re, rval = 1'0).
Adding SRST signal on $procdff$15613 ($dff) from module orangecrab (D = $procmux$8602_Y, Q = \usb0_inhandler_ctrl_storage, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17149 ($sdff) from module orangecrab (D = \usb0_csrbank_in_data0_r [6:0], Q = \usb0_inhandler_ctrl_storage).
Adding SRST signal on $procdff$15612 ($dff) from module orangecrab (D = \usb0_csrbank_in_data0_re, Q = \usb0_inhandler_data_re, rval = 1'0).
Adding SRST signal on $procdff$15611 ($dff) from module orangecrab (D = $procmux$8606_Y, Q = \usb0_inhandler_data_storage, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17152 ($sdff) from module orangecrab (D = \usb0_csrbank_in_data0_r, Q = \usb0_inhandler_data_storage).
Adding SRST signal on $procdff$15610 ($dff) from module orangecrab (D = $procmux$8610_Y, Q = \usb0_inhandler_syncfifobuffered_consume, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17156 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11758$3259_Y, Q = \usb0_inhandler_syncfifobuffered_consume).
Adding SRST signal on $procdff$15609 ($dff) from module orangecrab (D = $procmux$8616_Y, Q = \usb0_inhandler_syncfifobuffered_produce, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17160 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11755$3258_Y, Q = \usb0_inhandler_syncfifobuffered_produce).
Adding SRST signal on $procdff$15608 ($dff) from module orangecrab (D = $procmux$8627_Y, Q = \usb0_inhandler_syncfifobuffered_level0, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17164 ($sdff) from module orangecrab (D = $procmux$8627_Y, Q = \usb0_inhandler_syncfifobuffered_level0).
Adding SRST signal on $procdff$15607 ($dff) from module orangecrab (D = $procmux$8636_Y, Q = \usb0_inhandler_syncfifobuffered_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17174 ($sdff) from module orangecrab (D = $procmux$8636_Y, Q = \usb0_inhandler_syncfifobuffered_readable).
Adding SRST signal on $procdff$15606 ($dff) from module orangecrab (D = $procmux$8645_Y, Q = \usb0_inhandler_stall_status, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17180 ($sdff) from module orangecrab (D = $procmux$8645_Y, Q = \usb0_inhandler_stall_status).
Adding SRST signal on $procdff$15605 ($dff) from module orangecrab (D = $procmux$8662_Y, Q = \usb0_inhandler_dtbs, rval = 16'0000000000000001).
Adding EN signal on $auto$opt_dff.cc:702:run$17186 ($sdff) from module orangecrab (D = $procmux$8662_Y, Q = \usb0_inhandler_dtbs).
Adding SRST signal on $procdff$15604 ($dff) from module orangecrab (D = $procmux$8672_Y, Q = \usb0_setuphandler_setuphandlerinner_is_in, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17198 ($sdff) from module orangecrab (D = \usb0_setuphandler_data_recv_payload [7], Q = \usb0_setuphandler_setuphandlerinner_is_in).
Adding SRST signal on $procdff$15603 ($dff) from module orangecrab (D = $procmux$8690_Y, Q = \usb0_setuphandler_setuphandlerinner_have_data_stage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17204 ($sdff) from module orangecrab (D = $procmux$8685_Y, Q = \usb0_setuphandler_setuphandlerinner_have_data_stage).
Adding SRST signal on $procdff$15602 ($dff) from module orangecrab (D = $procmux$8696_Y, Q = \usb0_setuphandler_setuphandlerinner_data_byte, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17214 ($sdff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11668$3225_Y, Q = \usb0_setuphandler_setuphandlerinner_data_byte).
Adding SRST signal on $procdff$15601 ($dff) from module orangecrab (D = $procmux$8705_Y, Q = \usb0_setuphandler_setuphandlerinner_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17218 ($sdff) from module orangecrab (D = $procmux$8703_Y, Q = \usb0_setuphandler_setuphandlerinner_consume).
Adding SRST signal on $procdff$15600 ($dff) from module orangecrab (D = $procmux$8714_Y, Q = \usb0_setuphandler_setuphandlerinner_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17222 ($sdff) from module orangecrab (D = $procmux$8712_Y, Q = \usb0_setuphandler_setuphandlerinner_produce).
Adding SRST signal on $procdff$15599 ($dff) from module orangecrab (D = $procmux$8725_Y, Q = \usb0_setuphandler_setuphandlerinner_level0, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17226 ($sdff) from module orangecrab (D = $procmux$8725_Y, Q = \usb0_setuphandler_setuphandlerinner_level0).
Adding SRST signal on $procdff$15598 ($dff) from module orangecrab (D = $procmux$8734_Y, Q = \usb0_setuphandler_setuphandlerinner_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17236 ($sdff) from module orangecrab (D = $procmux$8734_Y, Q = \usb0_setuphandler_setuphandlerinner_readable).
Adding SRST signal on $procdff$15596 ($dff) from module orangecrab (D = $procmux$8740_Y, Q = \usb0_setuphandler_eventmanager_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$17240 ($sdff) from module orangecrab (D = \usb0_csrbank_in_data0_r [1:0], Q = \usb0_setuphandler_eventmanager_storage).
Adding SRST signal on $procdff$15595 ($dff) from module orangecrab (D = \usb0_setuphandler_reset_trigger, Q = \usb0_setuphandler_reset_old_trigger, rval = 1'0).
Adding SRST signal on $procdff$15594 ($dff) from module orangecrab (D = $procmux$8746_Y, Q = \usb0_setuphandler_reset_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17243 ($sdff) from module orangecrab (D = $procmux$8746_Y, Q = \usb0_setuphandler_reset_pending).
Adding SRST signal on $procdff$15593 ($dff) from module orangecrab (D = $procmux$8752_Y, Q = \usb0_setuphandler_packet_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17247 ($sdff) from module orangecrab (D = $procmux$8752_Y, Q = \usb0_setuphandler_packet_pending).
Adding SRST signal on $procdff$15592 ($dff) from module orangecrab (D = \usb0_csrbank_setup_ctrl0_re, Q = \usb0_setuphandler_ctrl_re, rval = 1'0).
Adding SRST signal on $procdff$15591 ($dff) from module orangecrab (D = $procmux$8756_Y, Q = \usb0_setuphandler_ctrl_storage, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17252 ($sdff) from module orangecrab (D = \usb0_csrbank_in_data0_r [5:0], Q = \usb0_setuphandler_ctrl_storage).
Adding SRST signal on $procdff$15590 ($dff) from module orangecrab (D = $procmux$8763_Y, Q = \usb0_setuphandler_epno, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17256 ($sdff) from module orangecrab (D = \usb0_usb_core_endp [0], Q = \usb0_setuphandler_epno).
Adding SRST signal on $procdff$15588 ($dff) from module orangecrab (D = $procmux$8769_Y, Q = \usb0_csrstorage_storage, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17262 ($sdff) from module orangecrab (D = \usb0_csrbank_in_data0_r [6:0], Q = \usb0_csrstorage_storage).
Adding SRST signal on $procdff$15586 ($dff) from module orangecrab (D = $procmux$8775_Y, Q = \usb0_pullup_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17264 ($sdff) from module orangecrab (D = \usb0_csrbank_in_data0_r [0], Q = \usb0_pullup_storage).
Adding SRST signal on $procdff$15585 ($dff) from module orangecrab (D = $procmux$8779_Y, Q = \usb0_usb_core_response_pid, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17268 ($sdff) from module orangecrab (D = \usb0_usb_core_response_pid_subfragments_t_next_value, Q = \usb0_usb_core_response_pid).
Adding SRST signal on $procdff$15584 ($dff) from module orangecrab (D = $procmux$8785_Y, Q = \usb0_usb_core_endp, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17272 ($sdff) from module orangecrab (D = \usb0_usb_core_endp_subfragments_f_next_value1, Q = \usb0_usb_core_endp).
Adding SRST signal on $procdff$15583 ($dff) from module orangecrab (D = $procmux$8791_Y, Q = \usb0_usb_core_tok, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17276 ($sdff) from module orangecrab (D = \usb0_usb_core_tok_subfragments_f_next_value0, Q = \usb0_usb_core_tok).
Adding SRST signal on $procdff$15582 ($dff) from module orangecrab (D = $procmux$8797_Y, Q = \usb0_usb_core_addr, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17280 ($sdff) from module orangecrab (D = \usb0_csrstorage_storage, Q = \usb0_usb_core_addr).
Adding SRST signal on $procdff$15580 ($dff) from module orangecrab (D = $procmux$8807_Y, Q = \usb0_usb_core_o_endp, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17282 ($sdff) from module orangecrab (D = \usb0_usb_core_o_endp_subfragments_packetheaderdecode_next_value2, Q = \usb0_usb_core_o_endp).
Adding SRST signal on $procdff$15579 ($dff) from module orangecrab (D = $procmux$8811_Y, Q = \usb0_usb_core_endp4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17284 ($sdff) from module orangecrab (D = \usb0_usb_core_endp4_subfragments_packetheaderdecode_next_value1, Q = \usb0_usb_core_endp4).
Adding SRST signal on $procdff$15578 ($dff) from module orangecrab (D = $procmux$8815_Y, Q = \usb0_usb_core_o_addr, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17286 ($sdff) from module orangecrab (D = \subfragments_clockdomainsrenamer_packetheaderdecode_next_value, Q = \usb0_usb_core_o_addr).
Adding SRST signal on $procdff$15577 ($dff) from module orangecrab (D = $procmux$8819_Y, Q = \usb0_usb_core_o_pid, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17288 ($sdff) from module orangecrab (D = \usb0_usb_core_o_pid_subfragments_packetheaderdecode_next_value0, Q = \usb0_usb_core_o_pid).
Adding SRST signal on $procdff$15576 ($dff) from module orangecrab (D = \usb0_usb_core_rx_flagsFifo_graycounter1_q_next_binary, Q = \usb0_usb_core_rx_flagsFifo_graycounter1_q_binary, rval = 2'00).
Adding SRST signal on $procdff$15575 ($dff) from module orangecrab (D = \usb0_usb_core_rx_flagsFifo_graycounter1_q_next, Q = \usb0_usb_core_rx_flagsFifo_graycounter1_q, rval = 2'00).
Adding SRST signal on $procdff$15574 ($dff) from module orangecrab (D = \usb0_usb_core_rx_payloadFifo_graycounter1_q_next_binary, Q = \usb0_usb_core_rx_payloadFifo_graycounter1_q_binary, rval = 2'00).
Adding SRST signal on $procdff$15573 ($dff) from module orangecrab (D = \usb0_usb_core_rx_payloadFifo_graycounter1_q_next, Q = \usb0_usb_core_rx_payloadFifo_graycounter1_q, rval = 2'00).
Adding SRST signal on $procdff$15571 ($dff) from module orangecrab (D = $procmux$8830_Y, Q = \usb0_usb_core_txstate_crc_cur, rval = 16'1111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$17296 ($sdff) from module orangecrab (D = { \usb0_usb_core_txstate_crc_next [15] \usb0_usb_core_txstate_crc_cur [6:2] \usb0_usb_core_txstate_crc_next [9:0] }, Q = \usb0_usb_core_txstate_crc_cur).
Adding SRST signal on $procdff$15570 ($dff) from module orangecrab (D = $procmux$8836_Y, Q = \usb0_usb_core_txstate_pid, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$17298 ($sdff) from module orangecrab (D = \usb0_usb_core_txstate_pid_subfragments_txpacketsend_next_value1, Q = \usb0_usb_core_txstate_pid).
Adding SRST signal on $procdff$15569 ($dff) from module orangecrab (D = $procmux$8840_Y, Q = \usb0_usb_core_tx_state_gray, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$17300 ($sdff) from module orangecrab (D = \usb0_usb_core_tx_state_gray_subfragments_txpipeline_next_value1, Q = \usb0_usb_core_tx_state_gray).
Adding SRST signal on $procdff$15567 ($dff) from module orangecrab (D = $procmux$8844_Y, Q = \usb0_usb_core_tx_sync_pulse, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17302 ($sdff) from module orangecrab (D = \usb0_usb_core_tx_sync_pulse_subfragments_txpipeline_next_value0, Q = \usb0_usb_core_tx_sync_pulse).
Adding SRST signal on $procdff$15565 ($dff) from module orangecrab (D = $procmux$8850_Y, Q = \usb0_usb_core_tx_shifter_pos, rval = 8'00000001).
Adding EN signal on $auto$opt_dff.cc:702:run$17306 ($sdff) from module orangecrab (D = $procmux$8848_Y, Q = \usb0_usb_core_tx_shifter_pos).
Adding SRST signal on $procdff$15564 ($dff) from module orangecrab (D = $procmux$8858_Y, Q = \usb0_usb_core_tx_shifter_shifter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17310 ($sdff) from module orangecrab (D = $procmux$8856_Y, Q = \usb0_usb_core_tx_shifter_shifter).
Adding SRST signal on $procdff$15563 ($dff) from module orangecrab (D = $procmux$8864_Y, Q = \usb0_usb_core_tx_shifter_o_get, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17314 ($sdff) from module orangecrab (D = \usb0_usb_core_tx_shifter_pos [0], Q = \usb0_usb_core_tx_shifter_o_get).
Adding SRST signal on $procdff$15562 ($dff) from module orangecrab (D = $procmux$8870_Y, Q = \usb0_usb_core_tx_i_oe, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17316 ($sdff) from module orangecrab (D = \usb0_usb_core_tx_i_oe_subfragments_txpacketsend_next_value0, Q = \usb0_usb_core_tx_i_oe).
Adding SRST signal on $procdff$15547 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_next_state, Q = \subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$17320 ($sdff) from module orangecrab (D = \subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_next_state, Q = \subfragments_clockdomainsrenamer_rxpipeline_rxbitstuffremover_state).
Adding SRST signal on $procdff$15546 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_next_state, Q = \subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$17340 ($sdff) from module orangecrab (D = \subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_next_state, Q = \subfragments_clockdomainsrenamer_rxpipeline_rxpacketdetect_state).
Adding SRST signal on $procdff$15545 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_rxpipeline_next_state, Q = \subfragments_clockdomainsrenamer_rxpipeline_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$17360 ($sdff) from module orangecrab (D = \subfragments_clockdomainsrenamer_rxpipeline_next_state, Q = \subfragments_clockdomainsrenamer_rxpipeline_state).
Adding SRST signal on $procdff$15544 ($dff) from module orangecrab (D = \subfragments_clockdomainsrenamer_txnrziencoder_next_state, Q = \subfragments_clockdomainsrenamer_txnrziencoder_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$17372 ($sdff) from module orangecrab (D = \subfragments_clockdomainsrenamer_txnrziencoder_next_state, Q = \subfragments_clockdomainsrenamer_txnrziencoder_state).
Adding SRST signal on $procdff$15543 ($dff) from module orangecrab (D = \usb0_usb_core_rx_flagsFifo_graycounter0_q_next_binary, Q = \usb0_usb_core_rx_flagsFifo_graycounter0_q_binary, rval = 2'00).
Adding SRST signal on $procdff$15542 ($dff) from module orangecrab (D = \usb0_usb_core_rx_flagsFifo_graycounter0_q_next, Q = \usb0_usb_core_rx_flagsFifo_graycounter0_q, rval = 2'00).
Adding SRST signal on $procdff$15541 ($dff) from module orangecrab (D = \usb0_usb_core_rx_payloadFifo_graycounter0_q_next_binary, Q = \usb0_usb_core_rx_payloadFifo_graycounter0_q_binary, rval = 2'00).
Adding SRST signal on $procdff$15540 ($dff) from module orangecrab (D = \usb0_usb_core_rx_payloadFifo_graycounter0_q_next, Q = \usb0_usb_core_rx_payloadFifo_graycounter0_q, rval = 2'00).
Adding SRST signal on $procdff$15539 ($dff) from module orangecrab (D = $procmux$8302_Y, Q = \usb0_usb_core_rx_shifter_shift_reg, rval = 9'000000001).
Adding EN signal on $auto$opt_dff.cc:702:run$17396 ($sdff) from module orangecrab (D = $procmux$8300_Y, Q = \usb0_usb_core_rx_shifter_shift_reg).
Adding SRST signal on $procdff$15538 ($dff) from module orangecrab (D = $and$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12139$3315_Y, Q = \usb0_usb_core_rx_shifter_o_put, rval = 1'0).
Adding SRST signal on $procdff$15537 ($dff) from module orangecrab (D = \usb0_usb_core_rx_reset1, Q = \usb0_usb_core_rx_last_reset, rval = 1'0).
Adding SRST signal on $procdff$15536 ($dff) from module orangecrab (D = $or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12130$3310_Y, Q = \usb0_usb_core_rx_bitstuff_o_stall, rval = 1'1).
Adding SRST signal on $procdff$15534 ($dff) from module orangecrab (D = \usb0_usb_core_rx_nrzi_o_data, Q = \usb0_usb_core_rx_bitstuff_o_data, rval = 1'0).
Adding SRST signal on $procdff$15533 ($dff) from module orangecrab (D = $procmux$8308_Y, Q = \usb0_usb_core_rx_nrzi_last_data, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17408 ($sdff) from module orangecrab (D = \usb0_usb_core_rx_line_state_dk1, Q = \usb0_usb_core_rx_nrzi_last_data).
Adding SRST signal on $procdff$15532 ($dff) from module orangecrab (D = $procmux$8312_Y, Q = \usb0_usb_core_rx_nrzi_o_se0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17410 ($sdff) from module orangecrab (D = $and$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12122$3308_Y, Q = \usb0_usb_core_rx_nrzi_o_se0).
Adding SRST signal on $procdff$15531 ($dff) from module orangecrab (D = $procmux$8316_Y, Q = \usb0_usb_core_rx_nrzi_o_data, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17412 ($sdff) from module orangecrab (D = $not$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12121$3305_Y, Q = \usb0_usb_core_rx_nrzi_o_data).
Adding SRST signal on $procdff$15530 ($dff) from module orangecrab (D = \usb0_usb_core_rx_line_state_valid, Q = \usb0_usb_core_rx_nrzi_o_valid, rval = 1'0).
Adding SRST signal on $procdff$15529 ($dff) from module orangecrab (D = $procmux$8325_Y, Q = \usb0_usb_core_rx_reset_counter, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17415 ($sdff) from module orangecrab (D = $procmux$8323_Y [6], Q = \usb0_usb_core_rx_reset_counter [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$17415 ($sdff) from module orangecrab (D = $procmux$8323_Y [5:0], Q = \usb0_usb_core_rx_reset_counter [5:0]).
Adding SRST signal on $procdff$15527 ($dff) from module orangecrab (D = \usb0_usb_core_rx_line_state_se00, Q = \usb0_usb_core_rx_line_state_se01, rval = 1'0).
Adding SRST signal on $procdff$15526 ($dff) from module orangecrab (D = \usb0_usb_core_rx_line_state_dk0, Q = \usb0_usb_core_rx_line_state_dk1, rval = 1'0).
Adding SRST signal on $procdff$15525 ($dff) from module orangecrab (D = \usb0_usb_core_rx_line_state_dj0, Q = \usb0_usb_core_rx_line_state_dj1, rval = 1'0).
Adding SRST signal on $procdff$15524 ($dff) from module orangecrab (D = $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12107$3302_Y, Q = \usb0_usb_core_rx_line_state_valid, rval = 1'0).
Adding SRST signal on $procdff$15523 ($dff) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12112$3303_Y, Q = \usb0_usb_core_rx_line_state_phase, rval = 2'00).
Adding SRST signal on $procdff$15522 ($dff) from module orangecrab (D = \usb0_usb_core_tx_nrzi_oe0, Q = \usb0_usb_core_tx_nrzi_o_oe, rval = 1'0).
Adding SRST signal on $procdff$15521 ($dff) from module orangecrab (D = \usb0_usb_core_tx_nrzi_usbn, Q = \usb0_usb_core_tx_nrzi_o_usbn, rval = 1'0).
Adding SRST signal on $procdff$15520 ($dff) from module orangecrab (D = \usb0_usb_core_tx_nrzi_usbp, Q = \usb0_usb_core_tx_nrzi_o_usbp, rval = 1'0).
Adding SRST signal on $procdff$15514 ($dff) from module orangecrab (D = 8'xxxxxxxx, Q = $memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_DATA [31:24], rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17438 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17438 ($sdff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$17438 ($sdff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$17438 ($sdff) from module orangecrab.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$17438 ($sdff) from module orangecrab.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$17438 ($sdff) from module orangecrab.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$17438 ($sdff) from module orangecrab.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$17438 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15511 ($dff) from module orangecrab (D = 16'xxxxxxxxxxxxxxxx, Q = $memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_DATA [31:16], rval = 16'0000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$17439 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15508 ($dff) from module orangecrab (D = 24'xxxxxxxxxxxxxxxxxxxxxxxx, Q = $memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_DATA [31:8], rval = 24'000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$17440 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15504 ($dff) from module orangecrab (D = 2'xx, Q = $memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_DATA [22:21], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17441 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17441 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15500 ($dff) from module orangecrab (D = 2'xx, Q = $memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_DATA [22:21], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17442 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17442 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15496 ($dff) from module orangecrab (D = 2'xx, Q = $memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_DATA [22:21], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17443 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17443 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15492 ($dff) from module orangecrab (D = 2'xx, Q = $memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_DATA [22:21], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17444 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17444 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15488 ($dff) from module orangecrab (D = 2'xx, Q = $memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_DATA [22:21], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17445 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17445 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15484 ($dff) from module orangecrab (D = 2'xx, Q = $memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_DATA [22:21], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17446 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17446 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15480 ($dff) from module orangecrab (D = 2'xx, Q = $memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_DATA [22:21], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17447 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17447 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15476 ($dff) from module orangecrab (D = 2'xx, Q = $memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_DATA [22:21], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17448 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17448 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15472 ($dff) from module orangecrab (D = 4'xxxx, Q = $memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_DATA [22:19], rval = 4'0000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17449 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17449 ($sdff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$17449 ($sdff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$17449 ($sdff) from module orangecrab.
Adding EN signal on $procdff$15451 ($dff) from module orangecrab (D = $memrd$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13724$3464_DATA, Q = \memdat_10).
Adding EN signal on $procdff$15446 ($dff) from module orangecrab (D = $memrd$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13741$3471_DATA, Q = \memdat_12).
Adding EN signal on $procdff$15441 ($dff) from module orangecrab (D = $memrd$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13758$3478_DATA, Q = \memdat_14).
Adding SRST signal on $procdff$15439 ($dff) from module orangecrab (D = 44'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Q = { $memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_DATA [66:65] $memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_DATA [63:40] $memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_DATA [31:14] }, rval = 44'00000000000000000000000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 33 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 34 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 35 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 36 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 37 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 38 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 39 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 40 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 41 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 42 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Setting constant 0-bit at position 43 on $auto$opt_dff.cc:702:run$17453 ($sdff) from module orangecrab.
Adding SRST signal on $procdff$15434 ($dff) from module orangecrab (D = 26'xxxxxxxxxxxxxxxxxxxxxxxxxx, Q = $memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_DATA [65:40], rval = 26'00000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$17454 ($sdff) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15217 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:504$5684_DATA, Q = \VexRiscv.dataCache_1_._zz_10_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15204 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:531$5707_DATA, Q = \VexRiscv.dataCache_1_._zz_27_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15203 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:530$5706_DATA, Q = \VexRiscv.dataCache_1_._zz_26_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15202 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:529$5705_DATA, Q = \VexRiscv.dataCache_1_._zz_25_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15201 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:528$5704_DATA, Q = \VexRiscv.dataCache_1_._zz_24_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15200 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.stageA_colisions, Q = \VexRiscv.dataCache_1_.stageB_colisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15199 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.stageA_mask, Q = \VexRiscv.dataCache_1_.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15198 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_._zz_8_, Q = \VexRiscv.dataCache_1_.stageB_waysHits).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15197 ($dff) from module orangecrab (D = { \VexRiscv.dataCache_1_._zz_27_ \VexRiscv.dataCache_1_._zz_26_ \VexRiscv.dataCache_1_._zz_25_ \VexRiscv.dataCache_1_._zz_24_ }, Q = \VexRiscv.dataCache_1_.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15195 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_._zz_10_ [1], Q = \VexRiscv.dataCache_1_.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15193 ($dff) from module orangecrab (D = 1'0, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17465 ($dffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15192 ($dff) from module orangecrab (D = 1'0, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17466 ($dffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15190 ($dff) from module orangecrab (D = 1'1, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$17467 ($dffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15189 ($dff) from module orangecrab (D = 1'1, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$17468 ($dffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15188 ($dff) from module orangecrab (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15187 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.stageA_request_size, Q = \VexRiscv.dataCache_1_.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15186 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.stageA_request_data, Q = \VexRiscv.dataCache_1_.stageB_request_data).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15185 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.stageA_request_wr, Q = \VexRiscv.dataCache_1_.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15184 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.stage0_colisions, Q = \VexRiscv.dataCache_1_.stage0_colisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15183 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.stage0_mask, Q = \VexRiscv.dataCache_1_.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15182 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1_.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15181 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.io_cpu_execute_args_data, Q = \VexRiscv.dataCache_1_.stageA_request_data).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15180 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1_.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15173 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$procmux$6043_Y, Q = \VexRiscv.dataCache_1_.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17478 ($sdff) from module orangecrab (D = 1'0, Q = \VexRiscv.dataCache_1_.loader_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17479 ($sdffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15172 ($dff) from module orangecrab (D = 1'1, Q = \VexRiscv.dataCache_1_.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$17480 ($dffe) from module orangecrab.
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15171 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.loader_counter_valueNext, Q = \VexRiscv.dataCache_1_.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15170 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$procmux$6053_Y, Q = \VexRiscv.dataCache_1_.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17484 ($sdff) from module orangecrab (D = 1'1, Q = \VexRiscv.dataCache_1_.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15169 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$procmux$6060_Y, Q = \VexRiscv.dataCache_1_.stageB_memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17490 ($sdff) from module orangecrab (D = 1'1, Q = \VexRiscv.dataCache_1_.stageB_memCmdSent).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15168 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$procmux$6070_Y, Q = \VexRiscv.dataCache_1_.stageB_flusher_valid, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15167 ($dff) from module orangecrab (D = { $flatten\VexRiscv.\dataCache_1_.$procmux$6019_Y $flatten\VexRiscv.\dataCache_1_.$procmux$6036_Y }, Q = { \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [31:12] \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:0] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$15167 ($dff) from module orangecrab (D = $flatten\VexRiscv.\dataCache_1_.$procmux$6029_Y, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [11:5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17495 ($sdff) from module orangecrab (D = { \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31:12] \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [4:0] }, Q = { \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [31:12] \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:0] }).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15163 ($dff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:162$5849_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_10_).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15159 ($dff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:174$5855_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_11_).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15158 ($dff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5941_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$17502 ($sdff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:293$5889_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15157 ($dff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5946_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17506 ($sdff) from module orangecrab (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15156 ($dff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5955_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$17508 ($sdff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5955_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15155 ($dff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5960_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17512 ($sdff) from module orangecrab (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17513 ($sdffe) from module orangecrab.
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15154 ($dff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5971_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17514 ($sdff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5971_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15153 ($dff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_cache._zz_10_ [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15152 ($dff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_valid, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15151 ($dff) from module orangecrab (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17520 ($dffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15150 ($dff) from module orangecrab (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17521 ($dffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15149 ($dff) from module orangecrab (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$17522 ($dffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15145 ($dff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15144 ($dff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15143 ($dff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5935_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$17525 ($sdff) from module orangecrab (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:306$5891_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15142 ($dff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$15361 ($dff) from module orangecrab (D = $flatten\VexRiscv.$logic_and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5526$5563_Y, Q = \VexRiscv._zz_220_, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15360 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6900_Y, Q = \VexRiscv._zz_214_, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$17529 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6898_Y, Q = \VexRiscv._zz_214_).
Adding SRST signal on $flatten\VexRiscv.$procdff$15359 ($dff) from module orangecrab (D = $flatten\VexRiscv.$logic_and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$5558_Y, Q = \VexRiscv._zz_213_, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15358 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6907_Y, Q = \VexRiscv._zz_212_, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$17532 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5516$5557_Y, Q = \VexRiscv._zz_212_).
Adding SRST signal on $flatten\VexRiscv.$procdff$15357 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6912_Y, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$17536 ($sdff) from module orangecrab (D = \VexRiscv._zz_43_, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding SRST signal on $flatten\VexRiscv.$procdff$15356 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6917_Y, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$17538 ($sdff) from module orangecrab (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding SRST signal on $flatten\VexRiscv.$procdff$15355 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6926_Y, Q = \VexRiscv._zz_210_, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$17540 ($sdff) from module orangecrab (D = \VexRiscv.execute_CsrPlugin_writeData, Q = \VexRiscv._zz_210_).
Adding SRST signal on $flatten\VexRiscv.$procdff$15354 ($dff) from module orangecrab (D = $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5152$5433_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$15352 ($dff) from module orangecrab (D = \VexRiscv.CsrPlugin_exception, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15351 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6858_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15350 ($dff) from module orangecrab (D = $flatten\VexRiscv.$logic_and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5412$5538_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15349 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6872_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15348 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6878_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15347 ($dff) from module orangecrab (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15346 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6933_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17565 ($sdff) from module orangecrab (D = \VexRiscv.execute_CsrPlugin_writeData [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$15345 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6940_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17569 ($sdff) from module orangecrab (D = \VexRiscv.execute_CsrPlugin_writeData [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$15344 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6947_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17573 ($sdff) from module orangecrab (D = \VexRiscv.execute_CsrPlugin_writeData [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$15343 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6963_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$15342 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6979_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15341 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6995_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15340 ($dff) from module orangecrab (D = \VexRiscv._zz_172_, Q = \VexRiscv._zz_173_, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15337 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7005_Y, Q = \VexRiscv._zz_135_, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17581 ($sdff) from module orangecrab (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_valid, Q = \VexRiscv._zz_135_).
Adding SRST signal on $flatten\VexRiscv.$procdff$15336 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7012_Y, Q = \VexRiscv._zz_128_, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17583 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7012_Y, Q = \VexRiscv._zz_128_).
Adding SRST signal on $flatten\VexRiscv.$procdff$15334 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7022_Y, Q = \VexRiscv.IBusCachedPlugin_injector_decodeRemoved, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17589 ($sdff) from module orangecrab (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_injector_decodeRemoved).
Adding SRST signal on $flatten\VexRiscv.$procdff$15333 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7031_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17593 ($sdff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4).
Adding SRST signal on $flatten\VexRiscv.$procdff$15332 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7040_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17597 ($sdff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3).
Adding SRST signal on $flatten\VexRiscv.$procdff$15331 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7049_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17601 ($sdff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$15330 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7058_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17605 ($sdff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$15329 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7067_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17607 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7067_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15328 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7072_Y, Q = \VexRiscv._zz_114_, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17613 ($sdff) from module orangecrab (D = \VexRiscv._zz_112_, Q = \VexRiscv._zz_114_).
Adding SRST signal on $flatten\VexRiscv.$procdff$15327 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7081_Y, Q = \VexRiscv._zz_112_, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17615 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7081_Y, Q = \VexRiscv._zz_112_).
Adding SRST signal on $flatten\VexRiscv.$procdff$15326 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7088_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17621 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7088_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$15324 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7095_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$17625 ($sdff) from module orangecrab (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_5_ \VexRiscv.IBusCachedPlugin_cache._zz_8_ [2:0] 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17626 ($sdffe) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$17626 ($sdffe) from module orangecrab.
Adding SRST signal on $flatten\VexRiscv.$procdff$15323 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7102_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17627 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7102_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$15322 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7109_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17631 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7109_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$15321 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7116_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17635 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$procmux$7116_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$15319 ($dff) from module orangecrab (D = $or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7375$1977_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$15318 ($dff) from module orangecrab (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$15317 ($dff) from module orangecrab (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15316 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15315 ($dff) from module orangecrab (D = \VexRiscv._zz_6_, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15314 ($dff) from module orangecrab (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$15313 ($dff) from module orangecrab (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$15312 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$15311 ($dff) from module orangecrab (D = \VexRiscv.decode_MEMORY_WR, Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$15310 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$15309 ($dff) from module orangecrab (D = \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$15308 ($dff) from module orangecrab (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17650 ($dffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.$procdff$15304 ($dff) from module orangecrab (D = \VexRiscv._zz_42_, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$15303 ($dff) from module orangecrab (D = \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW, Q = \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$15302 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.io_cpu_execute_address [1:0], Q = \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$15301 ($dff) from module orangecrab (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$15299 ($dff) from module orangecrab (D = { \VexRiscv._zz_427_ \VexRiscv._zz_428_ }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15298 ($dff) from module orangecrab (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$15297 ($dff) from module orangecrab (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$15296 ($dff) from module orangecrab (D = { \VexRiscv._zz_440_ \VexRiscv._zz_449_ }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15295 ($dff) from module orangecrab (D = \VexRiscv.decode_IS_RS1_SIGNED, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$15294 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$15293 ($dff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$15292 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$15291 ($dff) from module orangecrab (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$15290 ($dff) from module orangecrab (D = { \VexRiscv._zz_14_ [1] \VexRiscv._zz_439_ }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15289 ($dff) from module orangecrab (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$15288 ($dff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$15287 ($dff) from module orangecrab (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$15286 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$15285 ($dff) from module orangecrab (D = \VexRiscv.decode_IS_MUL, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$15284 ($dff) from module orangecrab (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$15283 ($dff) from module orangecrab (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$15282 ($dff) from module orangecrab (D = \VexRiscv._zz_320_ [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$15281 ($dff) from module orangecrab (D = \VexRiscv.decode_IS_RS1_SIGNED, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$15280 ($dff) from module orangecrab (D = \VexRiscv.decode_MEMORY_MANAGMENT, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$15279 ($dff) from module orangecrab (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$15278 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$15277 ($dff) from module orangecrab (D = \VexRiscv._zz_115_, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$15276 ($dff) from module orangecrab (D = \VexRiscv.decode_IS_CSR, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$15275 ($dff) from module orangecrab (D = { \VexRiscv._zz_481_ \VexRiscv._zz_498_ }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15274 ($dff) from module orangecrab (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$15273 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$15272 ($dff) from module orangecrab (D = \VexRiscv.decode_MEMORY_ENABLE, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$15271 ($dff) from module orangecrab (D = \VexRiscv.decode_BYPASSABLE_EXECUTE_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$15270 ($dff) from module orangecrab (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$15269 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$15268 ($dff) from module orangecrab (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:764:run$17686 ($dffe) from module orangecrab (D = \VexRiscv._zz_78_, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$15267 ($dff) from module orangecrab (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$15266 ($dff) from module orangecrab (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$15265 ($dff) from module orangecrab (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$15264 ($dff) from module orangecrab (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15263 ($dff) from module orangecrab (D = { \VexRiscv._zz_514_ \VexRiscv._zz_515_ }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15262 ($dff) from module orangecrab (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$15261 ($dff) from module orangecrab (D = { \VexRiscv._zz_398_ \VexRiscv._zz_399_ }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15260 ($dff) from module orangecrab (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$15258 ($dff) from module orangecrab (D = \VexRiscv._zz_354_ [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$15257 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6719_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$17701 ($sdff) from module orangecrab (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$15256 ($dff) from module orangecrab (D = $flatten\VexRiscv.$logic_and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5630$5589_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$15255 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6589_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$15255 ($dff) from module orangecrab (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:764:run$17705 ($dffe) from module orangecrab.
Adding EN signal on $auto$opt_dff.cc:702:run$17704 ($sdff) from module orangecrab (D = $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5620$5573_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$15254 ($dff) from module orangecrab (D = $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5629$5580_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$15253 ($dff) from module orangecrab (D = $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5577_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$15253 ($dff) from module orangecrab (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$15252 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6741_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:764:run$17724 ($dffe) from module orangecrab (D = 2'xx, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$17727 ($sdffce) from module orangecrab.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$17727 ($sdffce) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.$procdff$15251 ($dff) from module orangecrab (D = $flatten\VexRiscv.$procmux$6749_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:764:run$17732 ($dffe) from module orangecrab (D = $flatten\VexRiscv.$procmux$6747_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$opt_dff.cc:764:run$17732 ($dffe) from module orangecrab (D = 3'xxx, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$17736 ($sdffce) from module orangecrab.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$17736 ($sdffce) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$17736 ($sdffce) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.$procdff$15250 ($dff) from module orangecrab (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$15249 ($dff) from module orangecrab (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$15246 ($dff) from module orangecrab (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$15245 ($dff) from module orangecrab (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$15244 ($dff) from module orangecrab (D = $flatten\VexRiscv.$logic_not$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5600$5569_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$15243 ($dff) from module orangecrab (D = \VexRiscv.execute_CsrPlugin_writeData [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$15239 ($dff) from module orangecrab (D = \VexRiscv.execute_CsrPlugin_writeData [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$15237 ($dff) from module orangecrab (D = \VexRiscv._zz_89_, Q = \VexRiscv._zz_175_).
Adding EN signal on $flatten\VexRiscv.$procdff$15236 ($dff) from module orangecrab (D = \VexRiscv.memory_to_writeBack_INSTRUCTION [11:7], Q = \VexRiscv._zz_174_).
Adding EN signal on $flatten\VexRiscv.$procdff$15234 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_length, Q = \VexRiscv._zz_140_).
Adding EN signal on $flatten\VexRiscv.$procdff$15233 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv._zz_139_).
Adding EN signal on $flatten\VexRiscv.$procdff$15232 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv._zz_138_).
Adding EN signal on $flatten\VexRiscv.$procdff$15231 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv._zz_137_).
Adding EN signal on $flatten\VexRiscv.$procdff$15230 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv._zz_136_).
Adding EN signal on $flatten\VexRiscv.$procdff$15228 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1__io_mem_cmd_payload_length, Q = \VexRiscv._zz_133_).
Adding EN signal on $flatten\VexRiscv.$procdff$15227 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.stageB_mask, Q = \VexRiscv._zz_132_).
Adding EN signal on $flatten\VexRiscv.$procdff$15226 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1_.stageB_request_data, Q = \VexRiscv._zz_131_).
Adding EN signal on $flatten\VexRiscv.$procdff$15225 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1__io_mem_cmd_payload_address, Q = \VexRiscv._zz_130_).
Adding EN signal on $flatten\VexRiscv.$procdff$15224 ($dff) from module orangecrab (D = \VexRiscv.dataCache_1__io_mem_cmd_payload_wr, Q = \VexRiscv._zz_129_).
Adding EN signal on $flatten\VexRiscv.$procdff$15223 ($dff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$15222 ($dff) from module orangecrab (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17771 ($dffe) from module orangecrab.
Adding EN signal on $flatten\VexRiscv.$procdff$15221 ($dff) from module orangecrab (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_115_).

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 762 unused cells and 756 unused wires.
<suppressed ~778 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~111 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4203$5259.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4203$5259.
Removed 2 multiplexer ports.
<suppressed ~772 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$16342: { $auto$rtlil.cc:2121:Not$16340 $procmux$11417_CMP $procmux$11416_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$16336: { $procmux$11417_CMP $procmux$11416_CMP $auto$rtlil.cc:2121:Not$16334 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$17744: { \VexRiscv._zz_255_ \VexRiscv.CsrPlugin_hadException }
    New ctrl vector for $pmux cell $procmux$9008: { $procmux$9014_CMP $procmux$9013_CMP $auto$opt_reduce.cc:134:opt_mux$17774 $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7422$2046_Y $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7745$2409_Y $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7748$2416_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$17773: { $procmux$9015_CMP $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7419$2039_Y $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7407$2011_Y }
  Optimizing cells in module \orangecrab.
Performed a total of 5 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15165 ($dff) from module orangecrab (D = 1'x, Q = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$5838_DATA [1], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$17775 ($sdff) from module orangecrab.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17770 ($dffe) from module orangecrab.
Adding SRST signal on $auto$opt_dff.cc:764:run$17748 ($dffe) from module orangecrab (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17523 ($dffe) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$17523 ($dffe) from module orangecrab.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 1 unused cells and 103 unused wires.
<suppressed ~2 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~2 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~776 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$15259 ($dff) from module orangecrab.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17677 ($dffe) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$17677 ($dffe) from module orangecrab.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17527 ($dffe) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$17527 ($dffe) from module orangecrab.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~776 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17676 ($dffe) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$17676 ($dffe) from module orangecrab.

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~776 debug messages>

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17675 ($dffe) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$17675 ($dffe) from module orangecrab.

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.14.37. Rerunning OPT passes. (Maybe there is more to do..)

4.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~776 debug messages>

4.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
Performed a total of 0 changes.

4.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.14.41. Executing OPT_DFF pass (perform DFF optimizations).

4.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.14.44. Finished OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 19 address bits (of 32) from memory init port orangecrab.$meminit$\mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3632 (mem).
Removed top 24 address bits (of 32) from memory init port orangecrab.$meminit$\mem_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3633 (mem_2).
Removed top 24 address bits (of 32) from memory init port orangecrab.$meminit$\mem_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3634 (mem_3).
Removed top 24 address bits (of 32) from memory init port orangecrab.$meminit$\mem_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3635 (mem_4).
Removed top 24 address bits (of 32) from memory init port orangecrab.$meminit$\mem_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3636 (mem_5).
Removed top 17 bits (of 18) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16377 ($ne).
Removed top 2 bits (of 13) from port A of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4025$378 ($or).
Removed top 3 bits (of 13) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4025$378 ($or).
Removed top 2 bits (of 13) from port Y of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4025$378 ($or).
Removed top 7 bits (of 11) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16441 ($ne).
Removed top 2 bits (of 13) from port A of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4182$408 ($or).
Removed top 3 bits (of 13) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4182$408 ($or).
Removed top 2 bits (of 13) from port Y of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4182$408 ($or).
Removed top 2 bits (of 13) from port A of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4339$438 ($or).
Removed top 3 bits (of 13) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4339$438 ($or).
Removed top 2 bits (of 13) from port Y of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4339$438 ($or).
Removed top 2 bits (of 13) from port A of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4496$468 ($or).
Removed top 3 bits (of 13) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4496$468 ($or).
Removed top 2 bits (of 13) from port Y of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4496$468 ($or).
Removed top 2 bits (of 13) from port A of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4653$498 ($or).
Removed top 3 bits (of 13) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4653$498 ($or).
Removed top 2 bits (of 13) from port Y of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4653$498 ($or).
Removed top 2 bits (of 13) from port A of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4810$528 ($or).
Removed top 3 bits (of 13) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4810$528 ($or).
Removed top 2 bits (of 13) from port Y of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4810$528 ($or).
Removed top 2 bits (of 13) from port A of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4967$558 ($or).
Removed top 3 bits (of 13) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4967$558 ($or).
Removed top 2 bits (of 13) from port Y of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4967$558 ($or).
Removed top 7 bits (of 11) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16460 ($ne).
Removed top 2 bits (of 13) from port A of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5124$588 ($or).
Removed top 3 bits (of 13) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5124$588 ($or).
Removed top 2 bits (of 13) from port Y of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5124$588 ($or).
Removed top 6 bits (of 7) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$17386 ($ne).
Removed top 7 bits (of 11) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16479 ($ne).
Removed top 7 bits (of 30) from port Y of cell orangecrab.$sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5737$1431 ($sub).
Removed top 7 bits (of 30) from port A of cell orangecrab.$sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5737$1431 ($sub).
Removed top 26 bits (of 27) from port B of cell orangecrab.$sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5737$1431 ($sub).
Removed top 15 bits (of 16) from port Y of cell orangecrab.$sshr$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6841$1682 ($sshr).
Removed top 15 bits (of 16) from port Y of cell orangecrab.$sshr$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6848$1691 ($sshr).
Removed top 15 bits (of 16) from port Y of cell orangecrab.$sshr$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6892$1714 ($sshr).
Removed top 15 bits (of 16) from port Y of cell orangecrab.$sshr$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6893$1715 ($sshr).
Removed top 7 bits (of 11) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16498 ($ne).
Removed top 24 bits (of 32) from port B of cell orangecrab.$and$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7375$1974 ($and).
Removed top 7 bits (of 11) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16517 ($ne).
Removed top 1 bits (of 2) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$17716 ($ne).
Removed top 1 bits (of 18) from port Y of cell orangecrab.$add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10638$3181 ($add).
Removed top 1 bits (of 18) from port B of cell orangecrab.$add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10638$3181 ($add).
Removed top 1 bits (of 18) from port Y of cell orangecrab.$add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10639$3182 ($add).
Removed top 1 bits (of 18) from port B of cell orangecrab.$add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10639$3182 ($add).
Removed top 1 bits (of 18) from port Y of cell orangecrab.$add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10640$3183 ($add).
Removed top 1 bits (of 18) from port B of cell orangecrab.$add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10640$3183 ($add).
Removed cell orangecrab.$procmux$8015 ($mux).
Removed cell orangecrab.$procmux$8017 ($mux).
Removed cell orangecrab.$procmux$8021 ($mux).
Removed cell orangecrab.$procmux$8023 ($mux).
Removed cell orangecrab.$procmux$8027 ($mux).
Removed cell orangecrab.$procmux$8029 ($mux).
Removed cell orangecrab.$procmux$8033 ($mux).
Removed cell orangecrab.$procmux$8035 ($mux).
Removed cell orangecrab.$procmux$8039 ($mux).
Removed cell orangecrab.$procmux$8041 ($mux).
Removed cell orangecrab.$procmux$8045 ($mux).
Removed cell orangecrab.$procmux$8047 ($mux).
Removed cell orangecrab.$procmux$8051 ($mux).
Removed cell orangecrab.$procmux$8053 ($mux).
Removed cell orangecrab.$procmux$8057 ($mux).
Removed cell orangecrab.$procmux$8059 ($mux).
Removed cell orangecrab.$procmux$8063 ($mux).
Removed cell orangecrab.$procmux$8065 ($mux).
Removed cell orangecrab.$procmux$8069 ($mux).
Removed cell orangecrab.$procmux$8071 ($mux).
Removed cell orangecrab.$procmux$8075 ($mux).
Removed cell orangecrab.$procmux$8077 ($mux).
Removed cell orangecrab.$procmux$8081 ($mux).
Removed cell orangecrab.$procmux$8083 ($mux).
Removed cell orangecrab.$procmux$8087 ($mux).
Removed cell orangecrab.$procmux$8089 ($mux).
Removed cell orangecrab.$procmux$8093 ($mux).
Removed cell orangecrab.$procmux$8095 ($mux).
Removed cell orangecrab.$procmux$8099 ($mux).
Removed cell orangecrab.$procmux$8101 ($mux).
Removed cell orangecrab.$procmux$8105 ($mux).
Removed cell orangecrab.$procmux$8107 ($mux).
Removed cell orangecrab.$procmux$8111 ($mux).
Removed cell orangecrab.$procmux$8113 ($mux).
Removed cell orangecrab.$procmux$8117 ($mux).
Removed cell orangecrab.$procmux$8119 ($mux).
Removed cell orangecrab.$procmux$8125 ($mux).
Removed cell orangecrab.$procmux$8127 ($mux).
Removed cell orangecrab.$procmux$8133 ($mux).
Removed cell orangecrab.$procmux$8135 ($mux).
Removed cell orangecrab.$procmux$8141 ($mux).
Removed cell orangecrab.$procmux$8143 ($mux).
Removed cell orangecrab.$procmux$8147 ($mux).
Removed cell orangecrab.$procmux$8149 ($mux).
Removed cell orangecrab.$procmux$8153 ($mux).
Removed cell orangecrab.$procmux$8155 ($mux).
Removed cell orangecrab.$procmux$8159 ($mux).
Removed cell orangecrab.$procmux$8161 ($mux).
Removed cell orangecrab.$procmux$8165 ($mux).
Removed cell orangecrab.$procmux$8167 ($mux).
Removed cell orangecrab.$procmux$8171 ($mux).
Removed cell orangecrab.$procmux$8173 ($mux).
Removed cell orangecrab.$procmux$8177 ($mux).
Removed cell orangecrab.$procmux$8179 ($mux).
Removed cell orangecrab.$procmux$8183 ($mux).
Removed cell orangecrab.$procmux$8185 ($mux).
Removed cell orangecrab.$procmux$8189 ($mux).
Removed cell orangecrab.$procmux$8191 ($mux).
Removed cell orangecrab.$procmux$8195 ($mux).
Removed cell orangecrab.$procmux$8197 ($mux).
Removed cell orangecrab.$procmux$8201 ($mux).
Removed cell orangecrab.$procmux$8203 ($mux).
Removed cell orangecrab.$procmux$8207 ($mux).
Removed cell orangecrab.$procmux$8209 ($mux).
Removed cell orangecrab.$procmux$8213 ($mux).
Removed cell orangecrab.$procmux$8215 ($mux).
Removed cell orangecrab.$procmux$8219 ($mux).
Removed cell orangecrab.$procmux$8221 ($mux).
Removed cell orangecrab.$procmux$8225 ($mux).
Removed cell orangecrab.$procmux$8227 ($mux).
Removed cell orangecrab.$procmux$8231 ($mux).
Removed cell orangecrab.$procmux$8233 ($mux).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$8370_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$8371_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$8372_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$8374_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$8375_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$8376_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$8377_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell orangecrab.$procmux$8378_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell orangecrab.$procmux$8379_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell orangecrab.$procmux$8380_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell orangecrab.$procmux$8381_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell orangecrab.$procmux$8382_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell orangecrab.$procmux$8383_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell orangecrab.$procmux$8384_CMP0 ($eq).
Removed cell orangecrab.$procmux$8422 ($mux).
Removed cell orangecrab.$procmux$8438 ($mux).
Removed cell orangecrab.$procmux$8469 ($mux).
Removed cell orangecrab.$procmux$8479 ($mux).
Removed cell orangecrab.$procmux$8493 ($mux).
Removed cell orangecrab.$procmux$8521 ($mux).
Removed cell orangecrab.$procmux$8524 ($mux).
Removed cell orangecrab.$procmux$8532 ($mux).
Removed cell orangecrab.$procmux$8542 ($mux).
Removed cell orangecrab.$procmux$8579 ($mux).
Removed cell orangecrab.$procmux$8596 ($mux).
Removed cell orangecrab.$procmux$8622 ($mux).
Removed cell orangecrab.$procmux$8625 ($mux).
Removed cell orangecrab.$procmux$8633 ($mux).
Removed cell orangecrab.$procmux$8642 ($mux).
Removed cell orangecrab.$procmux$8653 ($mux).
Removed cell orangecrab.$procmux$8656 ($mux).
Removed cell orangecrab.$procmux$8659 ($mux).
Removed cell orangecrab.$procmux$8680 ($mux).
Removed cell orangecrab.$procmux$8685 ($mux).
Removed cell orangecrab.$procmux$8720 ($mux).
Removed cell orangecrab.$procmux$8723 ($mux).
Removed cell orangecrab.$procmux$8731 ($mux).
Removed cell orangecrab.$procmux$8744 ($mux).
Removed cell orangecrab.$procmux$8750 ($mux).
Removed top 23 bits (of 24) from mux cell orangecrab.$procmux$8875 ($mux).
Removed top 30 bits (of 32) from mux cell orangecrab.$procmux$9008 ($pmux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$9013_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$9014_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$9015_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$9060_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$9061_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$9062_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$9063_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$9064_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$9066_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell orangecrab.$procmux$9067_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell orangecrab.$procmux$9068_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell orangecrab.$procmux$9069_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell orangecrab.$procmux$9070_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell orangecrab.$procmux$9071_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell orangecrab.$procmux$9072_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell orangecrab.$procmux$9074_CMP0 ($eq).
Removed top 28 bits (of 32) from mux cell orangecrab.$procmux$9100 ($pmux).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$9102_CMP0 ($eq).
Removed top 10 bits (of 32) from mux cell orangecrab.$procmux$9136 ($pmux).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$9145_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$9146_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$9147_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$9148_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$9149_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$9150_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell orangecrab.$procmux$9151_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell orangecrab.$procmux$9157 ($pmux).
Removed cell orangecrab.$procmux$9177 ($mux).
Removed top 2 bits (of 13) from mux cell orangecrab.$procmux$9355 ($mux).
Removed top 2 bits (of 13) from mux cell orangecrab.$procmux$9357 ($mux).
Removed top 2 bits (of 13) from mux cell orangecrab.$procmux$9359 ($mux).
Removed top 2 bits (of 13) from mux cell orangecrab.$procmux$9361 ($mux).
Removed cell orangecrab.$procmux$9583 ($mux).
Removed cell orangecrab.$procmux$9748 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9751 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9754 ($mux).
Removed cell orangecrab.$procmux$9770 ($mux).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$9773 ($mux).
Removed cell orangecrab.$procmux$9791 ($mux).
Removed cell orangecrab.$procmux$9812 ($mux).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$9815 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9818 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9821 ($mux).
Removed cell orangecrab.$procmux$9833 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9836 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9839 ($mux).
Removed cell orangecrab.$procmux$9854 ($mux).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$9857 ($mux).
Removed cell orangecrab.$procmux$9875 ($mux).
Removed cell orangecrab.$procmux$9896 ($mux).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$9899 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9902 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9905 ($mux).
Removed cell orangecrab.$procmux$9921 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9924 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9927 ($mux).
Removed top 7 bits (of 11) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16384 ($ne).
Removed cell orangecrab.$procmux$9943 ($mux).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$9946 ($mux).
Removed cell orangecrab.$procmux$9964 ($mux).
Removed cell orangecrab.$procmux$9985 ($mux).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$9988 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9991 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$9994 ($mux).
Removed cell orangecrab.$procmux$10006 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$10009 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$10012 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$10026_CMP0 ($eq).
Removed cell orangecrab.$procmux$10027 ($mux).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$10030 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$10047_CMP0 ($eq).
Removed cell orangecrab.$procmux$10048 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$10068_CMP0 ($eq).
Removed cell orangecrab.$procmux$10069 ($mux).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$10072 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$10075 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$10078 ($mux).
Removed cell orangecrab.$procmux$10180 ($mux).
Removed cell orangecrab.$procmux$10183 ($mux).
Removed cell orangecrab.$procmux$10275 ($mux).
Removed cell orangecrab.$procmux$10278 ($mux).
Removed cell orangecrab.$procmux$10370 ($mux).
Removed cell orangecrab.$procmux$10373 ($mux).
Removed cell orangecrab.$procmux$10465 ($mux).
Removed cell orangecrab.$procmux$10468 ($mux).
Removed cell orangecrab.$procmux$10560 ($mux).
Removed cell orangecrab.$procmux$10563 ($mux).
Removed cell orangecrab.$procmux$10655 ($mux).
Removed cell orangecrab.$procmux$10658 ($mux).
Removed cell orangecrab.$procmux$10750 ($mux).
Removed cell orangecrab.$procmux$10753 ($mux).
Removed cell orangecrab.$procmux$10845 ($mux).
Removed cell orangecrab.$procmux$10848 ($mux).
Removed cell orangecrab.$procmux$10854 ($mux).
Removed cell orangecrab.$procmux$10873 ($mux).
Removed cell orangecrab.$procmux$10974 ($mux).
Removed cell orangecrab.$procmux$11028 ($mux).
Removed cell orangecrab.$procmux$11110 ($mux).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$11153_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$11188_CMP0 ($eq).
Removed cell orangecrab.$procmux$11239 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$11249_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$11250_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$11251_CMP0 ($eq).
Removed cell orangecrab.$procmux$11412 ($mux).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$11417_CMP0 ($eq).
Removed cell orangecrab.$procmux$11476 ($mux).
Removed cell orangecrab.$procmux$11481 ($mux).
Removed cell orangecrab.$procmux$11487 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$11494_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$11495_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$11508_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell orangecrab.$procmux$11662 ($mux).
Removed top 1 bits (of 4) from mux cell orangecrab.$procmux$11665 ($mux).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$11669_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$11672_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$11675_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell orangecrab.$procmux$11677 ($mux).
Removed top 1 bits (of 4) from mux cell orangecrab.$procmux$11680 ($mux).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$11684_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$11702_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell orangecrab.$procmux$11704 ($mux).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$11708_CMP0 ($eq).
Removed cell orangecrab.$procmux$11915 ($mux).
Removed cell orangecrab.$procmux$11920 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$11922_CMP0 ($eq).
Removed cell orangecrab.$procmux$11923 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$11925_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$11927_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$11928_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell orangecrab.$procmux$11929_CMP0 ($eq).
Removed cell orangecrab.$procmux$11930 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$11932_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$12017 ($mux).
Removed cell orangecrab.$procmux$12019 ($mux).
Removed cell orangecrab.$procmux$12022 ($mux).
Removed cell orangecrab.$procmux$12029 ($mux).
Removed cell orangecrab.$procmux$12035 ($mux).
Removed cell orangecrab.$procmux$12041 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12043_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12045 ($mux).
Removed cell orangecrab.$procmux$12047 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12049_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12051 ($mux).
Removed cell orangecrab.$procmux$12053 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$12055_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$12062 ($mux).
Removed cell orangecrab.$procmux$12064 ($mux).
Removed cell orangecrab.$procmux$12067 ($mux).
Removed cell orangecrab.$procmux$12071 ($mux).
Removed cell orangecrab.$procmux$12076 ($mux).
Removed cell orangecrab.$procmux$12082 ($mux).
Removed cell orangecrab.$procmux$12088 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12090_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12092 ($mux).
Removed cell orangecrab.$procmux$12094 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12096_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12098 ($mux).
Removed cell orangecrab.$procmux$12100 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$12102_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$12127_CMP0 ($eq).
Removed cell orangecrab.$procmux$12130 ($mux).
Removed cell orangecrab.$procmux$12134 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12136_CMP0 ($eq).
Removed cell orangecrab.$procmux$12137 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12139_CMP0 ($eq).
Removed cell orangecrab.$procmux$12140 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$12142_CMP0 ($eq).
Removed cell orangecrab.$procmux$12168 ($mux).
Removed cell orangecrab.$procmux$12171 ($mux).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$12174_CMP0 ($eq).
Removed cell orangecrab.$procmux$12175 ($mux).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$12177_CMP0 ($eq).
Removed cell orangecrab.$procmux$12178 ($mux).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$12180_CMP0 ($eq).
Removed cell orangecrab.$procmux$12181 ($mux).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$12183_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell orangecrab.$procmux$12185 ($mux).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$12187_CMP0 ($eq).
Removed cell orangecrab.$procmux$12194 ($mux).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$12196_CMP0 ($eq).
Removed cell orangecrab.$procmux$12197 ($mux).
Removed top 3 bits (of 4) from port B of cell orangecrab.$procmux$12199_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12280_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12281_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$12282_CMP0 ($eq).
Removed cell orangecrab.$procmux$12295 ($mux).
Removed cell orangecrab.$procmux$12297 ($mux).
Removed cell orangecrab.$procmux$12300 ($mux).
Removed cell orangecrab.$procmux$12304 ($mux).
Removed cell orangecrab.$procmux$12307 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12311 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12314 ($mux).
Removed cell orangecrab.$procmux$12316 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12320 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12323 ($mux).
Removed cell orangecrab.$procmux$12325 ($mux).
Removed top 2 bits (of 3) from mux cell orangecrab.$procmux$12329 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12345_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12347 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12349_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12351 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$12353_CMP0 ($eq).
Removed cell orangecrab.$procmux$12365 ($mux).
Removed cell orangecrab.$procmux$12374 ($mux).
Removed cell orangecrab.$procmux$12378 ($mux).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$12380_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell orangecrab.$procmux$12382 ($mux).
Removed cell orangecrab.$procmux$12520 ($mux).
Removed cell orangecrab.$procmux$12523 ($mux).
Removed cell orangecrab.$procmux$12527 ($mux).
Removed top 1 bits (of 2) from mux cell orangecrab.$procmux$12531 ($mux).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$12536_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$12609_CMP0 ($eq).
Removed cell orangecrab.$procmux$12625 ($mux).
Removed cell orangecrab.$procmux$12627 ($mux).
Removed top 1 bits (of 4) from mux cell orangecrab.$procmux$12629 ($mux).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$12641_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$12642_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$12643_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell orangecrab.$procmux$12644_CMP0 ($eq).
Removed cell orangecrab.$procmux$12645 ($mux).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$12647_CMP0 ($eq).
Removed cell orangecrab.$procmux$12648 ($mux).
Removed top 2 bits (of 4) from port B of cell orangecrab.$procmux$12650_CMP0 ($eq).
Removed cell orangecrab.$procmux$12651 ($mux).
Removed cell orangecrab.$procmux$12653 ($mux).
Removed top 3 bits (of 4) from mux cell orangecrab.$procmux$12655 ($mux).
Removed top 3 bits (of 4) from port B of cell orangecrab.$procmux$12657_CMP0 ($eq).
Removed cell orangecrab.$procmux$12871 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12873 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$12875 ($mux).
Removed cell orangecrab.$procmux$12877 ($mux).
Removed cell orangecrab.$procmux$12886 ($mux).
Removed cell orangecrab.$procmux$12889 ($mux).
Removed cell orangecrab.$procmux$12891 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12893_CMP0 ($eq).
Removed cell orangecrab.$procmux$12894 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$12896_CMP0 ($eq).
Removed cell orangecrab.$procmux$12897 ($mux).
Removed cell orangecrab.$procmux$12899 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$12901_CMP0 ($eq).
Removed cell orangecrab.$procmux$13120 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$13122 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$13124 ($mux).
Removed cell orangecrab.$procmux$13126 ($mux).
Removed cell orangecrab.$procmux$13138 ($mux).
Removed cell orangecrab.$procmux$13140 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$13142_CMP0 ($eq).
Removed cell orangecrab.$procmux$13143 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$13145_CMP0 ($eq).
Removed cell orangecrab.$procmux$13146 ($mux).
Removed cell orangecrab.$procmux$13148 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$13150_CMP0 ($eq).
Removed cell orangecrab.$procmux$13369 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$13371 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$13373 ($mux).
Removed cell orangecrab.$procmux$13375 ($mux).
Removed cell orangecrab.$procmux$13387 ($mux).
Removed cell orangecrab.$procmux$13389 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$13391_CMP0 ($eq).
Removed cell orangecrab.$procmux$13392 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$13394_CMP0 ($eq).
Removed cell orangecrab.$procmux$13395 ($mux).
Removed cell orangecrab.$procmux$13397 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$13399_CMP0 ($eq).
Removed cell orangecrab.$procmux$13618 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$13620 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$13622 ($mux).
Removed cell orangecrab.$procmux$13624 ($mux).
Removed cell orangecrab.$procmux$13636 ($mux).
Removed cell orangecrab.$procmux$13638 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$13640_CMP0 ($eq).
Removed cell orangecrab.$procmux$13641 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$13643_CMP0 ($eq).
Removed cell orangecrab.$procmux$13644 ($mux).
Removed cell orangecrab.$procmux$13646 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$13648_CMP0 ($eq).
Removed cell orangecrab.$procmux$13867 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$13869 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$13871 ($mux).
Removed cell orangecrab.$procmux$13873 ($mux).
Removed cell orangecrab.$procmux$13885 ($mux).
Removed cell orangecrab.$procmux$13887 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$13889_CMP0 ($eq).
Removed cell orangecrab.$procmux$13890 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$13892_CMP0 ($eq).
Removed cell orangecrab.$procmux$13893 ($mux).
Removed cell orangecrab.$procmux$13895 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$13897_CMP0 ($eq).
Removed cell orangecrab.$procmux$14116 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$14118 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$14120 ($mux).
Removed cell orangecrab.$procmux$14122 ($mux).
Removed cell orangecrab.$procmux$14134 ($mux).
Removed cell orangecrab.$procmux$14136 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$14138_CMP0 ($eq).
Removed cell orangecrab.$procmux$14139 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$14141_CMP0 ($eq).
Removed cell orangecrab.$procmux$14142 ($mux).
Removed cell orangecrab.$procmux$14144 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$14146_CMP0 ($eq).
Removed cell orangecrab.$procmux$14365 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$14367 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$14369 ($mux).
Removed cell orangecrab.$procmux$14371 ($mux).
Removed cell orangecrab.$procmux$14383 ($mux).
Removed cell orangecrab.$procmux$14385 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$14387_CMP0 ($eq).
Removed cell orangecrab.$procmux$14388 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$14390_CMP0 ($eq).
Removed cell orangecrab.$procmux$14391 ($mux).
Removed cell orangecrab.$procmux$14393 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$14395_CMP0 ($eq).
Removed cell orangecrab.$procmux$14614 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$14616 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$procmux$14618 ($mux).
Removed cell orangecrab.$procmux$14620 ($mux).
Removed cell orangecrab.$procmux$14632 ($mux).
Removed cell orangecrab.$procmux$14634 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$14636_CMP0 ($eq).
Removed cell orangecrab.$procmux$14637 ($mux).
Removed top 1 bits (of 3) from port B of cell orangecrab.$procmux$14639_CMP0 ($eq).
Removed cell orangecrab.$procmux$14640 ($mux).
Removed cell orangecrab.$procmux$14642 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$procmux$14644_CMP0 ($eq).
Removed cell orangecrab.$procmux$14861 ($mux).
Removed cell orangecrab.$procmux$14864 ($mux).
Removed cell orangecrab.$procmux$14871 ($mux).
Removed cell orangecrab.$procmux$14874 ($mux).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$14876_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15051_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15056_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15061_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15066_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15071_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15076_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15081_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15086_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15091_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15096_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15101_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15106_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15111_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15116_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15121_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$procmux$15126_CMP0 ($eq).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15370 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15374 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15378 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15382 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15386 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15390 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15394 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15398 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15402 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15406 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15410 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15414 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15418 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15422 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15426 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15430 ($dff).
Removed top 65 bits (of 66) from FF cell orangecrab.$procdff$15435 ($dff).
Removed top 66 bits (of 67) from FF cell orangecrab.$procdff$15440 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15445 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15450 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15455 ($dff).
Removed top 1 bits (of 2) from FF cell orangecrab.$procdff$15460 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15465 ($dff).
Removed top 23 bits (of 24) from FF cell orangecrab.$procdff$15473 ($dff).
Removed top 22 bits (of 23) from FF cell orangecrab.$procdff$15477 ($dff).
Removed top 22 bits (of 23) from FF cell orangecrab.$procdff$15481 ($dff).
Removed top 22 bits (of 23) from FF cell orangecrab.$procdff$15485 ($dff).
Removed top 22 bits (of 23) from FF cell orangecrab.$procdff$15489 ($dff).
Removed top 22 bits (of 23) from FF cell orangecrab.$procdff$15493 ($dff).
Removed top 22 bits (of 23) from FF cell orangecrab.$procdff$15497 ($dff).
Removed top 22 bits (of 23) from FF cell orangecrab.$procdff$15501 ($dff).
Removed top 22 bits (of 23) from FF cell orangecrab.$procdff$15505 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15509 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15512 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15515 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$procdff$15518 ($dff).
Removed top 30 bits (of 32) from FF cell orangecrab.$auto$opt_dff.cc:702:run$16321 ($sdff).
Removed top 10 bits (of 32) from FF cell orangecrab.$auto$opt_dff.cc:702:run$16320 ($sdff).
Removed top 28 bits (of 32) from FF cell orangecrab.$auto$opt_dff.cc:702:run$16319 ($sdff).
Removed top 30 bits (of 32) from FF cell orangecrab.$auto$opt_dff.cc:702:run$16315 ($sdff).
Removed top 1 bits (of 4) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16994 ($ne).
Removed top 2 bits (of 12) from FF cell orangecrab.$auto$opt_dff.cc:702:run$16891 ($sdff).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:828$5792 ($eq).
Removed top 2 bits (of 3) from port B of cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:930$5811 ($add).
Removed top 6 bits (of 7) from port B of cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1004$5829 ($add).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6182 ($mux).
Removed top 27 bits (of 32) from mux cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6186 ($mux).
Removed top 27 bits (of 32) from mux cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6195 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6200 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6380 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6388 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6393 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6401 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6409 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6414 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6422 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6430 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6435 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6443 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6451 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6456 ($mux).
Removed top 7 bits (of 11) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16422 ($ne).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6495 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6498 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6504 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6510 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6516 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6528 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6534 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6555 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6557 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6561 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6563 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6567 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6569 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6573 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6575 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6581 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6583 ($mux).
Removed top 7 bits (of 8) from FF cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procdff$15207 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procdff$15210 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procdff$15213 ($dff).
Removed top 7 bits (of 8) from FF cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procdff$15216 ($dff).
Removed top 21 bits (of 22) from FF cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procdff$15220 ($dff).
Removed top 2 bits (of 3) from port B of cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:293$5889 ($add).
Removed top 7 bits (of 8) from port B of cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:306$5891 ($add).
Removed cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5953 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5969 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$6007 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$6009 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$6015 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$6017 ($mux).
Removed top 31 bits (of 32) from FF cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15162 ($dff).
Removed top 21 bits (of 22) from FF cell orangecrab.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15166 ($dff).
Removed top 31 bits (of 32) from FF cell orangecrab.$flatten\VexRiscv.$procdff$15366 ($dff).
Removed top 2 bits (of 32) from FF cell orangecrab.$auto$opt_dff.cc:764:run$17539 ($sdffe).
Removed top 2 bits (of 32) from FF cell orangecrab.$auto$opt_dff.cc:764:run$17660 ($dffe).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$8011 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$8009 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$8001_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$8000_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7999_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7862_CMP0 ($eq).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7697 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7634 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7588 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7583 ($mux).
Removed top 7 bits (of 11) from port B of cell orangecrab.$auto$opt_dff.cc:218:make_patterns_logic$16403 ($ne).
Removed top 1 bits (of 4) from mux cell orangecrab.$flatten\VexRiscv.$procmux$7577 ($mux).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7568_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7558_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7551_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7547_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7542_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7538_CMP0 ($eq).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7258 ($mux).
Removed top 2 bits (of 12) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7160_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7158_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$7148_CMP0 ($eq).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7114 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7107 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7100 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7086 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7065 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$7010 ($mux).
Removed top 2 bits (of 12) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$6964_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$6934_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$6799_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$6794_CMP0 ($eq).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$6761 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$6753 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$6747 ($mux).
Removed top 2 bits (of 12) from port B of cell orangecrab.$flatten\VexRiscv.$procmux$6736_CMP0 ($eq).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$6727 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.$procmux$6725 ($mux).
Removed top 31 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5629$5580 ($add).
Removed top 32 bits (of 33) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5577 ($add).
Removed top 1 bits (of 33) from port Y of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5577 ($add).
Removed top 1 bits (of 33) from port A of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5577 ($add).
Removed top 1 bits (of 33) from mux cell orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5576 ($mux).
Removed top 1 bits (of 33) from port Y of cell orangecrab.$flatten\VexRiscv.$not$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5575 ($not).
Removed top 1 bits (of 33) from port A of cell orangecrab.$flatten\VexRiscv.$not$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5575 ($not).
Removed top 2 bits (of 4) from mux cell orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5568$5567 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5521$5560 ($add).
Removed top 2 bits (of 3) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5516$5557 ($add).
Removed top 27 bits (of 32) from mux cell orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5248$5506 ($mux).
Removed top 28 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5170$5442 ($and).
Removed top 1 bits (of 33) from port B of cell orangecrab.$flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5161$5434 ($sub).
Removed top 5 bits (of 6) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5152$5433 ($add).
Removed top 14 bits (of 66) from port A of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$5427 ($add).
Removed top 2 bits (of 66) from port Y of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$5427 ($add).
Removed top 2 bits (of 66) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$5427 ($add).
Removed top 2 bits (of 52) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$5426 ($add).
Removed top 17 bits (of 34) from port A of cell orangecrab.$flatten\VexRiscv.$mul$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5127$5425 ($mul).
Removed top 17 bits (of 34) from port B of cell orangecrab.$flatten\VexRiscv.$mul$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5127$5425 ($mul).
Removed top 17 bits (of 34) from port A of cell orangecrab.$flatten\VexRiscv.$mul$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$5424 ($mul).
Removed top 17 bits (of 34) from port B of cell orangecrab.$flatten\VexRiscv.$mul$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$5424 ($mul).
Removed top 17 bits (of 34) from port A of cell orangecrab.$flatten\VexRiscv.$mul$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$5423 ($mul).
Removed top 17 bits (of 34) from port B of cell orangecrab.$flatten\VexRiscv.$mul$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$5423 ($mul).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4937$5379 ($eq).
Removed top 12 bits (of 32) from mux cell orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349 ($mux).
Removed top 2 bits (of 3) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4627$5331 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$5314 ($eq).
Removed top 27 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$5291 ($eq).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$5290 ($and).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$5289 ($eq).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$5288 ($and).
Removed top 30 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$5287 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$5286 ($and).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$5285 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$5284 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$5283 ($eq).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4309$5281 ($eq).
Removed top 3 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4309$5280 ($and).
Removed top 3 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4309$5278 ($eq).
Removed top 29 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4307$5273 ($eq).
Removed top 29 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4307$5272 ($and).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4306$5271 ($eq).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4306$5270 ($and).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4305$5269 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4305$5268 ($and).
Removed top 7 bits (of 32) from mux cell orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4048$5228 ($mux).
Removed top 12 bits (of 32) from mux cell orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$5216 ($mux).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3938$5206 ($eq).
Removed top 29 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3842$5175 ($add).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3624$5137 ($eq).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3624$5135 ($eq).
Removed top 3 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2516$5100 ($eq).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2516$5098 ($eq).
Removed top 3 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2515$5096 ($eq).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2514$5094 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$5091 ($eq).
Removed top 7 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$5090 ($and).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$5089 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$5087 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$5085 ($eq).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2509$5084 ($eq).
Removed top 28 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2508$5082 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2508$5081 ($and).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2506$5080 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$5079 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$5078 ($and).
Removed top 30 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$5077 ($eq).
Removed top 30 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$5075 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$5074 ($and).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$5073 ($eq).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2503$5072 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2502$5070 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2502$5069 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2500$5068 ($and).
Removed top 6 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2498$5067 ($eq).
Removed top 6 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2498$5066 ($and).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2497$5065 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2497$5063 ($eq).
Removed top 6 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2497$5062 ($and).
Removed top 1 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2496$5061 ($eq).
Removed top 1 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2496$5060 ($and).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2495$5059 ($eq).
Removed top 6 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2495$5058 ($and).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2494$5057 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2494$5056 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$5054 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2484$5050 ($eq).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2484$5049 ($eq).
Removed top 29 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2482$5048 ($eq).
Removed top 29 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2481$5046 ($eq).
Removed top 27 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2481$5045 ($and).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2467$5040 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2467$5039 ($and).
Removed top 1 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2463$5034 ($eq).
Removed top 1 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2463$5033 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2462$5032 ($eq).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2462$5031 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$5029 ($and).
Removed top 28 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2456$5028 ($and).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2448$5025 ($eq).
Removed top 29 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2441$5022 ($eq).
Removed top 27 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2440$5021 ($eq).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2440$5020 ($and).
Removed top 6 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2432$5014 ($eq).
Removed top 6 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2432$5013 ($and).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2431$5012 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2431$5011 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2430$5010 ($eq).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2430$5009 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2429$5008 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2428$5007 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2428$5006 ($and).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2421$5002 ($eq).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2421$5001 ($and).
Removed top 29 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2420$5000 ($eq).
Removed top 27 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2420$4999 ($and).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2416$4996 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2409$4992 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2407$4991 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2405$4990 ($eq).
Removed top 6 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2405$4989 ($and).
Removed top 27 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2404$4988 ($eq).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2404$4987 ($and).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2403$4986 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2403$4985 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2400$4981 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2399$4979 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2399$4978 ($and).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2397$4977 ($eq).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2397$4976 ($and).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2395$4975 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2389$4971 ($eq).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2387$4970 ($eq).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2387$4969 ($and).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2386$4968 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2386$4967 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2384$4966 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2382$4965 ($and).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2380$4964 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2379$4963 ($eq).
Removed top 6 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2379$4962 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2378$4961 ($eq).
Removed top 6 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2378$4960 ($and).
Removed top 27 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2377$4959 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2377$4958 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2375$4957 ($and).
Removed top 26 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2368$4954 ($eq).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2367$4953 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2366$4952 ($eq).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2364$4951 ($eq).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2362$4950 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2362$4949 ($and).
Removed top 18 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2361$4948 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2361$4947 ($and).
Removed top 27 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2359$4946 ($and).
Removed top 19 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2353$4942 ($eq).
Removed top 17 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2353$4941 ($and).
Removed top 25 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2351$4938 ($and).
Removed top 3 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2349$4937 ($and).
Removed top 1 bits (of 33) from port A of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$4935 ($add).
Removed top 32 bits (of 33) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$4935 ($add).
Removed top 1 bits (of 33) from port Y of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$4935 ($add).
Removed top 19 bits (of 52) from port A of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$4927 ($add).
Removed top 2 bits (of 52) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$4927 ($add).
Removed top 1 bits (of 52) from port Y of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$4927 ($add).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$4926 ($sub).
Removed top 1 bits (of 2) from port Y of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$4925 ($and).
Removed top 1 bits (of 2) from port A of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$4925 ($and).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$and$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$4925 ($and).
Removed top 1 bits (of 2) from port Y of cell orangecrab.$flatten\VexRiscv.$not$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$4924 ($not).
Removed top 1 bits (of 2) from port A of cell orangecrab.$flatten\VexRiscv.$not$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$4924 ($not).
Removed top 1 bits (of 33) from port Y of cell orangecrab.$flatten\VexRiscv.$sshr$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2292$4921 ($sshr).
Removed top 31 bits (of 32) from mux cell orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2289$4920 ($mux).
Removed top 30 bits (of 32) from port B of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2285$4916 ($add).
Removed top 1 bits (of 3) from mux cell orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2262$4915 ($mux).
Removed top 1 bits (of 3) from mux cell orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2261$4914 ($mux).
Removed top 4 bits (of 5) from port B of cell orangecrab.$flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2250$4913 ($sub).
Removed top 1 bits (of 2) from port B of cell orangecrab.$flatten\VexRiscv.$eq$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2228$4887 ($eq).
Removed top 30 bits (of 32) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7827$2480 ($or).
Removed top 10 bits (of 32) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7827$2481 ($or).
Removed top 28 bits (of 32) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7827$2482 ($or).
Removed top 30 bits (of 32) from port B of cell orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7827$2486 ($or).
Removed top 7 bits (of 10) from mux cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6417 ($mux).
Removed cell orangecrab.$flatten\VexRiscv.\dataCache_1_.$procmux$6507 ($mux).
Removed top 2 bits (of 34) from FF cell orangecrab.$auto$opt_dff.cc:764:run$17689 ($dffe).
Removed top 1 bits (of 52) from port A of cell orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$5426 ($add).
Removed top 1 bits (of 2) from port Y of cell orangecrab.$flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$4926 ($sub).
Removed top 1 bits (of 2) from port A of cell orangecrab.$flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$4926 ($sub).
Removed top 2 bits (of 34) from FF cell orangecrab.$auto$opt_dff.cc:764:run$17690 ($dffe).
Removed top 2 bits (of 34) from port Y of cell orangecrab.$flatten\VexRiscv.$mul$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5127$5425 ($mul).
Removed top 24 bits (of 32) from wire orangecrab.$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_EN[31:0]$3321.
Removed top 16 bits (of 32) from wire orangecrab.$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_DATA[31:0]$3323.
Removed top 8 bits (of 32) from wire orangecrab.$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_DATA[31:0]$3326.
Removed top 8 bits (of 32) from wire orangecrab.$0$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_EN[31:0]$3327.
Removed top 2 bits (of 23) from wire orangecrab.$0$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_DATA[22:0]$3377.
Removed top 2 bits (of 23) from wire orangecrab.$0$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_DATA[22:0]$3384.
Removed top 2 bits (of 67) from wire orangecrab.$0$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_DATA[66:0]$3481.
Removed top 26 bits (of 66) from wire orangecrab.$0$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_DATA[65:0]$3488.
Removed top 2 bits (of 23) from wire orangecrab.$0$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_DATA[22:0]$3391.
Removed top 2 bits (of 23) from wire orangecrab.$0$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13552$238_DATA[22:0]$3398.
Removed top 2 bits (of 23) from wire orangecrab.$0$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13566$239_DATA[22:0]$3405.
Removed top 2 bits (of 23) from wire orangecrab.$0$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_DATA[22:0]$3412.
Removed top 2 bits (of 23) from wire orangecrab.$0$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13594$241_DATA[22:0]$3419.
Removed top 2 bits (of 23) from wire orangecrab.$0$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13608$242_DATA[22:0]$3426.
Removed top 1 bits (of 33) from wire orangecrab.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire orangecrab.$flatten\VexRiscv.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 4) from wire orangecrab.$flatten\VexRiscv.$3\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire orangecrab.$flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5577_Y.
Removed top 1 bits (of 2) from wire orangecrab.$flatten\VexRiscv.$not$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$4924_Y.
Removed top 2 bits (of 4) from wire orangecrab.$flatten\VexRiscv.$procmux$6761_Y.
Removed top 2 bits (of 4) from wire orangecrab.$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5568$5567_Y.
Removed top 24 bits (of 32) from wire orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12217$231_DATA.
Removed top 16 bits (of 32) from wire orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12219$232_DATA.
Removed top 8 bits (of 32) from wire orangecrab.$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12221$233_DATA.
Removed top 2 bits (of 23) from wire orangecrab.$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13510$235_DATA.
Removed top 2 bits (of 23) from wire orangecrab.$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13524$236_DATA.
Removed top 2 bits (of 67) from wire orangecrab.$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13769$249_DATA.
Removed top 26 bits (of 66) from wire orangecrab.$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13785$250_DATA.
Removed top 2 bits (of 23) from wire orangecrab.$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13538$237_DATA.
Removed top 2 bits (of 23) from wire orangecrab.$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13580$240_DATA.
Removed top 2 bits (of 13) from wire orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4025$378_Y.
Removed top 2 bits (of 13) from wire orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4182$408_Y.
Removed top 2 bits (of 13) from wire orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4339$438_Y.
Removed top 2 bits (of 13) from wire orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4496$468_Y.
Removed top 2 bits (of 13) from wire orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4653$498_Y.
Removed top 2 bits (of 13) from wire orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4810$528_Y.
Removed top 2 bits (of 13) from wire orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:4967$558_Y.
Removed top 2 bits (of 13) from wire orangecrab.$or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5124$588_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$10009_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$10012_Y.
Removed top 2 bits (of 3) from wire orangecrab.$procmux$10030_Y.
Removed top 2 bits (of 3) from wire orangecrab.$procmux$10072_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$10075_Y.
Removed top 1 bits (of 4) from wire orangecrab.$procmux$11662_Y.
Removed top 1 bits (of 4) from wire orangecrab.$procmux$11665_Y.
Removed top 1 bits (of 4) from wire orangecrab.$procmux$11677_Y.
Removed top 1 bits (of 4) from wire orangecrab.$procmux$11680_Y.
Removed top 2 bits (of 4) from wire orangecrab.$procmux$11704_Y.
Removed top 2 bits (of 3) from wire orangecrab.$procmux$12017_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$12045_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$12051_Y.
Removed top 2 bits (of 3) from wire orangecrab.$procmux$12062_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$12092_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$12098_Y.
Removed top 3 bits (of 4) from wire orangecrab.$procmux$12185_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$12311_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$12314_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$13620_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$13622_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$13869_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$13871_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$14118_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$14120_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$14367_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$14369_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$14616_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$14618_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$14620_Y.
Removed top 30 bits (of 32) from wire orangecrab.$procmux$9008_Y.
Removed top 28 bits (of 32) from wire orangecrab.$procmux$9100_Y.
Removed top 10 bits (of 32) from wire orangecrab.$procmux$9136_Y.
Removed top 30 bits (of 32) from wire orangecrab.$procmux$9157_Y.
Removed top 2 bits (of 13) from wire orangecrab.$procmux$9355_Y.
Removed top 2 bits (of 13) from wire orangecrab.$procmux$9357_Y.
Removed top 2 bits (of 13) from wire orangecrab.$procmux$9359_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$9751_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$9754_Y.
Removed top 2 bits (of 3) from wire orangecrab.$procmux$9773_Y.
Removed top 2 bits (of 3) from wire orangecrab.$procmux$9815_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$9818_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$9836_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$9839_Y.
Removed top 2 bits (of 3) from wire orangecrab.$procmux$9857_Y.
Removed top 2 bits (of 3) from wire orangecrab.$procmux$9899_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$9902_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$9924_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$9927_Y.
Removed top 2 bits (of 3) from wire orangecrab.$procmux$9988_Y.
Removed top 1 bits (of 3) from wire orangecrab.$procmux$9991_Y.
Removed top 28 bits (of 32) from wire orangecrab.cpu_interrupt.
Removed top 4 bits (of 8) from wire orangecrab.ddrphy_dm_o_data0.
Removed top 4 bits (of 8) from wire orangecrab.ddrphy_dm_o_data1.
Removed top 2 bits (of 23) from wire orangecrab.sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din.
Removed top 2 bits (of 23) from wire orangecrab.sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w.
Removed top 4 bits (of 23) from wire orangecrab.tag_di_tag.
Removed top 2 bits (of 67) from wire orangecrab.usb0_asyncfifo0_asyncfifo0_din.
Removed top 2 bits (of 67) from wire orangecrab.usb0_asyncfifo0_wrport_dat_w.
Removed top 26 bits (of 66) from wire orangecrab.usb0_asyncfifo1_asyncfifo1_din.
Removed top 26 bits (of 66) from wire orangecrab.usb0_asyncfifo1_wrport_dat_w.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 1 unused cells and 406 unused wires.
<suppressed ~2 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 20 cells in module orangecrab that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6889$1713 ($sshl):
    Found 1 activation_patterns using ctrl signal $or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6886$1711_Y.
    Found 2 candidates: $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6887$1712 $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11739$3253
    Analyzing resource sharing with $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6887$1712 ($sshl):
      Found 1 activation_patterns using ctrl signal $or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6886$1711_Y.
      Activation pattern for cell $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6889$1713: $or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6886$1711_Y = 1'0
      Activation pattern for cell $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6887$1712: $or$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6886$1711_Y = 1'1
      Adding exclusive control bits: $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6611$1633_Y vs. $procmux$11669_CMP
      Adding exclusive control bits: $eq$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6611$1633_Y vs. $procmux$11669_CMP
      Size of SAT problem: 16 cells, 169 variables, 426 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6889$1713: $auto$share.cc:976:make_cell_activation_logic$17876
      New cell: $auto$share.cc:666:make_supercell$17883 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:666:make_supercell$17883 ($sshl):
    Cell is always active. Therefore no sharing is possible.
  Analyzing resource sharing options for $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11739$3253 ($sshl):
    Cell is always active. Therefore no sharing is possible.
  Analyzing resource sharing options for $memrd$\mem_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13670$3443 ($memrd):
    Found 1 activation_patterns using ctrl signal \config_storage [0].
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13968$3543 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12609_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13958$3538 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12609_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13948$3533 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12608_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13938$3528 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12608_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13928$3523 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12608_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13918$3518 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12608_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13908$3513 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12610_CMP $procmux$12609_CMP $procmux$12608_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13898$3508 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12610_CMP $procmux$12609_CMP $procmux$12608_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14028$3573 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12610_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14018$3568 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12610_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14008$3563 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12610_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13998$3558 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12610_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13988$3553 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12609_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13978$3548 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12609_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13888$3503 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12610_CMP $procmux$12609_CMP $procmux$12608_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13878$3498 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$12610_CMP $procmux$12609_CMP $procmux$12608_CMP \subfragments_new_master_wdata_ready3 \sdram_storage [0] }.
    No candidates found.
Removing 2 cells in module orangecrab:
  Removing cell $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6887$1712 ($sshl).
  Removing cell $sshl$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6889$1713 ($sshl).

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$712ea7dea2dc7854bf888e1c4d97f2cd6f8f0c8b\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~92 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~6 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 1 unused cells and 8 unused wires.
<suppressed ~5 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$57246927cd958ceb8a1b66d0a5c7acbd283b286a\_80_mul for cells of type $mul.
Using template $paramod$4f6754d98eb10d060cb1338d1ad25ec95f03045a\_80_mul for cells of type $mul.
Using template $paramod$738639264c9aebc655ebda67fba0129d74a9b416\_80_mul for cells of type $mul.
Using template $paramod\$__MUL18X18\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=34\A_SIGNED=1\B_SIGNED=1 for cells of type $__MUL18X18.
Using template $paramod\$__MUL18X18\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=32\A_SIGNED=0\B_SIGNED=0 for cells of type $__MUL18X18.
Using template $paramod\$__MUL18X18\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=32\A_SIGNED=1\B_SIGNED=1 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~268 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module orangecrab:
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10638$3181 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10639$3182 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10640$3183 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10642$3184 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10644$3185 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10654$3188 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10680$3201 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11668$3225 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11681$3230 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11688$3232 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11693$3237 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11755$3258 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11758$3259 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11762$3264 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11823$3283 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11830$3285 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11835$3290 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12100$3301 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12112$3303 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5436$947 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5436$948 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6507$1610 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6516$1613 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6534$1622 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6543$1625 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7203$1909 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7212$1912 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7244$1923 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7253$1926 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8922$2824 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8951$2830 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8999$2847 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9101$2852 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9200$2856 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9207$2859 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9214$2862 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9221$2865 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9228$2868 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9235$2871 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9242$2874 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9249$2877 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9256$2880 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9263$2883 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9270$2886 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9277$2889 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9284$2892 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9291$2895 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9298$2898 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9305$2901 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9391$2918 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9430$2928 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9447$2932 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9450$2933 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9454$2938 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9523$2954 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9526$2955 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9530$2960 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9599$2976 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9602$2977 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9606$2982 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9675$2998 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9678$2999 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9682$3004 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9751$3020 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9754$3021 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9758$3026 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9827$3042 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9830$3043 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9834$3048 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9903$3064 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9906$3065 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9910$3070 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9979$3086 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9982$3087 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9986$3092 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2285$4916 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2286$4917 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$4927 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$4935 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3842$5175 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$5217 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$5352 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$5426 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$5427 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5152$5433 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5516$5557 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5521$5560 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5577 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5629$5580 ($add).
  creating $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10636$3180 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2250$4913 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$4926 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5161$5434 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:293$5889 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:306$5891 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1_.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1004$5829 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1_.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:930$5811 ($add).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10009$3097 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10024$3100 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10039$3103 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10050$3107 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10057$3110 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10557$3118 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10580$3124 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10595$3127 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10726$3209 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11697$3238 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11766$3265 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11839$3291 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8944$2827 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8980$2842 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9338$2907 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9344$2908 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9355$2911 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9399$2921 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9458$2939 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9477$2943 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9492$2946 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9507$2949 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9534$2961 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9553$2965 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9568$2968 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9583$2971 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9610$2983 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9629$2987 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9644$2990 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9659$2993 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9686$3005 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9705$3009 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9720$3012 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9735$3015 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9762$3027 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9781$3031 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9796$3034 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9811$3037 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9838$3049 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9857$3053 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9872$3056 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9887$3059 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9914$3071 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9933$3075 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9948$3078 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9963$3081 ($sub).
  creating $macc model for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9990$3093 ($sub).
  merging $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$4927 into $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$5426.
  merging $macc model for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2286$4917 into $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2285$4916.
  merging $macc model for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5436$947 into $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5436$948.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9933$3075.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9914$3071.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9887$3059.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9872$3056.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9857$3053.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9838$3049.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9811$3037.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9796$3034.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9781$3031.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9762$3027.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9735$3015.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9720$3012.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9705$3009.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9686$3005.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9659$2993.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9644$2990.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9629$2987.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9610$2983.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9583$2971.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9568$2968.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9553$2965.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9534$2961.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9507$2949.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9492$2946.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9477$2943.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9458$2939.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9399$2921.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9355$2911.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9344$2908.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9338$2907.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8980$2842.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8944$2827.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11839$3291.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11766$3265.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11697$3238.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10726$3209.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10595$3127.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10580$3124.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10557$3118.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10057$3110.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10050$3107.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10039$3103.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10024$3100.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10009$3097.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1_.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:930$5811.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1_.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1004$5829.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:306$5891.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:293$5889.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5161$5434.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$4926.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2250$4913.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10636$3180.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5629$5580.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5577.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5521$5560.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5516$5557.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5152$5433.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$5427.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$5352.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$5217.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3842$5175.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$4935.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9948$3078.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9963$3081.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9986$3092.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9982$3087.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9979$3086.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9910$3070.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9906$3065.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9903$3064.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9834$3048.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9830$3043.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9827$3042.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9758$3026.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9754$3021.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9751$3020.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9682$3004.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9678$2999.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9675$2998.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9606$2982.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9602$2977.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9599$2976.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9530$2960.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9526$2955.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9523$2954.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9454$2938.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9450$2933.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9447$2932.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9430$2928.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9391$2918.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9305$2901.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9298$2898.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9291$2895.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9284$2892.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9277$2889.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9270$2886.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9263$2883.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9256$2880.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9249$2877.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9242$2874.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9235$2871.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9228$2868.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9221$2865.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9214$2862.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9207$2859.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9200$2856.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9101$2852.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8999$2847.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8951$2830.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8922$2824.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7253$1926.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7244$1923.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7212$1912.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7203$1909.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6543$1625.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6534$1622.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6516$1613.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6507$1610.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5436$948.
  creating $alu model for $macc $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9990$3093.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12112$3303.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12100$3301.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11835$3290.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11830$3285.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11823$3283.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11762$3264.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11758$3259.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11755$3258.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11693$3237.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11688$3232.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11681$3230.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11668$3225.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10680$3201.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10654$3188.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10644$3185.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10642$3184.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10640$3183.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10639$3182.
  creating $alu model for $macc $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10638$3181.
  creating $macc cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2285$4916: $auto$alumacc.cc:365:replace_macc$17896
  creating $macc cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$5426: $auto$alumacc.cc:365:replace_macc$17897
  creating $alu model for $ge$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10633$3179 ($ge): new $alu
  creating $alu model for $lt$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5770$1464 ($lt): new $alu
  creating $alu cell for $lt$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5770$1464: $auto$alumacc.cc:485:replace_alu$17900
  creating $alu cell for $ge$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10633$3179: $auto$alumacc.cc:485:replace_alu$17905
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10638$3181: $auto$alumacc.cc:485:replace_alu$17914
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10639$3182: $auto$alumacc.cc:485:replace_alu$17917
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10640$3183: $auto$alumacc.cc:485:replace_alu$17920
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10642$3184: $auto$alumacc.cc:485:replace_alu$17923
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10644$3185: $auto$alumacc.cc:485:replace_alu$17926
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10654$3188: $auto$alumacc.cc:485:replace_alu$17929
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10680$3201: $auto$alumacc.cc:485:replace_alu$17932
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11668$3225: $auto$alumacc.cc:485:replace_alu$17935
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11681$3230: $auto$alumacc.cc:485:replace_alu$17938
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11688$3232: $auto$alumacc.cc:485:replace_alu$17941
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11693$3237: $auto$alumacc.cc:485:replace_alu$17944
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11755$3258: $auto$alumacc.cc:485:replace_alu$17947
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11758$3259: $auto$alumacc.cc:485:replace_alu$17950
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11762$3264: $auto$alumacc.cc:485:replace_alu$17953
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11823$3283: $auto$alumacc.cc:485:replace_alu$17956
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11830$3285: $auto$alumacc.cc:485:replace_alu$17959
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11835$3290: $auto$alumacc.cc:485:replace_alu$17962
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12100$3301: $auto$alumacc.cc:485:replace_alu$17965
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12112$3303: $auto$alumacc.cc:485:replace_alu$17968
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9990$3093: $auto$alumacc.cc:485:replace_alu$17971
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:5436$948: $auto$alumacc.cc:485:replace_alu$17974
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6507$1610: $auto$alumacc.cc:485:replace_alu$17977
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6516$1613: $auto$alumacc.cc:485:replace_alu$17980
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6534$1622: $auto$alumacc.cc:485:replace_alu$17983
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:6543$1625: $auto$alumacc.cc:485:replace_alu$17986
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7203$1909: $auto$alumacc.cc:485:replace_alu$17989
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7212$1912: $auto$alumacc.cc:485:replace_alu$17992
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7244$1923: $auto$alumacc.cc:485:replace_alu$17995
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:7253$1926: $auto$alumacc.cc:485:replace_alu$17998
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8922$2824: $auto$alumacc.cc:485:replace_alu$18001
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8951$2830: $auto$alumacc.cc:485:replace_alu$18004
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8999$2847: $auto$alumacc.cc:485:replace_alu$18007
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9101$2852: $auto$alumacc.cc:485:replace_alu$18010
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9200$2856: $auto$alumacc.cc:485:replace_alu$18013
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9207$2859: $auto$alumacc.cc:485:replace_alu$18016
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9214$2862: $auto$alumacc.cc:485:replace_alu$18019
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9221$2865: $auto$alumacc.cc:485:replace_alu$18022
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9228$2868: $auto$alumacc.cc:485:replace_alu$18025
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9235$2871: $auto$alumacc.cc:485:replace_alu$18028
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9242$2874: $auto$alumacc.cc:485:replace_alu$18031
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9249$2877: $auto$alumacc.cc:485:replace_alu$18034
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9256$2880: $auto$alumacc.cc:485:replace_alu$18037
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9263$2883: $auto$alumacc.cc:485:replace_alu$18040
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9270$2886: $auto$alumacc.cc:485:replace_alu$18043
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9277$2889: $auto$alumacc.cc:485:replace_alu$18046
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9284$2892: $auto$alumacc.cc:485:replace_alu$18049
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9291$2895: $auto$alumacc.cc:485:replace_alu$18052
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9298$2898: $auto$alumacc.cc:485:replace_alu$18055
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9305$2901: $auto$alumacc.cc:485:replace_alu$18058
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9391$2918: $auto$alumacc.cc:485:replace_alu$18061
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9430$2928: $auto$alumacc.cc:485:replace_alu$18064
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9447$2932: $auto$alumacc.cc:485:replace_alu$18067
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9450$2933: $auto$alumacc.cc:485:replace_alu$18070
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9454$2938: $auto$alumacc.cc:485:replace_alu$18073
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9523$2954: $auto$alumacc.cc:485:replace_alu$18076
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9526$2955: $auto$alumacc.cc:485:replace_alu$18079
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9530$2960: $auto$alumacc.cc:485:replace_alu$18082
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9599$2976: $auto$alumacc.cc:485:replace_alu$18085
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9602$2977: $auto$alumacc.cc:485:replace_alu$18088
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9606$2982: $auto$alumacc.cc:485:replace_alu$18091
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9675$2998: $auto$alumacc.cc:485:replace_alu$18094
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9678$2999: $auto$alumacc.cc:485:replace_alu$18097
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9682$3004: $auto$alumacc.cc:485:replace_alu$18100
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9751$3020: $auto$alumacc.cc:485:replace_alu$18103
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9754$3021: $auto$alumacc.cc:485:replace_alu$18106
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9758$3026: $auto$alumacc.cc:485:replace_alu$18109
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9827$3042: $auto$alumacc.cc:485:replace_alu$18112
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9830$3043: $auto$alumacc.cc:485:replace_alu$18115
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9834$3048: $auto$alumacc.cc:485:replace_alu$18118
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9903$3064: $auto$alumacc.cc:485:replace_alu$18121
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9906$3065: $auto$alumacc.cc:485:replace_alu$18124
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9910$3070: $auto$alumacc.cc:485:replace_alu$18127
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9979$3086: $auto$alumacc.cc:485:replace_alu$18130
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9982$3087: $auto$alumacc.cc:485:replace_alu$18133
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9986$3092: $auto$alumacc.cc:485:replace_alu$18136
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9963$3081: $auto$alumacc.cc:485:replace_alu$18139
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9948$3078: $auto$alumacc.cc:485:replace_alu$18142
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$4935: $auto$alumacc.cc:485:replace_alu$18145
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3842$5175: $auto$alumacc.cc:485:replace_alu$18148
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$5217: $auto$alumacc.cc:485:replace_alu$18151
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$5352: $auto$alumacc.cc:485:replace_alu$18154
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$5427: $auto$alumacc.cc:485:replace_alu$18157
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5152$5433: $auto$alumacc.cc:485:replace_alu$18160
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5516$5557: $auto$alumacc.cc:485:replace_alu$18163
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5521$5560: $auto$alumacc.cc:485:replace_alu$18166
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$5577: $auto$alumacc.cc:485:replace_alu$18169
  creating $alu cell for $flatten\VexRiscv.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5629$5580: $auto$alumacc.cc:485:replace_alu$18172
  creating $alu cell for $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10636$3180: $auto$alumacc.cc:485:replace_alu$18175
  creating $alu cell for $flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2250$4913: $auto$alumacc.cc:485:replace_alu$18178
  creating $alu cell for $flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$4926: $auto$alumacc.cc:485:replace_alu$18181
  creating $alu cell for $flatten\VexRiscv.$sub$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5161$5434: $auto$alumacc.cc:485:replace_alu$18184
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:293$5889: $auto$alumacc.cc:485:replace_alu$18187
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:306$5891: $auto$alumacc.cc:485:replace_alu$18190
  creating $alu cell for $flatten\VexRiscv.\dataCache_1_.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1004$5829: $auto$alumacc.cc:485:replace_alu$18193
  creating $alu cell for $flatten\VexRiscv.\dataCache_1_.$add$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:930$5811: $auto$alumacc.cc:485:replace_alu$18196
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10009$3097: $auto$alumacc.cc:485:replace_alu$18199
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10024$3100: $auto$alumacc.cc:485:replace_alu$18202
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10039$3103: $auto$alumacc.cc:485:replace_alu$18205
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10050$3107: $auto$alumacc.cc:485:replace_alu$18208
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10057$3110: $auto$alumacc.cc:485:replace_alu$18211
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10557$3118: $auto$alumacc.cc:485:replace_alu$18214
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10580$3124: $auto$alumacc.cc:485:replace_alu$18217
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10595$3127: $auto$alumacc.cc:485:replace_alu$18220
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:10726$3209: $auto$alumacc.cc:485:replace_alu$18223
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11697$3238: $auto$alumacc.cc:485:replace_alu$18226
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11766$3265: $auto$alumacc.cc:485:replace_alu$18229
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:11839$3291: $auto$alumacc.cc:485:replace_alu$18232
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8944$2827: $auto$alumacc.cc:485:replace_alu$18235
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8980$2842: $auto$alumacc.cc:485:replace_alu$18238
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9338$2907: $auto$alumacc.cc:485:replace_alu$18241
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9344$2908: $auto$alumacc.cc:485:replace_alu$18244
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9355$2911: $auto$alumacc.cc:485:replace_alu$18247
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9399$2921: $auto$alumacc.cc:485:replace_alu$18250
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9458$2939: $auto$alumacc.cc:485:replace_alu$18253
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9477$2943: $auto$alumacc.cc:485:replace_alu$18256
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9492$2946: $auto$alumacc.cc:485:replace_alu$18259
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9507$2949: $auto$alumacc.cc:485:replace_alu$18262
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9534$2961: $auto$alumacc.cc:485:replace_alu$18265
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9553$2965: $auto$alumacc.cc:485:replace_alu$18268
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9568$2968: $auto$alumacc.cc:485:replace_alu$18271
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9583$2971: $auto$alumacc.cc:485:replace_alu$18274
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9610$2983: $auto$alumacc.cc:485:replace_alu$18277
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9629$2987: $auto$alumacc.cc:485:replace_alu$18280
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9644$2990: $auto$alumacc.cc:485:replace_alu$18283
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9659$2993: $auto$alumacc.cc:485:replace_alu$18286
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9686$3005: $auto$alumacc.cc:485:replace_alu$18289
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9705$3009: $auto$alumacc.cc:485:replace_alu$18292
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9720$3012: $auto$alumacc.cc:485:replace_alu$18295
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9735$3015: $auto$alumacc.cc:485:replace_alu$18298
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9762$3027: $auto$alumacc.cc:485:replace_alu$18301
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9781$3031: $auto$alumacc.cc:485:replace_alu$18304
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9796$3034: $auto$alumacc.cc:485:replace_alu$18307
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9811$3037: $auto$alumacc.cc:485:replace_alu$18310
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9838$3049: $auto$alumacc.cc:485:replace_alu$18313
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9857$3053: $auto$alumacc.cc:485:replace_alu$18316
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9872$3056: $auto$alumacc.cc:485:replace_alu$18319
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9887$3059: $auto$alumacc.cc:485:replace_alu$18322
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9914$3071: $auto$alumacc.cc:485:replace_alu$18325
  creating $alu cell for $sub$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9933$3075: $auto$alumacc.cc:485:replace_alu$18328
  created 141 $alu and 2 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~1 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~204 debug messages>
Removed a total of 68 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~682 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
    New ctrl vector for $pmux cell $procmux$11483: { $procmux$11508_CMP $procmux$11495_CMP $auto$opt_reduce.cc:134:opt_mux$18332 }
    New ctrl vector for $pmux cell $procmux$12132: $auto$opt_reduce.cc:134:opt_mux$18334
    New ctrl vector for $pmux cell $procmux$12525: { $procmux$12536_CMP $procmux$12529_CMP }
    New ctrl vector for $pmux cell $procmux$12632: { $procmux$12657_CMP $auto$opt_reduce.cc:134:opt_mux$18336 $procmux$12644_CMP $procmux$12643_CMP $procmux$12642_CMP $procmux$12641_CMP $procmux$12640_CMP $procmux$12639_CMP $procmux$12638_CMP $procmux$12637_CMP $procmux$12636_CMP $procmux$12635_CMP $procmux$12634_CMP $procmux$12633_CMP }
    New ctrl vector for $pmux cell $procmux$12883: { $auto$opt_reduce.cc:134:opt_mux$18340 $procmux$12893_CMP $procmux$12885_CMP $auto$opt_reduce.cc:134:opt_mux$18338 }
    New ctrl vector for $pmux cell $procmux$13132: { $auto$opt_reduce.cc:134:opt_mux$18344 $procmux$13142_CMP $procmux$13134_CMP $auto$opt_reduce.cc:134:opt_mux$18342 }
    New ctrl vector for $pmux cell $procmux$13381: { $auto$opt_reduce.cc:134:opt_mux$18348 $procmux$13391_CMP $procmux$13383_CMP $auto$opt_reduce.cc:134:opt_mux$18346 }
    New ctrl vector for $pmux cell $procmux$13630: { $auto$opt_reduce.cc:134:opt_mux$18352 $procmux$13640_CMP $procmux$13632_CMP $auto$opt_reduce.cc:134:opt_mux$18350 }
    New ctrl vector for $pmux cell $procmux$13879: { $auto$opt_reduce.cc:134:opt_mux$18356 $procmux$13889_CMP $procmux$13881_CMP $auto$opt_reduce.cc:134:opt_mux$18354 }
    New ctrl vector for $pmux cell $procmux$14128: { $auto$opt_reduce.cc:134:opt_mux$18360 $procmux$14138_CMP $procmux$14130_CMP $auto$opt_reduce.cc:134:opt_mux$18358 }
    New ctrl vector for $pmux cell $procmux$14377: { $auto$opt_reduce.cc:134:opt_mux$18364 $procmux$14387_CMP $procmux$14379_CMP $auto$opt_reduce.cc:134:opt_mux$18362 }
    New ctrl vector for $pmux cell $procmux$14626: { $auto$opt_reduce.cc:134:opt_mux$18368 $procmux$14636_CMP $procmux$14628_CMP $auto$opt_reduce.cc:134:opt_mux$18366 }
  Optimizing cells in module \orangecrab.
Performed a total of 12 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 1 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 2 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 3 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 4 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 5 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 6 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 7 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 8 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 9 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 10 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 11 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 12 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 13 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 14 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 15 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 16 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 17 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 18 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 19 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 20 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 21 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 22 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 23 on $procdff$15517 ($dff) from module orangecrab.
Setting constant 1-bit at position 0 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 1 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 2 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 3 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 4 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 5 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 6 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 7 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 8 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 9 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 10 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 11 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 12 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 13 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 14 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 15 on $procdff$15514 ($dff) from module orangecrab.
Setting constant 1-bit at position 0 on $procdff$15511 ($dff) from module orangecrab.
Setting constant 1-bit at position 1 on $procdff$15511 ($dff) from module orangecrab.
Setting constant 1-bit at position 2 on $procdff$15511 ($dff) from module orangecrab.
Setting constant 1-bit at position 3 on $procdff$15511 ($dff) from module orangecrab.
Setting constant 1-bit at position 4 on $procdff$15511 ($dff) from module orangecrab.
Setting constant 1-bit at position 5 on $procdff$15511 ($dff) from module orangecrab.
Setting constant 1-bit at position 6 on $procdff$15511 ($dff) from module orangecrab.
Setting constant 1-bit at position 7 on $procdff$15511 ($dff) from module orangecrab.
Adding SRST signal on $procdff$15472 ($dff) from module orangecrab (D = $procmux$12565_Y, Q = $memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13622$243_DATA [23], rval = 1'0).
Adding SRST signal on $procdff$15454 ($dff) from module orangecrab (D = \usb0_setuphandler_data_recv_payload, Q = $memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13718$246_DATA, rval = 8'00000000).
Adding SRST signal on $procdff$15444 ($dff) from module orangecrab (D = \usb0_usb_core_data_recv_payload, Q = $memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13752$248_DATA, rval = 8'00000000).
Adding SRST signal on $procdff$15439 ($dff) from module orangecrab (D = { \basesoc_basesoc_wishbone_we \basesoc_basesoc_wishbone_adr [13:0] }, Q = { $auto$wreduce.cc:454:run$17803 [64] $auto$wreduce.cc:454:run$17803 [13:0] }, rval = 15'000000000000000).
Setting constant 0-bit at position 1 on $flatten\VexRiscv.\dataCache_1_.$procdff$15219 ($dff) from module orangecrab.
Adding SRST signal on $auto$opt_dff.cc:764:run$17742 ($dffe) from module orangecrab (D = $flatten\VexRiscv.$procmux$6763_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:764:run$17211 ($sdffe) from module orangecrab (D = 1'1, Q = \usb0_setuphandler_setuphandlerinner_have_data_stage).
Adding EN signal on $auto$opt_dff.cc:764:run$16982 ($sdffe) from module orangecrab (D = \subfragments_clockdomainsrenamer_next_state, Q = \subfragments_clockdomainsrenamer_state).
Adding SRST signal on $auto$opt_dff.cc:764:run$16949 ($dffe) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:8999$2847_Y, Q = \ddrphy_rdly0, rval = 7'0000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$16929 ($dffe) from module orangecrab (D = $add$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:9101$2852_Y, Q = \ddrphy_rdly1, rval = 7'0000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:702:run$16328 ($sdff) from module orangecrab.

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 15 unused cells and 124 unused wires.
<suppressed ~23 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~678 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$18390: { $auto$opt_dff.cc:217:make_patterns_logic$16976 $auto$opt_dff.cc:217:make_patterns_logic$16978 $auto$opt_dff.cc:217:make_patterns_logic$18387 $auto$opt_dff.cc:217:make_patterns_logic$16974 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$18385: { $auto$rtlil.cc:2121:Not$17208 $auto$opt_dff.cc:217:make_patterns_logic$17205 $procmux$8679_CMP \usb0_setuphandler_data_recv_put }
  Optimizing cells in module \orangecrab.
Performed a total of 2 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.24.16. Rerunning OPT passes. (Maybe there is more to do..)

4.24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~678 debug messages>

4.24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
Performed a total of 0 changes.

4.24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.24.20. Executing OPT_DFF pass (perform DFF optimizations).

4.24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.24.23. Finished OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5651' in module `\orangecrab': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5897' in module `\orangecrab': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5896' in module `\orangecrab': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5834' in module `\orangecrab': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5835' in module `\orangecrab': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5836' in module `\orangecrab': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5837' in module `\orangecrab': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5833' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3657' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3658' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3667' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3668' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3669' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3670' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3671' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3672' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3659' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3660' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3661' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3662' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3663' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3664' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3665' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3666' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3637' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3638' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3639' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3640' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3641' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3642' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3652' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3653' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3654' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3655' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3656' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3643' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3644' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3645' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3646' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3647' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3648' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3650' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3651' in module `\orangecrab': merged $dff to cell.
Checking cell `$memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3649' in module `\orangecrab': merged $dff to cell.
Checking cell `$flatten\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2528$5106' in module `\orangecrab': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2534$5108' in module `\orangecrab': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:174$5855' in module `\orangecrab': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:162$5849' in module `\orangecrab': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:528$5704' in module `\orangecrab': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:529$5705' in module `\orangecrab': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:530$5706' in module `\orangecrab': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:531$5707' in module `\orangecrab': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:504$5684' in module `\orangecrab': merged data $dff to cell.
Checking cell `$memrd$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13878$3498' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13888$3503' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13978$3548' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13988$3553' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13998$3558' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14008$3563' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14018$3568' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14028$3573' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13898$3508' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13908$3513' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13918$3518' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13928$3523' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13938$3528' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13948$3533' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13958$3538' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13968$3543' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12204$3317' in module `\orangecrab': merged data $dff to cell.
Checking cell `$memrd$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12227$3331' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\mem_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13634$3437' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\mem_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13646$3439' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\mem_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13658$3441' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\mem_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13670$3443' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13518$3381' in module `\orangecrab': no (compatible) $dff found.
Checking cell `$memrd$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13532$3388' in module `\orangecrab': no (compatible) $dff found.
Checking cell `$memrd$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13724$3464' in module `\orangecrab': merged data $dff to cell.
Checking cell `$memrd$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13741$3471' in module `\orangecrab': merged data $dff to cell.
Checking cell `$memrd$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13758$3478' in module `\orangecrab': merged data $dff to cell.
Checking cell `$memrd$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13778$3485' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13794$3492' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13546$3395' in module `\orangecrab': no (compatible) $dff found.
Checking cell `$memrd$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13560$3402' in module `\orangecrab': no (compatible) $dff found.
Checking cell `$memrd$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13574$3409' in module `\orangecrab': no (compatible) $dff found.
Checking cell `$memrd$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13588$3416' in module `\orangecrab': no (compatible) $dff found.
Checking cell `$memrd$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13602$3423' in module `\orangecrab': no (compatible) $dff found.
Checking cell `$memrd$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13616$3430' in module `\orangecrab': no (compatible) $dff found.
Checking cell `$memrd$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13695$3450' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13711$3457' in module `\orangecrab': merged address $dff to cell.
Checking cell `$memrd$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13626$3435' in module `\orangecrab': merged address $dff to cell.

4.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 125 unused cells and 153 unused wires.
<suppressed ~152 debug messages>

4.25.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory orangecrab.mem_1 by address:
  New clock domain: posedge \VexRiscv.IBusCachedPlugin_cache.clk
    Port 0 ($memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3637) has addr \basesoc_basesoc_wishbone_adr [10:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3638) has addr \basesoc_basesoc_wishbone_adr [10:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3639) has addr \basesoc_basesoc_wishbone_adr [10:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3640) has addr \basesoc_basesoc_wishbone_adr [10:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

4.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.25.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.IBusCachedPlugin_cache.ways_0_datas' in module `\orangecrab':
  $flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5897 ($memwr)
  $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:174$5855 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags' in module `\orangecrab':
  $flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5896 ($memwr)
  $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:162$5849 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.RegFilePlugin_regFile' in module `\orangecrab':
  $flatten\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5651 ($memwr)
  $flatten\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2534$5108 ($memrd)
  $flatten\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2528$5106 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_data_symbol0' in module `\orangecrab':
  $flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5834 ($memwr)
  $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol0$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:528$5704 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_data_symbol1' in module `\orangecrab':
  $flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5835 ($memwr)
  $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol1$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:529$5705 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_data_symbol2' in module `\orangecrab':
  $flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5836 ($memwr)
  $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol2$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:530$5706 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_data_symbol3' in module `\orangecrab':
  $flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5837 ($memwr)
  $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol3$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:531$5707 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_tags' in module `\orangecrab':
  $flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$5833 ($memwr)
  $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_tags$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:504$5684 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain0' in module `\orangecrab':
  $memwr$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3657 ($memwr)
  $memrd$\data_mem_grain0$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13878$3498 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain1' in module `\orangecrab':
  $memwr$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3658 ($memwr)
  $memrd$\data_mem_grain1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13888$3503 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain10' in module `\orangecrab':
  $memwr$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3667 ($memwr)
  $memrd$\data_mem_grain10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13978$3548 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain11' in module `\orangecrab':
  $memwr$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3668 ($memwr)
  $memrd$\data_mem_grain11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13988$3553 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain12' in module `\orangecrab':
  $memwr$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3669 ($memwr)
  $memrd$\data_mem_grain12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13998$3558 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain13' in module `\orangecrab':
  $memwr$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3670 ($memwr)
  $memrd$\data_mem_grain13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14008$3563 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain14' in module `\orangecrab':
  $memwr$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3671 ($memwr)
  $memrd$\data_mem_grain14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14018$3568 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain15' in module `\orangecrab':
  $memwr$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3672 ($memwr)
  $memrd$\data_mem_grain15$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:14028$3573 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain2' in module `\orangecrab':
  $memwr$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3659 ($memwr)
  $memrd$\data_mem_grain2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13898$3508 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain3' in module `\orangecrab':
  $memwr$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3660 ($memwr)
  $memrd$\data_mem_grain3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13908$3513 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain4' in module `\orangecrab':
  $memwr$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3661 ($memwr)
  $memrd$\data_mem_grain4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13918$3518 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain5' in module `\orangecrab':
  $memwr$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3662 ($memwr)
  $memrd$\data_mem_grain5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13928$3523 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain6' in module `\orangecrab':
  $memwr$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3663 ($memwr)
  $memrd$\data_mem_grain6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13938$3528 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain7' in module `\orangecrab':
  $memwr$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3664 ($memwr)
  $memrd$\data_mem_grain7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13948$3533 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain8' in module `\orangecrab':
  $memwr$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3665 ($memwr)
  $memrd$\data_mem_grain8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13958$3538 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_mem_grain9' in module `\orangecrab':
  $memwr$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3666 ($memwr)
  $memrd$\data_mem_grain9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13968$3543 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `\orangecrab':
  $meminit$\mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3632 ($meminit)
  $memrd$\mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12204$3317 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_1' in module `\orangecrab':
  $memwr$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3640 ($memwr)
  $memrd$\mem_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:12227$3331 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_2' in module `\orangecrab':
  $meminit$\mem_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3633 ($meminit)
  $memrd$\mem_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13634$3437 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_3' in module `\orangecrab':
  $meminit$\mem_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3634 ($meminit)
  $memrd$\mem_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13646$3439 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_4' in module `\orangecrab':
  $meminit$\mem_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3635 ($meminit)
  $memrd$\mem_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13658$3441 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_5' in module `\orangecrab':
  $meminit$\mem_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3636 ($meminit)
  $memrd$\mem_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13670$3443 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage' in module `\orangecrab':
  $memwr$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3641 ($memwr)
  $memrd$\storage$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13518$3381 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_1' in module `\orangecrab':
  $memwr$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3642 ($memwr)
  $memrd$\storage_1$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13532$3388 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_10' in module `\orangecrab':
  $memwr$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3652 ($memwr)
  $memrd$\storage_10$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13724$3464 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_11' in module `\orangecrab':
  $memwr$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3653 ($memwr)
  $memrd$\storage_11$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13741$3471 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_12' in module `\orangecrab':
  $memwr$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3654 ($memwr)
  $memrd$\storage_12$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13758$3478 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_13' in module `\orangecrab':
  $memwr$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3655 ($memwr)
  $memrd$\storage_13$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13778$3485 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_14' in module `\orangecrab':
  $memwr$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3656 ($memwr)
  $memrd$\storage_14$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13794$3492 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_2' in module `\orangecrab':
  $memwr$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3643 ($memwr)
  $memrd$\storage_2$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13546$3395 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_3' in module `\orangecrab':
  $memwr$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3644 ($memwr)
  $memrd$\storage_3$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13560$3402 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_4' in module `\orangecrab':
  $memwr$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3645 ($memwr)
  $memrd$\storage_4$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13574$3409 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_5' in module `\orangecrab':
  $memwr$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3646 ($memwr)
  $memrd$\storage_5$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13588$3416 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_6' in module `\orangecrab':
  $memwr$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3647 ($memwr)
  $memrd$\storage_6$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13602$3423 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_7' in module `\orangecrab':
  $memwr$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3648 ($memwr)
  $memrd$\storage_7$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13616$3430 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_8' in module `\orangecrab':
  $memwr$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3650 ($memwr)
  $memrd$\storage_8$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13695$3450 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_9' in module `\orangecrab':
  $memwr$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3651 ($memwr)
  $memrd$\storage_9$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13711$3457 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\tag_mem' in module `\orangecrab':
  $memwr$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:0$3649 ($memwr)
  $memrd$\tag_mem$/home/adam/dev/orangecrab-litex-blink/build/orangecrab/gateware/orangecrab.v:13626$3435 ($memrd)

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing orangecrab.VexRiscv.IBusCachedPlugin_cache.ways_0_datas:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.1.0.0
Processing orangecrab.VexRiscv.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0
Processing orangecrab.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.VexRiscv.dataCache_1_.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol0.0.0.0
Processing orangecrab.VexRiscv.dataCache_1_.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol1.0.0.0
Processing orangecrab.VexRiscv.dataCache_1_.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol2.0.0.0
Processing orangecrab.VexRiscv.dataCache_1_.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol3.0.0.0
Processing orangecrab.VexRiscv.dataCache_1_.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_tags.0.0.0
Processing orangecrab.data_mem_grain0:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain0.0.0.0
Processing orangecrab.data_mem_grain1:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain1.0.0.0
Processing orangecrab.data_mem_grain10:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain10.0.0.0
Processing orangecrab.data_mem_grain11:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain11.0.0.0
Processing orangecrab.data_mem_grain12:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain12.0.0.0
Processing orangecrab.data_mem_grain13:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain13.0.0.0
Processing orangecrab.data_mem_grain14:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain14.0.0.0
Processing orangecrab.data_mem_grain15:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain15.0.0.0
Processing orangecrab.data_mem_grain2:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain2.0.0.0
Processing orangecrab.data_mem_grain3:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain3.0.0.0
Processing orangecrab.data_mem_grain4:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain4.0.0.0
Processing orangecrab.data_mem_grain5:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain5.0.0.0
Processing orangecrab.data_mem_grain6:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain6.0.0.0
Processing orangecrab.data_mem_grain7:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain7.0.0.0
Processing orangecrab.data_mem_grain8:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain8.0.0.0
Processing orangecrab.data_mem_grain9:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain9.0.0.0
Processing orangecrab.mem:
  Properties: ports=1 bits=262144 rports=1 wports=0 dbits=32 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=16, acells=2
    Efficiency for rule 4.2: efficiency=88, cells=16, acells=4
    Efficiency for rule 4.1: efficiency=88, cells=16, acells=8
    Efficiency for rule 1.1: efficiency=88, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: mem.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: mem.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: mem.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: mem.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: mem.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: mem.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: mem.7.0.0
      Creating $__ECP5_DP16KD cell at grid position <8 0 0>: mem.8.0.0
      Creating $__ECP5_DP16KD cell at grid position <9 0 0>: mem.9.0.0
      Creating $__ECP5_DP16KD cell at grid position <10 0 0>: mem.10.0.0
      Creating $__ECP5_DP16KD cell at grid position <11 0 0>: mem.11.0.0
      Creating $__ECP5_DP16KD cell at grid position <12 0 0>: mem.12.0.0
      Creating $__ECP5_DP16KD cell at grid position <13 0 0>: mem.13.0.0
      Creating $__ECP5_DP16KD cell at grid position <14 0 0>: mem.14.0.0
      Creating $__ECP5_DP16KD cell at grid position <15 0 0>: mem.15.0.0
Processing orangecrab.mem_1:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=88, cells=4, acells=4
    Selected rule 4.2 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem_1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: mem_1.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: mem_1.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: mem_1.3.0.0
Processing orangecrab.mem_2:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16640 efficiency=11
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=11, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.1 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem_2.0.0.0
Processing orangecrab.mem_3:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16640 efficiency=11
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=11, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.1 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem_3.0.0.0
Processing orangecrab.mem_4:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16640 efficiency=11
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=11, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.1 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem_4.0.0.0
Processing orangecrab.mem_5:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16640 efficiency=11
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=11, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.1 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem_5.0.0.0
Processing orangecrab.storage:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_1:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_10:
  Properties: ports=2 bits=80 rports=1 wports=1 dbits=8 abits=4 words=10
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=502 dwaste=28 bwaste=18352 waste=18352 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=502 dwaste=28 bwaste=18352 waste=18352 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=502 dwaste=28 bwaste=18352 waste=18352 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1014 dwaste=10 bwaste=18352 waste=18352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2038 dwaste=1 bwaste=18352 waste=18352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4086 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8182 dwaste=0 bwaste=16364 waste=16364 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16374 dwaste=0 bwaste=16374 waste=16374 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1014 dwaste=10 bwaste=18352 waste=18352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2038 dwaste=1 bwaste=18352 waste=18352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4086 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8182 dwaste=0 bwaste=16364 waste=16364 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16374 dwaste=0 bwaste=16374 waste=16374 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1014 dwaste=10 bwaste=18352 waste=18352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2038 dwaste=1 bwaste=18352 waste=18352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4086 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8182 dwaste=0 bwaste=16364 waste=16364 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16374 dwaste=0 bwaste=16374 waste=16374 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_11:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=448 dwaste=28 bwaste=17920 waste=17920 efficiency=2
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=448 dwaste=28 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=448 dwaste=28 bwaste=17920 waste=17920 efficiency=2
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=960 dwaste=10 bwaste=17920 waste=17920 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1984 dwaste=1 bwaste=17920 waste=17920 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4032 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8128 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16320 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=960 dwaste=10 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1984 dwaste=1 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4032 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8128 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16320 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=960 dwaste=10 bwaste=17920 waste=17920 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1984 dwaste=1 bwaste=17920 waste=17920 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4032 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8128 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16320 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_12:
  Properties: ports=2 bits=528 rports=1 wports=1 dbits=8 abits=7 words=66
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=446 dwaste=28 bwaste=17904 waste=17904 efficiency=2
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=446 dwaste=28 bwaste=17904 waste=17904 efficiency=2
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=446 dwaste=28 bwaste=17904 waste=17904 efficiency=2
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=958 dwaste=10 bwaste=17904 waste=17904 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1982 dwaste=1 bwaste=17904 waste=17904 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4030 dwaste=0 bwaste=16120 waste=16120 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8126 dwaste=0 bwaste=16252 waste=16252 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16318 dwaste=0 bwaste=16318 waste=16318 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=958 dwaste=10 bwaste=17904 waste=17904 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1982 dwaste=1 bwaste=17904 waste=17904 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4030 dwaste=0 bwaste=16120 waste=16120 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8126 dwaste=0 bwaste=16252 waste=16252 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16318 dwaste=0 bwaste=16318 waste=16318 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=958 dwaste=10 bwaste=17904 waste=17904 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1982 dwaste=1 bwaste=17904 waste=17904 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4030 dwaste=0 bwaste=16120 waste=16120 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8126 dwaste=0 bwaste=16252 waste=16252 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16318 dwaste=0 bwaste=16318 waste=16318 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_13:
  Properties: ports=2 bits=4288 rports=1 wports=1 dbits=67 abits=6 words=64
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=448 dwaste=5 bwaste=16448 waste=16448 efficiency=11
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Bram port B1.1 cannot have soft transparency logic added as read and write clock domains differ.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_PDPW16KD failed.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=960 dwaste=5 bwaste=17600 waste=17600 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17600 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1984 dwaste=5 bwaste=18176 waste=18176 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4032 dwaste=1 bwaste=16192 waste=16192 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8128 dwaste=1 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16320 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=960 dwaste=5 bwaste=17600 waste=17600 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1984 dwaste=5 bwaste=18176 waste=18176 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4032 dwaste=1 bwaste=16192 waste=16192 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8128 dwaste=1 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16320 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=960 dwaste=5 bwaste=17600 waste=17600 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1984 dwaste=5 bwaste=18176 waste=18176 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4032 dwaste=1 bwaste=16192 waste=16192 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8128 dwaste=1 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16320 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 1 rules:
    Efficiency for rule 4.1: efficiency=5, cells=4, acells=1
    Selected rule 4.1 with efficiency 5.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: storage_13.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: storage_13.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: storage_13.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: storage_13.3.0.0
Processing orangecrab.storage_14:
  Properties: ports=2 bits=4224 rports=1 wports=1 dbits=66 abits=6 words=64
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=448 dwaste=6 bwaste=16512 waste=16512 efficiency=11
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Bram port B1.1 cannot have soft transparency logic added as read and write clock domains differ.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_PDPW16KD failed.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=960 dwaste=6 bwaste=17664 waste=17664 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1984 dwaste=6 bwaste=18240 waste=18240 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4032 dwaste=2 bwaste=16256 waste=16256 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8128 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16320 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=960 dwaste=6 bwaste=17664 waste=17664 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1984 dwaste=6 bwaste=18240 waste=18240 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4032 dwaste=2 bwaste=16256 waste=16256 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8128 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16320 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=960 dwaste=6 bwaste=17664 waste=17664 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1984 dwaste=6 bwaste=18240 waste=18240 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4032 dwaste=2 bwaste=16256 waste=16256 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8128 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16320 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 1 rules:
    Efficiency for rule 4.1: efficiency=5, cells=4, acells=1
    Selected rule 4.1 with efficiency 5.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: storage_14.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: storage_14.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: storage_14.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: storage_14.3.0.0
Processing orangecrab.storage_2:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_3:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_4:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_5:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_6:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_7:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_8:
  Properties: ports=2 bits=16 rports=1 wports=1 dbits=8 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=28 bwaste=18416 waste=18416 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=28 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=28 bwaste=18416 waste=18416 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=10 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=1 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=10 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=1 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=10 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=1 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.storage_9:
  Properties: ports=2 bits=4 rports=1 wports=1 dbits=2 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=34 bwaste=18428 waste=18428 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=34 bwaste=18428 waste=18428 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=34 bwaste=18428 waste=18428 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=16 bwaste=18428 waste=18428 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=7 bwaste=18428 waste=18428 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=16 bwaste=18428 waste=18428 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=7 bwaste=18428 waste=18428 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=16 bwaste=18428 waste=18428 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=7 bwaste=18428 waste=18428 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing orangecrab.tag_mem:
  Properties: ports=2 bits=12288 rports=1 wports=1 dbits=24 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6144 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=12, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: tag_mem.0.0.0
        Adding extra logic for transparent port B1.1.

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

4.28.2. Continuing TECHMAP pass.
Using template $paramod$0450cc165268262e8cdda9cc77045c6d537903f9\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0b047e03bb5c9be6100829f14da39eb64bf8fa55\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$66146bb229edd4f877c406a8ef738cbe2460ec10\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$bdab9a4289d40ebe1d36b23ee9c37342344d5f9d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod\$__ECP5_PDPW16KD\CLKPOL2=1\CLKPOL3=1 for cells of type $__ECP5_PDPW16KD.
Using template $paramod$23dca1105dc73fba04c1d0a3b9e907e73848aa19\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$903d550286893f2a2052112d826717bae0cfddd6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$7361ddf1ae9789637233751d9fc5ca5aea234dc4\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$55ddba8304f5f0a955cff37be74642d2d0ca2805\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$84329bff57fcdb06d7749544eb1f5c14ccc07d0d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$830ccdc440247fd5e247e26c499b67a7ddbbc31e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b937f71b85f197fd3a5768ca2501a25561cadf23\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0534a96cf00a1d18fd088bdb051bc57e4b32f21b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$14e52ee93a0d7f792fd4c0dabfac5b670fe0a919\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$9b5ddd1c0b7adfd11d2df5c45e3b0096c6cee561\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4d4ef1b907bfc29f44d54f3d02e6df7ebbbae36b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f9b0be71771553b9c23beea165779f17b286452d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$70be63560b64bed84bc0767db2e60f3e3265436d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$59f6ddfc1e6280af98d29a5804dca23cf41bf734\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$fd6ffd889c72e50c9bf22b9692930fe40a3b1244\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$13ba3ed90a10c2eb9c0217c34c085e0df91752df\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$53ee28ef64dad4154760d925d330877195073d27\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$806e74ab0818456a3b6874d2f3bf2cdbe81dc488\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~536 debug messages>

4.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing orangecrab.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: VexRiscv.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: VexRiscv.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: VexRiscv.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: VexRiscv.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: VexRiscv.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: VexRiscv.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: VexRiscv.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: VexRiscv.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: VexRiscv.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: VexRiscv.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: VexRiscv.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: VexRiscv.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: VexRiscv.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: VexRiscv.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: VexRiscv.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: VexRiscv.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: VexRiscv.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: VexRiscv.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: VexRiscv.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: VexRiscv.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: VexRiscv.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: VexRiscv.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: VexRiscv.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: VexRiscv.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: VexRiscv.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: VexRiscv.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: VexRiscv.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: VexRiscv.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: VexRiscv.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: VexRiscv.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: VexRiscv.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: VexRiscv.RegFilePlugin_regFile.7.1.1
Processing orangecrab.storage:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage.5.0.0
Processing orangecrab.storage_1:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_1.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_1.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_1.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_1.5.0.0
Processing orangecrab.storage_10:
  Properties: ports=2 bits=80 rports=1 wports=1 dbits=8 abits=4 words=10
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=6 dwaste=0 bwaste=24 waste=24 efficiency=62
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port B1.
      Read port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=24 efficiency=62
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_10.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_10.1.0.0
Processing orangecrab.storage_11:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port B1.
      Read port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_11.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: storage_11.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: storage_11.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: storage_11.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_11.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: storage_11.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: storage_11.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: storage_11.1.3.0
Processing orangecrab.storage_12:
  Properties: ports=2 bits=528 rports=1 wports=1 dbits=8 abits=7 words=66
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=0 bwaste=56 waste=56 efficiency=82
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port B1.
      Read port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=56 efficiency=82
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_12.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: storage_12.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: storage_12.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: storage_12.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: storage_12.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_12.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: storage_12.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: storage_12.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: storage_12.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: storage_12.1.4.0
Processing orangecrab.storage_2:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_2.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_2.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_2.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_2.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_2.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_2.5.0.0
Processing orangecrab.storage_3:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_3.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_3.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_3.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_3.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_3.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_3.5.0.0
Processing orangecrab.storage_4:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_4.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_4.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_4.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_4.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_4.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_4.5.0.0
Processing orangecrab.storage_5:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_5.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_5.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_5.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_5.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_5.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_5.5.0.0
Processing orangecrab.storage_6:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_6.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_6.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_6.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_6.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_6.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_6.5.0.0
Processing orangecrab.storage_7:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_7.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_7.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_7.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_7.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_7.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_7.5.0.0
Processing orangecrab.storage_8:
  Properties: ports=2 bits=16 rports=1 wports=1 dbits=8 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=0 bwaste=56 waste=56 efficiency=12
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \crg_ecp5pll1_clkout0.
        Mapped to bram port B1.
      Read port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=56 efficiency=12
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_8.0.0.0
        Moving output register to address for transparent port A1.1.
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_8.1.0.0
        Moving output register to address for transparent port A1.1.
Processing orangecrab.storage_9:
  Properties: ports=2 bits=4 rports=1 wports=1 dbits=2 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=2 bwaste=60 waste=60 efficiency=6
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \crg_ecp5pll1_clkout0.
        Mapped to bram port B1.
      Read port #0 is in clock domain \crg_ecp5pll1_clkout1.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=6
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_9.0.0.0
        Moving output register to address for transparent port A1.1.

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=1 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~117 debug messages>

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~1480 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~348 debug messages>
Removed a total of 116 cells.

4.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$memory_bram.cc:1006:replace_cell$19509 ($dff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$memory_bram.cc:1006:replace_cell$19509 ($dff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$memory_bram.cc:1006:replace_cell$19509 ($dff) from module orangecrab.
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19190 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19186, Q = $auto$memory_bram.cc:1009:replace_cell$19187).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19212 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19208, Q = $auto$memory_bram.cc:1009:replace_cell$19209).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19338 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19329, Q = $auto$memory_bram.cc:1039:replace_cell$19335).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19216 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19207, Q = $auto$memory_bram.cc:1039:replace_cell$19213).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19242 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19238, Q = $auto$memory_bram.cc:1009:replace_cell$19239).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19231 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19222, Q = $auto$memory_bram.cc:1039:replace_cell$19228).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19272 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19268, Q = $auto$memory_bram.cc:1009:replace_cell$19269).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19368 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19359, Q = $auto$memory_bram.cc:1039:replace_cell$19365).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19443 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19434, Q = $auto$memory_bram.cc:1039:replace_cell$19440).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19349 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19345, Q = $auto$memory_bram.cc:1009:replace_cell$19346).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19439 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19435, Q = $auto$memory_bram.cc:1009:replace_cell$19436).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19364 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19360, Q = $auto$memory_bram.cc:1009:replace_cell$19361).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19379 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19375, Q = $auto$memory_bram.cc:1009:replace_cell$19376).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19454 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19450, Q = $auto$memory_bram.cc:1009:replace_cell$19451).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19458 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19449, Q = $auto$memory_bram.cc:1039:replace_cell$19455).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19383 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19374, Q = $auto$memory_bram.cc:1039:replace_cell$19380).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19409 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19405, Q = $auto$memory_bram.cc:1009:replace_cell$19406).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19413 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19404, Q = $auto$memory_bram.cc:1039:replace_cell$19410).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19323 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19314, Q = $auto$memory_bram.cc:1039:replace_cell$19320).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19394 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19390, Q = $auto$memory_bram.cc:1009:replace_cell$19391).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19261 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19252, Q = $auto$memory_bram.cc:1039:replace_cell$19258).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19398 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19389, Q = $auto$memory_bram.cc:1039:replace_cell$19395).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19276 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19267, Q = $auto$memory_bram.cc:1039:replace_cell$19273).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19185 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19181, Q = $auto$memory_bram.cc:1009:replace_cell$19182).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19334 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19330, Q = $auto$memory_bram.cc:1009:replace_cell$19331).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19319 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19315, Q = $auto$memory_bram.cc:1009:replace_cell$19316).
Adding SRST signal on $auto$memory_bram.cc:1021:replace_cell$18584 ($dff) from module orangecrab (D = $auto$memory_bram.cc:916:replace_cell$18577, Q = $auto$memory_bram.cc:1020:replace_cell$18583, rval = 4'0000).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19257 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19253, Q = $auto$memory_bram.cc:1009:replace_cell$19254).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19246 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19237, Q = $auto$memory_bram.cc:1039:replace_cell$19243).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19227 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19223, Q = $auto$memory_bram.cc:1009:replace_cell$19224).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19428 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19419, Q = $auto$memory_bram.cc:1039:replace_cell$19425).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19197 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19193, Q = $auto$memory_bram.cc:1009:replace_cell$19194).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19306 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19297, Q = $auto$memory_bram.cc:1039:replace_cell$19303).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19287 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19283, Q = $auto$memory_bram.cc:1009:replace_cell$19284).
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19302 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19298, Q = $auto$memory_bram.cc:1009:replace_cell$19299).
Setting constant 0-bit at position 1 on $auto$memory_bram.cc:1006:replace_cell$19503 ($dff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$memory_bram.cc:1006:replace_cell$19503 ($dff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$memory_bram.cc:1006:replace_cell$19503 ($dff) from module orangecrab.
Adding EN signal on $auto$memory_bram.cc:1012:replace_cell$19424 ($dff) from module orangecrab (D = $auto$memory_bram.cc:1001:replace_cell$19420, Q = $auto$memory_bram.cc:1009:replace_cell$19421).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19201 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19192, Q = $auto$memory_bram.cc:1039:replace_cell$19198).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19353 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19344, Q = $auto$memory_bram.cc:1039:replace_cell$19350).
Adding EN signal on $auto$opt_dff.cc:764:run$17195 ($sdffe) from module orangecrab (D = $procmux$8662_Y [15:1], Q = \usb0_inhandler_dtbs [15:1]).
Adding EN signal on $auto$memory_bram.cc:1042:replace_cell$19291 ($dff) from module orangecrab (D = $auto$rtlil.cc:2159:Eq$19282, Q = $auto$memory_bram.cc:1039:replace_cell$19288).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 67 unused cells and 1935 unused wires.
<suppressed ~68 debug messages>

4.31.5. Rerunning OPT passes. (Removed registers in this run.)

4.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~18 debug messages>

4.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$19914 ($sdff) from module orangecrab.
Setting constant 0-bit at position 19 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 20 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 21 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 22 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 24 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 25 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 26 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 27 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 28 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 29 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 30 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 31 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 32 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 33 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 34 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.
Setting constant 0-bit at position 35 on $auto$memory_bram.cc:914:replace_cell$18576 ($dff) from module orangecrab.

4.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.31.10. Rerunning OPT passes. (Removed registers in this run.)

4.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active SRST on $auto$opt_dff.cc:702:run$19914 ($sdff) from module orangecrab.

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.31.15. Rerunning OPT passes. (Removed registers in this run.)

4.31.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.31.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.31.18. Executing OPT_DFF pass (perform DFF optimizations).

4.31.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.31.20. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~629 debug messages>

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$19929: { $auto$opt_dff.cc:217:make_patterns_logic$19926 $auto$opt_dff.cc:217:make_patterns_logic$17189 $auto$opt_dff.cc:217:make_patterns_logic$17191 $auto$opt_dff.cc:217:make_patterns_logic$17187 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6763:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$17796 [1:0] }, B=4'1011, Y=$flatten\VexRiscv.$procmux$6763_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$17796 [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$6763_Y [3] $flatten\VexRiscv.$procmux$6763_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$6763_Y [2] = 1'0
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7157: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$7160_CMP $flatten\VexRiscv.$procmux$7158_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7166: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$7169_CMP $flatten\VexRiscv.$procmux$7160_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7175: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$7160_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7182: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6964_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$7160_CMP $flatten\VexRiscv.$procmux$6934_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7193: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$7160_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7201: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6964_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$7169_CMP $flatten\VexRiscv.$procmux$7160_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7211: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$7160_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7219: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$7160_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7243: { $flatten\VexRiscv.$procmux$6927_CMP $flatten\VexRiscv.$procmux$6964_CMP $flatten\VexRiscv.$procmux$6794_CMP $flatten\VexRiscv.$procmux$6736_CMP $flatten\VexRiscv.$procmux$7160_CMP $flatten\VexRiscv.$procmux$6934_CMP }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7380:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$7557:
      Old ports: A={ \VexRiscv.dataCache_1__io_cpu_writeBack_data [31:16] \VexRiscv._zz_147_ [15:8] \VexRiscv._zz_145_ [7:0] }, B={ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_145_ [7:0] \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_147_ [15:8] \VexRiscv._zz_145_ [7:0] }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1__io_cpu_writeBack_data [31:16] \VexRiscv._zz_147_ [15:8] }, B={ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_147_ [15:8] }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_145_ [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7577:
      Old ports: A={ 1'1 \VexRiscv._zz_289_ [1:0] }, B={ 1'1 \VexRiscv._zz_290_ [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2:0]
      New ports: A=\VexRiscv._zz_289_ [1:0], B=\VexRiscv._zz_290_ [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$7630:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv.dataCache_1_.io_cpu_execute_args_data
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv.dataCache_1_.io_cpu_execute_args_data [31:8]
      New connections: \VexRiscv.dataCache_1_.io_cpu_execute_args_data [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2261$4914:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_289_ [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_289_ [1]
      New connections: \VexRiscv._zz_289_ [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2262$4915:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_290_ [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_290_ [1]
      New connections: \VexRiscv._zz_290_ [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$5216:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$5216_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$5216_Y [19:11] $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$5216_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$5216_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [19:11] $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [10:5] $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5248$5506:
      Old ports: A={ \VexRiscv._zz_137_ [4:2] 2'00 }, B={ \VexRiscv._zz_214_ 2'00 }, Y={ \cpu_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5248$5506_Y [1:0] }
      New ports: A=\VexRiscv._zz_137_ [4:2], B=\VexRiscv._zz_214_, Y=\cpu_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5248$5506_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6168:
      Old ports: A=3'111, B=3'000, Y=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [2:1] = { $flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0] $flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6186:
      Old ports: A=5'00000, B={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2] 2'00 }, Y=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:0]
      New ports: A=3'000, B=\VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2], Y=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:2]
      New connections: $flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6371:
      Old ports: A=4'1111, B=8'00010011, Y=\VexRiscv.dataCache_1_._zz_6_
      New ports: A=2'11, B=4'0001, Y=\VexRiscv.dataCache_1_._zz_6_ [2:1]
      New connections: { \VexRiscv.dataCache_1_._zz_6_ [3] \VexRiscv.dataCache_1_._zz_6_ [0] } = { \VexRiscv.dataCache_1_._zz_6_ [2] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$10033:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$17817 [0] }, B=3'111, Y=$procmux$10033_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$17817 [0] }, B=2'11, Y=$procmux$10033_Y [1:0]
      New connections: $procmux$10033_Y [2] = $procmux$10033_Y [1]
    Consolidated identical input bits for $mux cell $procmux$10051:
      Old ports: A=3'000, B=3'111, Y=$procmux$10051_Y
      New ports: A=1'0, B=1'1, Y=$procmux$10051_Y [0]
      New connections: $procmux$10051_Y [2:1] = { $procmux$10051_Y [0] $procmux$10051_Y [0] }
    New ctrl vector for $pmux cell $procmux$11483: { $procmux$11508_CMP $auto$opt_reduce.cc:134:opt_mux$19933 }
    Consolidated identical input bits for $mux cell $procmux$11497:
      Old ports: A=3'000, B=3'101, Y=$procmux$11497_Y
      New ports: A=1'0, B=1'1, Y=$procmux$11497_Y [0]
      New connections: $procmux$11497_Y [2:1] = { $procmux$11497_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$11662:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:454:run$17820 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$17820 [1]
      New connections: { $auto$wreduce.cc:454:run$17820 [2] $auto$wreduce.cc:454:run$17820 [0] } = { $auto$wreduce.cc:454:run$17820 [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$11677:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$17822 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$17822 [2]
      New connections: $auto$wreduce.cc:454:run$17822 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$11687:
      Old ports: A=4'0110, B=4'1000, Y=$procmux$11687_Y
      New ports: A=2'01, B=2'10, Y={ $procmux$11687_Y [3] $procmux$11687_Y [1] }
      New connections: { $procmux$11687_Y [2] $procmux$11687_Y [0] } = { $procmux$11687_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$11704:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:454:run$17824 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$17824 [1]
      New connections: $auto$wreduce.cc:454:run$17824 [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$11757:
      Old ports: A=4'1010, B=4'0010, Y=$procmux$11757_Y
      New ports: A=1'1, B=1'0, Y=$procmux$11757_Y [3]
      New connections: $procmux$11757_Y [2:0] = 3'010
    Consolidated identical input bits for $mux cell $procmux$11850:
      Old ports: A=4'0011, B=4'1011, Y=$procmux$11850_Y
      New ports: A=1'0, B=1'1, Y=$procmux$11850_Y [3]
      New connections: $procmux$11850_Y [2:0] = 3'011
    Consolidated identical input bits for $mux cell $procmux$11926:
      Old ports: A=3'010, B=3'100, Y=$procmux$11926_Y
      New ports: A=2'01, B=2'10, Y=$procmux$11926_Y [2:1]
      New connections: $procmux$11926_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12027:
      Old ports: A=3'000, B=3'110, Y=$procmux$12027_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12027_Y [1]
      New connections: { $procmux$12027_Y [2] $procmux$12027_Y [0] } = { $procmux$12027_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$12033:
      Old ports: A=3'000, B=3'101, Y=$procmux$12033_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12033_Y [0]
      New connections: $procmux$12033_Y [2:1] = { $procmux$12033_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$12039:
      Old ports: A=3'000, B=3'100, Y=$procmux$12039_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12039_Y [2]
      New connections: $procmux$12039_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$12045:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$17826 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$17826 [0]
      New connections: $auto$wreduce.cc:454:run$17826 [1] = $auto$wreduce.cc:454:run$17826 [0]
    Consolidated identical input bits for $mux cell $procmux$12051:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$17827 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$17827 [1]
      New connections: $auto$wreduce.cc:454:run$17827 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12074:
      Old ports: A=3'110, B=3'000, Y=$procmux$12074_Y
      New ports: A=1'1, B=1'0, Y=$procmux$12074_Y [1]
      New connections: { $procmux$12074_Y [2] $procmux$12074_Y [0] } = { $procmux$12074_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$12080:
      Old ports: A=3'101, B=3'000, Y=$procmux$12080_Y
      New ports: A=1'1, B=1'0, Y=$procmux$12080_Y [0]
      New connections: $procmux$12080_Y [2:1] = { $procmux$12080_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$12086:
      Old ports: A=3'100, B=3'000, Y=$procmux$12086_Y
      New ports: A=1'1, B=1'0, Y=$procmux$12086_Y [2]
      New connections: $procmux$12086_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$12092:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$17829 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$17829 [0]
      New connections: $auto$wreduce.cc:454:run$17829 [1] = $auto$wreduce.cc:454:run$17829 [0]
    Consolidated identical input bits for $mux cell $procmux$12098:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:454:run$17830 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$17830 [1]
      New connections: $auto$wreduce.cc:454:run$17830 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12189:
      Old ports: A=4'1000, B=4'0011, Y=$procmux$12189_Y
      New ports: A=2'10, B=2'01, Y={ $procmux$12189_Y [3] $procmux$12189_Y [0] }
      New connections: $procmux$12189_Y [2:1] = { 1'0 $procmux$12189_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$12335:
      Old ports: A=3'000, B=3'110, Y=$procmux$12335_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12335_Y [1]
      New connections: { $procmux$12335_Y [2] $procmux$12335_Y [0] } = { $procmux$12335_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$12339:
      Old ports: A=3'000, B=3'101, Y=$procmux$12339_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12339_Y [0]
      New connections: $procmux$12339_Y [2:1] = { $procmux$12339_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$12343:
      Old ports: A=3'000, B=3'100, Y=$procmux$12343_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12343_Y [2]
      New connections: $procmux$12343_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$12347:
      Old ports: A=2'00, B=2'11, Y=$procmux$12347_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$procmux$12347_Y [0]
      New connections: $procmux$12347_Y [1] = $procmux$12347_Y [0]
    Consolidated identical input bits for $mux cell $procmux$12351:
      Old ports: A=2'00, B=2'10, Y=$procmux$12351_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$procmux$12351_Y [1]
      New connections: $procmux$12351_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12372:
      Old ports: A=2'00, B=2'11, Y=$procmux$12372_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12372_Y [0]
      New connections: $procmux$12372_Y [1] = $procmux$12372_Y [0]
    Consolidated identical input bits for $mux cell $procmux$12389:
      Old ports: A=2'10, B=2'00, Y=$procmux$12389_Y
      New ports: A=1'1, B=1'0, Y=$procmux$12389_Y [1]
      New connections: $procmux$12389_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$12395:
      Old ports: A=2'01, B=2'11, Y=$procmux$12395_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12395_Y [1]
      New connections: $procmux$12395_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$12407:
      Old ports: A=8'00000000, B=8'10000000, Y=$procmux$12407_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12407_Y [7]
      New connections: $procmux$12407_Y [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $procmux$12620:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=\sdram_interface_wdata_we
      New ports: A=1'0, B=1'1, Y=\sdram_interface_wdata_we [0]
      New connections: \sdram_interface_wdata_we [15:1] = { \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] \sdram_interface_wdata_we [0] }
    Consolidated identical input bits for $mux cell $procmux$12629:
      Old ports: A=3'100, B=3'010, Y=$procmux$12629_Y [2:0]
      New ports: A=2'10, B=2'01, Y=$procmux$12629_Y [2:1]
      New connections: $procmux$12629_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$14869:
      Old ports: A=2'00, B=2'11, Y=$procmux$14869_Y
      New ports: A=1'0, B=1'1, Y=$procmux$14869_Y [0]
      New connections: $procmux$14869_Y [1] = $procmux$14869_Y [0]
    Consolidated identical input bits for $mux cell $procmux$8300:
      Old ports: A={ \usb0_usb_core_rx_shifter_shift_reg [7:0] \usb0_usb_core_rx_bitstuff_o_data }, B={ 8'00000001 \usb0_usb_core_rx_bitstuff_o_data }, Y=$procmux$8300_Y
      New ports: A=\usb0_usb_core_rx_shifter_shift_reg [7:0], B=8'00000001, Y=$procmux$8300_Y [8:1]
      New connections: $procmux$8300_Y [0] = \usb0_usb_core_rx_bitstuff_o_data
    Consolidated identical input bits for $mux cell $procmux$9355:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$auto$wreduce.cc:454:run$17849 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$17849 [10]
      New connections: $auto$wreduce.cc:454:run$17849 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$9794:
      Old ports: A=3'100, B=3'011, Y=$procmux$9794_Y
      New ports: A=2'10, B=2'01, Y={ $procmux$9794_Y [2] $procmux$9794_Y [0] }
      New connections: $procmux$9794_Y [1] = $procmux$9794_Y [0]
    Consolidated identical input bits for $mux cell $procmux$9860:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$17859 [0] }, B=3'111, Y=$procmux$9860_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$17859 [0] }, B=2'11, Y=$procmux$9860_Y [1:0]
      New connections: $procmux$9860_Y [2] = $procmux$9860_Y [1]
    Consolidated identical input bits for $mux cell $procmux$9878:
      Old ports: A=3'000, B=3'111, Y=$procmux$9878_Y
      New ports: A=1'0, B=1'1, Y=$procmux$9878_Y [0]
      New connections: $procmux$9878_Y [2:1] = { $procmux$9878_Y [0] $procmux$9878_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$9967:
      Old ports: A=3'100, B=3'011, Y=$procmux$9967_Y
      New ports: A=2'10, B=2'01, Y={ $procmux$9967_Y [2] $procmux$9967_Y [0] }
      New connections: $procmux$9967_Y [1] = $procmux$9967_Y [0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$19932: { $procmux$11495_CMP $procmux$11494_CMP $procmux$11489_CMP $procmux$11484_CMP }
  Optimizing cells in module \orangecrab.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6765:
      Old ports: A=$flatten\VexRiscv.$procmux$6763_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$6765_Y
      New ports: A={ $flatten\VexRiscv.$procmux$6763_Y [3] $flatten\VexRiscv.$procmux$6763_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$6765_Y [3] $flatten\VexRiscv.$procmux$6765_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$6765_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7380:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$5349_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7386:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6177:
      Old ports: A=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0], B=3'000, Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_length
      New ports: A=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0], B=1'0, Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_length [0]
      New connections: \VexRiscv.dataCache_1__io_mem_cmd_payload_length [2:1] = { \VexRiscv.dataCache_1__io_mem_cmd_payload_length [0] \VexRiscv.dataCache_1__io_mem_cmd_payload_length [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$6195:
      Old ports: A=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:0], B={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2] 2'00 }, Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:0]
      New ports: A=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:2], B=\VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2], Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:2]
      New connections: \VexRiscv.dataCache_1__io_mem_cmd_payload_address [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$10036:
      Old ports: A=$procmux$10033_Y, B=3'110, Y=$procmux$10036_Y
      New ports: A=$procmux$10033_Y [1:0], B=2'10, Y=$procmux$10036_Y [1:0]
      New connections: $procmux$10036_Y [2] = $procmux$10036_Y [1]
    Consolidated identical input bits for $mux cell $procmux$10054:
      Old ports: A=$procmux$10051_Y, B=3'110, Y=$procmux$10054_Y
      New ports: A={ $procmux$10051_Y [0] $procmux$10051_Y [0] }, B=2'10, Y=$procmux$10054_Y [1:0]
      New connections: $procmux$10054_Y [2] = $procmux$10054_Y [1]
    Consolidated identical input bits for $mux cell $procmux$11500:
      Old ports: A=$procmux$11497_Y, B=3'100, Y=$procmux$11500_Y
      New ports: A={ $procmux$11497_Y [0] $procmux$11497_Y [0] }, B=2'10, Y={ $procmux$11500_Y [2] $procmux$11500_Y [0] }
      New connections: $procmux$11500_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$11665:
      Old ports: A=$auto$wreduce.cc:454:run$17820 [2:0], B=3'001, Y=$auto$wreduce.cc:454:run$17821 [2:0]
      New ports: A={ $auto$wreduce.cc:454:run$17820 [1] 1'0 }, B=2'01, Y=$auto$wreduce.cc:454:run$17821 [1:0]
      New connections: $auto$wreduce.cc:454:run$17821 [2] = $auto$wreduce.cc:454:run$17821 [1]
    Consolidated identical input bits for $mux cell $procmux$11680:
      Old ports: A=$auto$wreduce.cc:454:run$17822 [2:0], B=3'101, Y=$auto$wreduce.cc:454:run$17823 [2:0]
      New ports: A={ $auto$wreduce.cc:454:run$17822 [2] 1'0 }, B=2'11, Y={ $auto$wreduce.cc:454:run$17823 [2] $auto$wreduce.cc:454:run$17823 [0] }
      New connections: $auto$wreduce.cc:454:run$17823 [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$11689:
      Old ports: A=4'0001, B=$procmux$11687_Y, Y=$procmux$11689_Y
      New ports: A=3'001, B={ $procmux$11687_Y [3] $procmux$11687_Y [1] 1'0 }, Y={ $procmux$11689_Y [3] $procmux$11689_Y [1:0] }
      New connections: $procmux$11689_Y [2] = $procmux$11689_Y [1]
    Consolidated identical input bits for $mux cell $procmux$11760:
      Old ports: A=$procmux$11757_Y, B=4'1110, Y=$procmux$11760_Y
      New ports: A={ $procmux$11757_Y [3] 1'0 }, B=2'11, Y=$procmux$11760_Y [3:2]
      New connections: $procmux$11760_Y [1:0] = 2'10
    Consolidated identical input bits for $mux cell $procmux$11852:
      Old ports: A=4'0000, B=$procmux$11850_Y, Y=$procmux$11852_Y
      New ports: A=2'00, B={ $procmux$11850_Y [3] 1'1 }, Y={ $procmux$11852_Y [3] $procmux$11852_Y [0] }
      New connections: $procmux$11852_Y [2:1] = { 1'0 $procmux$11852_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$12192:
      Old ports: A=$procmux$12189_Y, B=4'0111, Y=$procmux$12192_Y
      New ports: A={ $procmux$12189_Y [3] 1'0 $procmux$12189_Y [0] }, B=3'011, Y={ $procmux$12192_Y [3:2] $procmux$12192_Y [0] }
      New connections: $procmux$12192_Y [1] = $procmux$12192_Y [0]
    Consolidated identical input bits for $mux cell $procmux$9357:
      Old ports: A=$auto$wreduce.cc:454:run$17849 [10:0], B=11'00000000000, Y=$auto$wreduce.cc:454:run$17850 [10:0]
      New ports: A=$auto$wreduce.cc:454:run$17849 [10], B=1'0, Y=$auto$wreduce.cc:454:run$17850 [10]
      New connections: $auto$wreduce.cc:454:run$17850 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$9863:
      Old ports: A=$procmux$9860_Y, B=3'110, Y=$procmux$9863_Y
      New ports: A=$procmux$9860_Y [1:0], B=2'10, Y=$procmux$9863_Y [1:0]
      New connections: $procmux$9863_Y [2] = $procmux$9863_Y [1]
    Consolidated identical input bits for $mux cell $procmux$9881:
      Old ports: A=$procmux$9878_Y, B=3'110, Y=$procmux$9881_Y
      New ports: A={ $procmux$9878_Y [0] $procmux$9878_Y [0] }, B=2'10, Y=$procmux$9881_Y [1:0]
      New connections: $procmux$9881_Y [2] = $procmux$9881_Y [1]
  Optimizing cells in module \orangecrab.
    Consolidated identical input bits for $mux cell $procmux$11763:
      Old ports: A=$procmux$11760_Y, B=4'0010, Y=$procmux$11763_Y
      New ports: A=$procmux$11760_Y [3:2], B=2'00, Y=$procmux$11763_Y [3:2]
      New connections: $procmux$11763_Y [1:0] = 2'10
    Consolidated identical input bits for $mux cell $procmux$9359:
      Old ports: A=$auto$wreduce.cc:454:run$17850 [10:0], B=11'00000000000, Y=$auto$wreduce.cc:454:run$17851 [10:0]
      New ports: A=$auto$wreduce.cc:454:run$17850 [10], B=1'0, Y=$auto$wreduce.cc:454:run$17851 [10]
      New connections: $auto$wreduce.cc:454:run$17851 [9:0] = 10'0000000000
  Optimizing cells in module \orangecrab.
    Consolidated identical input bits for $mux cell $procmux$11767:
      Old ports: A=4'0000, B=$procmux$11763_Y, Y=\usb0_usb_core_response_pid_subfragments_t_next_value
      New ports: A=3'000, B={ $procmux$11763_Y [3:2] 1'1 }, Y=\usb0_usb_core_response_pid_subfragments_t_next_value [3:1]
      New connections: \usb0_usb_core_response_pid_subfragments_t_next_value [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9361:
      Old ports: A=$auto$wreduce.cc:454:run$17851 [10:0], B=11'10000000000, Y=$procmux$9361_Y [10:0]
      New ports: A=$auto$wreduce.cc:454:run$17851 [10], B=1'1, Y=$procmux$9361_Y [10]
      New connections: $procmux$9361_Y [9:0] = 10'0000000000
  Optimizing cells in module \orangecrab.
Performed a total of 85 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

4.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$17742 ($dffe) from module orangecrab (D = $flatten\VexRiscv.$procmux$6765_Y [2], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2], rval = 1'1).

4.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~3 debug messages>

4.33.9. Rerunning OPT passes. (Maybe there is more to do..)

4.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~630 debug messages>

4.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7577:
      Old ports: A={ \VexRiscv._zz_289_ [1] 1'1 }, B={ \VexRiscv._zz_289_ [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_289_ [1]
    Consolidated identical input bits for $mux cell $procmux$14986:
      Old ports: A=8'00000000, B=\sdram_slave_p0_wrdata_mask, Y=\ddrphy_dfi_p0_wrdata_mask
      New ports: A=1'0, B=$auto$opt_expr.cc:205:group_cell_inputs$19935, Y=\ddrphy_dfi_p0_wrdata_mask [0]
      New connections: \ddrphy_dfi_p0_wrdata_mask [7:1] = { \ddrphy_dfi_p0_wrdata_mask [0] \ddrphy_dfi_p0_wrdata_mask [0] \ddrphy_dfi_p0_wrdata_mask [0] \ddrphy_dfi_p0_wrdata_mask [0] \ddrphy_dfi_p0_wrdata_mask [0] \ddrphy_dfi_p0_wrdata_mask [0] \ddrphy_dfi_p0_wrdata_mask [0] }
  Optimizing cells in module \orangecrab.
Performed a total of 2 changes.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17768 ($dffe) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$17768 ($dffe) from module orangecrab.
Adding SRST signal on $auto$opt_dff.cc:764:run$17763 ($dffe) from module orangecrab (D = \VexRiscv._zz_130_ [1:0], Q = \VexRiscv._zz_137_ [1:0], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$17269 ($sdffe) from module orangecrab.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$16891 ($sdff) from module orangecrab.

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

4.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~2 debug messages>

4.33.16. Rerunning OPT passes. (Maybe there is more to do..)

4.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~628 debug messages>

4.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/adam/dev/orangecrab-litex-blink/deps/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4108$5239:
      Old ports: A={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [31:5] \VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:2] 2'00 }, B={ \VexRiscv._zz_130_ [31:2] 2'00 }, Y=\VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_address
      New ports: A={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [31:5] \VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:2] }, B=\VexRiscv._zz_130_ [31:2], Y=\VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_address [31:2]
      New connections: \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_address [1:0] = 2'00
  Optimizing cells in module \orangecrab.
Performed a total of 1 changes.

4.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.33.20. Executing OPT_DFF pass (perform DFF optimizations).

4.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.33.23. Rerunning OPT passes. (Maybe there is more to do..)

4.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \orangecrab..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~628 debug messages>

4.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \orangecrab.
Performed a total of 0 changes.

4.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
Removed a total of 0 cells.

4.33.27. Executing OPT_DFF pass (perform DFF optimizations).

4.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.

4.33.30. Finished OPT passes. (There is nothing left to do.)

4.34. Executing TECHMAP pass (map to technology primitives).

4.34.1. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.34.2. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$d44e98f9f0a03a205222513efa6f43e55f469d40\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=1\Y_WIDTH=9 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=26\B_WIDTH=1\Y_WIDTH=26 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=17\B_WIDTH=17\Y_WIDTH=17 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod$constmap:0c58e37f7f9ab9c08bb604a660a738f4cdfdf6a8$paramod$818de01436016e448cf31b34b4efcd3e435835f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=24\B_WIDTH=1\Y_WIDTH=24 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=19 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=22\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=14 for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add \VexRiscv._zz_315_ (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_316_ (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$4953c9d565c18659745e06f13317fd2eea31522c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_80_ecp5_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=20\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=52 for cells of type $fa.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=52\B_WIDTH=52\Y_WIDTH=52 for cells of type $alu.
No more expansions possible.
<suppressed ~11567 debug messages>

4.35. Executing OPT pass (performing simple optimizations).

4.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~10062 debug messages>

4.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\orangecrab'.
<suppressed ~6822 debug messages>
Removed a total of 2274 cells.

4.35.3. Executing OPT_DFF pass (perform DFF optimizations).

4.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 2054 unused cells and 12955 unused wires.
<suppressed ~2064 debug messages>

4.35.5. Finished fast OPT passes.

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..

4.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.38.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template FD1S3BX for cells of type FD1S3BX.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~4521 debug messages>

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module orangecrab.
<suppressed ~181 debug messages>

4.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in orangecrab.

4.42. Executing ATTRMVCP pass (move or copy attributes).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \orangecrab..
Removed 0 unused cells and 21735 unused wires.
<suppressed ~1 debug messages>

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.45. Executing ABC pass (technology mapping using ABC).

4.45.1. Extracting gate netlist of module `\orangecrab' to `<abc-temp-dir>/input.blif'..
Extracted 15863 gates and 20429 wires to a netlist network with 4564 inputs and 3033 outputs.

4.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    4026.
ABC: Participating nodes from both networks       =    9436.
ABC: Participating nodes from the first network   =    4338. (  70.50 % of nodes)
ABC: Participating nodes from the second network  =    5098. (  82.85 % of nodes)
ABC: Node pairs (any polarity)                    =    4338. (  70.50 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3580. (  58.18 % of names can be moved)
ABC: Total runtime =     0.58 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     6017
ABC RESULTS:        internal signals:    12832
ABC RESULTS:           input signals:     4564
ABC RESULTS:          output signals:     3033
Removing temp directory.
Removed 0 unused cells and 12470 unused wires.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/adam/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268435456 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=8355711 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=11193584 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16777216 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1429409791 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1806696448 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010111100001111000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252706696 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10010000000010010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65536 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010110011001111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=117440512 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=184549387 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252706628 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=47883 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111111111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100011100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2139160065 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=11 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=196804608 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001000100000001111111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=125239296 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111100000001000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100000101010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=300941312 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=286326799 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=855768847 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111100001110111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252641518 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10111011000010110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001100111100001111111110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111001100111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod$3e2da875d0943cedc34f2a1b5b1f945e5383658e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1429467376 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=79 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=269549328 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000111111111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111111011111110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11100000000000001111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=125304831 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod$0792fdeb869378779ccac767cbc63c961c1c313c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11100000000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001100110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11100000111101001110111100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=13811 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001010101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252663091 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252663244 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111010001001111000011110000 for cells of type $lut.
Using template $paramod$0886e4550c3cbe336cd2a314faa74ba4ea86449c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod$f3f50a9f968c4e91fc5e8461a3b56001354c0bf2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000000100010000000000000000 for cells of type $lut.
Using template $paramod$c5c2609cdfd79923d057e88708e9fb6a246bb125\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1090519105 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010000000011010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100110010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111010101011111000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10110000000010110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod$53afc4693cdd4770ebaebeb0ab6c288fde062f75\$lut for cells of type $lut.
Using template $paramod$746424d0983081829316163db34337ccf8ceb1ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=572588016 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100000011001101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=49151 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10111111101111110000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=5177344 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000111110101111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111111111100101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1073741824 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=851968 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=917504 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10010000000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000001 for cells of type $lut.
Using template $paramod$5547587bde2f1ca8d884d89fe5b90567ab8bb30e\$lut for cells of type $lut.
Using template $paramod$f8bdca125e424c8e9c5f5e84960e0e034e7c473c\$lut for cells of type $lut.
Using template $paramod$3dd1cfeaac2399e8e1df42382a37ba2eafacb216\$lut for cells of type $lut.
Using template $paramod$e10ca4aca4e4c8627be5bb912095a9253494b061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111111110100010011111111 for cells of type $lut.
Using template $paramod$7dc7c891cf3c790c25aac24b42cb99d63e14f42a\$lut for cells of type $lut.
Using template $paramod$e66cc471b5df98af045e5a88d12e8d811847cf43\$lut for cells of type $lut.
Using template $paramod$d3854e401fe5b8b146829835823fbfb0b0c02108\$lut for cells of type $lut.
Using template $paramod$95c6a64df76131b90399696387f6e4430aa0bf89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=861212671 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001100110001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1717964784 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111010101010011001100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111000100010001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1089474548 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod$d5c2b7c7ca40d7c055d68dac9ad340389818ad05\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252671744 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001100101010101111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=4460288 for cells of type $lut.
Using template $paramod$099435cd6b32b3c2fd409512f3bdfb72a3978c51\$lut for cells of type $lut.
Using template $paramod$3ef4b6be67d28474b5496d32c633c128b0aec274\$lut for cells of type $lut.
Using template $paramod$0283fe9208ed5cf3fe1cbe0e8136bf09c5f647f2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000011000000000000000001010101 for cells of type $lut.
Using template $paramod$04849898776732fb5d07ec133618664c01eb85eb\$lut for cells of type $lut.
Using template $paramod$57619346c001bba14f685682aaa48a843cd5a7a5\$lut for cells of type $lut.
Using template $paramod$df1dfa4014e8d6c87b75a8ea8cb8d98d5b9aead3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2130706432 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=218103808 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110101111100111111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16760767 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000001011111110111111 for cells of type $lut.
Using template $paramod$56f3e246421b6b29fd066d86d01fc72a1f44c94f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16744319 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000001 for cells of type $lut.
Using template $paramod$0d297909445c9bec417151a3329d18403daafcd5\$lut for cells of type $lut.
Using template $paramod$53992dcf767eed6edca81cd631588c6f39786c0a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010101011111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001101110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000111111110000000000000000 for cells of type $lut.
Using template $paramod$a17f5096f29442804edba8a743ca45632a47eb56\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000110010100000000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=4456688 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod$b6f424c713f48673c2622e9b6434f68a8d1fa750\$lut for cells of type $lut.
Using template $paramod$c5c622b499f3d6a6eadbcee07590320c957f9fad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=357913940 for cells of type $lut.
Using template $paramod$814980583ed06cb70b1a55d8535db831e3c75eaa\$lut for cells of type $lut.
Using template $paramod$c52b81f49d29598593c0cd996d8ab21e61c48e66\$lut for cells of type $lut.
Using template $paramod$45810236a9acba9653198af627513ce6c0c2e1df\$lut for cells of type $lut.
Using template $paramod$55b91e03a32ff91b25b686287950b1ccd0bcd801\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100000000000011101110 for cells of type $lut.
Using template $paramod$0a936794c3b48c69527208defe0727c3771de38c\$lut for cells of type $lut.
Using template $paramod$b70712cbf64a35b868266cc6fd65e9522a5bfbf2\$lut for cells of type $lut.
Using template $paramod$f5eb238596474193943075311bb4011d3d7405ba\$lut for cells of type $lut.
Using template $paramod$f9ec805e19c31eb9507de2ed63b611f76bab1fd6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1886418688 for cells of type $lut.
Using template $paramod$c684ae4123763e5bfa36f5996cc6b06df8d6ef79\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=720896 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod$1929d44748517239e36a599c0facfb62ddb99607\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=8323072 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111101111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod$7bbc0e54678d4eae5bc6bb084ec73f1d85874da0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10111111000011110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111101000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=460544 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010110 for cells of type $lut.
Using template $paramod$eec332f180a40ab302557f4af3b78e1668b73d81\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111110101100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=131840 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16719871 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010111111001111110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16777217 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=286332223 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=184549376 for cells of type $lut.
Using template $paramod$10be29ab84089dbcff396e705fb52e88b2c0cf78\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2147418112 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101111000000000000110000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=15990784 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=44812 for cells of type $lut.
Using template $paramod$0e060fbf7214d6225bbfb310948fa16e51108363\$lut for cells of type $lut.
Using template $paramod$326bc6ae196699cef49477e3acacabb58c884354\$lut for cells of type $lut.
Using template $paramod$7093037a4bfbf1243266422c7c86926372aa78c1\$lut for cells of type $lut.
Using template $paramod$6df594efca9c103540f4879a672722f35216493b\$lut for cells of type $lut.
Using template $paramod$643b82848a3ae8cbb2531160a42ecc0015ebff8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=13 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110011001011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65264 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=254 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111101111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=24383 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1597964288 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268400503 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1911 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1879048192 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001111101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001111111111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=12566463 for cells of type $lut.
Using template $paramod$5d0d4b7caa613ca69da3fbfa6f89d4603acb5a85\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=218103821 for cells of type $lut.
Using template $paramod$107ab113c86a1a153c987801437f20b312df1cfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=14614528 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=462320 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=68352 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010111001010000010100011010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111100000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2131689472 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=35786751 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=84219199 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110001111100010000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16646144 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11011101000011110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010111111000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod$a637596af774d69f53cf39d7f2079142ea83b397\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111011000010111011 for cells of type $lut.
Using template $paramod$7e6fffc7faeea7adf18baa0743ce96d24236bdbb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111100110011001100111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110000000001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1329856512 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1442778943 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32767 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod$40ea11c23f9afb426c31c283f8d5d9fdd848486a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010111111001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=64252 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010101011111100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010101010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=244 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111000111110000000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111110011001111010011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110100111111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1325400064 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=939520245 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2004289280 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110001000100010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=3003 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000000000001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=343244 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000000000011111111111110000 for cells of type $lut.
Using template $paramod$e3c257fe5ada0b9b0fd4d1de740554f4df136fb0\$lut for cells of type $lut.
Using template $paramod$495b3879529ec10761d28aadc0923cd3deadd2c3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2147483647 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110111111111111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110100010001001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=921344 for cells of type $lut.
Using template $paramod$d9ea6633c1940c92b161d629929556ee3254fc26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000010001000000000000000000 for cells of type $lut.
Using template $paramod$d76e68402a8322b927327bd13fb2f03d87411a61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1090519040 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000000100010101111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1341128708 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=265472 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=524295 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111100101111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1771476585 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111110001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111101111111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252693674 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252654421 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=866840816 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252654506 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010101010111 for cells of type $lut.
No more expansions possible.
<suppressed ~11603 debug messages>

4.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in orangecrab.
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71219.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71774.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71770.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74884.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72439.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72439.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74252.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74091.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74091.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74092.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74092.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74086.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74084.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74084.lut2 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74084.lut3 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74103.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74103.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74103.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74103.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74103.lut5 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74103.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74103.lut7 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74102.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74102.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74102.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74102.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74102.lut5 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74102.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74102.lut7 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74098.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74098.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74098.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74098.lut5 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74098.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74098.lut7 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74096.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74096.lut2 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74096.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74089.lut2 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74089.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70799.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70795.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70806.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70814.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73828.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73819.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73773.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72361.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72361.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71641.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71641.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71641.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71641.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71641.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70251.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69944.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69944.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69944.lut4 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69944.lut5 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69944.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70182.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70182.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70185.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70141.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70141.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70141.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69945.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69945.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69945.lut4 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69945.lut5 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69945.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69939.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69939.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69939.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69939.lut4 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69939.lut5 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69939.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69915.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69915.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69915.lut4 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69915.lut5 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69915.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69909.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69909.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69909.lut4 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69909.lut5 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69909.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69901.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69901.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69901.lut4 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69901.lut5 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69901.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74449.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74421.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74255.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74249.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74093.lut2 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74093.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74099.lut2 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74099.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74087.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74087.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73806.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73806.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73806.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73806.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73806.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73783.lut2 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73285.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73276.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73276.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73276.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73277.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73277.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73277.lut3 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73273.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73273.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73273.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73273.lut5 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73273.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73273.lut7 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73274.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73274.lut3 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73275.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73275.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73275.lut3 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73275.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73275.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73275.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73275.lut7 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72847.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72842.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72837.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72832.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72827.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72657.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72657.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72662.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72652.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72622.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72622.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72597.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72597.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72542.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72542.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72547.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72522.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72522.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72522.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72502.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72502.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72502.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72467.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72467.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72467.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72447.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72447.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72447.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72422.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72410.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72398.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72394.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72394.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72394.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72390.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72390.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72390.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72386.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72386.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72386.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72382.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72382.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72382.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72378.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72378.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72378.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72374.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72374.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72370.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72370.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72370.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72366.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72366.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72366.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70818.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70808.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70798.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71643.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71643.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71643.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71643.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71643.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71639.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71639.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71639.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71639.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71639.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71639.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71635.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71635.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71635.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71635.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71635.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71635.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71631.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71631.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71631.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71631.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71631.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71631.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71627.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71627.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71627.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71627.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71627.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71627.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71623.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71623.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71623.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71623.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71623.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71623.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71213.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71208.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71203.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71198.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71192.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70822.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70812.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70802.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70792.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69926.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69926.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69926.lut4 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69926.lut5 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69926.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74088.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74088.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69852.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69852.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69852.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69852.lut4 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69852.lut5 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69852.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69645.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69645.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69651.lut2 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72850.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72863.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72854.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72845.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72849.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72840.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72853.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72844.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72835.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72848.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72839.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72830.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72843.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72825.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72825.lut2 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72825.lut3 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72826.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72838.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70821.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72828.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70817.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70816.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70815.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70819.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70811.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70813.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70805.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70809.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70804.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70801.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70797.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70794.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70820.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70796.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70803.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72814.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70791.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70810.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70793.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72809.lut2 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72809.lut3 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70071.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70784.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70800.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72705.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72705.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72702.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72686.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72686.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72694.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72694.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70661.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70661.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70656.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70656.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70656.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70656.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70656.lut7 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72677.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72676.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72676.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72669.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72669.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72663.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72663.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72654.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72653.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72653.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72644.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72644.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72641.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72633.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72633.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72629.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72629.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72614.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72614.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72623.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72623.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72608.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72608.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72586.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72586.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72598.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72598.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72581.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72582.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72582.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72575.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72575.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72572.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72571.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72571.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72564.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72564.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72559.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72561.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72560.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72560.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72553.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72553.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72549.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72549.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71637.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71637.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71637.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71637.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71637.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72530.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72526.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72526.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71629.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71629.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71629.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71629.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71629.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71619.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71619.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71619.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71619.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71619.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71615.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71615.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71615.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71615.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71615.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71633.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71633.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71633.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71633.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71633.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72463.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72463.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71625.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71625.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71625.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71625.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71625.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71617.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71617.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71617.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71617.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71617.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69376.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69376.lut2 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69376.lut3 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69414.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69401.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69377.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69442.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69443.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69443.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69458.lut2 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69458.lut3 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69486.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69459.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69473.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71621.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71621.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71621.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71621.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71621.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72510.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72510.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72506.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72506.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72514.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72514.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71983.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72518.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72518.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72459.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72459.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72459.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72471.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72471.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72488.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72488.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72498.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72498.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72493.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72493.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72640.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72640.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72680.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72680.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70166.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72681.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72681.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72706.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72706.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72706.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72926.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72475.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72475.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71613.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71613.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71613.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71613.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71613.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69850.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69756.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72479.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72479.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72479.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72483.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72483.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72455.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72455.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72451.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72451.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74101.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74101.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74101.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74101.lut5 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74101.lut6 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74101.lut7 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71871.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72428.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72443.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72443.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72443.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72435.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72435.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72431.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72431.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72417.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72418.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72413.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71844.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72421.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69515.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69515.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69515.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69515.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69515.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69525.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69525.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69525.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69525.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69525.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69525.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69444.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69444.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69444.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69444.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69444.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69449.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69449.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69448.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69448.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69447.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69451.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69451.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69450.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69450.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69446.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69446.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69403.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69403.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69403.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69403.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69403.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69403.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69404.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69406.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69406.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69409.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69416.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69416.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69416.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69416.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69416.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69416.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69421.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69421.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69420.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69420.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69419.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69419.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69488.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69488.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69488.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69488.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69488.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69492.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69492.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69491.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69491.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69490.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69490.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69494.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69494.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69387.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69387.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69387.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69387.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69387.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69393.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69389.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69389.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69390.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69390.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69391.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69391.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69529.lut2 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69475.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69475.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69475.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69475.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69475.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69481.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69481.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69477.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69477.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69480.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69479.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69479.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69478.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69478.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69431.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69431.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69431.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69431.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69431.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69433.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69433.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69435.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69434.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69434.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69437.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69437.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69379.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69379.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69379.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69379.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69379.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69379.lut7 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69394.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69461.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69461.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69461.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69461.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69461.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69461.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69462.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69465.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69465.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69464.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69464.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72356.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72356.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69383.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69383.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69383.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69385.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69385.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69385.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69385.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69385.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69385.lut7 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69382.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69382.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69382.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71524.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71512.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71488.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71473.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72351.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72351.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72351.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72127.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72347.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72347.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72347.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72343.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72343.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72343.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72339.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72339.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72339.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71933.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71458.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72335.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72335.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72335.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72331.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72331.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72331.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72327.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72327.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72327.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72319.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72319.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72311.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72311.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72307.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72307.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72315.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72315.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72315.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72303.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72303.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72323.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72323.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72323.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71913.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72299.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72299.lut2 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72299.lut3 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72296.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71875.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71863.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72041.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71434.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72284.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72285.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72298.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71867.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72292.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72283.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72278.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72294.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72057.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72295.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70692.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72266.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70288.lut2 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70288.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70288.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70288.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70288.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71205.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72130.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72131.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71196.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71209.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71199.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71193.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71320.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71318.lut3 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71318.lut4 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71318.lut5 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71318.lut6 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71318.lut7 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69781.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70678.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70736.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70697.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70718.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70689.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70727.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70702.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70704.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71211.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70668.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70694.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71880.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70738.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69249.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69256.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69262.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69283.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69288.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69291.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69297.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72932.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69325.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69336.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69334.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69334.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69301.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69342.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69363.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69375.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69376.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69377.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69378.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69379.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69385.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69387.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69393.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69529.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69394.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69387.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69515.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69400.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69401.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69402.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69403.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69409.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69404.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69413.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69414.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69415.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69416.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69429.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69429.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69430.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69431.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69435.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69431.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69441.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69442.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69443.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69444.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69447.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69444.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69455.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69458.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69459.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69460.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69461.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69462.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69473.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69474.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69475.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69480.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69475.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69485.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69486.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69487.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69488.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69488.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69498.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69458.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73978.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69501.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69515.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69524.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69525.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69528.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69529.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69542.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69544.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69556.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69558.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71776.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74551.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69570.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69572.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72583.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69584.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69586.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69598.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69599.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69614.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69615.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69627.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69629.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69644.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69645.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69647.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69651.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69651.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69656.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69665.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69666.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69669.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69677.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69684.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69686.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70241.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69704.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69706.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69717.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69735.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69741.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69741.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69756.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69761.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69768.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69764.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69764.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69768.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69775.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69775.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69780.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69781.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69795.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69795.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69810.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69842.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69850.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69852.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71322.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69876.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69881.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70362.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69901.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69909.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69915.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69926.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69932.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69939.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69942.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69944.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69945.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69945.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69952.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69953.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69973.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69977.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69977.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69978.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69992.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69995.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69997.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72356.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70051.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70054.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70057.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70054.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70061.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70071.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70088.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70105.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70115.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70120.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70130.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70131.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70135.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70146.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70152.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70153.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70154.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70155.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70159.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70146.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70181.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70182.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70189.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70194.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70205.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70210.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70211.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69944.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69926.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70241.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70248.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70251.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70271.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70261.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70280.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70278.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70251.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70288.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70290.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70288.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70299.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70304.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70315.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70323.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70326.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70359.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70392.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70391.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70406.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70402.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70410.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70419.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70433.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70444.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70449.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70453.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70456.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70471.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70471.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70466.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70487.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70491.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70496.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70510.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70510.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70518.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70531.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70534.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70547.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70550.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70713.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70567.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71884.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71220.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71214.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71212.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71998.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70618.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70636.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70641.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72506.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72510.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70652.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70656.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70657.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70662.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70663.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71978.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70667.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70668.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70671.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70673.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70673.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70675.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70675.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70678.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71963.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70681.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70683.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70683.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70687.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70687.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70689.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70692.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70693.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70694.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70697.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70699.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70699.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70702.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70704.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70710.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70709.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70709.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70710.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70712.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70713.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70716.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70716.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70718.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70721.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70725.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70725.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71908.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70727.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70728.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70732.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70732.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70734.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70736.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70737.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70738.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70744.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70656.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70784.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70791.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70792.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70793.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70794.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70795.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70796.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70797.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70798.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70799.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70800.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70801.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70802.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70803.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70804.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70806.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70808.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70809.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70810.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70811.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70812.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70813.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70814.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70815.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70816.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70817.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70818.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70819.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70820.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70821.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70805.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70822.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72815.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72831.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71993.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70905.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70906.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70914.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70957.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73773.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71206.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71190.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71200.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71204.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71189.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71201.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71189.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71190.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71191.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71192.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71193.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71194.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71195.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71196.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71197.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71198.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71199.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71200.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71201.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71202.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71203.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71204.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71205.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71206.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71207.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71208.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71209.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71210.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71211.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71212.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71213.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71214.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71215.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71216.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71217.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71218.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71219.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71220.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71928.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71218.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72017.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71312.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71318.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71325.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71325.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71318.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71330.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71330.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72264.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71356.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72286.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71422.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72282.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72290.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72287.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71422.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71425.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71425.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71428.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71428.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71431.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71431.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71446.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71434.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71437.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71437.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71440.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71440.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71443.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71443.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71446.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71449.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71449.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71452.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71452.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71455.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71455.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71458.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71461.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71461.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71464.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71464.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71467.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71467.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71470.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71470.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71473.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71476.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71476.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71479.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71479.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71482.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71482.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71485.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71485.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71500.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71488.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71491.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71491.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71494.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71494.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71497.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71497.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71500.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71503.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71503.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71506.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71506.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71509.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71509.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71512.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71515.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71515.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71518.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71518.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71521.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71521.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71542.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71524.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71527.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71527.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71530.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71530.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71533.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71533.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71536.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71536.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71539.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71539.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71554.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71542.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71545.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71545.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71548.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71548.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71551.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71551.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71566.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71554.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71557.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71557.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71560.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71560.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71563.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71563.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71566.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71569.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71569.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73828.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71572.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71572.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71575.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71575.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71578.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71581.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71581.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71584.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71584.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71587.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71587.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71590.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71593.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71593.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71596.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71599.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71599.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71602.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71602.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71605.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71605.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71608.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71611.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71611.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71613.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71613.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71615.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71615.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71617.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71617.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71619.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71619.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71621.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71621.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71623.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71625.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71625.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71627.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71629.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71629.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71631.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71633.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71633.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71635.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71637.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71637.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71639.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71641.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71641.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71643.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71643.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73819.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71770.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71771.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71773.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71774.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71775.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71776.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71777.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71778.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71775.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71777.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71778.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71773.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71202.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71827.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71835.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71836.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71839.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70693.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71844.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71846.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71852.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71862.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71863.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71866.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71867.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71870.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71871.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71874.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71875.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71879.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71880.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71883.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71884.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71887.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70712.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71894.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71215.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71207.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70737.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71906.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71908.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71913.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70734.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71921.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71926.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71928.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71933.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70721.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71941.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71946.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71951.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71956.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71961.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71963.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71968.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70681.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71976.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71978.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71968.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70671.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71983.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71991.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71993.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70667.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71998.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71999.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70657.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72003.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72005.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72017.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72019.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72025.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72029.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72033.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72025.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72035.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72041.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72043.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72049.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72057.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72060.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72060.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72065.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72102.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72128.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72106.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71194.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72127.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72130.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72133.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71197.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71191.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71195.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72133.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72169.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72172.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72175.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72033.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72178.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72181.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72184.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72187.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72190.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72193.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72196.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72199.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72202.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72205.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72208.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72211.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72214.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72217.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72220.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72223.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72226.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72229.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72232.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72235.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72238.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72241.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72244.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72247.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72250.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72253.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72256.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72259.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72262.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72264.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72003.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72266.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72278.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72280.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72280.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72282.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72283.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72284.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72285.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72286.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72287.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72289.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72289.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72290.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72049.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72292.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72294.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72295.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72296.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72065.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72298.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72299.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72303.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72307.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72311.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72307.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72315.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72303.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72319.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72311.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72323.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72327.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72319.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72331.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72335.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72111.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72339.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72115.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72343.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72119.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72347.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72123.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72352.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72357.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72362.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72366.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72370.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72374.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72378.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72374.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72382.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72386.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72390.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72394.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72398.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72400.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72401.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72400.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72415.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72410.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72412.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72412.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72413.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72427.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72415.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72416.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72417.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72418.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72420.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72420.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72421.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72422.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72424.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72424.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72426.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72426.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72427.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72428.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72430.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72430.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72431.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72416.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72435.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72431.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72439.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72443.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72435.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72447.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72451.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71590.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72455.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72459.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72463.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72455.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72471.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72467.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72471.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72488.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72475.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72479.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72483.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72484.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72489.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72494.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72498.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72493.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72502.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72498.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71608.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72506.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72514.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72510.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72514.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72518.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72518.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72522.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71596.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72526.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72463.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72530.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72531.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72536.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72681.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72536.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72526.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72548.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72547.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72548.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72550.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72549.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72550.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72558.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72558.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72559.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72560.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72561.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72568.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72570.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72571.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72572.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72580.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72570.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72580.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72581.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72582.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72583.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72591.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72594.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72591.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72592.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72593.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72594.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72598.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72603.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72592.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72603.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72604.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72605.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72605.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72612.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72614.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72623.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72628.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72628.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72629.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72630.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72630.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72638.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72638.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72639.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72640.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72641.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72644.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72639.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72652.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72654.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72653.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72662.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72668.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72668.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72674.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72674.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72675.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72676.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72677.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72686.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72675.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72699.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72699.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72700.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72701.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72702.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72700.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72747.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72747.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72759.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72759.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72760.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72761.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72762.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72763.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72764.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72765.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72766.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72767.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72875.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72834.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72809.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72836.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72807.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$70071.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72809.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72814.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72815.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72824.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72833.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72829.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72824.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72825.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72826.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72827.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72828.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72829.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72830.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72831.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72832.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72833.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72834.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72835.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72836.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72837.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72838.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72839.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72840.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72841.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72842.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72843.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72844.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72845.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72846.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72847.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72848.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72849.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72850.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72851.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72852.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72853.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72854.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72841.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72852.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72863.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72846.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72866.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72866.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72878.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72869.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72869.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72851.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72872.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72872.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72875.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72884.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72878.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72881.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72881.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72884.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72890.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72887.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72887.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72893.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72890.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72905.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72893.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72896.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72896.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72908.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72899.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72899.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72902.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72902.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72905.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72920.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72908.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72911.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72911.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72923.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72914.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72914.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72917.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72917.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72920.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72938.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72923.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72926.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72475.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72929.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72929.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72932.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72935.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72935.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72938.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72941.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72941.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72944.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72944.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72947.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72950.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72950.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72947.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72361.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71210.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73247.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73252.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73255.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73260.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73257.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73272.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73263.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73267.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73273.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73274.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73275.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73277.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73278.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73283.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73291.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73294.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73294.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72451.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73345.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73357.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73360.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73375.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73369.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73380.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73391.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73391.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73402.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73416.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73442.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73453.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73455.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73457.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73459.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73461.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73463.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73506.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73520.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73538.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73546.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73550.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73561.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73567.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73576.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73579.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73585.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73591.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73597.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73698.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73771.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73769.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73771.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73773.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73782.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73783.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73783.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73791.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73806.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73809.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73817.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73819.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73822.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73824.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73806.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73828.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73832.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73837.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73846.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71217.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73855.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73859.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73863.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71216.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73871.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73941.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73946.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73956.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73967.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73988.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$73999.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74009.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74019.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74035.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74089.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74050.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74041.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74101.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74090.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74084.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74089.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74093.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74100.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74098.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74096.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74097.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74098.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74099.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74101.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74102.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74103.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74099.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74093.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74166.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$71578.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74207.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74211.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74212.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74250.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74251.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74256.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74253.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74249.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74250.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74251.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74252.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74253.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74254.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74255.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74256.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74254.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74263.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74266.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74261.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74306.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74345.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74356.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74360.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74364.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74539.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74364.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74369.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74369.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74377.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74377.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74384.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74384.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74391.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74395.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74395.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74398.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74398.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74405.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74405.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74412.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74412.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74420.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74421.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74425.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74425.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74431.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74431.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74437.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74437.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74443.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74443.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74444.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74491.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$72439.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74449.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74455.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74455.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74461.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74461.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74468.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74469.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74471.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74473.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74473.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74469.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74477.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74479.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74485.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74485.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74479.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74491.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74497.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74497.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74504.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74504.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74509.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74509.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74515.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74515.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74522.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74522.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74527.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74527.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74534.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74534.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74539.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74546.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74551.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74557.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74557.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74546.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69909.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74640.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74642.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74638.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74643.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74638.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74639.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74640.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74641.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74642.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74643.lut0 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74639.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74641.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74658.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74661.lut0 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74665.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74666.lut1 (4 -> 2)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69901.lut1 (4 -> 0)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74805.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74805.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74822.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74827.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74822.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74859.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74859.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74880.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74880.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74883.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74884.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74827.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74893.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74893.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74883.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74929.lut1 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74929.lut0 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74933.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74933.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74936.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74936.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74938.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74943.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74941.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74941.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74943.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74946.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74949.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74952.lut0 (4 -> 3)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74938.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74946.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74952.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$74949.lut1 (4 -> 1)
  Optimizing lut $abc$69229$auto$blifparse.cc:498:parse_blif$69915.lut1 (4 -> 0)
Removed 0 unused cells and 13184 unused wires.

4.48. Executing AUTONAME pass.
Renamed 299109 objects in module orangecrab (134 iterations).
<suppressed ~19946 debug messages>

4.49. Executing HIERARCHY pass (managing design hierarchy).

4.49.1. Analyzing design hierarchy..
Top module:  \orangecrab

4.49.2. Analyzing design hierarchy..
Top module:  \orangecrab
Removed 0 unused modules.

4.50. Printing statistics.

=== orangecrab ===

   Number of wires:               9285
   Number of wire bits:          40863
   Number of public wires:        9285
   Number of public wire bits:   40863
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14103
     CCU2C                         405
     CLKDIVF                         1
     DDRDLLA                         1
     DELAYF                         16
     DP16KD                         53
     DQSBUFM                         2
     ECLKBRIDGECS                    1
     ECLKSYNCB                       1
     EHXPLLL                         2
     IDDRX2DQA                      16
     L6MUX21                       311
     LUT4                         7446
     MULT18X18D                      4
     ODDRX2DQA                      18
     ODDRX2DQSB                      2
     ODDRX2F                        27
     OSCG                            1
     PDPW16KD                        3
     PFUMX                        1279
     TRELLIS_DPR16X4               103
     TRELLIS_FF                   4368
     TRELLIS_IO                     24
     TSHX2DQA                       16
     TSHX2DQSA                       2
     USRMCLK                         1

4.51. Executing CHECK pass (checking for obvious problems).
checking module orangecrab..
found and reported 0 problems.

4.52. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: ce2676810d, CPU: user 40.59s system 0.56s, MEM: 1892.27 MB peak
Yosys 0.9+3621 (open-tool-forge build) (git sha1 84e9fa76, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 18% 8x techmap (8 sec), 15% 34x opt_clean (7 sec), ...
