EEXIST	,	V_283
parent	,	V_302
"failed to enable PRI queue\n"	,	L_56
ARM_SMMU_TCR2CD	,	F_41
CMDQ_ERR_CERROR_NONE_IDX	,	V_91
ARM_SMMU_EVTQ_PROD	,	V_329
arm_smmu_domain_finalise	,	F_83
PRI_RESP_FAIL	,	V_82
STRTAB_STE_1_STRW_NSEL1	,	V_160
IOMMU_CAP_INTR_REMAP	,	V_239
pci_bus	,	V_300
ARM_SMMU_GERROR_IRQ_CFG0	,	V_359
IPS	,	V_111
arm_smmu_init_bypass_stes	,	F_50
EVTQ_ENT_DWORDS	,	V_192
queue_write	,	F_24
ARM_SMMU_CMDQ_PROD	,	V_326
ARM_SMMU_IDR5	,	V_442
dev	,	V_8
PRIQ_0_PERM_READ	,	V_212
ARM_SMMU_IDR0	,	V_391
TG0	,	V_105
STRTAB_STE_1_S1STALLD	,	V_157
ARM_SMMU_IDR1	,	V_424
IDR1_REL	,	V_427
n_dwords	,	V_29
ARRAY_SIZE	,	F_34
ARM_SMMU_FEAT_TRANS_S1	,	V_262
CMDQ_TLBI_0_ASID_SHIFT	,	V_61
ARM_SMMU_FEAT_TRANS_S2	,	V_264
IDR5_OAS_32_BIT	,	V_458
"false"	,	L_62
ssid_bits	,	V_437
PRIQ_0_SSID_MASK	,	V_207
IDR1_EVTQ_MASK	,	V_433
ARM_SMMU_EVTQ_CONS	,	V_330
CR1_QUEUE_IC_SHIFT	,	V_375
ARM_SMMU_DOMAIN_S2	,	V_263
disable_bypass	,	V_149
size	,	V_46
DOMAIN_ATTR_NESTING	,	V_311
domain	,	V_4
"arm-smmu-v3-evtq"	,	L_43
of_node	,	V_9
prefetch_cmd	,	V_140
Q_BASE_LOG2SIZE_SHIFT	,	V_324
""	,	L_19
ARM_SMMU_PRIQ_BASE	,	V_388
IRQ_NONE	,	V_198
"failed to enable cmdq-sync irq\n"	,	L_46
arm_smmu_free_strtab	,	F_136
to_pci_dev	,	F_112
ARM_SMMU_DOMAIN_NESTED	,	V_267
strtab_dma	,	V_339
"device has entered Service Failure Mode!\n"	,	L_26
dma_alloc_coherent	,	F_124
ARM_SMMU_CR2	,	V_380
ARM_SMMU_CR1	,	V_376
CMDQ_TLBI_1_IPA_MASK	,	V_67
IDR1_TABLES_PRESET	,	V_425
CTXDESC_CD_3_MAIR_SHIFT	,	V_128
num_l1_ents	,	V_306
arm_smmu_init_strtab	,	F_134
IDR0_TTENDIAN_LE	,	V_403
arm_lpae_s1_cfg	,	V_254
arm_smmu_init_strtab_2lvl	,	F_131
ARM_SMMU_CR0	,	V_364
"Illegal command"	,	L_3
PRIQ_1_PRG_IDX_SHIFT	,	V_209
clear_bit	,	F_75
cd	,	V_115
CMDQ_PRI_0_SID_SHIFT	,	V_76
STRTAB_BASE_CFG_SPLIT_SHIFT	,	V_344
cfg	,	V_114
IDR0_SEV	,	V_408
IDR1_PRIQ_MASK	,	V_436
i	,	V_7
irq	,	V_189
IDR5_OAS_40_BIT	,	V_460
arm_smmu_devices	,	V_471
ENOENT	,	V_89
q	,	V_15
ARM_SMMU_OPT_SKIP_PREFETCH	,	V_177
CTXDESC_CD_0_ASET_PRIVATE	,	V_119
STRTAB_STE_2_S2PTW	,	V_171
IRQ_WAKE_THREAD	,	V_197
IDR1_CMDQ_MASK	,	V_430
STRTAB_STE_1_STRW_SHIFT	,	V_161
stage	,	V_233
of_property_read_bool	,	F_4
phys_addr_t	,	T_9
SH0	,	V_108
GERROR_EVTQ_ABT_ERR	,	V_229
of_node_put	,	F_108
IDR0_STALL_MODEL	,	V_414
platform_device	,	V_464
arm_smmu_queue	,	V_14
STRTAB_STE_2_S2R	,	V_173
arm_smmu_sid_in_range	,	F_109
"gerror"	,	L_75
ktime_get	,	F_20
"CMDQ error (cons 0x%08x): %s\n"	,	L_5
STRTAB_STE_1_EATS_SHIFT	,	V_159
tlbi	,	V_59
dma_zalloc_coherent	,	F_53
opcode	,	V_37
fmt	,	V_260
ARM_SMMU_EVTQ_BASE	,	V_386
"No error"	,	L_2
"EVTQ overflow detected -- events lost\n"	,	L_15
dev_err_ratelimited	,	F_38
reg	,	V_335
arm_smmu_write_strtab_l1_desc	,	F_44
cons_reg	,	V_18
arm_smmu_domain_set_attr	,	F_122
ret	,	V_19
arm_smmu_gerror_handler	,	F_60
res	,	V_466
prod_off	,	V_313
"AArch64 table format not supported!\n"	,	L_64
out_free_structures	,	V_469
iommu_domain	,	V_2
cfgi	,	V_51
STRTAB_STE_0_CFG_MASK	,	V_142
"failed to enable SMMU interface\n"	,	L_58
list	,	V_470
ilog2	,	F_52
cmd_sync	,	V_98
spin_unlock_irqrestore	,	F_99
readl_relaxed	,	F_11
"failed to allocate l1 stream table desc\n"	,	L_38
iommu_group_get	,	F_87
platform_get_resource	,	F_154
out_free_cmdq	,	V_331
irqen_flags	,	V_354
"embedded implementation not supported\n"	,	L_65
iommu_group_set_iommudata	,	F_116
ARM_SMMU_PRIQ_PROD	,	V_332
IDR5_OAS_48_BIT	,	V_463
arm_lpae_s2_cfg	,	V_256
arm_smmu_gather_ops	,	V_272
CR0_PRIQEN	,	V_389
STRTAB_L1_SZ_SHIFT	,	V_338
ARM_SMMU_FEAT_MSI	,	V_410
arm_smmu_cpu_tcr_to_cd	,	F_40
IDR0_TTENDIAN_MASK	,	V_397
"EVTQ write aborted -- events may have been lost\n"	,	L_32
arm_smmu_tlb_inv_range_nosync	,	F_65
CTXDESC_CD_0_ENDI	,	V_116
timeout	,	V_24
arm_smmu_cmdq_issue_cmd	,	F_35
iommu_group_get_iommudata	,	F_88
sid	,	V_44
writeq_relaxed	,	F_143
ARM_SMMU_DOMAIN_S1	,	V_234
CTXDESC_CD_0_AA64	,	V_120
arm_smmu_init_l2_strtab	,	F_51
list_del	,	F_161
arm_smmu_attach_dev	,	F_92
IOMMU_DOMAIN_UNMANAGED	,	V_241
strtab_cfg	,	V_182
CR0_SMMUEN	,	V_367
arm_smmu_device_dt_probe	,	F_153
asid	,	V_60
oas	,	V_258
ARM_SMMU_PRIQ_CONS	,	V_333
iova_to_phys	,	V_292
arm_smmu_cmdq_sync_handler	,	F_59
Q_BASE_RWA	,	V_320
IDR1_CMDQ_SHIFT	,	V_429
spin_unlock	,	F_39
arm_smmu_init_one_queue	,	F_123
ent	,	V_30
PRIQ_1_ADDR_SHIFT	,	V_216
tlb	,	V_271
DMA_BIT_MASK	,	F_151
arm_smmu_free_queues	,	F_126
iommu_group	,	V_276
max_n_shift	,	V_317
CTXDESC_CD_1_TTB0_SHIFT	,	V_126
parse_driver_options	,	F_3
"Abort on command fetch"	,	L_4
STRTAB_L1_DESC_SPAN_SHIFT	,	V_133
arm_smmu_write_reg_sync	,	F_139
"failed to enable gerror irq\n"	,	L_48
IDR5_STALL_MAX_MASK	,	V_445
"L"	,	L_18
STRTAB_STE_2_VTCR_MASK	,	V_168
Q_BASE_ADDR_SHIFT	,	V_322
CMDQ_0_SSV	,	V_72
arm_smmu_tlb_sync	,	F_63
IDR1_SSID_SHIFT	,	V_438
queue_poll_cons	,	F_18
STRTAB_STE_1_S1CSH_SHIFT	,	V_156
ARM_SMMU_FEAT_COHERENCY	,	V_412
ENOMEM	,	V_188
PRIQ_0_PERM_PRIV	,	V_211
iommu_group_put	,	F_89
CMDQ_OP_CFGI_ALL	,	V_55
vmid_map	,	V_249
IDR0_TTF_AARCH64	,	V_421
arm_smmu_free_structures	,	F_138
CMDQ_OP_PREFETCH_CFG	,	V_42
queue_insert_raw	,	F_26
CMDQ_PRI_1_RESP_SUCC	,	V_85
Q_IDX	,	F_7
strtab	,	V_178
pgsize_bitmap	,	V_269
num_sids	,	V_281
CMDQ_0_OP_SHIFT	,	V_39
IDR0_COHACC	,	V_413
lock	,	V_101
arm_smmu_driver	,	V_474
id	,	V_193
IDR5_GRAN64K	,	V_446
Q_BASE_ADDR_MASK	,	V_321
out_free_queues	,	V_351
grpid	,	V_77
"MMIO region too small (%pr)\n"	,	L_71
GERROR_CMDQ_ERR	,	V_230
GERROR_MSI_EVTQ_ABT_ERR	,	V_226
cookie	,	V_231
pci_for_each_dma_alias	,	F_117
STRTAB_BASE_CFG_FMT_2LVL	,	V_340
"unknown/unsupported TT endianness!\n"	,	L_59
out_unlock	,	V_284
arm_smmu_evtq_handler	,	F_56
IDR0_TTENDIAN_BE	,	V_402
ENOSPC	,	V_31
PRIQ_0_PRG_LAST	,	V_208
IRQ_HANDLED	,	V_196
arm_smmu_device_reset	,	F_146
iommu_group_get_for_dev	,	F_113
SZ_32M	,	V_451
arm_smmu_init_queues	,	F_127
out_free_evtq	,	V_334
arm_smmu_unmap	,	F_100
CR2_PTM	,	V_377
cmd	,	V_34
__arm_smmu_get_pci_sid	,	F_102
arm_smmu_options	,	V_10
CMDQ_TLBI_0_VMID_SHIFT	,	V_66
"failed to allocate context descriptor\n"	,	L_33
__arm_smmu_release_pci_iommudata	,	F_103
dom	,	V_3
ARM_SMMU_STRTAB_BASE_CFG	,	V_382
SZ_512M	,	V_448
CMDQ_PRI_1_RESP_DENY	,	V_81
IOMMU_CAP_CACHE_COHERENCY	,	V_238
valid	,	V_147
sids	,	V_282
arm_smmu_domain_finalise_s2	,	F_82
smmu_domain	,	V_232
IS_ERR_VALUE	,	F_81
EVTQ_0_ID_MASK	,	V_195
"un"	,	L_20
sidp	,	V_296
queue_remove_raw	,	F_30
u16	,	T_8
"PRIQ MSI write aborted\n"	,	L_28
map	,	V_244
arm_smmu_domain_finalise_s1	,	F_80
ARM_SMMU_PRIQ_IRQ_CFG0	,	V_362
arm_smmu_ops	,	V_270
max	,	F_152
arm_smmu_strtab_ent	,	V_137
arm_smmu_remove_device	,	F_119
s2_cfg	,	V_165
sid_bits	,	V_337
ARM_SMMU_IRQ_CTRL	,	V_357
"failed to allocate l2 stream table for SID %u\n"	,	L_13
__arm_smmu_tlb_sync	,	F_62
dma_free_coherent	,	F_78
arm_smmu_s2_cfg	,	V_248
"CMDQ MSI write aborted\n"	,	L_30
IDR1_PRIQ_SHIFT	,	V_435
arm_smmu_write_ctx_desc	,	F_42
IRQ_CTRL_EVTQ_IRQEN	,	V_355
cons_off	,	V_314
arm_smmu_exit	,	F_166
ARM_64_LPAE_S2	,	V_268
iommu_attr	,	V_309
IDR0_MSI	,	V_409
bus_set_iommu	,	F_165
arm_smmu_s1_cfg	,	V_113
size_t	,	T_5
of_find_matching_node	,	F_163
"CMDQ timeout\n"	,	L_11
ARM_64_LPAE_S1	,	V_266
mair	,	V_127
nent	,	V_179
krealloc	,	F_118
"unit-length command queue not supported\n"	,	L_66
arm_smmu_init	,	F_162
pdev	,	V_294
ARM_SMMU_FEAT_2_LVL_STRTAB	,	V_280
arm_smmu_evtq_thread	,	F_54
u32	,	T_1
limit	,	V_305
ERANGE	,	V_308
"event 0x%02x received:\n"	,	L_14
ARM_SMMU_FEAT_TT_BE	,	V_401
GERROR_ERR_MASK	,	V_222
queue_sync_cons	,	F_10
dwords	,	V_315
readl_relaxed_poll_timeout	,	F_141
CMDQ_MAX_SZ_SHIFT	,	V_428
STRTAB_BASE_CFG_SPLIT_MASK	,	V_343
ent_dwords	,	V_32
ARM_SMMU_STRTAB_BASE	,	V_381
arm_smmu_domain	,	V_1
"R"	,	L_21
CTXDESC_CD_0_ASID_SHIFT	,	V_121
spin_lock_irqsave	,	F_98
smmu	,	V_6
SZ_64K	,	V_447
ARM_SMMU_IRQ_CTRLACK	,	V_358
pgtbl_cfg	,	V_251
list_add	,	F_159
list_for_each_entry	,	F_107
PRIQ_0_PERM_WRITE	,	V_213
queue_sync_prod	,	F_15
devm_kzalloc	,	F_130
np	,	V_472
ktime_add_us	,	F_19
dst	,	V_27
ENXIO	,	V_285
CMDQ_OP_TLBI_S2_IPA	,	V_64
"failed to allocate arm_smmu_device\n"	,	L_70
arm_smmu_device_disable	,	F_61
STRTAB_STE_1_S1C_CACHE_WBRA	,	V_152
"failed to enable evtq irq\n"	,	L_44
PRIQ_0_SID_SHIFT	,	V_203
"failed to disable irqs\n"	,	L_42
STRTAB_L1_DESC_SPAN_MASK	,	V_132
STRTAB_L1_DESC_L2PTR_SHIFT	,	V_136
io_pgtable_ops	,	V_261
attr	,	V_310
arm_smmu_strtab_l1_desc	,	V_129
s1_cfg	,	V_151
arm_smmu_strtab_cfg	,	V_181
STRTAB_STE_1_S1C_SH_ISH	,	V_155
dev_name	,	F_94
l2ptr	,	V_185
evt	,	V_191
writel	,	F_14
src	,	V_28
T0SZ	,	V_104
set_bit	,	F_135
substream_valid	,	V_71
ARM_SMMU_FEAT_SEV	,	V_100
dev_warn	,	F_36
"EVTQ MSI write aborted\n"	,	L_29
arm_smmu_bitmap_alloc	,	F_71
STRTAB_BASE_CFG_LOG2SIZE_MASK	,	V_341
__queue_cons_before	,	F_17
"true"	,	L_61
CMDQ_TLBI_1_LEAF	,	V_62
"unexpected global error reported (0x%08x), this could be serious\n"	,	L_25
container_of	,	F_2
u64	,	T_4
CR1_QUEUE_SH_SHIFT	,	V_373
arm_smmu_domain_free	,	F_76
l1size	,	V_336
STRTAB_BASE_CFG_LOG2SIZE_SHIFT	,	V_342
until	,	V_22
gerrorn	,	V_218
"failed to convert to CMD_SYNC\n"	,	L_9
IS_ERR	,	F_114
devm_request_irq	,	F_145
GERROR_SFM_ERR	,	V_223
spin_lock_init	,	F_70
"unknown output address size. Truncating to 48-bit\n"	,	L_67
"skipping command in error state:\n"	,	L_7
dma_addr_t	,	T_10
coherent	,	V_390
strtab_base	,	V_350
ARM_SMMU_CR0ACK	,	V_365
writel_relaxed	,	F_140
CMDQ_CFGI_1_RANGE_SHIFT	,	V_57
platform_driver_unregister	,	F_167
io_pgtable_cfg	,	V_250
CR2_RECINVSID	,	V_378
IDR1_EVTQ_SHIFT	,	V_432
CMDQ_PREFETCH_1_SIZE_SHIFT	,	V_47
IDR5_OAS_MASK	,	V_456
arm_smmu_tlb_inv_context	,	F_64
IDR5_OAS_44_BIT	,	V_462
ssv	,	V_201
IDR0_S1P	,	V_416
init_mutex	,	V_242
of_parse_phandle	,	F_106
curr	,	V_299
CMDQ_OP_TLBI_NH_VA	,	V_58
arm_smmu_bitmap_free	,	F_74
io_pgtable_fmt	,	V_259
"\t0x%016llx\n"	,	L_8
"failed to enable irqs\n"	,	L_51
vmid	,	V_65
ste	,	V_138
CMDQ_0_OP_MASK	,	V_38
"no translation support!\n"	,	L_63
CMDQ_PREFETCH_0_SID_SHIFT	,	V_45
pci_bus_type	,	V_475
IDR0_ST_LVL_MASK	,	V_392
SZ_16K	,	V_450
IOMMU_CAP_NOEXEC	,	V_240
CR1_QUEUE_OC_SHIFT	,	V_374
"iommus"	,	L_36
IDR0_S2P	,	V_417
CTXDESC_CD_DWORDS	,	V_246
paddr	,	V_286
cpu_to_le64	,	F_25
"failed to allocate l1 stream table (%u bytes)\n"	,	L_40
GFP_KERNEL	,	V_187
bridge	,	V_303
device	,	V_275
IDR0_ST_LVL_SHIFT	,	V_393
arm_smmu_map	,	F_97
CMDQ_SYNC_0_CS_SEV	,	V_88
IDR0_ST_LVL_2LVL	,	V_394
SZ_128K	,	V_468
CMDQ_PRI_1_GRPID_SHIFT	,	V_78
IRGN0	,	V_106
mutex_init	,	F_69
arm_smmu_domain_alloc	,	F_67
"ias %lu-bit, oas %lu-bit (features 0x%08x)\n"	,	L_69
"W"	,	L_22
device_node	,	V_298
"IDR0.COHACC overridden by dma-coherent property (%s)\n"	,	L_60
CMDQ_OP_TLBI_S12_VMALL	,	V_69
IDR1_SID_MASK	,	V_441
mutex_unlock	,	F_95
min	,	F_132
IDR0_TTF_SHIFT	,	V_419
BUG	,	F_47
IRQ_CTRL_PRIQ_IRQEN	,	V_363
"eventq"	,	L_72
CMDQ_ERR_CERROR_ABT_IDX	,	V_93
CMDQ_PRI_1_RESP_FAIL	,	V_83
cmdq	,	V_94
ias	,	V_257
IDR1_SID_SHIFT	,	V_440
CMDQ_TLBI_1_VA_MASK	,	V_63
__le64	,	T_3
arm_smmu_group	,	V_274
"unexpected PRI request received:\n"	,	L_16
le64_to_cpu	,	F_29
STRTAB_STE_0_CFG_ABORT	,	V_150
iova	,	V_235
IDR0_TTF_AARCH32_64	,	V_420
devm_ioremap_resource	,	F_156
u8	,	T_7
cerror_str	,	V_90
ste_live	,	V_139
strtab_base_cfg	,	V_345
"X"	,	L_23
CONFIG_PCI_ATS	,	F_49
arm_smmu_free_one_queue	,	F_125
IDR5_OAS_36_BIT	,	V_459
asid_map	,	V_247
STRTAB_STE_2_S2VMID_SHIFT	,	V_166
of_dma_is_coherent	,	F_149
CMDQ_ENT_DWORDS	,	V_36
"failed to install bypass STE\n"	,	L_35
EPD0	,	V_109
mutex_lock	,	F_93
queue_full	,	F_6
EPD1	,	V_110
ARM_SMMU_GERRORN	,	V_221
arm_smmu_device_probe	,	F_147
CMDQ_OP_TLBI_NSNH_ALL	,	V_41
arm_smmu_install_ste_for_group	,	F_91
CMDQ_PREFETCH_1_ADDR_MASK	,	V_49
bus	,	V_301
ack_off	,	V_353
IDR5_GRAN16K	,	V_449
PRIQ_0_SID_MASK	,	V_204
Q_BASE_LOG2SIZE_MASK	,	V_323
unmap	,	V_291
PRIQ_MAX_SZ_SHIFT	,	V_434
"failed to set DMA mask for table walker\n"	,	L_68
"cannot attach to SMMU %s (upstream of %s)\n"	,	L_34
ARM_SMMU_FEAT_STALLS	,	V_415
queue_read	,	F_28
finalise_stage_fn	,	F_84
INIT_LIST_HEAD	,	F_158
features	,	V_99
PRIQ_ENT_DWORDS	,	V_200
arm_smmu_priq_thread	,	F_57
qsz	,	V_316
CONFIG_PCI_PRI	,	V_404
arm_smmu_cmdq_ent	,	V_35
arm_smmu_add_device	,	F_110
iommu_dev	,	V_273
priq	,	V_199
pci_is_root_bus	,	F_105
GERROR_PRIQ_ABT_ERR	,	V_228
CTXDESC_CD_1_TTB0_MASK	,	V_125
IDR0_ATS	,	V_406
last	,	V_202
"failed to clear cr0\n"	,	L_52
pri	,	V_73
"SMMU currently enabled! Resetting...\n"	,	L_53
IDR5_GRAN4K	,	V_452
STRTAB_STE_0_S1CTXPTR_SHIFT	,	V_164
dev_notice	,	F_5
ARM_SMMU_POLL_TIMEOUT_US	,	V_25
ETIMEDOUT	,	V_26
opt	,	V_13
pci_dev	,	V_293
ops	,	V_289
STRTAB_STE_1_EATS_TRANS	,	V_158
CMDQ_ERR_MASK	,	V_97
idx	,	V_95
GERROR_MSI_GERROR_ABT_ERR	,	V_224
queue_empty	,	F_9
CMDQ_OP_CFGI_STE	,	V_50
desc	,	V_130
CR0_CMDQEN	,	V_384
"retrying command fetch\n"	,	L_6
evtq	,	V_190
CR1_SH_ISH	,	V_368
BUG_ON	,	F_48
IDR0_TTENDIAN_SHIFT	,	V_398
PRIQ_0_SSID_V	,	V_205
prefetch	,	V_43
dev_err	,	F_33
"GERROR MSI write aborted\n"	,	L_27
"failed to allocate queue (0x%zx bytes)\n"	,	L_37
IDR0_CD2L	,	V_395
kzalloc	,	F_68
ARM_SMMU_FEAT_HYP	,	V_385
arm_smmu_device	,	V_5
arm_smmu_write_strtab_ent	,	F_46
arm_smmu_get_step_for_sid	,	F_90
GERROR_MSI_CMDQ_ABT_ERR	,	V_227
STRTAB_BASE_ADDR_SHIFT	,	V_348
iommu_cap	,	V_236
IDR0_PRI	,	V_405
arm_smmu_cmdq_skip_err	,	F_32
free_io_pgtable_ops	,	F_77
STRTAB_L1_DESC_L2PTR_MASK	,	V_135
ttbr	,	V_124
iommu_group_remove_device	,	F_120
STRTAB_STE_0_S1CTXPTR_MASK	,	V_163
ARM_SMMU_GERROR	,	V_220
Q_OVF	,	F_13
__BIG_ENDIAN	,	F_43
bypass	,	V_148
STRTAB_STE_DWORDS	,	V_180
"failed to enable command queue\n"	,	L_54
"2-level strtab only covers %u/%u bits of SID\n"	,	L_39
vttbr	,	V_174
max_stalls	,	V_443
STRTAB_STE_1_S1CIR_SHIFT	,	V_153
"arm-smmu-v3-gerror"	,	L_47
step	,	V_279
PRIQ_1_ADDR_MASK	,	V_215
base	,	V_219
STRTAB_L1_DESC_DWORDS	,	V_186
queue_inc_cons	,	F_12
PRIQ_0_SSID_SHIFT	,	V_206
dev_info	,	F_55
out_free_asid	,	V_253
STRTAB_STE_3_S2TTB_MASK	,	V_175
PRI_RESP_DENY	,	V_80
devm_request_threaded_irq	,	F_144
options	,	V_12
ORGN0	,	V_107
arm_smmu_setup_irqs	,	F_142
CR0_EVTQEN	,	V_387
arm_smmu_device_remove	,	F_160
cons	,	V_17
val	,	V_103
STRTAB_STE_2_VTCR_SHIFT	,	V_169
CMDQ_OP_PRI_RESP	,	V_70
cdptr_dma	,	V_162
"failed to allocate linear stream table (%u bytes)\n"	,	L_41
gerr_irq	,	V_361
PRIQ_0_PERM_EXEC	,	V_214
dev_is_pci	,	F_111
PRIQ_1_PRG_IDX_MASK	,	V_210
GERROR_MSI_PRIQ_ABT_ERR	,	V_225
CMDQ_CFGI_1_RANGE_MASK	,	V_56
IRQ_CTRL_GERROR_IRQEN	,	V_356
ENODEV	,	V_290
ARM_SMMU_FEAT_2_LVL_CDTAB	,	V_396
CMDQ_ERR_SHIFT	,	V_96
CTXDESC_CD_0_V	,	V_122
kfree	,	F_79
EPERM	,	V_312
Q_WRP	,	F_8
STRTAB_SPLIT	,	V_184
flags	,	V_288
STRTAB_BASE_RA	,	V_349
arm_smmu_capable	,	F_66
ssid	,	V_74
"failed to enable priq irq\n"	,	L_50
cdptr	,	V_123
out	,	V_328
EVTQ_0_ID_SHIFT	,	V_194
ARM_SMMU_FEAT_TT_LE	,	V_400
IDR0_VMID16	,	V_423
alloc_io_pgtable_ops	,	F_85
prot	,	V_287
arm_smmu_init_l1_strtab	,	F_129
prop	,	V_11
arm_smmu_cmdq_build_cmd	,	F_31
find_first_zero_bit	,	F_72
arm_smmu_of_match	,	V_473
CTXDESC_CD_0_R	,	V_117
enables	,	V_366
arm_smmu_devices_lock	,	V_304
prod	,	V_16
l1_desc	,	V_183
ARM_SMMU_EVTQ_IRQ_CFG0	,	V_360
STRTAB_STE_2_S2AA64	,	V_172
"cmdq-sync"	,	L_74
platform_get_irq_byname	,	F_157
EAGAIN	,	V_33
CTXDESC_CD_0_A	,	V_118
arm_smmu_priq_handler	,	F_58
leaf	,	V_53
STRTAB_BASE_CFG_FMT_LINEAR	,	V_346
EINVAL	,	V_86
ARM_SMMU_CMDQ_BASE	,	V_383
test_and_set_bit	,	F_73
IDR1_QUEUES_PRESET	,	V_426
wfe	,	V_23
STRTAB_STE_0_V	,	V_141
STRTAB_STE_2_S2ENDI	,	V_170
IDR5_OAS_42_BIT	,	V_461
"CMD_SYNC timeout\n"	,	L_12
__init	,	T_11
__exit	,	T_12
udelay	,	F_23
STRTAB_STE_0_CFG_BYPASS	,	V_144
Q_ENT	,	F_27
dma_set_mask_and_coherent	,	F_150
span	,	V_131
IDR0_HYP	,	V_411
data	,	V_297
gerror	,	V_217
VA_BITS	,	V_265
STRTAB_STE_1_S1COR_SHIFT	,	V_154
STRTAB_BASE_ADDR_MASK	,	V_347
IS_ENABLED	,	F_148
CR1_TABLE_IC_SHIFT	,	V_372
SZ_2M	,	V_454
ktime_t	,	T_2
CMDQ_OP_CMD_SYNC	,	V_87
pgtbl_lock	,	V_243
prod_reg	,	V_20
CR1_TABLE_OC_SHIFT	,	V_371
IDR0_TTENDIAN_MIXED	,	V_399
IDR1_SSID_MASK	,	V_439
STRTAB_STE_0_CFG_SHIFT	,	V_143
out_put_group	,	V_307
STRTAB_STE_0_CFG_S2_TRANS	,	V_146
vtcr	,	V_167
group	,	V_277
arm_smmu_domain_get_attr	,	F_121
arm_smmu_get_for_pci_dev	,	F_104
"arm-smmu-v3-priq"	,	L_49
CR2_E2H	,	V_379
"failed to enable event queue\n"	,	L_55
resource	,	V_465
platform_driver_register	,	F_164
asid_bits	,	V_252
EVTQ_MAX_SZ_SHIFT	,	V_431
PTR_ERR	,	F_115
ARM_SMMU_FEAT_PRI	,	V_325
CMDQ_ERR_CERROR_ILL_IDX	,	V_92
IDR5_OAS_SHIFT	,	V_457
CMDQ_PRI_0_SSID_SHIFT	,	V_75
"priq"	,	L_73
ARM_SMMU_FEAT_ATS	,	V_407
arm_smmu_group_get	,	F_86
smmu_group	,	V_278
SZ_1G	,	V_455
"PRIQ overflow detected -- requests lost\n"	,	L_24
CMDQ_OP_TLBI_EL2_ALL	,	V_40
arm_smmu_free_l2_strtab	,	F_128
CR1_CACHE_WB	,	V_370
CR1_TABLE_SH_SHIFT	,	V_369
"\tsid 0x%08x.0x%05x: [%u%s] %sprivileged %s%s%s access at iova 0x%016llx\n"	,	L_17
ARM_SMMU_CMDQ_CONS	,	V_327
IDR5_STALL_MAX_SHIFT	,	V_444
TBI0	,	V_112
cap	,	V_237
IDR0_ASID16	,	V_422
arm_smmu_init_strtab_linear	,	F_133
SZ_4K	,	V_453
ktime_compare	,	F_21
"failed to setup irqs\n"	,	L_57
l2ptr_dma	,	V_134
STRTAB_STE_3_S2TTB_SHIFT	,	V_176
alias	,	V_295
spin_lock	,	F_37
arm_smmu_init_structures	,	F_137
addr	,	V_48
IORESOURCE_MEM	,	V_467
CMDQ_CFGI_1_LEAF	,	V_54
"arm-smmu-v3-cmdq-sync"	,	L_45
PRI_RESP_SUCC	,	V_84
tcr	,	V_102
base_dma	,	V_318
q_base	,	V_319
"ignoring unknown CMDQ opcode 0x%x\n"	,	L_10
CMDQ_OP_TLBI_NH_ASID	,	V_68
resp	,	V_79
"option %s\n"	,	L_1
irqreturn_t	,	T_6
"PRIQ write aborted -- events may have been lost\n"	,	L_31
queue_inc_prod	,	F_16
pgtbl_ops	,	V_245
EOVERFLOW	,	V_21
to_smmu_domain	,	F_1
arm_smmu_iova_to_phys	,	F_101
CMDQ_CFGI_0_SID_SHIFT	,	V_52
resource_size	,	F_155
STRTAB_STE_0_CFG_S1_TRANS	,	V_145
IDR0_TTF_MASK	,	V_418
vmid_bits	,	V_255
arm_smmu_sync_ste_for_sid	,	F_45
reg_off	,	V_352
arm_smmu_detach_dev	,	F_96
cpu_relax	,	F_22
