m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/tests/alu_tests
valu
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1693568136
!i10b 1
!s100 Eo4V9M7hh3iQ9=zSOAJ8B2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I<6lIP3]L>>=[BO3HodOBA0
S1
R0
w1693243717
8C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/alu.v
!i122 0
L0 1 122
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OT;L;2020.3;71
r1
!s85 0
31
Z6 !s108 1693568136.000000
!s107 C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v|C:/Users/Duncan/git/ForthCPU/impl1/source/register.v|C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v|C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v|C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v|
Z7 !s90 -reportprogress|300|-sv|-mfcu|+incdir+C:/Users/Duncan/git/ForthCPU/impl1/tests|+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source|-work|work|C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v|C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v|C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v|C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v|C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v|C:/Users/Duncan/git/ForthCPU/impl1/source/register.v|C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v|
!s101 -O0
!i113 1
Z8 o-sv -mfcu -work work -O0
Z9 !s92 -sv -mfcu +incdir+C:/Users/Duncan/git/ForthCPU/impl1/tests +incdir+C:/Users/Duncan/git/ForthCPU/impl1/source -work work -O0
Z10 tCvgOpt 0
valu_tests
R1
R2
!i10b 1
!s100 Q4nCOJK60W^^mDFB1gTni3
R3
IjHXSi7hJm^;72h`[fK@I<0
S1
R0
w1693568091
8C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v
FC:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v
!i122 0
L0 3 82
R4
R5
r1
!s85 0
31
R6
Z11 !s107 C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v|C:/Users/Duncan/git/ForthCPU/impl1/source/register.v|C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v|C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v|C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v|C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v|
R7
!s101 -O0
!i113 1
R8
R9
R10
vdata_sources
R1
R2
!i10b 1
!s100 0RBagcT2`VP@g[l`L1NV]0
R3
IH@zkP?0=HM4e;mGNAj^]P3
S1
R0
w1693242025
8C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v
!i122 0
L0 6 58
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vforth_cpu
R1
R2
!i10b 1
!s100 QMKPf[o^1nW^W?52cVHZB0
R3
I3Cc;R3<_IVYe:LkQe9jnF0
S1
R0
w1693244235
8C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v
!i122 0
L0 5 117
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vforth_cpu_testbench
R1
R2
!i10b 1
!s100 8I3odc`G`FhQ[_:^2?Vjj1
R3
IYXMD2Ri8N:9TV?=OiZ8J30
S1
R0
w1693244513
8C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v
FC:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v
!i122 0
L0 3 222
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vinstruction_decode
R1
R2
!i10b 1
!s100 bGE9Zi=Nca77A=2408OVT1
R3
IJo1Ka7FLR4Yja9C7@VHhG2
S1
R0
w1693331140
8C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v
!i122 0
L0 34 187
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vinstruction_decoder_testbench
R1
R2
!i10b 1
!s100 HC?^140U_VZU@L<AnhjBS0
R3
Ie]Jg7TU:gHHiVUKU5]=6T3
S1
R0
w1693331466
8C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v
FC:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v
!i122 0
L0 3 108
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vmultiplier
R1
R2
!i10b 1
!s100 UD9J`7OVA=l^h8`D`a29c0
R3
I1eIPn[>CfN[dfoMP:ZG@i2
S1
R0
w1693151529
8C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v
!i122 0
L0 2 8
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregister
R1
R2
!i10b 1
!s100 C697HczXTWKFXAYL:>@SV2
R3
I0Pk>N58^^IR2aiOz_DQg_2
S1
R0
w1693327393
8C:/Users/Duncan/git/ForthCPU/impl1/source/register.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/register.v
!i122 0
L0 5 36
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregister_file
R1
R2
!i10b 1
!s100 EEIXb38WE1mZ?2]o]5Gk^0
R3
IiWC>j<]SO0QOhS56fchnn0
S1
R0
w1693329038
8C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v
!i122 0
L0 7 60
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregister_file_testbench
R1
R2
!i10b 1
!s100 QH6^6ciT7_cgz]TjkSiYT3
R3
IiZS;0eb6dY6DJEVDgHX]J1
S1
R0
w1693328965
8C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v
FC:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v
!i122 0
L0 4 82
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregister_testbench
R1
R2
!i10b 1
!s100 z^WM8][<>z1g^ME0U]5I71
R3
IZ=Mz@gjJ1GGbo_HT9XWcd2
S1
R0
w1693327273
8C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v
FC:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v
!i122 0
L0 3 88
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregisters
R1
R2
!i10b 1
!s100 hVeJJnlg9mdKiFmkb]DW;3
R3
ID6FO8OREgHoXQJ=W]EYRm0
S1
R0
w1693157134
8C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/registers.v
!i122 0
L0 1 30
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregs_testbench
R1
R2
!i10b 1
!s100 Zk=QVJZEOZH61=BOm7XjN2
R3
ID]KP6bf=MGU1Eb;A;aYd90
S1
R0
w1693158391
8C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v
FC:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v
!i122 0
L0 3 54
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
