# Verilog
git remote set-url origin https://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@github.com/tarak1909/Verilog.git
git push -u origin main
echo "# upsc" >> README.md
git init
git add README.md
git commit -m "first commit"
git branch -M main
git remote add origin https://github.com/tarak1909/upsc.git
git push -u origin main
