
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)
                         IC Compiler-AG (TM)

        Version H-2013.03-ICC-SP2 for RHEL64 -- May 28, 2013

Zroute is the default router for ICC, ICC-PC, ICC-DP and ICC-AG in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2013 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc_setup.tcl 
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_setup/icc_setup.tcl

##########################################################################################
# Variables for IC Compiler Reference Methodology, IC Compiler Design Planning Reference 
# Methodology, and IC Compiler Hierarchical Reference Methodology 
# Script: icc_setup.tcl
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
# Sourcing the common variables
source -echo ./rm_setup/common_setup.tcl 
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_setup/common_setup.tcl

##########################################################################################
# Variables common to all reference methodology scripts
# Script: common_setup.tcl
# Version: H-2013.03 (April 15, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
set DESIGN_NAME                   "picorv32"  ;#  The name of the top-level design
set DESIGN_REF_DATA_PATH          "~/DA_VLSI_PD"  ;#  Absolute path prefix variable for library/design data.
#  Use this variable to prefix the common absolute path  
#  to the common variables defined below.
#  Absolute paths are mandatory for hierarchical 
#  reference methodology flow.
set DESIGN_INSTANCE			"testbench.uut"	;#  The Design Instance Name for read_saif
##########################################################################################
# Hierarchical Flow Design Variables
##########################################################################################
set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
##########################################################################################
# Library Setup Variables
##########################################################################################
# For the following variables, use a blank space to separate multiple entries.
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
set DESIGN_REF_PATH		  "/js1/songch/SAED32_EDK/lib"
set DESIGN_REF_NLDMA_PATH          "${DESIGN_REF_PATH}/stdcell_rvt"
set DESIGN_REF_NLDMB_PATH          "${DESIGN_REF_PATH}/stdcell_lvt"
set DESIGN_REF_NLDMC_PATH          "${DESIGN_REF_PATH}/stdcell_hvt"
set DESIGN_REF_RAMSA_PATH          "${DESIGN_REF_PATH}/sram"
set DESIGN_REF_RAMSB_PATH          "${DESIGN_REF_PATH}/sram_lp"
set DESIGN_REF_PLL_PATH           "${DESIGN_REF_PATH}/pll"
set DESIGN_REF_PADSA_PATH          "${DESIGN_REF_PATH}/io_std"
set DESIGN_REF_PADSB_PATH          "${DESIGN_REF_PATH}/io_sp"
set DESIGN_REF_TECH_PATH          "/js1/songch/SAED32_EDK/references/orca/dc/models"
#set ADDITIONAL_SEARCH_PATH        ""  ;#  Additional search path to be added to the default search path
set ADDITIONAL_SEARCH_PATH      "         ${DESIGN_REF_NLDMA_PATH}/db_nldm         ${DESIGN_REF_NLDMB_PATH}/db_nldm         ${DESIGN_REF_NLDMC_PATH}/db_nldm         ${DESIGN_REF_RAMSA_PATH}/db_nldm         ${DESIGN_REF_RAMSB_PATH}/db_nldm 	${DESIGN_REF_PLL_PATH}/db_nldm 	${DESIGN_REF_PADSA_PATH}/db_nldm 	${DESIGN_REF_PADSB_PATH}/db_nldm 	${DESIGN_REF_DATA_PATH}/results 	${DESIGN_REF_TECH_PATH}         ${DESIGN_REF_DATA_PATH}/verilog         /js1/songch/SAED32_EDK/references/orca/icc/models 	"
set TARGET_LIBRARY_FILES          "saed32rvt_tt1p05v125c.db saed32hvt_tt1p05v125c.db saed32lvt_tt1p05v125c.db" ;#  Target technology logical libraries
set ADDITIONAL_LINK_LIB_FILES     ""  ;#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
set MIN_LIBRARY_FILES             ""  ;#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
#set MW_REFERENCE_LIB_DIRS         ""  ;#  Milkyway reference libraries (include IC Compiler ILMs here)
set MW_REFERENCE_LIB_DIRS  " 	${DESIGN_REF_NLDMA_PATH}/milkyway/saed32nm_rvt_1p9m 	${DESIGN_REF_NLDMB_PATH}/milkyway/saed32nm_lvt_1p9m 	${DESIGN_REF_NLDMC_PATH}/milkyway/saed32nm_hvt_1p9m 	"
set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the Milkyway reference libs
#set TECH_FILE                     ""  ;#  Milkyway technology file
#set MAP_FILE                      ""  ;#  Mapping file for TLUplus
#set TLUPLUS_MAX_FILE              ""  ;#  Max TLUplus file
#set TLUPLUS_MIN_FILE              ""  ;#  Min TLUplus file
set TECH_FILE        "/js1/songch/SAED32_EDK/references/orca/icc/ref/tech/saed32nm_1p9m_mw.tf"
set MAP_FILE         "/js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_tf_itf_tluplus.map"
set TLUPLUS_MAX_FILE "/js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmax.tluplus"
set TLUPLUS_MIN_FILE "/js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmin.tluplus"
set MW_POWER_NET                "VDD" ;#
set MW_POWER_PORT               "VDD" ;#
set MW_GROUND_NET               "VSS" ;#
set MW_GROUND_PORT              "VSS" ;#
set MIN_ROUTING_LAYER            "M1"   ;# Min routing layer
set MAX_ROUTING_LAYER            "M8"   ;# Max routing layer
set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use
##########################################################################################
# Multivoltage Common Variables
#
# Define the following multivoltage common variables for the reference methodology scripts 
# for multivoltage flows. 
# Use as few or as many of the following definitions as needed by your design.
##########################################################################################
set PD1                          ""           ;# Name of power domain/voltage area  1
set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
set MW_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
set PD2                          ""           ;# Name of power domain/voltage area  2
set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
set MW_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
set PD3                          ""           ;# Name of power domain/voltage area  3
set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
set MW_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
set PD4                          ""           ;# Name of power domain/voltage area  4
set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
set MW_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_setup/common_setup.tcl

###############################
## Flow Variables
###############################
set ICC_INIT_DESIGN_INPUT         "DDC"         ;# VERILOG|DDC|MW; specify the type of starting point;
;# if "VERILOG" is specified, you should also specify a valid $ICC_IN_VERILOG_NETLIST_FILE
;# if "DDC" is specified, you should also specify a valid $ICC_IN_DDC_FILE 
;# if "MW" is specified, you should also specify a valid $ICC_INPUT_CEL
set POWER_OPTIMIZATION            TRUE         ;# TRUE|FALSE; set TRUE to enable power optimization (-power option) for the core commands such as place_opt, clock_opt, 
;# route_opt, and focal_opt. If $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT below is also specified, 
;# leakage power optimization is focused on lvt cell reduction; otherwise focused on leakage power reduction.
set ICC_PLACE_LOW_POWER_PLACEMENT FALSE	       ;# TRUE|FALSE; set TRUE to enable low power placement for place_opt; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT ""  ;# script for customized set_multi_vth_constraints constraints. effective only when $POWER_OPTIMIZATION is set to TRUE;
;# specify to make leakage power optimization focused on lvt cell reduction; 
;# refer to rm_icc_scripts/multi_vth_constraint.example as an example.	   
set DFT                           FALSE	       ;# TRUE|FALSE; set TRUE to enable scan reordering flow and add -optimize_dft option to place_opt and clock_opt commands;
;# if set TRUE, you should also provide a valid $ICC_IN_SCAN_DEF_FILE
set ICC_TIE_CELL_FLOW             FALSE        ;# TRUE|FALSE, set TRUE if you want TIE-CELLS to be used during optimizations instead of TIE-nets
set ICC_DBL_VIA                   TRUE         ;# TRUE|FALSE; set TRUE to enable redundant via insertion; more options in "Chipfinishing and Metal Fill Variables" section
set ICC_FIX_ANTENNA               FALSE        ;# TRUE|FALSE: set TRUE to enable antenna fixing; more options in "Chipfinishing Variables" section
set ADD_FILLER_CELL               FALSE        ;# TRUE|FALSE; set TRUE to enable std cells filler insertion; more options in "Chipfinishing Variables" section
set ICC_REDUCE_CRITICAL_AREA      TRUE         ;# TRUE|FALSE; set TRUE to enable detail route wire spreading
set ICC_CREATE_MODEL              FALSE        ;# TRUE|FALSE; set TRUE to create block abstraction (or ILM) and FRAM view (at block level)
set ICC_CREATE_BLOCK_ABSTRACTION  TRUE	       ;# TRUE|FALSE; set TRUE to create block abstraction, set to FALSE to create ILM (at block level)
set ADD_METAL_FILL                "ICC"        
;# HERCULES : signoff_metal_fill using Hercules
;# ICV : signoff_metal_fill using IC Validator
set SIGNOFF_DRC_ENGINE	"ICV"		       ;# ICV|HERCULES; signoff_drc using ICV or Hercules; more options in "Metal fill and Signoff DRC Variables" section
set ICC_REPORTING_EFFORT          "MED"        ;# OFF|LOW|MED; if set to OFF, no reporting is done; if set to LOW, report_qor/report_constraints/report_power are skipped,
;# additionally, report_timing is skipped in clock_opt_cts
set ICC_SANITY_CHECK              FALSE        ;# TRUE|FALSE, set TRUE to perform check_physical_design
set ICC_ENABLE_CHECKPOINT	  FALSE	       ;# TRUE|FALSE, set TRUE to perform checkpoint strategy for optimization commands 
;# ensure there is enough disk space before enabling this feature. refer to the set_checkpoint_strategy man page for details.
###############################
## General Variables
###############################
set ICC_INPUT_CEL                 "${DESIGN_NAME}_DCT" ;# starting CEL for flow with a Milkyway CEL input which can be the final CEL from Design Compiler Topographical 
set PNET_METAL_LIST               ""           	;# List of metals in the design to be used for (partial) pnet options
set PNET_METAL_LIST_COMPLETE	  ""	       	;# List of metals in the design to be used for (complete) pnet options
set ICC_IN_DONT_USE_FILE          "$LIBRARY_DONT_USE_FILE" ;# script with library modifications for dont_use; default to $LIBRARY_DONT_USE_FILE in common_setup.tcl 
set ICC_FIX_HOLD_PREFER_CELLS     ""           	;# Syntax: library/cell_name - Example: slow/DLY1X1 slow/DLY1X4
set ICC_MAX_AREA                  ""           	;# max_area value used during area optimization
set AREA_CRITICAL_RANGE_PRE_CTS   ""           	;# area critical range use during area optimization during place_opt
set AREA_CRITICAL_RANGE_POST_CTS  ""           	;# area critical range use during area optimization during post-CTS optimization 
set AREA_CRITICAL_RANGE_POST_RT   ""           	;# area critical range use during area optimization during route_opt
set POWER_CRITICAL_RANGE_PRE_CTS  ""           	;# power critical range use during area optimization during place_opt
set POWER_CRITICAL_RANGE_POST_CTS ""           	;# power critical range use during area optimization during post-CTS optimization 
set POWER_CRITICAL_RANGE_POST_RT  ""           	;# power critical range use during area optimization during route_opt
set ICC_NUM_CPUS                  1            	;# number of cpus for distributed processing
;# specify a number greater than 1 to enable it for classic router based route_opt and insert_redundant_via commands
set ICC_NUM_CORES                 1            	;# number of cores on the local host for multicore support; 
;# specify a number greater than 1 to enable it for the core commands
set PLACE_OPT_EFFORT 		  "medium"      ;# low|medium|high; choose effort level for place_opt command
set PLACE_OPT_TRADEOFF_TIMING_FOR_POWER_AREA FALSE ;# TRUE|FALSE; set TRUE to enable timing, power and area tradeoff optimization for place_opt command.
;# It only works for medium effort place_opt with -power option
set ROUTE_OPT_EFFORT 		  "medium"      ;# low|medium|high; choose effort level for route_opt command
set PLACE_OPT_CONGESTION_DRIVEN	  TRUE          ;# TRUE|FALSE; set TRUE to enable congestion removal during place_opt command (place_opt_icc step) and 
;# clock_opt -only_psyn command (clock_opt_psyn_icc step) 
set PLACE_OPT_PREROUTE_FOCALOPT_LAYER_OPTIMIZATION FALSE 
;# TRUE|FALSE; set TRUE to perform layer optimization (preroute_focal_opt -layer_optimization) 
;# on existing buffer trees after place_opt command (place_opt_icc step)
set CLOCK_OPT_PSYN_PREROUTE_FOCALOPT_LAYER_OPTIMIZATION FALSE 
;# TRUE|FALSE; set TRUE to perform layer optimization (preroute_focal_opt -layer_optimization) 
;# on existing buffer trees after clock_opt -only_psyn command (clock_opt_psyn_icc step)
set ICC_CREATE_GR_PNG             FALSE  	;# TRUE|FALSE; set TRUE to create a global route congestion map snapshot in PNG format at the end of route_icc step
set ICC_WRITE_FULL_CHIP_VERILOG   FALSE		;# TRUE|FALSE; set TRUE for write_verilog in outputs_icc.tcl to write out module definitions for soft macros 
if {![info exists MW_POWER_NET]} {
set MW_POWER_NET 		  "VDD"
}
if {![info exists MW_POWER_PORT]} {
set MW_POWER_PORT                 "VDD"
}
if {![info exists MW_GROUND_NET]} {
set MW_GROUND_NET                 "VSS"
}
if {![info exists MW_GROUND_PORT]} { 
set MW_GROUND_PORT                "VSS"
}
###############################
## Cellname Variables
###############################
set ICC_FLOORPLAN_CEL            "init_design_icc"
set ICC_PLACE_OPT_CEL            "place_opt_icc"
set ICC_CLOCK_OPT_CTS_CEL        "clock_opt_cts_icc"
set ICC_CLOCK_OPT_PSYN_CEL       "clock_opt_psyn_icc"
set ICC_CLOCK_OPT_ROUTE_CEL      "clock_opt_route_icc"
set ICC_ROUTE_CEL                "route_icc"
set ICC_ROUTE_OPT_CEL            "route_opt_icc"
set ICC_CHIP_FINISH_CEL          "chip_finish_icc"
set ICC_METAL_FILL_CEL           "metal_fill_icc"
set ICC_ECO_STARTING_CEL	 $ICC_METAL_FILL_CEL         ;# CEL to run ECO on (contains original pre-tape-out database)
set ICC_ECO_CEL             	 "eco_icc"                   ;# CEL after running the ECO (contains new ECO netlist)
set ICC_FOCAL_OPT_STARTING_CEL	 $ICC_CHIP_FINISH_CEL        ;# CEL to run focal_opt on
set ICC_FOCAL_OPT_CEL       	 "focal_opt_icc"             ;# CEL after running focal_opt
set ICC_FLOORPLAN_ODL_CEL	 "init_design_odl" 
set ICC_DP_CREATE_PLANGROUPS_CEL "create_plangroups_dp" 
set ICC_DP_CREATE_ODL_CEL	 "create_odl_dp" 
set ICC_DP_ROUTEABILITY_ON_PLANGROUPS_CEL "routeability_on_plangroups_dp"
set ICC_DP_PIN_ASSIGNMENT_BUDGETING_CEL	 "pin_assignment_budgeting_dp"
set ICC_DP_COMMIT_CEL		 "commit_dp"
############################################################
## Customized Constraint Script for Core Commands (Optional)
############################################################ 
set CUSTOM_INIT_DESIGN_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced before the read_def command;
;# review init_design_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_PLACE_OPT_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the place_opt core command;
;# review place_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_PLACE_OPT_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right after the place_opt core command;
;# review place_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_CTS_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the clock_opt -only_cts core command;
;# review clock_opt_cts_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_CTS_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right after the clock_opt -only_cts core command;
;# review clock_opt_cts_icc script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_PSYN_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the clock_opt -only_psyn core command;
;# review clock_opt_psyn_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_PSYN_POST_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced right after the clock_opt -only_psyn core command;
;# review clock_opt_psyn_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_ROUTE_PRE_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced before the route_group -all_clock_nets command;
;# review clock_opt_route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_ROUTE_PRE_CTO_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced before the optimize_clock_tree command;
;# review clock_opt_route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_ROUTE_POST_CTO_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced after the optimize_clock_tree command;
;# review clock_opt_route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_PRE_SCRIPT ""			;# An optional Tcl file; if specified, will be sourced before the route_opt -initial_route_only command;
;# review route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_POST_SCRIPT ""			;# An optional Tcl file; if specified, will be sourced after the route_opt -initial_route_only command;
;# review route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_OPT_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the route_opt core command;
;# review route_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_OPT_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right after the route_opt core command;
;# review route_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_FOCAL_OPT_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced before the focal_opt core commands;
;# review focal_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_FOCAL_OPT_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced after the focal_opt core commands;
;# review focal_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CHIP_FINISH_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced before the route_opt -inc -size_only command;
;# review chip_finish_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
###############################
## Floorplan Input Variables          		    
###############################
set ICC_FLOORPLAN_INPUT           	"CREATE"   ;# DEF | FP_FILE | CREATE | USER_FILE | SKIP; "DEF" reads $ICC_IN_DEF_FILE; "FP_FILE" reads ICC_IN_FLOORPLAN_FILE;
;# "CREATE" uses create_floorplan command; "USER_FILE" sources $ICC_IN_FLOORPLAN_USER_FILE; 
;# "SKIP" skips floorplanning section
set ICC_IN_DEF_FILE		  	""	;# Complete floorplan file in DEF format
set ICC_IN_FLOORPLAN_FILE	  	""	;# Complete floorplan file generated by write_floorplan 
set ICC_IN_FLOORPLAN_USER_FILE	  	""	;# Complete floorplan file generated by user; This file will simply be sourced.
set ICC_IN_PIN_PAD_PHYSICAL_CONSTRAINTS_FILE ""	;# I/O constraint file generated by write_pin_pad_physical_constraints which contains pin or pad information
;# applied prior to create_floorplan command   
set ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE "" ;# a file to include physical-only cell creation commands to be sourced
;# e.g. create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
set ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE "" ;# a file to include physical-only cell connection commands to be sourced
;# e.g. derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT -cells {vdd1left vdd1right vdd1top vdd1bottom}
set ICC_PHYSICAL_CONSTRAINTS_FILE 	""	;# script to add incremental floorplan constraints which will be sourced after read_def, read_floorplan, or floorplan creation
set CUSTOM_CONNECT_PG_NETS_SCRIPT 	""      ;# script for customized derive_pg_connection commands which replaces the default derive_pg_connection commands in the scripts   
###############################
## Timing Variables
###############################
set ICC_APPLY_RM_DERATING               FALSE 	;# TRUE|FALSE; when set to FALSE, the derating is assumed to be set in the SDC
set ICC_LATE_DERATING_FACTOR	        1.01 	;# Late derating factor, used for both data and clock 
set ICC_EARLY_DERATING_FACTOR	        0.99 	;# Early derating factor, used for both data and clock 
set ICC_APPLY_RM_UNCERTAINTY_PRECTS     FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_PRECTS
set ICC_APPLY_RM_UNCERTAINTY_POSTCTS    FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_POSTCTS
set ICC_UNCERTAINTY_PRECTS_FILE         ""   	;# Pre-cts uncertainty file used during place_opt
set ICC_UNCERTAINTY_POSTCTS_FILE        ""   	;# Post-cts uncertainty file used during post-CTS optimization and route_opt
set ICC_MAX_TRANSITION                  ""   	;# max_transition value set on the design
set ICC_CRITICAL_RANGE                  ""   	;# critical_range set on the design; default = 50% of each clock period
set ICC_MAX_FANOUT                      ""   	;# max_fanout value set on the design
set ICC_FULL_ARNOLDI                    FALSE	;# TRUE|FALSE; when set to TRUE, will enable full-Arnoldi, i.e. no net filtering
set ICC_IN_AOCV_TABLE_FILE		""	;# A file containing advanced on-chip variation (OCV) derate factor tables written out by PrimeTime's write_binary_aocvm command 
;# If specified, it will be read right before clock_opt -only_psyn command at clock_opt_psyn_icc step and AOCV analysis will be enabled
#######################################
## Clock Tree Synthesis (CTS) Variables
#######################################
set ICC_CTS_RULE_NAME		"iccrm_clock_double_spacing" ;# specify the name of a clock nondefault routing rule that you have defined (for ex, in common_cts_settings_icc.tcl); 
;# it will be associated with set_clock_tree_options -routing_rule  
;# If ICC_CTS_RULE_NAME is set to iccrm_clock_double_spacing, double spacings will be applied to all layers
set ICC_CTS_LAYER_LIST		""		;# clock tree layers, usually M3 and above; e.g. set ICC_CTS_LAYER_LIST "M3 M4 M5"
set ICC_CTS_REF_LIST		""		;# cells for CTS; a space-deliminated list: cell1 cell2 
set ICC_CTS_REF_DEL_INS_ONLY	""		;# cells for CTS delay insertion; a space-deliminated list: cell1 cell2
set ICC_CTS_REF_SIZING_ONLY	""		;# cells for CTS sizing only; a space-deliminated list: cell1 cell2 
set ICC_CTS_SHIELD_RULE_NAME	""		;# specify clock shielding rule name; requires $ICC_CTS_SHIELD_SPACINGS, $ICC_CTS_SHIELD_WIDTHS to be also specified    
set ICC_CTS_SHIELD_SPACINGS	""		;# specify clock shielding spacing associated with shielding rule; a list of layer name and spacing pairs
set ICC_CTS_SHIELD_WIDTHS	""		;# specify clock shielding width associated with shielding rule: a list of layer name and width pair
set ICC_CTS_SHIELD_CLK_NAMES	""		;# optionally specify a subset of clock names to apply the clock shielding rule: $ICC_CTS_SHIELD_RULE_NAME;
;# if not specified, $ICC_CTS_SHIELD_RULE_NAME will be applied to all clock nets 
set ICC_CTS_INTERCLOCK_BALANCING	FALSE	;# TRUE|FALSE; set TRUE to enable -inter_clock_balance for "clock_opt -only_cts" at clock_opt_cts_icc task;
;# specify $ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE to set the options  
set ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE	"" ;# an optional file which contains set_inter_clock_delay_options commands
set ICC_CTS_UPDATE_LATENCY	FALSE		;# set TRUE to perform clock latency update post CTS
set ICC_CTS_LATENCY_OPTIONS_FILE	""	;# an optional file which specifies the latency adjustment options
set ICC_CTS_LOW_POWER_PLACEMENT	FALSE	        ;# TRUE|FALSE; set TRUE to enable low power placement for CTS; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_CLOCK_GATE_MERGE	FALSE		;# TRUE|FALSE; set TRUE to enable clock gate merging for CTS for power reduction; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_CLOCK_GATE_SPLIT	FALSE		;# TRUE|FALSE; set TRUE to enable clock gate splitting for CTS for reducing enable pin violations; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_SELF_GATING		FALSE		;# TRUE|FALSE; set TRUE to insert XOR self-gating logic during clock tree synthesis before clock tree construction
;# An optional gate-level SAIF file ($ICC_IN_SAIF_FILE) is recommended in order to provide clock activity information
set ICC_IN_SAIF_FILE            "$DESIGN_NAME.saif" ;# An optional gate-level SAIF file for low power placement ($ICC_CTS_LOW_POWER_PLACEMENT) and self-gating ($ICC_CTS_SELF_GATING)
set ICC_SAIF_INSTANCE_NAME      $DESIGN_NAME	;# the instance in the SAIF file containing switching activity
set ICC_POST_CLOCK_ROUTE_CTO	FALSE  	       	;# set TRUE if to perform post route clock tree optimization after clock routing at clock_opt_route_icc step
#########################################
## Routing and Chipfinishing Variables
#########################################
## end cap cells 
set ICC_H_CAP_CEL                  ""           ;# defines the horizontal CAP CELL library cell 
set ICC_V_CAP_CEL                  ""           ;# defines the vertical CAP CELL library cell (for the Well Proximity Effect)
## redundant via insertion (ICC_DBL_VIA) options
set ICC_DBL_VIA_FLOW_EFFORT      LOW            ;# LOW|MED|HIGH  - MED enables concurrent soft-rule redundant via insertion
;# HIGH runs another redundant via, timing driven, after chipfinishing
set ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT ""         ;# script to define the redundant via definitions
set ICC_DBL_VIA_DURING_INITIAL_ROUTING TRUE	;# TRUE|FALSE - TRUE enables automatic redundant via insertion after detail route change of "route_opt -initial"
;# FALSE runs insert_zrt_redundant_vias after "route_opt -initial"
## antenna fixing (ICC_FIX_ANTENNA) options
set ANTENNA_RULES_FILE           ""             ;# defines the antenna rules
set ICC_USE_DIODES               FALSE          ;# TRUE|FALSE; control variable to allow diodes to be inserted both by the 
;# insert_port_protection_diodes command as well as the router
set ICC_ROUTING_DIODES           ""             ;# space separated list of diode names
set ICC_PORT_PROTECTION_DIODE    ""             ;# diode name for insert_port_protection_diodes
;# Format = library_name/diode_name
set ICC_PORT_PROTECTION_DIODE_EXCLUDE_PORTS ""  ;# a list of ports to be excluded by insert_port_protection_diodes
## filler cell insertion (ADD_FILLER_CELL) options
set FILLER_CELL_METAL            ""             ;# space separated list of filler cells with metals
set FILLER_CELL                  ""             ;# space separated list of filler cells 
## signal em
set ICC_FIX_SIGNAL_EM		 FALSE		;# TRUE|FALSE; set TRUE to enable signal em fixing; please uncomment the section and follow instruction in chip_finish_icc.tcl 
###############################
## Emulation TLUplus Files
###############################
## Note : emulated metal fill mau not correlate well with real metal fill, especially for advanced technology nodes.
#  Please use it for reference only.
set TLUPLUS_MAX_EMULATION_FILE         ""  	;#  Max TLUplus file
set TLUPLUS_MIN_EMULATION_FILE         ""  	;#  Min TLUplus file
###############################
## check_signoff_correlation  Variables
###############################
set PT_DIR ""                          		;# path to PrimeTime bin directory
set PT_SDC_FILE ""                     		;# optional file in case PrimeTime has a different SDC that what is available in the IC Compiler database
set STARRC_DIR ""                      		;# path to StarRC bin directory
set STARRC_MAX_NXTGRD ""               		;# MAX NXTGRD file
set STARRC_MIN_NXTGRD ""               		;# MIN NXTGRD file
set STARRC_MAP_FILE "$MAP_FILE"        		;# NXTGRD mapping file, defaults to TLUPlus mapping file, but could be different
set ICC_SIGNOFF_OPT_CHECK_CORRELATION_PREROUTE_SCRIPT "" ;# a file to be sourced to run check_signoff_correlation at end of place_opt_icc step; 
;# example - rm_icc_scripts/signoff_opt_check_correlation_preroute_icc.example.tcl
set ICC_SIGNOFF_OPT_CHECK_CORRELATION_POSTROUTE_SCRIPT "" ;# a file to be sourced to run at check_signoff_correlation end of route_opt_icc step; 
;# example - rm_icc_scripts/signoff_opt_check_correlation_postroute_icc.example.tcl
#######################################
## Metal fill and Signoff DRC Variables
#######################################
## For Hercules - ensure environment variable HERCULES_HOME_DIR is set and that Hercules is included in the same path where the IC Compiler shell is executed from
## For IC Validator metal Fill - ensure environment variable PRIMEYIELD_HOME_DIR is set and that IC Validator is included in the same path where the IC Compiler shell is executed from
## For IC Validator DRC - ensure environment variable ICV_HOME_DIR is set and that IC Validator is included in the same path where the IC Compiler shell is executed from
set SIGNOFF_FILL_RUNSET ""             		;# IC Validator or Hercules runset for signoff_metal_fill command
set SIGNOFF_DRC_RUNSET  ""             		;# IC Validator or Hercules runset for signoff_drc command
set SIGNOFF_MAPFILE     ""             		;# IC Validator|Hercules mapping file for signoff_metal_fill and signoff_drc commands
## Options for signoff_metal_fill command using ICV engine in metal_fill_icc.tcl
set SIGNOFF_METAL_FILL_TIMING_DRIVEN FALSE  	;# TRUE|FALSE : set this to TRUE to enable timing driven for IC Validator metal fill 	
set TIMING_PRESERVE_SLACK_SETUP	"0.1"  		;# float : setup slack threshold for timing driven ICV metal fill; default 0.1
;# also used by wire_spreading/widening in chip_finishi_icc.tcl
set TIMING_PRESERVE_SLACK_HOLD "0"     		;# float : hold slack threshold for wire_spreading/widening in chip_finishi_icc.tcl; default 0
## Options for insert_metal_fill command using ICC engine in metal_fill_icc.tcl
set ICC_METAL_FILL_SPACE           2            ;# space amount used during the IC Compiler insert_metal_fill command
set ICC_METAL_FILL_TIMING_DRIVEN  TRUE          ;# enables timing driven metal fill for the IC Compiler insert_metal_fill command
###############################
## focal_opt Variables
###############################
set ICC_FOCAL_OPT_HOLD_VIOLS     "all"          ;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all hold violations
set ICC_FOCAL_OPT_SETUP_VIOLS    ""          	;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all setup violations
set ICC_FOCAL_OPT_DRC_NET_VIOLS  "all"          ;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all DRC net violations
set ICC_FOCAL_OPT_DRC_PIN_VIOLS  ""             ;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all DRC pin violations
set ICC_FOCAL_OPT_XTALK_VIOLS    ""             ;# filename - blank to skip; filename to fix crosstalk violations from a file
###############################
## ECO Flow Variables
###############################
set ICC_ECO_FLOW		"NONE" 	;# NONE|UNCONSTRAINED|FREEZE_SILICON
;# UNCONSTRAINED : NO spare cell insertion ; cells can be added (pre tapeout)
;# FREEZE_SILICON : spare cell insertion/freeze silicon ECO
set ICC_SPARE_CELL_FILE         ""     	;# Tcl script to insert the spare cells, e.g. :
;# insert_spare_cells -lib_cell {INV8 DFF1} -cell_name spares -num_instances 300
set ICC_ECO_FILE                ""     	;# a verilog netlist or Tcl file containing ECO changes - specify the file name and type of file using ICC_ECO_FLOW_TYPE
set ICC_ECO_FLOW_TYPE		"verilog" ;# verilog | pt_drc_setup_fixing_tcl | pt_hold_fixing_tcl - specify type of ECO file for UNCONSTRAINED ICC_ECO_FLOW;
;# depending on the value specified, the commands used to read ECO file and place ECO cells vary;
;# specify verilog if you provide a functional eco file for ICC_ECO_FILE;
;# specify pt_drc_setup_fixing_tcl if you provide a change file generated by the PrimeTime fix_eco_drc or fix_eco_timing -setup commands;
;# specify pt_hold_fixing_tcl if you provide a change file generated by the PrimeTime fix_eco_timing -hold command
set ICC_ECO_METAL_FILL_MODE	"early_stage" ;# early_stage | signoff_stage; only ICV is supported;
;# specify early stage to use ICV DRC based metal fill trimming (faster);
;# specify signoff_stage to perform complete ICV metal fill purge, ADR and metal fill insertion  
########################################################################################################################
############                        IC COMPILER DESIGN PLANNING SPECIFIC                         #######################   
############(variables for IC Compiler Design Planning and IC Compiler Hierarchical Reference Methodologies)  ##########
########################################################################################################################
########################################################################################################################
## Common variables (applied to both IC Compiler Design Planning and IC Compiler Hierarchical Reference Methodologies )
########################################################################################################################
set ICC_DP_VERBOSE_REPORTING		FALSE		;# TRUE|FALSE; generate additional reports before placement
set ICC_DP_SET_HFNS_AS_IDEAL_THRESHOLD	""		;# integer; specify a threshold to set nets with fanout larger than it as ideal nets
set ICC_DP_SET_MIXED_AS_IDEAL		TRUE		;# TRUE|FALSE; set mixed clock/signal paths as ideal nets
set ICC_DP_FIX_MACRO_LIST		""		;# ""|skip|"a_list_of_macros"; unfix all macros OR skip fix OR fix specified macros before placement
set CUSTOM_ICC_DP_PLACE_CONSTRAINT_SCRIPT ""            ;# Put your set_keepout_margin and fp_set_macro_placement_constraint in this file 
set CUSTOM_ICC_DP_PREROUTE_STD_CELL_SCRIPT ""		;# File to perform customized preroute_standard_cell commands
## PNS and PNA control variables
set CUSTOM_ICC_DP_PNS_CONSTRAINT_SCRIPT ""              ;# File to add PNS constraints which is loaded before running PNS
set PNS_POWER_NETS         		"${MW_POWER_NET} ${MW_GROUND_NET}" ;# Target nets for PNS; syntax is "your_power_net your_ground_net" 
set PNS_POWER_BUDGET       		1000          	;# Unit in milliWatts; default is 1000
set PNS_VOLTAGE_SUPPLY     		1.5           	;# Unit in Volts; default is 1.5
set PNS_VIRTUAL_RAIL_LAYER 		""              ;# Specify the metal layer you want to use as virtual rail
set PNS_OUTPUT_DIR         		"./pna_output"  ;# Output directory for PNS and PNA output files
set PNA_EXTRACTION_TEMPERATURE		""		;# Float; set the wire extraction temperature for PNA. Optional.
set PNA_EXTRACTION_CORNER		""		;# min|max; set the parasitic corner for RC extraction for PNA. Optional.
###############################################################
## IC Compiler Hierarchical Reference Methodology Variables
###############################################################
set ICC_DP_PLAN_GROUPS		"$HIERARCHICAL_CELLS"	;# full module names from which plan groups will be created
;#   space deliminated list: "top/A top/B top/C"
;# default to $HIERARCHICAL_CELLS from common_setup.tcl if using Design Compiler Topographical
set ICC_DP_PLANGROUP_FILE               ""              ;# floorplan file containing plan group creation and location which should be the output of write_floorplan
set ICC_DP_ALLOW_FEEDTHROUGH	        FALSE		;# TRUE|FALSE; allow feedthrough creation during pin assignment 
set CUSTOM_ICC_DP_PNS_SCRIPT 		""              ;# customized PNS script; replacing PNS section in scripts; for template based PNS, this is required
set CUSTOM_ICC_DP_PNA_SCRIPT 		""              ;# customized PNA script; replacing PNA section in scripts
## DFT-aware hierarchical design planning variables 
set ICC_DP_DFT_FLOW			FALSE		;# TRUE|FALSE; enable DFT-aware hierarchical design planning flow; requires ICC_IN_FULL_CHIP_SCANDEF_FILE
set ICC_IN_FULL_CHIP_SCANDEF_FILE "$DESIGN_NAME.mapped.expanded.scandef"		
;# full-chip SCANDEF file for DFT-aware hierarchical design planning flow (see $ICC_DP_DFT_FLOW)
;# used only in hierarchical design planning phase; not used or needed for block level implementations and top level assembly 
set BUDGETING_SDC_OUTPUT_DIR            "./sdc"         ;# budgeting SDC output directory; default is "./sdc"
## ODL flow variables
set ICC_DP_ODL_HOST_OPTION 	""			;# lsf|grd|samehost|list_of_hosts; this controls the set_host_options value for create_on_demand_netlist
;# if either lsf or grd is specified, you must also specify $ICC_DP_ODL_HOST_OPTION_SUBMIT_OPTIONS 
;# if list_of_hosts is specified, you must also specify $ICC_DP_ODL_HOST_OPTION_HOSTS_LIST 
set ICC_DP_ODL_HOST_OPTION_SUBMIT_OPTIONS {}		;# controls the value of -submit_option option for set_host_options for create_on_demand_netlist command. 
;# If ICC_DP_ODL_HOST_OPTION is set to lsf, 
;# then lsf specific submit options should be specified, for example, 
;# {-q bnormal -R "rusage\[mem=12000\]\cputype==emt64 cpuspeed==EMT3000 qsc==e"}
set ICC_DP_ODL_HOST_OPTION_HOSTS_LIST	""              ;# a list of hosts on which to perform create_on_demand_netlist
## TIO and block abstraction variables
set ICC_BLOCK_ABSTRACTIONS_LIST		""		;# a list of all the block abstractions used in the design if $ICC_CREATE_BLOCK_ABSTRACTION is set to TRUE;
;# if left empty, the list will be auto set to include all soft macros in the design if you are following HRM step-by-step 
set ICC_TIO_BLOCK_LIST			$ICC_BLOCK_ABSTRACTIONS_LIST
;# a list of names of block abstractions that are to be optimized by transparent interface optimization (TIO) at route_opt_icc;
;# you can change it to a subset of block abstractions before route_opt_icc starts  
set ICC_TIO_OPTIMIZE_BLOCK_INTERFACE    TRUE            ;# TRUE|FALSE; set TRUE for TIO to optimize interface logic
set ICC_TIO_OPTIMIZE_MIM_BLOCK_INTERFACE FALSE          ;# TRUE|FALSE; set TRUE for TIO to optimize inside MIM blocks; set true only when you are opening MIM blocks for TIO
set ICC_TIO_OPTIMIZE_SHARED_LOGIC       FALSE           ;# TRUE|FALSE; set TRUE for TIO to optimize shared logic; requires $ICC_TIO_OPTIMIZE_BLOCK_INTERFACE to be also enabled
set ICC_TIO_HOST_OPTION 		""		;# lsf|grd|samehost|list_of_hosts; this controls the set_host_options value for TIO
;# if either lsf or grd is specified, you must also specify $ICC_TIO_HOST_OPTION_SUBMIT_OPTIONS 
;# if list_of_hosts is specified, you must also specify $ICC_TIO_HOST_OPTION_HOSTS_LIST
;# Please note that if $ICC_TIO_OPTIMIZE_BLOCK_INTERFACE is set to TRUE and $ICC_TIO_BLOCK_LIST is not empty,
;# which are both default for HRM, you should also specify a valid value for $ICC_TIO_HOST_OPTION
set ICC_TIO_HOST_OPTION_SUBMIT_OPTIONS {}		;# controls the value of -submit_option option for set_host_options for TIO 
;# If $ICC_TIO_HOST_OPTION is set to lsf, 
;# then lsf specific submit options should be specified and vice versa, for example, 
;# {-q bnormal -R "rusage\[mem=12000\]\cputype==emt64 cpuspeed==EMT3000 qsc==e"}
set ICC_TIO_HOST_OPTION_HOSTS_LIST	""              ;# a list of hosts on which to perform automatic block update during TIO
set ICC_TIO_WRITE_ECO_FILE              FALSE		;# TRUE|FALSE; set TRUE for TIO to write out an ECO file to TIO_eco_changes directory
set ICC_IMPLEMENTATION_PHASE		default         ;# default|block|top; set it to block or top to disable tasks such as Milkyway design library creation,
;# importing of black boxes, scenario creation, voltage area creation, and power switch creation, etc 
;# in init_design_icc.tcl which should have been completed during design planning phase and should be skipped during 
;# block and top level implementation phases; also set it to top to enable TIO at route_opt_icc task;
;# if you are following IC Compiler Hierarchical RM step-by-step, please do not change this;
;# it will be automatically set to block or top for block or top level designs, respectively
set MW_SOFT_MACRO_LIBS                  ""       	;# a list containing paths to all block libraries; they will be added as reference libraries of the top level library
;# if you are following IC Compiler Hierarchical RM step-by-step, please do not change this;
;# it will be automatically set to include all block libraries in the design for top level implementation
###############################################################################
## IC Compiler Design Planning Reference Methodology (Flat) Variables
###############################################################################
## explore mode: flow control variables
set ICC_DP_EXPLORE_MODE			TRUE		;# TRUE|FALSE; turn on exploration mode
set ICC_DP_EXPLORE_STYLE		default		;# valid options are: default | placement_only | no_pns_pna | no_ipo
;# default: place -> PNS/PNA -> in-place optimization -> final groute, snapshot, QoR, timing, and outputs 
;# placement_only: skips pns/pna and in-place optimization from default | no_pns_pna: skips pna/pns from default 
;# | no_ipo: skips in-place optimization from default 
set ICC_DP_EXPLORE_SAVE_CEL_EACH_STEP 	FALSE		;# TRUE|FALSE; save 3 additional CEL after placement, in-place optimization, and PNS in explore mode (requires more disk space)
set ICC_DP_EXPLORE_REPORTING_EACH_STEP	FALSE		;# TRUE|FALSE; generate QoR snapshot and timing report after each step (longer run time)
set ICC_DP_EXPLORE_USE_GLOBAL_ROUTE 	FALSE		
set ICC_DP_EXPLORE_SAVE_CEL_AFTER_GROUTE TRUE		;# TRUE|FALSE; save 2 additional CEL after global route: one after placement and one at the end
set ICC_DP_EXPLORE_CUSTOM_PG_SCRIPT	""		;# string; script to be loaded to create customized PG straps after placement in explore mode; 
;# valid only if ICC_DP_EXPLORE_STYLE is placement_only or no_pns_pna
## explore mode: additional PNS control variables
set PNS_TARGET_VOLTAGE_DROP     	250	        ;# Unit in milliVolts. Tool default is 10% of PNS_POWER_BUDGET
set PNS_BLOCK_MODE         		FALSE           ;# TRUE|FALSE; specify if the design is block or top level; It turns on correspondant options in PNS and PNA
set PNS_PAD_MASTERS        		""		;# Only for top level design with power pads. Specify cell masters for power pads, e.g. "pv0i.FRAM pv0a.FRAM"
set PNS_PAD_INSTANCE_FILE  		""              ;# Only for top level design with power pads. Specify the file with a list of power pad instances
set PNS_PAD_MASTER_FILE    		""		;# Only for top level design with power pads. Specify the file with a list of power pad masters
## Please provide only one of PNS_PAD_MASTERS, OR PNS_PAD_INSTANCE_FILE, OR PNS_PAD_MASTER_FILE 
#####################################################################################################################################
## NO NEED TO CHANGE THE FOLLOWING IF Design Compiler Reference Metholodgy IS USED PRIOR TO IC Compiler Reference Methodology
#####################################################################################################################################
set ICC_IN_VERILOG_NETLIST_FILE "$DESIGN_NAME.mapped.v" ;#1 to n verilog input files, spaced by blanks
set ICC_IN_SDC_FILE             "$DESIGN_NAME.mapped.sdc"
set ICC_IN_DDC_FILE             "$DESIGN_NAME.mapped.ddc"
set ICC_IN_UPF_FILE             "$DESIGN_NAME.mapped.upf"
set ICC_IN_SCAN_DEF_FILE        "$DESIGN_NAME.mapped.scandef" 			;# default from Design Compiler Reference Metholodgy is $DESIGN_NAME.mapped.scandef
set MW_DESIGN_LIBRARY           "${DESIGN_NAME}_LIB"    ;# Milkyway design library
set COPY_FROM_MW_DESIGN_LIBRARY ""			;# specify a milkyway design library if you want reference methodology to copy it as MW_DESIGN_LIBRARY
;# only applies if ICC_INIT_DESIGN_INPUT is set to Milkyway
set REPORTS_DIR                 "reports"               ;# Directory to write reports.
set RESULTS_DIR                 "results"               ;# Directory to write output data files
set SOURCE_DIR 			$RESULTS_DIR		;# Source directory for analysis tasks such as FM and MVRC
set REPORTS_DIR_INIT_DESIGN                     $REPORTS_DIR
set REPORTS_DIR_PLACE_OPT                       $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_CTS                   $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_PSYN                  $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_ROUTE                 $REPORTS_DIR
set REPORTS_DIR_ROUTE                           $REPORTS_DIR
set REPORTS_DIR_ROUTE_OPT                       $REPORTS_DIR
set REPORTS_DIR_CHIP_FINISH                     $REPORTS_DIR
set REPORTS_DIR_ECO                        	$REPORTS_DIR
set REPORTS_DIR_FOCAL_OPT                       $REPORTS_DIR
set REPORTS_DIR_SIGNOFF_OPT                     $REPORTS_DIR
set REPORTS_DIR_METAL_FILL                      $REPORTS_DIR
set REPORTS_DIR_DP            			$REPORTS_DIR
set REPORTS_DIR_DP_CREATE_PLANGROUPS		$REPORTS_DIR
set REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS   $REPORTS_DIR
set REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING     $REPORTS_DIR
set REPORTS_DIR_DP_COMMIT                       $REPORTS_DIR
set REPORTS_DIR_DP_PREPARE_BLOCK                $REPORTS_DIR
set REPORTS_DIR_FORMALITY			$REPORTS_DIR
if { ! [file exists $REPORTS_DIR_INIT_DESIGN] } { file mkdir $REPORTS_DIR_INIT_DESIGN }
if { ! [file exists $REPORTS_DIR_PLACE_OPT] } { file mkdir $REPORTS_DIR_PLACE_OPT }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_CTS] } { file mkdir $REPORTS_DIR_CLOCK_OPT_CTS }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_PSYN] } { file mkdir $REPORTS_DIR_CLOCK_OPT_PSYN }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_ROUTE] } { file mkdir $REPORTS_DIR_CLOCK_OPT_ROUTE }
if { ! [file exists $REPORTS_DIR_ROUTE] } { file mkdir $REPORTS_DIR_ROUTE }
if { ! [file exists $REPORTS_DIR_ROUTE_OPT] } { file mkdir $REPORTS_DIR_ROUTE_OPT }
if { ! [file exists $REPORTS_DIR_CHIP_FINISH] } { file mkdir $REPORTS_DIR_CHIP_FINISH }
if { ! [file exists $REPORTS_DIR_ECO] } { file mkdir $REPORTS_DIR_ECO }
if { ! [file exists $REPORTS_DIR_FOCAL_OPT] } { file mkdir $REPORTS_DIR_FOCAL_OPT }
if { ! [file exists $REPORTS_DIR_SIGNOFF_OPT] } { file mkdir $REPORTS_DIR_SIGNOFF_OPT }
if { ! [file exists $REPORTS_DIR_METAL_FILL] } { file mkdir $REPORTS_DIR_METAL_FILL }
if { ! [file exists $REPORTS_DIR_DP] } { file mkdir $REPORTS_DIR_DP }
if { ! [file exists $REPORTS_DIR_DP_CREATE_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_CREATE_PLANGROUPS }
if { ! [file exists $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS }
if { ! [file exists $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING] } { file mkdir $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING }
if { ! [file exists $REPORTS_DIR_DP_COMMIT] } { file mkdir $REPORTS_DIR_DP_COMMIT }
if { ! [file exists $REPORTS_DIR_DP_PREPARE_BLOCK] } { file mkdir $REPORTS_DIR_DP_PREPARE_BLOCK }
if { ! [file exists $REPORTS_DIR_FORMALITY] } { file mkdir $REPORTS_DIR_FORMALITY }
## Logical libraries
set_app_var search_path	". ./rm_icc_scripts ./rm_icc_zrt_scripts ./rm_icc_dp_scripts ./$RESULTS_DIR $ADDITIONAL_SEARCH_PATH $search_path" 
if {$synopsys_program_name != "mvrc"} {
  set_app_var target_library	"$TARGET_LIBRARY_FILES"
  set_app_var link_library	"* $TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
} else {
  set_app_var link_library	"$TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
}
if { ! [file exists $RESULTS_DIR] } {
  file mkdir $RESULTS_DIR
}
if { ! [file exists $REPORTS_DIR] } {
  file mkdir $REPORTS_DIR
}
if {$synopsys_program_name == "icc_shell"} {

## Min/Max library relationships
#  For "set_operating_conditions -analysis_type on_chip_variation", it is not recommended if only -max is specified.
#  Only use it if both -max and -min of set_operating_conditions are specified and point to two different libraries
#  and are characterized to model OCV effects of the same corner.
if {$MIN_LIBRARY_FILES != "" } {
  foreach {max_library min_library} $MIN_LIBRARY_FILES {
    set_min_library $max_library -min_version $min_library
  }
}

## Reference libraries
if { ![file exists [which $MW_REFERENCE_CONTROL_FILE]]} {
 if {[file exists $MW_DESIGN_LIBRARY/lib]} {
   set_mw_lib_reference $MW_DESIGN_LIBRARY -mw_reference_library "$MW_REFERENCE_LIB_DIRS $MW_SOFT_MACRO_LIBS"
 }
}

## PD4 is not always used
if {![info exists PD4]} {set PD4 ""}

## Avoiding too many messages
set_message_info -id PSYN-040 -limit 10 ;# Dont_touch for fixed cells
set_message_info -id PSYN-087 -limit 10 ;# Port inherits its location from pad pin
set_message_info -id LINT-8   -limit 10 ;# input port is unloaded

set_app_var check_error_list "$check_error_list LINK-5 PSYN-375"

}

------------------- Internal Reference Library Settings -----------------

Library    /bks2/PB17061127/DA_VLSI_PD/picorv32_LIB
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m


------------------- Control File Reference Library Settings -----------

Library    /bks2/PB17061127/DA_VLSI_PD/picorv32_LIB
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m
-------------------------------------------------------------------------

if {$synopsys_program_name == "fm_shell"} {
set_app_var sh_new_variable_message false
} 
#################################################################################
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_setup/icc_setup.tcl

###############################################
## clock_opt_psyn_icc: Post CTS optimization ##
###############################################
open_mw_lib $MW_DESIGN_LIBRARY
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
	pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     MRPIN        |	MRDL9PIN	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA5         |	M8
	Mask Name      via5         |	metal8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA6         |	VIA8
	Mask Name      via6         |	via8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA7         |	M9
	Mask Name      via7         |	metal9	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA8         |	CO
	Mask Name      via8         |	polyCont	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA1         |	M6
	Mask Name      via1         |	metal6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA2         |	VIA6
	Mask Name      via2         |	via6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA3         |	M7
	Mask Name      via3         |	metal7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA4         |	VIA7
	Mask Name      via4         |	via7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M7           |	M4
	Mask Name      metal7       |	metal4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M8           |	VIA4
	Mask Name      metal8       |	via4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M9           |	M5
	Mask Name      metal9       |	metal5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     CO           |	VIA5
	Mask Name      polyCont     |	via5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M3           |	M2
	Mask Name      metal3       |	metal2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M4           |	VIA2
	Mask Name      metal4       |	via2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M5           |	M3
	Mask Name      metal5       |	metal3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M6           |	VIA3
	Mask Name      metal6       |	via3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M2           |	VIA1
	Mask Name      metal2       |	via1	 (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
	pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     MRPIN        |	MRDL9PIN	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA5         |	M8
	Mask Name      via5         |	metal8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA6         |	VIA8
	Mask Name      via6         |	via8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA7         |	M9
	Mask Name      via7         |	metal9	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA8         |	CO
	Mask Name      via8         |	polyCont	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA1         |	M6
	Mask Name      via1         |	metal6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA2         |	VIA6
	Mask Name      via2         |	via6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA3         |	M7
	Mask Name      via3         |	metal7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA4         |	VIA7
	Mask Name      via4         |	via7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M7           |	M4
	Mask Name      metal7       |	metal4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M8           |	VIA4
	Mask Name      metal8       |	via4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M9           |	M5
	Mask Name      metal9       |	metal5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     CO           |	VIA5
	Mask Name      polyCont     |	via5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M3           |	M2
	Mask Name      metal3       |	metal2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M4           |	VIA2
	Mask Name      metal4       |	via2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M5           |	M3
	Mask Name      metal5       |	metal3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M6           |	VIA3
	Mask Name      metal6       |	via3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M2           |	VIA1
	Mask Name      metal2       |	via1	 (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
	pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     MRPIN        |	MRDL9PIN	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA5         |	M8
	Mask Name      via5         |	metal8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA6         |	VIA8
	Mask Name      via6         |	via8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA7         |	M9
	Mask Name      via7         |	metal9	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA8         |	CO
	Mask Name      via8         |	polyCont	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA1         |	M6
	Mask Name      via1         |	metal6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA2         |	VIA6
	Mask Name      via2         |	via6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA3         |	M7
	Mask Name      via3         |	metal7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA4         |	VIA7
	Mask Name      via4         |	via7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M7           |	M4
	Mask Name      metal7       |	metal4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M8           |	VIA4
	Mask Name      metal8       |	via4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M9           |	M5
	Mask Name      metal9       |	metal5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     CO           |	VIA5
	Mask Name      polyCont     |	via5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M3           |	M2
	Mask Name      metal3       |	metal2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M4           |	VIA2
	Mask Name      metal4       |	via2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M5           |	M3
	Mask Name      metal5       |	metal3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M6           |	VIA3
	Mask Name      metal6       |	via3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M2           |	VIA1
	Mask Name      metal2       |	via1	 (MWLIBP-319)
{picorv32_LIB}
redirect /dev/null "remove_mw_cel -version_kept 0 ${ICC_CLOCK_OPT_PSYN_CEL}" 
copy_mw_cel -from $ICC_CLOCK_OPT_CTS_CEL -to $ICC_CLOCK_OPT_PSYN_CEL
1
open_mw_cel $ICC_CLOCK_OPT_PSYN_CEL
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Information: Opened "clock_opt_psyn_icc.CEL;1" from "/bks2/PB17061127/DA_VLSI_PD/picorv32_LIB" library. (MWUI-068)
{clock_opt_psyn_icc}
## Optimization Common Session Options - set in all sessions
source -echo common_optimization_settings_icc.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_optimization_settings_icc.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
## Optimization Common Session Options - set in all sessions
## In H-2013.03, default settings for set_delay_calculation_options are 
#  -preroute elmore -routed_clock arnoldi -postroute arnoldi
#  To change the preroute settings to AWE and AWE effort : 
#  set_delay_calculation_options -preroute awe ;# elmore|awe, default elmore
#  set_delay_calculation_options -awe_effort high ;# low|medium|high, default medium
#   To change arnoldi effort to high, set ICC_FULL_ARNOLDI to TRUE  :
if {$ICC_FULL_ARNOLDI} {
  set_delay_calculation_options -arnoldi_effort high
}
## To save the library cell derate settings to the design, uncomment the following variable setting
#  set_app_var timing_save_library_derate true
## General Optimization
set_host_options -max_cores $ICC_NUM_CORES
set_app_var timing_enable_multiple_clocks_per_reg true 
Loading db file '/js1/songch/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v125c.db'
Loading db file '/js1/songch/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_tt1p05v125c.db'
Loading db file '/js1/songch/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_tt1p05v125c.db'
Loading db file '/soft1/synopsys/iccompiler/H-2013.03-SP2/libraries/syn/gtech.db'
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32rvt_tt1p05v125c.db, saed32hvt_tt1p05v125c.db, saed32lvt_tt1p05v125c.db}. (MWDC-290)

  Linking design 'picorv32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  picorv32                    clock_opt_psyn_icc.CEL
  saed32rvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v125c.db
  saed32hvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_tt1p05v125c.db
  saed32lvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_tt1p05v125c.db

Load global CTS reference options from NID to stack
set_fix_multiple_port_nets -all -buffer_constants  
if {$ICC_TIE_CELL_FLOW} {
  set_auto_disable_drc_nets -constant false
} else {
  set_auto_disable_drc_nets -constant true
} 
## Evaluate whether you library and design requires timing_use_enhanced_capacitance_modeling or not. Also only needed for OCV
#	set_app_var timing_use_enhanced_capacitance_modeling true 
#       PT default - libraries with capacitance ranges (also see Solvnet 021686)
## Set dont use cells
#  Examples, big drivers (EM issues), very weak drivers, delay cells, clock cells
if {[file exists [which $ICC_IN_DONT_USE_FILE]] } { 
  source -echo  $ICC_IN_DONT_USE_FILE 
} 
## Fix hard macro locations
if {[all_macro_cells] != "" } { 
  set_dont_touch_placement [all_macro_cells]  
}
## Set the buffering strategy for optimization
#  IC Compiler default is -effort none (the command is not enabled)
#  If the command is used without -effort option, then -effort medium is used.
#  Use the command with -effort high typically results in better reduction in buffer/inverter counts.
#  The command only works with preroute optimization, place_opt and clock_opt.
# 	set_buffer_opt_strategy -effort high
if {$ICC_MAX_AREA != ""} {
     set_max_area $ICC_MAX_AREA
   }
## Set Area Critical Range
#  Typical value: 10 percent of critical clock period
if {$AREA_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_PRE_CTS} 
## Set Power Critical Range
#  Typical value: 9 percent of critical clock period
if {$POWER_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_PRE_CTS} 
## Script for customized set_multi_vth_constraints constraints. Effective only when $POWER_OPTIMIZATION is set to TRUE.
#  Specify to make leakage power optimization focused on lvt cell reduction. Refer to rm_icc_scripts/multi_vth_constraint.example as an example.
if {[file exists [which $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT]] } { 
        source -echo  $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT 
}
## End of Common Optimization Session Options
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_optimization_settings_icc.tcl

source -echo common_placement_settings_icc.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_placement_settings_icc.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
# Placement Common Session Options - set in all sessions
## Set Min/Max Routing Layers
if { $MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
if { $MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
## Set PNET Options to control cel placement around P/G straps 
if {$PNET_METAL_LIST != "" || $PNET_METAL_LIST_COMPLETE != "" } {
	remove_pnet_options

	if {$PNET_METAL_LIST_COMPLETE != "" } {
		set_pnet_options -complete $PNET_METAL_LIST_COMPLETE -see_object {all_types}
	}

	if {$PNET_METAL_LIST != "" } {
		set_pnet_options -partial $PNET_METAL_LIST -see_object {all_types} 
	}
	
	report_pnet_options
}
## It is recommended to use the tool's default setting;
## in case it needs to be changed ( e.g. for low utlization designs), use the command below :
# set_congestion_options -max_util 0.85
## set placer_enable_enhanced_soft_blockages true
#  Use this variable to force placement in place_opt, psynopt & refine_placement to leave
#  existing cells on soft blockage.
#  This allows the placer to move cells out of soft blockage to maintain density, 
#  but does not sweep everything out, as is done by default.
## For 20nm and below, to enable Zroute global router for DPT requirement regardless of congestion, 
#  please set the following : 
# 	set_app_var placer_congestion_effort medium             ;#force Zroute GR for congestion if on 
# 	set_app_var placer_show_zroutegr_output true            ;#force Zroute GR info to place_opt log
set_app_var enable_recovery_removal_arcs true
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_placement_settings_icc.tcl

## Source CTS Options 
source -echo common_cts_settings_icc.tcl
##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_cts_settings_icc.tcl

## CTS Common Session Options - set in place_opt and clock_opt sessions
## Clock Tree References
#  Choose Balanced Buffers and Inverters for best results
#  Avoid low strengths for initial CTS (bad CTS)
#  Avoid high strengths for signal EM problems
#  Each of the following list take a space separated list of buffers/cels: ex: "buf1 inv1 inv2"
#  Note: references are cumulative
if {$ICC_CTS_REF_LIST != "" || $ICC_CTS_REF_SIZING_ONLY != "" || $ICC_CTS_REF_DEL_INS_ONLY != ""} {reset_clock_tree_references}
if {$ICC_CTS_REF_LIST != ""} {set_clock_tree_references -references $ICC_CTS_REF_LIST}
if {$ICC_CTS_REF_DEL_INS_ONLY != ""} {set_clock_tree_references -delay_insertion_only -references $ICC_CTS_REF_DEL_INS_ONLY}
if {$ICC_CTS_REF_SIZING_ONLY != ""} {set_clock_tree_references -sizing_only -references $ICC_CTS_REF_SIZING_ONLY}
############
# CLOCK NDR
############
## Define clock NDR prior to CTS such that CTS can predict its effects.
#  Avoid setting NDR rules on metal 1 to avoids pin access issues on buffers and gates in clock trees.
#  Please refer to Create NDR Example 1, 2, and 3 below, specify your NDR name as $ICC_CTS_RULE_NAME in icc_setup.tcl and define it here.
#  Note : if you do not change the value of $ICC_CTS_RULE_NAME from iccrm_clock_double_spacing, 
#  ICC-RM will create a 2x spacing rule for you. See Example1.
#  Your clock NDR here :
#  define_routing_rule $ICC_CTS_RULE_NAME . . .
## Create NDR Example1 : define double spacing NDR (ICC-RM default)
#  If you do not change the value of $ICC_CTS_RULE_NAME, ICC-RM will create a 2x spacing rule for you.
if {$ICC_CTS_RULE_NAME == "iccrm_clock_double_spacing"} {
  redirect -var x {report_routing_rules $ICC_CTS_RULE_NAME}
  ## Automatically create a double spacing NDR if ICC_CTS_RULE_NAME is set to iccrm_clock_double_spacing
  if {[regexp "Info: No nondrule" $x]} {
    define_routing_rule $ICC_CTS_RULE_NAME -default_reference_rule -multiplier_spacing 2
    ## add -multiplier_width 2 for double width
  } 
}
## Create NDR Example2 : define NDR spacings and widths
#  define_routing_rule $ICC_CTS_RULE_NAME #  	-default_reference_rule #  	-spacings "my_clock_ndr_metal_layer_and_spacing" #  	-widths "my_clock_ndr_metal_layer_and_width" #  	-spacing_length_thresholds <use 3-5x metal layer pitch>
## Create NDR Example3 : define double via NDR with Zroute 
#  Zroute will insert double via during clock nets routing.
#  If there is no via defined with -via_cuts, for that layer Zroute will use default via with single cut
#  Note: if classic router is used, R & NR syntax do not apply and will be ignored
#  To use 1x2 via34 via-array, and allow rotation and swapping og the via-array :
#  define_routing_rule $ICC_CTS_RULE_NAME #	-default_reference_rule \    
#       -via_cuts {{via34 1x2 NR} {via34 2x1 R} {via34 2x1 NR} {via34 1x2 R}}
## If ICC_CTS_RULE_NAME is valid, apply it with "set_clock_tree_options -routing_rule"
if {$ICC_CTS_RULE_NAME != ""} {
  redirect -var x {report_routing_rules $ICC_CTS_RULE_NAME}
  if {![regexp "Info: No nondrule" $x]} {
    report_routing_rules $ICC_CTS_RULE_NAME
    set_clock_tree_options -routing_rule $ICC_CTS_RULE_NAME -use_default_routing_for_sinks 1  ;#apply rule to all but leaf nets
  }
}
================================================================================

Nondefault routing rule name ( iccrm_clock_double_spacing ):
================================================================================

   Layers:
   ----------------------------------------------------------------------------
   layer     width     spacing   Extension      shield_width   shield_spacing
   ----------------------------------------------------------------------------
   M1        50        100       DEFAULT        N/A            N/A
   M2        56        112       DEFAULT        N/A            N/A
   M3        56        112       DEFAULT        N/A            N/A
   M4        56        112       DEFAULT        N/A            N/A
   M5        56        112       DEFAULT        N/A            N/A
   M6        56        112       DEFAULT        N/A            N/A
   M7        56        112       DEFAULT        N/A            N/A
   M8        56        112       DEFAULT        N/A            N/A
   M9        160       320       DEFAULT        N/A            N/A
   MRDL      2000      4000      DEFAULT        N/A            N/A

   Spacing weights:
   ----------------------------------------------------------------------------
   layer     spacing   weight    spc_len_thresh
   ----------------------------------------------------------------------------
   M1        100       1.00      0
   M2        112       1.00      0
   M3        112       1.00      0
   M4        112       1.00      0
   M5        112       1.00      0
   M6        112       1.00      0
   M7        112       1.00      0
   M8        112       1.00      0
   M9        320       1.00      0
   MRDL      4000      1.00      0

   Vias:

   Same net spacing:
   ----------------------------------------------------------------------------
   layer1    layer2    spacing   is_stack
   ----------------------------------------------------------------------------

Info: Total 1 nondrules are reported
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Setting global CTS options...
#####################
# CLOCK SHIELDING NDR
#####################
## Define clock shielding NDR
if {$ICC_CTS_SHIELD_RULE_NAME != ""} {
  redirect -var x {report_routing_rules $ICC_CTS_SHIELD_RULE_NAME}
  if {[regexp "Info: No nondrule" $x]} {
    define_routing_rule $ICC_CTS_SHIELD_RULE_NAME     	-default_reference_rule     	-shield_spacings "$ICC_CTS_SHIELD_SPACINGS"     	-shield_widths "$ICC_CTS_SHIELD_WIDTHS"
    report_routing_rule $ICC_CTS_SHIELD_RULE_NAME
  }
  if {![regexp "Info: No nondrule" $x] && $ICC_CTS_SHIELD_CLK_NAMES != ""} {
    set_clock_tree_options -routing_rule $ICC_CTS_SHIELD_RULE_NAME -clock_trees $ICC_CTS_SHIELD_CLK_NAMES -use_default_routing_for_sinks 1
  } else {
    set_clock_tree_options -routing_rule $ICC_CTS_SHIELD_RULE_NAME -use_default_routing_for_sinks 1  ;#apply rule to all except leaf nets
  }
}
##Typically route clocks on metal3 and above
if {$ICC_CTS_LAYER_LIST != ""} {set_clock_tree_options -layer_list $ICC_CTS_LAYER_LIST}
## You can use following commands to further specify CTS constraints and options: 
#  set_clock_tree_options -max_tran 	value -clock_trees [list of clocks]
#  set_clock_tree_options -max_cap 	value -clock_trees [list of clocks]
#  set_clock_tree_options -target_skew 	value -clock_trees [list of clocks]
#  Note: it's not recommended to change -max_fanout unless necessary as doing so may degrade QoR easily.
## End of CTS Optimization Session Options #############
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_cts_settings_icc.tcl

## Source Post CTS Options
source -echo common_post_cts_timing_settings.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_post_cts_timing_settings.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
## Enabling CRPR - CRPR is usually used with timing derate (bc_wc) and with OCV
set_app_var timing_remove_clock_reconvergence_pessimism true 
#set_app_var case_analysis_sequential_propagation never
## Set Area Critical Range
## Typical value: 5 percent of critical clock period
if {$AREA_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_POST_CTS}
## Set Power Critical Range
## Typical value: 5 percent of critical clock period
if {$POWER_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_POST_CTS}
## Hold fixing cells
if { $ICC_FIX_HOLD_PREFER_CELLS != ""} {
    remove_attribute [get_lib_cells $ICC_FIX_HOLD_PREFER_CELLS] dont_touch
    set_prefer -min [get_lib_cells $ICC_FIX_HOLD_PREFER_CELLS]
    set_fix_hold_options -preferred_buffer
    # Optionally add -effort high to reduce hold buffer count and improve min delay fixing QoR
}
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_post_cts_timing_settings.tcl

set_app_var compile_instance_name_prefix icc_clock 
icc_clock
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
if {[file exists [which $ICC_IN_AOCV_TABLE_FILE]]} {
  # Enable AOCV analysis
  set_app_var timing_aocvm_enable_analysis true
  
  # Read AOCV tables for design, hierarchical cells or lib cells
  read_aocvm $ICC_IN_AOCV_TABLE_FILE
  
  # Report specified AOCV data and computed derates
  redirect -file $REPORTS_DIR_ROUTE/$ICC_CLOCK_OPT_PSYN_CEL.aocvm.rpt {report_aocvm -nosplit *}
}
extract_rc

  Loading design 'picorv32'


Warning: Port 'pcpi_wr' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[31]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[30]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[29]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[28]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[27]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[26]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[25]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[24]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[23]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[22]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[21]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[20]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[19]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[18]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[17]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[16]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[15]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[14]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[13]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[12]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[11]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[10]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[9]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_wait' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_ready' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (19/9505 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.17 0.15 (RCEX-011)
Information: Library Derived Horizontal Res : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
if {$ICC_ENABLE_CHECKPOINT} {
echo "RM-Info : Please ensure there's enough disk space before enabling the set_checkpoint_strategy feature."
set_checkpoint_strategy -enable -overwrite
# The -overwrite option is used by default. Remove it if needed.
}
if {[file exists [which $CUSTOM_CLOCK_OPT_PSYN_PRE_SCRIPT]]} {
echo "RM-Info: Sourcing [which $CUSTOM_CLOCK_OPT_PSYN_PRE_SCRIPT]"
source $CUSTOM_CLOCK_OPT_PSYN_PRE_SCRIPT
}
set clock_opt_psyn_cmd "clock_opt -no_clock_route -only_psyn -area_recovery" 
clock_opt -no_clock_route -only_psyn -area_recovery
if {$PLACE_OPT_CONGESTION_DRIVEN} {lappend clock_opt_psyn_cmd -congestion}
clock_opt -no_clock_route -only_psyn -area_recovery -congestion
if {!$DFT && [get_scan_chain] == 0} {lappend clock_opt_psyn_cmd -continue_on_missing_scandef}
clock_opt -no_clock_route -only_psyn -area_recovery -congestion -continue_on_missing_scandef
if {$POWER_OPTIMIZATION} {lappend clock_opt_psyn_cmd -power}
clock_opt -no_clock_route -only_psyn -area_recovery -congestion -continue_on_missing_scandef -power
echo $clock_opt_psyn_cmd
clock_opt -no_clock_route -only_psyn -area_recovery -congestion -continue_on_missing_scandef -power
eval $clock_opt_psyn_cmd

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : Yes
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : Yes
COPT:  Optimize Power                       : Yes
COPT:  Optimize Power Mode                  : Leakage
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Performing optimization...

  Loading design 'picorv32'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcpi_wr' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[31]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[30]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[29]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[28]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[27]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[26]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[25]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[24]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[23]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[22]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[21]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[20]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[19]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[18]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[17]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[16]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[15]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[14]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[13]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[12]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[11]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[10]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[9]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_wait' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_ready' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: The target library  has 3 Vth group. VT classification is based on threshold_voltage_group and the estimated accuracy is 100%. (ROPT-028)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.17 0.15 (RCEX-011)
Information: Library Derived Horizontal Res : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value
should not happen: h is 0, v has value

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 4
  Total moveable cell area: 31335.2
  Total fixed cell area: 164.7
  Total physical cell area: 31499.9
  Core area: (30000 30000 242800 242344)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 4
  Total moveable cell area: 31335.2
  Total fixed cell area: 164.7
  Total physical cell area: 31499.9
  Core area: (30000 30000 242800 242344)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:06   31501.1      0.00       0.0       0.2                           3158938880.0000      0.00


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:06   31501.1      0.00       0.0       0.2                           3158938880.0000      0.00
    0:00:07   31505.0      0.00       0.0       0.0                           3161668608.0000      0.00


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:07   31505.0      0.00       0.0       0.0                           3161668608.0000      0.00
    0:00:07   31505.0      0.00       0.0       0.0                           3161668608.0000      0.00
    0:00:09   31489.5      0.00       0.0       0.0                           3152175104.0000      0.00
    0:00:09   31489.5      0.00       0.0       0.0                           3152175104.0000      0.00
    0:00:09   31489.5      0.00       0.0       0.0                           3152175104.0000      0.00


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:09   31489.5      0.00       0.0       0.0                           3152175104.0000      0.00
    0:00:09   31489.5      0.00       0.0       0.0                           3152175104.0000      0.00
    0:00:09   31488.2      0.00       0.0       0.0                           3152119296.0000      0.00
    0:00:09   31488.2      0.00       0.0       0.0                           3152119296.0000      0.00
    0:00:09   31488.2      0.00       0.0       0.0                           3152119296.0000      0.00
    0:00:09   31488.2      0.00       0.0       0.0                           3152119296.0000      0.00
    0:00:10   31488.2      0.00       0.0       0.0                           3152119296.0000      0.00
    0:00:10   31488.2      0.00       0.0       0.0                           3152119296.0000      0.00
    0:00:10   31488.2      0.00       0.0       0.0                           3152119296.0000      0.00
    0:00:10   31488.2      0.00       0.0       0.0                           3152119296.0000      0.00
    0:00:10   31488.2      0.00       0.0       0.0                           3152119296.0000      0.00
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
29%...43%...57%...71%...86%...100% done.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 127 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : picorv32
  Version: H-2013.03-ICC-SP2
  Date   : Sun Dec 13 20:35:53 2020
****************************************
Std cell utilization: 69.68%  (123899/(177800-0))
(Non-fixed + Fixed)
Std cell utilization: 69.57%  (123251/(177800-648))
(Non-fixed only)
Chip area:            177800   sites, bbox (30.00 30.00 242.80 242.34) um
Std cell area:        123899   sites, (non-fixed:123251 fixed:648)
                      8995     cells, (non-fixed:8977   fixed:18)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      648      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       71 
Avg. std cell width:  2.00 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 127)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : picorv32
  Version: H-2013.03-ICC-SP2
  Date   : Sun Dec 13 20:35:53 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 8537 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : picorv32
  Version: H-2013.03-ICC-SP2
  Date   : Sun Dec 13 20:35:54 2020
****************************************

avg cell displacement:    0.403 um ( 0.24 row height)
max cell displacement:    1.736 um ( 1.04 row height)
std deviation:            0.265 um ( 0.16 row height)
number of cell moved:      7403 cells (out of 8977 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 74
  Total moveable cell area: 31322.2
  Total fixed cell area: 164.7
  Total physical cell area: 31486.9
  Core area: (30000 30000 242800 242344)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:21   31488.2      0.00       0.0      99.5                           3152119296.0000      0.00


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:22   31488.2      0.00       0.0      99.5                           3152119296.0000      0.00
    0:00:22   31573.6      0.00       0.0       0.0                           3199365632.0000      0.00
    0:00:22   31573.6      0.00       0.0       0.0                           3199365632.0000      0.00
    0:00:22   31573.6      0.00       0.0       0.0                           3199365632.0000      0.00
    0:00:22   31573.6      0.00       0.0       0.0                           3199365632.0000      0.00
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 127 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : picorv32
  Version: H-2013.03-ICC-SP2
  Date   : Sun Dec 13 20:35:57 2020
****************************************
Std cell utilization: 69.87%  (124235/(177800-0))
(Non-fixed + Fixed)
Std cell utilization: 69.76%  (123587/(177800-648))
(Non-fixed only)
Chip area:            177800   sites, bbox (30.00 30.00 242.80 242.34) um
Std cell area:        124235   sites, (non-fixed:123587 fixed:648)
                      9006     cells, (non-fixed:8988   fixed:18)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      648      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       74 
Avg. std cell width:  2.02 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 127)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : picorv32
  Version: H-2013.03-ICC-SP2
  Date   : Sun Dec 13 20:35:57 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 69 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : picorv32
  Version: H-2013.03-ICC-SP2
  Date   : Sun Dec 13 20:35:58 2020
****************************************

avg cell displacement:    0.344 um ( 0.21 row height)
max cell displacement:    1.679 um ( 1.00 row height)
std deviation:            0.278 um ( 0.17 row height)
number of cell moved:        69 cells (out of 8988 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 5
  Total moveable cell area: 31407.7
  Total fixed cell area: 164.7
  Total physical cell area: 31572.4
  Core area: (30000 30000 242800 242344)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 127 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(272800,272344). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(272800,272344). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
clock_opt completed Successfully
1
## Use -optimize_dft if you have SCANDEF and there are scan nets with hold violations.
#  Note that scan wirelength can increase and may impact QoR.
if {[file exists [which $CUSTOM_CLOCK_OPT_PSYN_POST_SCRIPT]]} {
echo "RM-Info: Sourcing [which $CUSTOM_CLOCK_OPT_PSYN_POST_SCRIPT]"
source $CUSTOM_CLOCK_OPT_PSYN_POST_SCRIPT
}
if {$ICC_ENABLE_CHECKPOINT} {set_checkpoint_strategy -disable}
route_zrt_group -all_clock_nets -reuse_existing_global_route true -stop_after_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   21  Alloctr   22  Proc  753 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,272.80,272.34)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   23  Alloctr   24  Proc  753 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 9475
Number of nets to route  = 19
Number of single or zero port nets = 35
15 nets are partially connected,
 of which 0 are detail routed and 15 are global routed.
5 nets are fully connected,
 of which 1 are detail routed and 4 are global routed.
4 nets have non-default rule iccrm_clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   27  Proc  753 
Average gCell capacity  6.38	 on layer (1)	 M1
Average gCell capacity  10.19	 on layer (2)	 M2
Average gCell capacity  10.20	 on layer (3)	 M3
Average gCell capacity  10.20	 on layer (4)	 M4
Average gCell capacity  10.17	 on layer (5)	 M5
Average gCell capacity  10.20	 on layer (6)	 M6
Average gCell capacity  10.20	 on layer (7)	 M7
Average gCell capacity  10.20	 on layer (8)	 M8
Average gCell capacity  0.95	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 12.86	 on layer (1)	 M1
Average number of tracks per gCell 10.21	 on layer (2)	 M2
Average number of tracks per gCell 10.21	 on layer (3)	 M3
Average number of tracks per gCell 10.21	 on layer (4)	 M4
Average number of tracks per gCell 10.19	 on layer (5)	 M5
Average number of tracks per gCell 10.21	 on layer (6)	 M6
Average number of tracks per gCell 10.21	 on layer (7)	 M7
Average number of tracks per gCell 10.21	 on layer (8)	 M8
Average number of tracks per gCell 0.98	 on layer (9)	 M9
Average number of tracks per gCell 0.37	 on layer (10)	 MRDL
Number of gCells = 265690
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    9 
[End of Build Congestion map] Total (MB): Used   26  Alloctr   27  Proc  763 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    9 
[End of Build Data] Total (MB): Used   26  Alloctr   27  Proc  763 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   26  Alloctr   27  Proc  764 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   26  Alloctr   27  Proc  764 
Initial. Routing result:
Initial. Both Dirs: Overflow =   432 Max = 2 GRCs =   439 (0.82%)
Initial. H routing: Overflow =   432 Max = 2 (GRCs =  5) GRCs =   439 (1.63%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =   432 Max = 2 (GRCs =  5) GRCs =   439 (1.63%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 9496.06
Initial. Layer M1 wire length = 56.91
Initial. Layer M2 wire length = 61.81
Initial. Layer M3 wire length = 4293.28
Initial. Layer M4 wire length = 3925.50
Initial. Layer M5 wire length = 473.10
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 441.34
Initial. Layer M9 wire length = 244.11
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 7265
Initial. Via VIA12SQ_C count = 2521
Initial. Via VIA23SQ count = 2315
Initial. Via VIA34SQ count = 2079
Initial. Via VIA45SQ_C count = 279
Initial. Via VIA56SQ_C count = 16
Initial. Via VIA67SQ count = 16
Initial. Via VIA78SQ count = 16
Initial. Via VIA89_C count = 23
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   26  Alloctr   27  Proc  764 
phase1. Routing result:
phase1. Both Dirs: Overflow =   427 Max = 2 GRCs =   436 (0.81%)
phase1. H routing: Overflow =   427 Max = 2 (GRCs =  3) GRCs =   436 (1.62%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =   427 Max = 2 (GRCs =  3) GRCs =   436 (1.62%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 9314.20
phase1. Layer M1 wire length = 51.11
phase1. Layer M2 wire length = 61.81
phase1. Layer M3 wire length = 4230.92
phase1. Layer M4 wire length = 3811.80
phase1. Layer M5 wire length = 473.10
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 441.34
phase1. Layer M9 wire length = 244.11
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 6709
phase1. Via VIA12SQ_C count = 2262
phase1. Via VIA23SQ count = 2129
phase1. Via VIA34SQ count = 1968
phase1. Via VIA45SQ_C count = 279
phase1. Via VIA56SQ_C count = 16
phase1. Via VIA67SQ count = 16
phase1. Via VIA78SQ count = 16
phase1. Via VIA89_C count = 23
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   26  Alloctr   27  Proc  764 
phase2. Routing result:
phase2. Both Dirs: Overflow =   259 Max = 2 GRCs =   264 (0.49%)
phase2. H routing: Overflow =   259 Max = 2 (GRCs =  3) GRCs =   264 (0.98%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =   259 Max = 2 (GRCs =  3) GRCs =   264 (0.98%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 9330.66
phase2. Layer M1 wire length = 48.17
phase2. Layer M2 wire length = 61.81
phase2. Layer M3 wire length = 4250.32
phase2. Layer M4 wire length = 3811.80
phase2. Layer M5 wire length = 473.10
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 441.34
phase2. Layer M9 wire length = 244.11
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 6707
phase2. Via VIA12SQ_C count = 2261
phase2. Via VIA23SQ count = 2128
phase2. Via VIA34SQ count = 1968
phase2. Via VIA45SQ_C count = 279
phase2. Via VIA56SQ_C count = 16
phase2. Via VIA67SQ count = 16
phase2. Via VIA78SQ count = 16
phase2. Via VIA89_C count = 23
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   26  Alloctr   27  Proc  764 
phase3. Routing result:
phase3. Both Dirs: Overflow =   259 Max = 2 GRCs =   264 (0.49%)
phase3. H routing: Overflow =   259 Max = 2 (GRCs =  3) GRCs =   264 (0.98%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   259 Max = 2 (GRCs =  3) GRCs =   264 (0.98%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 9330.66
phase3. Layer M1 wire length = 48.17
phase3. Layer M2 wire length = 61.81
phase3. Layer M3 wire length = 4250.32
phase3. Layer M4 wire length = 3811.80
phase3. Layer M5 wire length = 473.10
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 441.34
phase3. Layer M9 wire length = 244.11
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 6707
phase3. Via VIA12SQ_C count = 2261
phase3. Via VIA23SQ count = 2128
phase3. Via VIA34SQ count = 1968
phase3. Via VIA45SQ_C count = 279
phase3. Via VIA56SQ_C count = 16
phase3. Via VIA67SQ count = 16
phase3. Via VIA78SQ count = 16
phase3. Via VIA89_C count = 23
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    4  Alloctr    5  Proc   10 
[End of Whole Chip Routing] Total (MB): Used   26  Alloctr   27  Proc  764 

Congestion utilization per direction:
Average vertical track utilization   =  0.48 %
Peak    vertical track utilization   = 38.33 %
Average horizontal track utilization =  0.19 %
Peak    horizontal track utilization = 45.45 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   26  Alloctr   27  Proc  764 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc   10 
[GR: Done] Total (MB): Used   26  Alloctr   27  Proc  764 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   10 
[End of Global Routing] Total (MB): Used   21  Alloctr   22  Proc  764 
Skip track assign
Skip detail route
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
############################################################################################################
# ADDITIONAL FEATURES FOR THE POST CTS OPTIMIZATION
############################################################################################################
## When the design has congestion issues post CTS, use :
# refine_placement -congestion_effort medium
## Additional optimization can be done using the psynopt command
# psynopt -effort "medium|high"
if {$CLOCK_OPT_PSYN_PREROUTE_FOCALOPT_LAYER_OPTIMIZATION} {
## For advanced technologies, where upper metal layer resistance values are much smaller then lower layer ones,
#  you can perform layer optimization to improve existing buffer trees.
#  Use set_preroute_focal_opt_strategy to customize the settings.
report_preroute_focal_opt_strategy
preroute_focal_opt -layer_optimization
}
########################################
#         ANTENNA PREVENTION           #
########################################
if {$ICC_USE_DIODES && $ICC_PORT_PROTECTION_DIODE != ""} {
 ## Optionally insert a diode before routing to avoid antenna's on the ports of the block
 remove_attribute $ICC_PORT_PROTECTION_DIODE dont_use
 set ports [remove_from_collection [get_ports * -filter "direction==in"] [get_ports $ICC_PORT_PROTECTION_DIODE_EXCLUDE_PORTS]]
 insert_port_protection_diodes -prefix port_protection_diode -diode_cell [get_lib_cells $ICC_PORT_PROTECTION_DIODE] -port $ports -ignore_dont_touch
 legalize_placement
 
}
########################################
#           CONNECT P/G                #
########################################
## Connect Power & Ground for non-MV and MV-mode
if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
   echo "RM-Info: Sourcing [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]"
   source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT
 } else {
    derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT 
    if {!$ICC_TIE_CELL_FLOW} {derive_pg_connection -power_net $MW_POWER_NET -ground_net $MW_GROUND_NET -tie}
   }
Information: connected 11 power ports and 11 ground ports
reconnected total 0 tie highs and 0 tie lows
1
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
if {$ICC_REPORTING_EFFORT == "MED" } {
 redirect -tee -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.qor {report_qor}
 redirect -tee -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.qor -append {report_qor -summary}
 # redirect -tee -file $REPORTS_DIR_PLACE_OPT/$ICC_CLOCK_OPT_PSYN_CEL.qor -append {report_timing_histogram -range_maximum 0}
 # redirect -tee -file $REPORTS_DIR_PLACE_OPT/$ICC_CLOCK_OPT_PSYN_CEL.qor -append {report_timing_histogram -range_minimum 0}
 redirect -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.con {report_constraints}
}
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32rvt_tt1p05v125c.db, saed32hvt_tt1p05v125c.db, saed32lvt_tt1p05v125c.db}. (MWDC-290)

  Linking design 'picorv32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  picorv32                    clock_opt_psyn_icc.CEL
  saed32rvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v125c.db
  saed32hvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_tt1p05v125c.db
  saed32lvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_tt1p05v125c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Load global CTS reference options from NID to stack

  Loading design 'picorv32'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcpi_wr' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[31]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[30]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[29]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[28]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[27]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[26]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[25]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[24]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[23]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[22]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[21]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[20]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[19]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[18]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[17]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[16]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[15]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[14]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[13]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[12]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[11]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[10]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[9]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_wait' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_ready' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
19/9439 nets are routed
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (19/9512 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.17 0.15 (RCEX-011)
Information: Library Derived Horizontal Res : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:36:11 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          1.84
  Critical Path Slack:           0.09
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9006
  Buf/Inv Cell Count:             866
  CT Buf/Inv Cell Count:           18
  Combinational Cell Count:      7108
  Sequential Cell Count:         1898
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    19022.932712
  Noncombinational Area: 12550.647674
  Buf/Inv Area:           2193.516893
  Macro/Black Box Area:      0.000000
  Net Area:              10988.726227
  Net XLength        :      119855.57
  Net YLength        :      138453.91
  -----------------------------------
  Cell Area:             31573.580386
  Design Area:           42562.306613
  Net Length        :       258309.47


  Design Rules
  -----------------------------------
  Total Number of Nets:          9512
  Nets With Violations:             5
  Max Trans Violations:             0
  Max Cap Violations:               5
  -----------------------------------


  Hostname: mgt

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.71
  Logic Optimization:                 20.92
  Mapping Optimization:               40.46
  -----------------------------------------
  Overall Compile Time:              124.75
  Overall Compile Wall Clock Time:   130.27

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 5
  Total moveable cell area: 31407.7
  Total fixed cell area: 164.7
  Total physical cell area: 31572.3
  Core area: (30000 30000 242800 242344)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
1
if {$ICC_REPORTING_EFFORT != "OFF" } {
     redirect -tee -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.clock_tree {report_clock_tree -nosplit -summary}     ;# global skew report
     redirect -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.clock_timing {report_clock_timing -nosplit -type skew} ;# local skew report
}
 
****************************************
Report : clock tree
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:36:11 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  1830      18        18        0.0099    0.0720      1            164.6853
1
if {$ICC_REPORTING_EFFORT != "OFF" } {
 redirect -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.max.tim {report_timing -nosplit -capacitance -transition_time -input_pins -nets -delay max} 
 redirect -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.min.tim {report_timing -nosplit -capacitance -transition_time -input_pins -nets -delay min} 
}
if {$ICC_REPORTING_EFFORT == "MED" && $POWER_OPTIMIZATION } {
 redirect -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.power {report_power -nosplit}
}
save_mw_cel -as $ICC_CLOCK_OPT_PSYN_CEL 
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named clock_opt_psyn_icc. (UIG-5)
1
## Create Snapshot and Save
if {$ICC_REPORTING_EFFORT != "OFF" } {
 redirect -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.placement_utilization.rpt {report_placement_utilization -verbose}
 create_qor_snapshot -clock_tree -name $ICC_CLOCK_OPT_PSYN_CEL
 redirect -file $REPORTS_DIR_CLOCK_OPT_PSYN/$ICC_CLOCK_OPT_PSYN_CEL.qor_snapshot.rpt {report_qor_snapshot -no_display}
}
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (clock_opt_psyn_icc)
Design          : picorv32
Version         : H-2013.03-ICC-SP2
Date            : Sun Dec 13 20:36:14 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: N/A
Voltage unit    : 1 Volt
Power unit      : N/A
Location        : /bks2/PB17061127/DA_VLSI_PD/snapshot
***********************************************
No. of scenario = 1
--------------------------------------------------
WNS of each timing group:                
--------------------------------------------------
--------------------------------------------------
Setup WNS:                                   0.093 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                    0.000  
Hold TNS:                                    0.000  
Number of hold violations:                       0  
Number of max trans violations:                  0  
Number of max cap violations:                    5  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                        31574
Cell count:                                   9006
Buf/inv cell count:                            866
Std cell utilization:                       69.87%
CPU/ELAPSE(hr):                          0.01/0.02
Mem(Mb):                                       352
Host name:                                     mgt
--------------------------------------------------
Histogram:           
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Global Skew Report:                  CT Buf    Period 
--------------------------------------------------
clk                  0.010/0.072      18      2.0000 
--------------------------------------------------
Worst Skew                 0.010 
Worst Delay                0.072 
Max Transitions                0 
Max Caps                       1 
Max Fanouts                    0 
--------------------------------------------------
Snapshot (clock_opt_psyn_icc) is created and stored under "/bks2/PB17061127/DA_VLSI_PD/snapshot" directory
## Categorized Timing Report (CTR)
#  Use CTR in the interactive mode to view the results of create_qor_snapshot.
#  Recommended to be used with GUI opened.
#	query_qor_snapshot -display (or GUI: Timing -> Query QoR Snapshot)
#  query_qor_snapshot condenses the timing report into a cross-referencing table for quick analysis. 
#  It can be used to highlight violating paths and metric in the layout window and timing reports. 
#  CTR also provides special options to focus on top-level and hierarchical timing issues. 
#  When dealing with dirty designs, increasing the number violations per path to 20-30 when generating a snapshot can help 
#  find more issues after each run (create_qor_snapshot -max_paths 20). 
exit

Thank you...
Exit IC Compiler!
