|project
SW[0] => blow_toggle.OUTPUTSELECT
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
KEY[0] => KEY[0].IN2
KEY[1] => ~NO_FANOUT~
KEY[2] => blow_toggle.DATAB
KEY[3] => ~NO_FANOUT~
GPIO[0] => GPIO[0].IN1
HEX0[0] << hex_display:h0.OUT
HEX0[1] << hex_display:h0.OUT
HEX0[2] << hex_display:h0.OUT
HEX0[3] << hex_display:h0.OUT
HEX0[4] << hex_display:h0.OUT
HEX0[5] << hex_display:h0.OUT
HEX0[6] << hex_display:h0.OUT
HEX1[0] << hex_display:h1.OUT
HEX1[1] << hex_display:h1.OUT
HEX1[2] << hex_display:h1.OUT
HEX1[3] << hex_display:h1.OUT
HEX1[4] << hex_display:h1.OUT
HEX1[5] << hex_display:h1.OUT
HEX1[6] << hex_display:h1.OUT
HEX2[0] << hex_display:h2.OUT
HEX2[1] << hex_display:h2.OUT
HEX2[2] << hex_display:h2.OUT
HEX2[3] << hex_display:h2.OUT
HEX2[4] << hex_display:h2.OUT
HEX2[5] << hex_display:h2.OUT
HEX2[6] << hex_display:h2.OUT
HEX3[0] << hex_display:h3.OUT
HEX3[1] << hex_display:h3.OUT
HEX3[2] << hex_display:h3.OUT
HEX3[3] << hex_display:h3.OUT
HEX3[4] << hex_display:h3.OUT
HEX3[5] << hex_display:h3.OUT
HEX3[6] << hex_display:h3.OUT
HEX4[0] << hex_display:h4.OUT
HEX4[1] << hex_display:h4.OUT
HEX4[2] << hex_display:h4.OUT
HEX4[3] << hex_display:h4.OUT
HEX4[4] << hex_display:h4.OUT
HEX4[5] << hex_display:h4.OUT
HEX4[6] << hex_display:h4.OUT
HEX5[0] << hex_display:h5.OUT
HEX5[1] << hex_display:h5.OUT
HEX5[2] << hex_display:h5.OUT
HEX5[3] << hex_display:h5.OUT
HEX5[4] << hex_display:h5.OUT
HEX5[5] << hex_display:h5.OUT
HEX5[6] << hex_display:h5.OUT
CLOCK_50 => CLOCK_50.IN9
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_R[8] << vga_adapter:VGA.VGA_R
VGA_R[9] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_G[8] << vga_adapter:VGA.VGA_G
VGA_G[9] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
VGA_B[8] << vga_adapter:VGA.VGA_B
VGA_B[9] << vga_adapter:VGA.VGA_B


|project|rd:RateDivider
Clock => Q[0].CLK
Clock => Q[1].CLK
Clock => Q[2].CLK
Clock => Q[3].CLK
Clock => Q[4].CLK
Clock => Q[5].CLK
Clock => Q[6].CLK
Clock => Q[7].CLK
Clock => Q[8].CLK
Clock => Q[9].CLK
Clock => Q[10].CLK
Clock => Q[11].CLK
Clock => Q[12].CLK
Clock => Q[13].CLK
Clock => Q[14].CLK
Clock => Q[15].CLK
Clock => Q[16].CLK
Clock => Q[17].CLK
Clock => Q[18].CLK
Clock => out.CLK
Enable <= out.DB_MAX_OUTPUT_PORT_TYPE


|project|linearFeedbackShiftRegister:lfsr
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
clock => shift_reg[2].CLK
clock => shift_reg[3].CLK
clock => shift_reg[4].CLK
clock => shift_reg[5].CLK
clock => shift_reg[6].CLK
clock => shift_reg[7].CLK
seed[0] => shift_reg.IN0
seed[1] => shift_reg.IN0
seed[2] => shift_reg.IN0
seed[3] => shift_reg.IN0
seed[4] => shift_reg.IN0
seed[5] => shift_reg.IN0
seed[6] => shift_reg.IN0
seed[7] => shift_reg.IN0
seed[8] => shift_reg.IN1
seed[9] => shift_reg.IN1
seed[10] => shift_reg.IN1
seed[11] => shift_reg.IN1
seed[12] => shift_reg.IN1
seed[13] => shift_reg.IN1
seed[14] => shift_reg.IN1
seed[15] => shift_reg.IN1
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
randnum[0] <= shift_reg[6].DB_MAX_OUTPUT_PORT_TYPE
randnum[1] <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
randnum[2] <= <GND>


|project|fsm:FSM
clock => velocity_m2[0].CLK
clock => velocity_m2[1].CLK
clock => shift_amount[0]~reg0.CLK
clock => shift_amount[1]~reg0.CLK
clock => shift_amount[2]~reg0.CLK
clock => shift_amount[3]~reg0.CLK
clock => shift_amount[4]~reg0.CLK
clock => shift_amount[5]~reg0.CLK
clock => shift_amount[6]~reg0.CLK
clock => velocity_m1[0].CLK
clock => velocity_m1[1].CLK
clock => v_velocity_m2[0].CLK
clock => v_velocity_m2[1].CLK
clock => shift_amount_two[0]~reg0.CLK
clock => shift_amount_two[1]~reg0.CLK
clock => shift_amount_two[2]~reg0.CLK
clock => shift_amount_two[3]~reg0.CLK
clock => shift_amount_two[4]~reg0.CLK
clock => shift_amount_two[5]~reg0.CLK
clock => shift_amount_two[6]~reg0.CLK
clock => v_velocity_m1[0].CLK
clock => v_velocity_m1[1].CLK
clock => load_y[0]~reg0.CLK
clock => load_y[1]~reg0.CLK
clock => load_y[2]~reg0.CLK
clock => load_y[3]~reg0.CLK
clock => load_y[4]~reg0.CLK
clock => load_y[5]~reg0.CLK
clock => load_y[6]~reg0.CLK
clock => load_x[0]~reg0.CLK
clock => load_x[1]~reg0.CLK
clock => load_x[2]~reg0.CLK
clock => load_x[3]~reg0.CLK
clock => load_x[4]~reg0.CLK
clock => load_x[5]~reg0.CLK
clock => load_x[6]~reg0.CLK
clock => load_x[7]~reg0.CLK
clock => resetting.CLK
clock => curState~1.DATAIN
update => always0.IN0
reset => resetting.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
reset => curState.OUTPUTSELECT
blow => Selector8.IN3
blow => shift_amount.DATAB
blow => Selector7.IN2
load <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
load_x[0] <= load_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_x[1] <= load_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_x[2] <= load_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_x[3] <= load_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_x[4] <= load_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_x[5] <= load_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_x[6] <= load_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_x[7] <= load_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_y[0] <= load_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_y[1] <= load_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_y[2] <= load_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_y[3] <= load_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_y[4] <= load_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_y[5] <= load_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_y[6] <= load_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randval[0] => Decoder0.IN1
randval[1] => Decoder0.IN0
randval[1] => v_velocity_m2.DATAB
continueDraw => always0.IN1
experiment => v_velocity_m2.OUTPUTSELECT
experiment => v_velocity_m2.OUTPUTSELECT
complete_player => nextState.OUTPUTSELECT
complete_player => nextState.OUTPUTSELECT
complete_player => Selector2.IN4
complete_player => Selector1.IN2
complete_player => Selector0.IN1
complete_m1 => nextState.OUTPUTSELECT
complete_m1 => nextState.OUTPUTSELECT
complete_m1 => Selector4.IN4
complete_m1 => Selector3.IN2
complete_m1 => Selector2.IN2
complete_m2 => nextState.OUTPUTSELECT
complete_m2 => nextState.OUTPUTSELECT
complete_m2 => nextState.detectHits.DATAB
complete_m2 => Selector5.IN2
complete_m2 => Selector4.IN2
complete_start => Selector0.IN4
complete_start => Selector8.IN1
player_x[0] => LessThan0.IN14
player_x[0] => LessThan1.IN14
player_x[0] => LessThan2.IN8
player_x[0] => LessThan3.IN10
player_x[0] => LessThan8.IN14
player_x[0] => LessThan9.IN14
player_x[0] => LessThan10.IN8
player_x[0] => LessThan11.IN10
player_x[0] => load_x.DATAB
player_x[1] => LessThan0.IN13
player_x[1] => LessThan1.IN13
player_x[1] => LessThan2.IN7
player_x[1] => LessThan3.IN9
player_x[1] => LessThan8.IN13
player_x[1] => LessThan9.IN13
player_x[1] => LessThan10.IN7
player_x[1] => LessThan11.IN9
player_x[1] => load_x.DATAB
player_x[2] => LessThan0.IN12
player_x[2] => LessThan1.IN12
player_x[2] => LessThan2.IN6
player_x[2] => LessThan3.IN8
player_x[2] => LessThan8.IN12
player_x[2] => LessThan9.IN12
player_x[2] => LessThan10.IN6
player_x[2] => LessThan11.IN8
player_x[2] => load_x.DATAB
player_x[3] => LessThan0.IN11
player_x[3] => LessThan1.IN11
player_x[3] => LessThan2.IN5
player_x[3] => LessThan3.IN7
player_x[3] => LessThan8.IN11
player_x[3] => LessThan9.IN11
player_x[3] => LessThan10.IN5
player_x[3] => LessThan11.IN7
player_x[3] => load_x.DATAB
player_x[4] => LessThan0.IN10
player_x[4] => LessThan2.IN4
player_x[4] => LessThan8.IN10
player_x[4] => LessThan10.IN4
player_x[4] => Add3.IN8
player_x[4] => load_x.DATAB
player_x[5] => LessThan0.IN9
player_x[5] => LessThan2.IN3
player_x[5] => LessThan8.IN9
player_x[5] => LessThan10.IN3
player_x[5] => Add3.IN7
player_x[5] => load_x.DATAB
player_x[6] => LessThan0.IN8
player_x[6] => LessThan2.IN2
player_x[6] => LessThan8.IN8
player_x[6] => LessThan10.IN2
player_x[6] => Add3.IN6
player_x[6] => load_x.DATAB
player_x[7] => LessThan0.IN7
player_x[7] => LessThan2.IN1
player_x[7] => LessThan8.IN7
player_x[7] => LessThan10.IN1
player_x[7] => Add3.IN5
player_x[7] => load_x.DATAB
player_y[0] => LessThan4.IN7
player_y[0] => LessThan5.IN9
player_y[0] => LessThan6.IN14
player_y[0] => LessThan7.IN14
player_y[0] => LessThan12.IN7
player_y[0] => LessThan13.IN9
player_y[0] => LessThan14.IN14
player_y[0] => LessThan15.IN14
player_y[0] => load_y.DATAB
player_y[1] => LessThan4.IN6
player_y[1] => LessThan5.IN8
player_y[1] => LessThan6.IN13
player_y[1] => LessThan7.IN13
player_y[1] => LessThan12.IN6
player_y[1] => LessThan13.IN8
player_y[1] => LessThan14.IN13
player_y[1] => LessThan15.IN13
player_y[1] => load_y.DATAB
player_y[2] => LessThan4.IN5
player_y[2] => LessThan5.IN7
player_y[2] => LessThan6.IN12
player_y[2] => LessThan7.IN12
player_y[2] => LessThan12.IN5
player_y[2] => LessThan13.IN7
player_y[2] => LessThan14.IN12
player_y[2] => LessThan15.IN12
player_y[2] => load_y.DATAB
player_y[3] => LessThan4.IN4
player_y[3] => LessThan5.IN6
player_y[3] => LessThan6.IN11
player_y[3] => LessThan7.IN11
player_y[3] => LessThan12.IN4
player_y[3] => LessThan13.IN6
player_y[3] => LessThan14.IN11
player_y[3] => LessThan15.IN11
player_y[3] => load_y.DATAB
player_y[4] => LessThan4.IN3
player_y[4] => LessThan6.IN10
player_y[4] => LessThan12.IN3
player_y[4] => LessThan14.IN10
player_y[4] => Add5.IN6
player_y[4] => load_y.DATAB
player_y[5] => LessThan4.IN2
player_y[5] => LessThan6.IN9
player_y[5] => LessThan12.IN2
player_y[5] => LessThan14.IN9
player_y[5] => Add5.IN5
player_y[5] => load_y.DATAB
player_y[6] => LessThan4.IN1
player_y[6] => LessThan6.IN8
player_y[6] => LessThan12.IN1
player_y[6] => LessThan14.IN8
player_y[6] => Add5.IN4
player_y[6] => load_y.DATAB
m1_x[0] => LessThan0.IN18
m1_x[0] => LessThan1.IN18
m1_x[0] => LessThan2.IN16
m1_x[0] => LessThan3.IN18
m1_x[0] => LessThan16.IN16
m1_x[1] => LessThan0.IN17
m1_x[1] => LessThan1.IN17
m1_x[1] => LessThan2.IN15
m1_x[1] => LessThan3.IN17
m1_x[1] => LessThan16.IN15
m1_x[2] => LessThan0.IN16
m1_x[2] => LessThan1.IN16
m1_x[2] => LessThan2.IN14
m1_x[2] => LessThan3.IN16
m1_x[2] => LessThan16.IN14
m1_x[3] => LessThan0.IN15
m1_x[3] => LessThan1.IN15
m1_x[3] => LessThan2.IN13
m1_x[3] => LessThan3.IN15
m1_x[3] => LessThan16.IN13
m1_x[4] => Add0.IN8
m1_x[4] => LessThan2.IN12
m1_x[4] => LessThan3.IN14
m1_x[4] => LessThan16.IN12
m1_x[5] => Add0.IN7
m1_x[5] => LessThan2.IN11
m1_x[5] => LessThan3.IN13
m1_x[5] => LessThan16.IN11
m1_x[6] => Add0.IN6
m1_x[6] => LessThan2.IN10
m1_x[6] => LessThan3.IN12
m1_x[6] => LessThan16.IN10
m1_x[7] => Add0.IN5
m1_x[7] => LessThan2.IN9
m1_x[7] => LessThan3.IN11
m1_x[7] => LessThan16.IN9
m1_y[0] => LessThan4.IN14
m1_y[0] => LessThan5.IN16
m1_y[0] => LessThan6.IN16
m1_y[0] => LessThan7.IN16
m1_y[1] => LessThan4.IN13
m1_y[1] => LessThan5.IN15
m1_y[1] => LessThan6.IN15
m1_y[1] => LessThan7.IN15
m1_y[2] => LessThan4.IN12
m1_y[2] => LessThan5.IN14
m1_y[2] => Add1.IN10
m1_y[3] => LessThan4.IN11
m1_y[3] => LessThan5.IN13
m1_y[3] => Add1.IN9
m1_y[4] => LessThan4.IN10
m1_y[4] => LessThan5.IN12
m1_y[4] => Add1.IN8
m1_y[5] => LessThan4.IN9
m1_y[5] => LessThan5.IN11
m1_y[5] => Add1.IN7
m1_y[6] => LessThan4.IN8
m1_y[6] => LessThan5.IN10
m1_y[6] => Add1.IN6
m2_x[0] => LessThan8.IN18
m2_x[0] => LessThan9.IN18
m2_x[0] => LessThan10.IN16
m2_x[0] => LessThan11.IN18
m2_x[0] => LessThan17.IN16
m2_x[1] => LessThan8.IN17
m2_x[1] => LessThan9.IN17
m2_x[1] => LessThan10.IN15
m2_x[1] => LessThan11.IN17
m2_x[1] => LessThan17.IN15
m2_x[2] => LessThan8.IN16
m2_x[2] => LessThan9.IN16
m2_x[2] => LessThan10.IN14
m2_x[2] => LessThan11.IN16
m2_x[2] => LessThan17.IN14
m2_x[3] => LessThan8.IN15
m2_x[3] => LessThan9.IN15
m2_x[3] => LessThan10.IN13
m2_x[3] => LessThan11.IN15
m2_x[3] => LessThan17.IN13
m2_x[4] => Add2.IN8
m2_x[4] => LessThan10.IN12
m2_x[4] => LessThan11.IN14
m2_x[4] => LessThan17.IN12
m2_x[5] => Add2.IN7
m2_x[5] => LessThan10.IN11
m2_x[5] => LessThan11.IN13
m2_x[5] => LessThan17.IN11
m2_x[6] => Add2.IN6
m2_x[6] => LessThan10.IN10
m2_x[6] => LessThan11.IN12
m2_x[6] => LessThan17.IN10
m2_x[7] => Add2.IN5
m2_x[7] => LessThan10.IN9
m2_x[7] => LessThan11.IN11
m2_x[7] => LessThan17.IN9
m2_y[0] => LessThan12.IN14
m2_y[0] => LessThan13.IN16
m2_y[0] => LessThan14.IN16
m2_y[0] => LessThan15.IN16
m2_y[1] => LessThan12.IN13
m2_y[1] => LessThan13.IN15
m2_y[1] => LessThan14.IN15
m2_y[1] => LessThan15.IN15
m2_y[2] => LessThan12.IN12
m2_y[2] => LessThan13.IN14
m2_y[2] => Add4.IN10
m2_y[3] => LessThan12.IN11
m2_y[3] => LessThan13.IN13
m2_y[3] => Add4.IN9
m2_y[4] => LessThan12.IN10
m2_y[4] => LessThan13.IN12
m2_y[4] => Add4.IN8
m2_y[5] => LessThan12.IN9
m2_y[5] => LessThan13.IN11
m2_y[5] => Add4.IN7
m2_y[6] => LessThan12.IN8
m2_y[6] => LessThan13.IN10
m2_y[6] => Add4.IN6
draw_player <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
draw_d_player <= draw_d_player.DB_MAX_OUTPUT_PORT_TYPE
draw_m1 <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
draw_m2 <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
draw_start <= draw_start.DB_MAX_OUTPUT_PORT_TYPE
shift_h <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
shift_v <= shift_v.DB_MAX_OUTPUT_PORT_TYPE
clear <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[0] <= shift_amount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[1] <= shift_amount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[2] <= shift_amount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[3] <= shift_amount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[4] <= shift_amount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[5] <= shift_amount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[6] <= shift_amount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount_two[0] <= shift_amount_two[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount_two[1] <= shift_amount_two[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount_two[2] <= shift_amount_two[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount_two[3] <= shift_amount_two[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount_two[4] <= shift_amount_two[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount_two[5] <= shift_amount_two[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount_two[6] <= shift_amount_two[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
state[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
colour[6] => colour[6].IN1
colour[7] => colour[7].IN1
colour[8] => colour[8].IN1
colour[9] => colour[9].IN1
colour[10] => colour[10].IN1
colour[11] => colour[11].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|project|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_63g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_63g1:auto_generated.data_a[0]
data_a[1] => altsyncram_63g1:auto_generated.data_a[1]
data_a[2] => altsyncram_63g1:auto_generated.data_a[2]
data_a[3] => altsyncram_63g1:auto_generated.data_a[3]
data_a[4] => altsyncram_63g1:auto_generated.data_a[4]
data_a[5] => altsyncram_63g1:auto_generated.data_a[5]
data_a[6] => altsyncram_63g1:auto_generated.data_a[6]
data_a[7] => altsyncram_63g1:auto_generated.data_a[7]
data_a[8] => altsyncram_63g1:auto_generated.data_a[8]
data_a[9] => altsyncram_63g1:auto_generated.data_a[9]
data_a[10] => altsyncram_63g1:auto_generated.data_a[10]
data_a[11] => altsyncram_63g1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_63g1:auto_generated.address_a[0]
address_a[1] => altsyncram_63g1:auto_generated.address_a[1]
address_a[2] => altsyncram_63g1:auto_generated.address_a[2]
address_a[3] => altsyncram_63g1:auto_generated.address_a[3]
address_a[4] => altsyncram_63g1:auto_generated.address_a[4]
address_a[5] => altsyncram_63g1:auto_generated.address_a[5]
address_a[6] => altsyncram_63g1:auto_generated.address_a[6]
address_a[7] => altsyncram_63g1:auto_generated.address_a[7]
address_a[8] => altsyncram_63g1:auto_generated.address_a[8]
address_a[9] => altsyncram_63g1:auto_generated.address_a[9]
address_a[10] => altsyncram_63g1:auto_generated.address_a[10]
address_a[11] => altsyncram_63g1:auto_generated.address_a[11]
address_a[12] => altsyncram_63g1:auto_generated.address_a[12]
address_a[13] => altsyncram_63g1:auto_generated.address_a[13]
address_a[14] => altsyncram_63g1:auto_generated.address_a[14]
address_b[0] => altsyncram_63g1:auto_generated.address_b[0]
address_b[1] => altsyncram_63g1:auto_generated.address_b[1]
address_b[2] => altsyncram_63g1:auto_generated.address_b[2]
address_b[3] => altsyncram_63g1:auto_generated.address_b[3]
address_b[4] => altsyncram_63g1:auto_generated.address_b[4]
address_b[5] => altsyncram_63g1:auto_generated.address_b[5]
address_b[6] => altsyncram_63g1:auto_generated.address_b[6]
address_b[7] => altsyncram_63g1:auto_generated.address_b[7]
address_b[8] => altsyncram_63g1:auto_generated.address_b[8]
address_b[9] => altsyncram_63g1:auto_generated.address_b[9]
address_b[10] => altsyncram_63g1:auto_generated.address_b[10]
address_b[11] => altsyncram_63g1:auto_generated.address_b[11]
address_b[12] => altsyncram_63g1:auto_generated.address_b[12]
address_b[13] => altsyncram_63g1:auto_generated.address_b[13]
address_b[14] => altsyncram_63g1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_63g1:auto_generated.clock0
clock1 => altsyncram_63g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_63g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_63g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_63g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_63g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_63g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_63g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_63g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_63g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_63g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_63g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_63g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_63g1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_63g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => decode_lsa:decode2.data[0]
address_a[13] => decode_lsa:wren_decode_a.data[0]
address_a[14] => decode_lsa:decode2.data[1]
address_a[14] => decode_lsa:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_e8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_e8a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
q_b[0] <= mux_gob:mux3.result[0]
q_b[1] <= mux_gob:mux3.result[1]
q_b[2] <= mux_gob:mux3.result[2]
q_b[3] <= mux_gob:mux3.result[3]
q_b[4] <= mux_gob:mux3.result[4]
q_b[5] <= mux_gob:mux3.result[5]
q_b[6] <= mux_gob:mux3.result[6]
q_b[7] <= mux_gob:mux3.result[7]
q_b[8] <= mux_gob:mux3.result[8]
q_b[9] <= mux_gob:mux3.result[9]
q_b[10] <= mux_gob:mux3.result[10]
q_b[11] <= mux_gob:mux3.result[11]
wren_a => decode_lsa:decode2.enable
wren_a => decode_lsa:wren_decode_a.enable


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_63g1:auto_generated|decode_lsa:decode2
data[0] => w_anode630w[1].IN0
data[0] => w_anode643w[1].IN1
data[0] => w_anode651w[1].IN0
data[0] => w_anode659w[1].IN1
data[1] => w_anode630w[2].IN0
data[1] => w_anode643w[2].IN0
data[1] => w_anode651w[2].IN1
data[1] => w_anode659w[2].IN1
enable => w_anode630w[1].IN0
enable => w_anode643w[1].IN0
enable => w_anode651w[1].IN0
enable => w_anode659w[1].IN0
eq[0] <= w_anode630w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode643w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode651w[2].DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_63g1:auto_generated|decode_e8a:rden_decode_b
data[0] => w_anode668w[1].IN0
data[0] => w_anode682w[1].IN1
data[0] => w_anode691w[1].IN0
data[0] => w_anode700w[1].IN1
data[1] => w_anode668w[2].IN0
data[1] => w_anode682w[2].IN0
data[1] => w_anode691w[2].IN1
data[1] => w_anode700w[2].IN1
eq[0] <= w_anode668w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode691w[2].DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_63g1:auto_generated|decode_lsa:wren_decode_a
data[0] => w_anode630w[1].IN0
data[0] => w_anode643w[1].IN1
data[0] => w_anode651w[1].IN0
data[0] => w_anode659w[1].IN1
data[1] => w_anode630w[2].IN0
data[1] => w_anode643w[2].IN0
data[1] => w_anode651w[2].IN1
data[1] => w_anode659w[2].IN1
enable => w_anode630w[1].IN0
enable => w_anode643w[1].IN0
enable => w_anode651w[1].IN0
enable => w_anode659w[1].IN0
eq[0] <= w_anode630w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode643w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode651w[2].DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_63g1:auto_generated|mux_gob:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data1_wire[0].IN0
data[13] => data1_wire[1].IN0
data[14] => data1_wire[2].IN0
data[15] => data1_wire[3].IN0
data[16] => data1_wire[4].IN0
data[17] => data1_wire[5].IN0
data[18] => data1_wire[6].IN0
data[19] => data1_wire[7].IN0
data[20] => data1_wire[8].IN0
data[21] => data1_wire[9].IN0
data[22] => data1_wire[10].IN0
data[23] => data1_wire[11].IN0
data[24] => data2_wire[0].IN0
data[25] => data2_wire[1].IN0
data[26] => data2_wire[2].IN0
data[27] => data2_wire[3].IN0
data[28] => data2_wire[4].IN0
data[29] => data2_wire[5].IN0
data[30] => data2_wire[6].IN0
data[31] => data2_wire[7].IN0
data[32] => data2_wire[8].IN0
data[33] => data2_wire[9].IN0
data[34] => data2_wire[10].IN0
data[35] => data2_wire[11].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[11].IN0
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|project|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[1] => VGA_B[4].DATAIN
pixel_colour[2] => VGA_B[5].DATAIN
pixel_colour[3] => VGA_B[6].DATAIN
pixel_colour[4] => VGA_G[3].DATAIN
pixel_colour[5] => VGA_G[4].DATAIN
pixel_colour[6] => VGA_G[5].DATAIN
pixel_colour[7] => VGA_G[6].DATAIN
pixel_colour[8] => VGA_R[3].DATAIN
pixel_colour[9] => VGA_R[4].DATAIN
pixel_colour[10] => VGA_R[5].DATAIN
pixel_colour[11] => VGA_R[6].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= <GND>
VGA_R[8] <= <GND>
VGA_R[9] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= <GND>
VGA_G[8] <= <GND>
VGA_G[9] <= <GND>
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= <GND>
VGA_B[8] <= <GND>
VGA_B[9] <= <GND>
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|project|balloon_sprite_control:player
clk => y_pos[0].CLK
clk => y_pos[1].CLK
clk => y_pos[2].CLK
clk => y_pos[3].CLK
clk => y_pos[4].CLK
clk => y_pos[5].CLK
clk => y_pos[6].CLK
clk => x_pos[0].CLK
clk => x_pos[1].CLK
clk => x_pos[2].CLK
clk => x_pos[3].CLK
clk => x_pos[4].CLK
clk => x_pos[5].CLK
clk => x_pos[6].CLK
clk => x_pos[7].CLK
clk => pointer[0].CLK
clk => pointer[1].CLK
clk => pointer[2].CLK
clk => pointer[3].CLK
clk => pointer[4].CLK
clk => pointer[5].CLK
clk => pointer[6].CLK
clk => pointer[7].CLK
clk => colour_out[0]~reg0.CLK
clk => colour_out[1]~reg0.CLK
clk => colour_out[2]~reg0.CLK
clk => colour_out[3]~reg0.CLK
clk => colour_out[4]~reg0.CLK
clk => colour_out[5]~reg0.CLK
clk => colour_out[6]~reg0.CLK
clk => colour_out[7]~reg0.CLK
clk => colour_out[8]~reg0.CLK
clk => colour_out[9]~reg0.CLK
clk => colour_out[10]~reg0.CLK
clk => colour_out[11]~reg0.CLK
clk => y_out[0]~reg0.CLK
clk => y_out[1]~reg0.CLK
clk => y_out[2]~reg0.CLK
clk => y_out[3]~reg0.CLK
clk => y_out[4]~reg0.CLK
clk => y_out[5]~reg0.CLK
clk => y_out[6]~reg0.CLK
clk => x_out[0]~reg0.CLK
clk => x_out[1]~reg0.CLK
clk => x_out[2]~reg0.CLK
clk => x_out[3]~reg0.CLK
clk => x_out[4]~reg0.CLK
clk => x_out[5]~reg0.CLK
clk => x_out[6]~reg0.CLK
clk => x_out[7]~reg0.CLK
draw => y_pos[0].ENA
draw => y_pos[1].ENA
draw => y_pos[2].ENA
draw => y_pos[3].ENA
draw => y_pos[4].ENA
draw => y_pos[5].ENA
draw => y_pos[6].ENA
draw => x_pos[0].ENA
draw => x_pos[1].ENA
draw => x_pos[2].ENA
draw => x_pos[3].ENA
draw => x_pos[4].ENA
draw => x_pos[5].ENA
draw => x_pos[6].ENA
draw => x_pos[7].ENA
draw => pointer[0].ENA
draw => pointer[1].ENA
draw => pointer[2].ENA
draw => pointer[3].ENA
draw => pointer[4].ENA
draw => pointer[5].ENA
draw => pointer[6].ENA
draw => pointer[7].ENA
draw => colour_out[0]~reg0.ENA
draw => colour_out[1]~reg0.ENA
draw => colour_out[2]~reg0.ENA
draw => colour_out[3]~reg0.ENA
draw => colour_out[4]~reg0.ENA
draw => colour_out[5]~reg0.ENA
draw => colour_out[6]~reg0.ENA
draw => colour_out[7]~reg0.ENA
draw => colour_out[8]~reg0.ENA
draw => colour_out[9]~reg0.ENA
draw => colour_out[10]~reg0.ENA
draw => colour_out[11]~reg0.ENA
draw => y_out[0]~reg0.ENA
draw => y_out[1]~reg0.ENA
draw => y_out[2]~reg0.ENA
draw => y_out[3]~reg0.ENA
draw => y_out[4]~reg0.ENA
draw => y_out[5]~reg0.ENA
draw => y_out[6]~reg0.ENA
draw => x_out[0]~reg0.ENA
draw => x_out[1]~reg0.ENA
draw => x_out[2]~reg0.ENA
draw => x_out[3]~reg0.ENA
draw => x_out[4]~reg0.ENA
draw => x_out[5]~reg0.ENA
draw => x_out[6]~reg0.ENA
draw => x_out[7]~reg0.ENA
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
shift_amount[0] => Add0.IN8
shift_amount[0] => Add3.IN8
shift_amount[0] => Add5.IN7
shift_amount[0] => Add8.IN7
shift_amount[1] => Add0.IN7
shift_amount[1] => Add3.IN7
shift_amount[1] => Add5.IN6
shift_amount[1] => Add8.IN6
shift_amount[2] => Add0.IN6
shift_amount[2] => Add3.IN6
shift_amount[2] => Add5.IN5
shift_amount[2] => Add8.IN5
shift_amount[3] => Add0.IN5
shift_amount[3] => Add3.IN5
shift_amount[3] => Add5.IN4
shift_amount[3] => Add8.IN4
shift_amount[4] => Add0.IN4
shift_amount[4] => Add3.IN4
shift_amount[4] => Add5.IN3
shift_amount[4] => Add8.IN3
shift_amount[5] => Add0.IN3
shift_amount[5] => Add3.IN3
shift_amount[5] => Add5.IN2
shift_amount[5] => Add8.IN2
shift_amount[6] => Add0.IN2
shift_amount[6] => Add3.IN2
shift_amount[6] => Add5.IN1
shift_amount[6] => Add8.IN1
load_x[0] => x_pos.DATAB
load_x[1] => x_pos.DATAB
load_x[2] => x_pos.DATAB
load_x[3] => x_pos.DATAB
load_x[4] => x_pos.DATAB
load_x[5] => x_pos.DATAB
load_x[6] => x_pos.DATAB
load_x[7] => x_pos.DATAB
load_y[0] => y_pos.DATAB
load_y[1] => y_pos.DATAB
load_y[2] => y_pos.DATAB
load_y[3] => y_pos.DATAB
load_y[4] => y_pos.DATAB
load_y[5] => y_pos.DATAB
load_y[6] => y_pos.DATAB
complete <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[3] <= colour_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[4] <= colour_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[5] <= colour_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[6] <= colour_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[7] <= colour_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[8] <= colour_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[9] <= colour_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[10] <= colour_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[11] <= colour_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[0] <= posx[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[1] <= posx[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[2] <= posx[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[3] <= posx[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[4] <= posx[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[5] <= posx[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[6] <= posx[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[7] <= posx[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[0] <= posy[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[1] <= posy[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[2] <= posy[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[3] <= posy[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[4] <= posy[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[5] <= posy[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[6] <= posy[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|project|balloon_i_sprite_control:d_player
clk => y_pos[0].CLK
clk => y_pos[1].CLK
clk => y_pos[2].CLK
clk => y_pos[3].CLK
clk => y_pos[4].CLK
clk => y_pos[5].CLK
clk => y_pos[6].CLK
clk => x_pos[0].CLK
clk => x_pos[1].CLK
clk => x_pos[2].CLK
clk => x_pos[3].CLK
clk => x_pos[4].CLK
clk => x_pos[5].CLK
clk => x_pos[6].CLK
clk => x_pos[7].CLK
clk => pointer[0].CLK
clk => pointer[1].CLK
clk => pointer[2].CLK
clk => pointer[3].CLK
clk => pointer[4].CLK
clk => pointer[5].CLK
clk => pointer[6].CLK
clk => pointer[7].CLK
clk => colour_out[0]~reg0.CLK
clk => colour_out[1]~reg0.CLK
clk => colour_out[2]~reg0.CLK
clk => colour_out[3]~reg0.CLK
clk => colour_out[4]~reg0.CLK
clk => colour_out[5]~reg0.CLK
clk => colour_out[6]~reg0.CLK
clk => colour_out[7]~reg0.CLK
clk => colour_out[8]~reg0.CLK
clk => colour_out[9]~reg0.CLK
clk => colour_out[10]~reg0.CLK
clk => colour_out[11]~reg0.CLK
clk => y_out[0]~reg0.CLK
clk => y_out[1]~reg0.CLK
clk => y_out[2]~reg0.CLK
clk => y_out[3]~reg0.CLK
clk => y_out[4]~reg0.CLK
clk => y_out[5]~reg0.CLK
clk => y_out[6]~reg0.CLK
clk => x_out[0]~reg0.CLK
clk => x_out[1]~reg0.CLK
clk => x_out[2]~reg0.CLK
clk => x_out[3]~reg0.CLK
clk => x_out[4]~reg0.CLK
clk => x_out[5]~reg0.CLK
clk => x_out[6]~reg0.CLK
clk => x_out[7]~reg0.CLK
draw => y_pos[0].ENA
draw => y_pos[1].ENA
draw => y_pos[2].ENA
draw => y_pos[3].ENA
draw => y_pos[4].ENA
draw => y_pos[5].ENA
draw => y_pos[6].ENA
draw => x_pos[0].ENA
draw => x_pos[1].ENA
draw => x_pos[2].ENA
draw => x_pos[3].ENA
draw => x_pos[4].ENA
draw => x_pos[5].ENA
draw => x_pos[6].ENA
draw => x_pos[7].ENA
draw => pointer[0].ENA
draw => pointer[1].ENA
draw => pointer[2].ENA
draw => pointer[3].ENA
draw => pointer[4].ENA
draw => pointer[5].ENA
draw => pointer[6].ENA
draw => pointer[7].ENA
draw => colour_out[0]~reg0.ENA
draw => colour_out[1]~reg0.ENA
draw => colour_out[2]~reg0.ENA
draw => colour_out[3]~reg0.ENA
draw => colour_out[4]~reg0.ENA
draw => colour_out[5]~reg0.ENA
draw => colour_out[6]~reg0.ENA
draw => colour_out[7]~reg0.ENA
draw => colour_out[8]~reg0.ENA
draw => colour_out[9]~reg0.ENA
draw => colour_out[10]~reg0.ENA
draw => colour_out[11]~reg0.ENA
draw => y_out[0]~reg0.ENA
draw => y_out[1]~reg0.ENA
draw => y_out[2]~reg0.ENA
draw => y_out[3]~reg0.ENA
draw => y_out[4]~reg0.ENA
draw => y_out[5]~reg0.ENA
draw => y_out[6]~reg0.ENA
draw => x_out[0]~reg0.ENA
draw => x_out[1]~reg0.ENA
draw => x_out[2]~reg0.ENA
draw => x_out[3]~reg0.ENA
draw => x_out[4]~reg0.ENA
draw => x_out[5]~reg0.ENA
draw => x_out[6]~reg0.ENA
draw => x_out[7]~reg0.ENA
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => x_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_h => y_pos.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
shift_amount[0] => Add0.IN8
shift_amount[0] => Add3.IN8
shift_amount[0] => Add5.IN7
shift_amount[0] => Add8.IN7
shift_amount[1] => Add0.IN7
shift_amount[1] => Add3.IN7
shift_amount[1] => Add5.IN6
shift_amount[1] => Add8.IN6
shift_amount[2] => Add0.IN6
shift_amount[2] => Add3.IN6
shift_amount[2] => Add5.IN5
shift_amount[2] => Add8.IN5
shift_amount[3] => Add0.IN5
shift_amount[3] => Add3.IN5
shift_amount[3] => Add5.IN4
shift_amount[3] => Add8.IN4
shift_amount[4] => Add0.IN4
shift_amount[4] => Add3.IN4
shift_amount[4] => Add5.IN3
shift_amount[4] => Add8.IN3
shift_amount[5] => Add0.IN3
shift_amount[5] => Add3.IN3
shift_amount[5] => Add5.IN2
shift_amount[5] => Add8.IN2
shift_amount[6] => Add0.IN2
shift_amount[6] => Add3.IN2
shift_amount[6] => Add5.IN1
shift_amount[6] => Add8.IN1
load_x[0] => x_pos.DATAB
load_x[1] => x_pos.DATAB
load_x[2] => x_pos.DATAB
load_x[3] => x_pos.DATAB
load_x[4] => x_pos.DATAB
load_x[5] => x_pos.DATAB
load_x[6] => x_pos.DATAB
load_x[7] => x_pos.DATAB
load_y[0] => y_pos.DATAB
load_y[1] => y_pos.DATAB
load_y[2] => y_pos.DATAB
load_y[3] => y_pos.DATAB
load_y[4] => y_pos.DATAB
load_y[5] => y_pos.DATAB
load_y[6] => y_pos.DATAB
complete <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[3] <= colour_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[4] <= colour_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[5] <= colour_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[6] <= colour_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[7] <= colour_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[8] <= colour_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[9] <= colour_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[10] <= colour_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[11] <= colour_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[0] <= posx[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[1] <= posx[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[2] <= posx[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[3] <= posx[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[4] <= posx[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[5] <= posx[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[6] <= posx[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[7] <= posx[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[0] <= posy[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[1] <= posy[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[2] <= posy[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[3] <= posy[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[4] <= posy[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[5] <= posy[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[6] <= posy[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|project|missile_r_sprite_control:m1
clk => y_pos[0].CLK
clk => y_pos[1].CLK
clk => y_pos[2].CLK
clk => y_pos[3].CLK
clk => y_pos[4].CLK
clk => y_pos[5].CLK
clk => y_pos[6].CLK
clk => x_pos[0].CLK
clk => x_pos[1].CLK
clk => x_pos[2].CLK
clk => x_pos[3].CLK
clk => x_pos[4].CLK
clk => x_pos[5].CLK
clk => x_pos[6].CLK
clk => x_pos[7].CLK
clk => pointer[0].CLK
clk => pointer[1].CLK
clk => pointer[2].CLK
clk => pointer[3].CLK
clk => pointer[4].CLK
clk => pointer[5].CLK
clk => colour_out[0]~reg0.CLK
clk => colour_out[1]~reg0.CLK
clk => colour_out[2]~reg0.CLK
clk => colour_out[3]~reg0.CLK
clk => colour_out[4]~reg0.CLK
clk => colour_out[5]~reg0.CLK
clk => colour_out[6]~reg0.CLK
clk => colour_out[7]~reg0.CLK
clk => colour_out[8]~reg0.CLK
clk => colour_out[9]~reg0.CLK
clk => colour_out[10]~reg0.CLK
clk => colour_out[11]~reg0.CLK
clk => y_out[0]~reg0.CLK
clk => y_out[1]~reg0.CLK
clk => y_out[2]~reg0.CLK
clk => y_out[3]~reg0.CLK
clk => y_out[4]~reg0.CLK
clk => y_out[5]~reg0.CLK
clk => y_out[6]~reg0.CLK
clk => x_out[0]~reg0.CLK
clk => x_out[1]~reg0.CLK
clk => x_out[2]~reg0.CLK
clk => x_out[3]~reg0.CLK
clk => x_out[4]~reg0.CLK
clk => x_out[5]~reg0.CLK
clk => x_out[6]~reg0.CLK
clk => x_out[7]~reg0.CLK
draw => y_pos[0].ENA
draw => y_pos[1].ENA
draw => y_pos[2].ENA
draw => y_pos[3].ENA
draw => y_pos[4].ENA
draw => y_pos[5].ENA
draw => y_pos[6].ENA
draw => x_pos[0].ENA
draw => x_pos[1].ENA
draw => x_pos[2].ENA
draw => x_pos[3].ENA
draw => x_pos[4].ENA
draw => x_pos[5].ENA
draw => x_pos[6].ENA
draw => x_pos[7].ENA
draw => pointer[0].ENA
draw => pointer[1].ENA
draw => pointer[2].ENA
draw => pointer[3].ENA
draw => pointer[4].ENA
draw => pointer[5].ENA
draw => colour_out[0]~reg0.ENA
draw => colour_out[1]~reg0.ENA
draw => colour_out[2]~reg0.ENA
draw => colour_out[3]~reg0.ENA
draw => colour_out[4]~reg0.ENA
draw => colour_out[5]~reg0.ENA
draw => colour_out[6]~reg0.ENA
draw => colour_out[7]~reg0.ENA
draw => colour_out[8]~reg0.ENA
draw => colour_out[9]~reg0.ENA
draw => colour_out[10]~reg0.ENA
draw => colour_out[11]~reg0.ENA
draw => y_out[0]~reg0.ENA
draw => y_out[1]~reg0.ENA
draw => y_out[2]~reg0.ENA
draw => y_out[3]~reg0.ENA
draw => y_out[4]~reg0.ENA
draw => y_out[5]~reg0.ENA
draw => y_out[6]~reg0.ENA
draw => x_out[0]~reg0.ENA
draw => x_out[1]~reg0.ENA
draw => x_out[2]~reg0.ENA
draw => x_out[3]~reg0.ENA
draw => x_out[4]~reg0.ENA
draw => x_out[5]~reg0.ENA
draw => x_out[6]~reg0.ENA
draw => x_out[7]~reg0.ENA
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
shift_amount[0] => Add1.IN8
shift_amount[0] => Add5.IN8
shift_amount[0] => Add8.IN7
shift_amount[0] => Add11.IN7
shift_amount[1] => Add1.IN7
shift_amount[1] => Add5.IN7
shift_amount[1] => Add8.IN6
shift_amount[1] => Add11.IN6
shift_amount[2] => Add1.IN6
shift_amount[2] => Add5.IN6
shift_amount[2] => Add8.IN5
shift_amount[2] => Add11.IN5
shift_amount[3] => Add1.IN5
shift_amount[3] => Add5.IN5
shift_amount[3] => Add8.IN4
shift_amount[3] => Add11.IN4
shift_amount[4] => Add1.IN4
shift_amount[4] => Add5.IN4
shift_amount[4] => Add8.IN3
shift_amount[4] => Add11.IN3
shift_amount[5] => Add1.IN3
shift_amount[5] => Add5.IN3
shift_amount[5] => Add8.IN2
shift_amount[5] => Add11.IN2
shift_amount[6] => Add1.IN2
shift_amount[6] => Add5.IN2
shift_amount[6] => Add8.IN1
shift_amount[6] => Add11.IN1
shift_amount_two[0] => Add3.IN7
shift_amount_two[0] => Add6.IN7
shift_amount_two[1] => Add3.IN6
shift_amount_two[1] => Add6.IN6
shift_amount_two[2] => Add3.IN5
shift_amount_two[2] => Add6.IN5
shift_amount_two[3] => Add3.IN4
shift_amount_two[3] => Add6.IN4
shift_amount_two[4] => Add3.IN3
shift_amount_two[4] => Add6.IN3
shift_amount_two[5] => Add3.IN2
shift_amount_two[5] => Add6.IN2
shift_amount_two[6] => Add3.IN1
shift_amount_two[6] => Add6.IN1
load_x[0] => x_pos.DATAB
load_x[1] => x_pos.DATAB
load_x[2] => x_pos.DATAB
load_x[3] => x_pos.DATAB
load_x[4] => x_pos.DATAB
load_x[5] => x_pos.DATAB
load_x[6] => x_pos.DATAB
load_x[7] => x_pos.DATAB
load_y[0] => y_pos.DATAB
load_y[1] => y_pos.DATAB
load_y[2] => y_pos.DATAB
load_y[3] => y_pos.DATAB
load_y[4] => y_pos.DATAB
load_y[5] => y_pos.DATAB
load_y[6] => y_pos.DATAB
complete <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[3] <= colour_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[4] <= colour_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[5] <= colour_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[6] <= colour_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[7] <= colour_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[8] <= colour_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[9] <= colour_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[10] <= colour_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[11] <= colour_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[0] <= posx[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[1] <= posx[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[2] <= posx[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[3] <= posx[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[4] <= posx[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[5] <= posx[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[6] <= posx[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[7] <= posx[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[0] <= posy[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[1] <= posy[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[2] <= posy[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[3] <= posy[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[4] <= posy[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[5] <= posy[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[6] <= posy[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|project|missile_l_sprite_control:m2
clk => y_pos[0].CLK
clk => y_pos[1].CLK
clk => y_pos[2].CLK
clk => y_pos[3].CLK
clk => y_pos[4].CLK
clk => y_pos[5].CLK
clk => y_pos[6].CLK
clk => x_pos[0].CLK
clk => x_pos[1].CLK
clk => x_pos[2].CLK
clk => x_pos[3].CLK
clk => x_pos[4].CLK
clk => x_pos[5].CLK
clk => x_pos[6].CLK
clk => x_pos[7].CLK
clk => pointer[0].CLK
clk => pointer[1].CLK
clk => pointer[2].CLK
clk => pointer[3].CLK
clk => pointer[4].CLK
clk => pointer[5].CLK
clk => colour_out[0]~reg0.CLK
clk => colour_out[1]~reg0.CLK
clk => colour_out[2]~reg0.CLK
clk => colour_out[3]~reg0.CLK
clk => colour_out[4]~reg0.CLK
clk => colour_out[5]~reg0.CLK
clk => colour_out[6]~reg0.CLK
clk => colour_out[7]~reg0.CLK
clk => colour_out[8]~reg0.CLK
clk => colour_out[9]~reg0.CLK
clk => colour_out[10]~reg0.CLK
clk => colour_out[11]~reg0.CLK
clk => y_out[0]~reg0.CLK
clk => y_out[1]~reg0.CLK
clk => y_out[2]~reg0.CLK
clk => y_out[3]~reg0.CLK
clk => y_out[4]~reg0.CLK
clk => y_out[5]~reg0.CLK
clk => y_out[6]~reg0.CLK
clk => x_out[0]~reg0.CLK
clk => x_out[1]~reg0.CLK
clk => x_out[2]~reg0.CLK
clk => x_out[3]~reg0.CLK
clk => x_out[4]~reg0.CLK
clk => x_out[5]~reg0.CLK
clk => x_out[6]~reg0.CLK
clk => x_out[7]~reg0.CLK
draw => y_pos[0].ENA
draw => y_pos[1].ENA
draw => y_pos[2].ENA
draw => y_pos[3].ENA
draw => y_pos[4].ENA
draw => y_pos[5].ENA
draw => y_pos[6].ENA
draw => x_pos[0].ENA
draw => x_pos[1].ENA
draw => x_pos[2].ENA
draw => x_pos[3].ENA
draw => x_pos[4].ENA
draw => x_pos[5].ENA
draw => x_pos[6].ENA
draw => x_pos[7].ENA
draw => pointer[0].ENA
draw => pointer[1].ENA
draw => pointer[2].ENA
draw => pointer[3].ENA
draw => pointer[4].ENA
draw => pointer[5].ENA
draw => colour_out[0]~reg0.ENA
draw => colour_out[1]~reg0.ENA
draw => colour_out[2]~reg0.ENA
draw => colour_out[3]~reg0.ENA
draw => colour_out[4]~reg0.ENA
draw => colour_out[5]~reg0.ENA
draw => colour_out[6]~reg0.ENA
draw => colour_out[7]~reg0.ENA
draw => colour_out[8]~reg0.ENA
draw => colour_out[9]~reg0.ENA
draw => colour_out[10]~reg0.ENA
draw => colour_out[11]~reg0.ENA
draw => y_out[0]~reg0.ENA
draw => y_out[1]~reg0.ENA
draw => y_out[2]~reg0.ENA
draw => y_out[3]~reg0.ENA
draw => y_out[4]~reg0.ENA
draw => y_out[5]~reg0.ENA
draw => y_out[6]~reg0.ENA
draw => x_out[0]~reg0.ENA
draw => x_out[1]~reg0.ENA
draw => x_out[2]~reg0.ENA
draw => x_out[3]~reg0.ENA
draw => x_out[4]~reg0.ENA
draw => x_out[5]~reg0.ENA
draw => x_out[6]~reg0.ENA
draw => x_out[7]~reg0.ENA
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => x_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
clear => y_pos.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => x_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => y_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => colour_out.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => pointer.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => x_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_hv => y_pos.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => x_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => y_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => colour_out.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => pointer.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => y_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
shift_v => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => x_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
load => y_pos.OUTPUTSELECT
shift_amount[0] => Add7.IN7
shift_amount[0] => Add10.IN7
shift_amount[0] => Add1.IN8
shift_amount[1] => Add7.IN6
shift_amount[1] => Add10.IN6
shift_amount[1] => Add1.IN7
shift_amount[2] => Add7.IN5
shift_amount[2] => Add10.IN5
shift_amount[2] => Add1.IN6
shift_amount[3] => Add7.IN4
shift_amount[3] => Add10.IN4
shift_amount[3] => Add1.IN5
shift_amount[4] => Add7.IN3
shift_amount[4] => Add10.IN3
shift_amount[4] => Add1.IN4
shift_amount[5] => Add7.IN2
shift_amount[5] => Add10.IN2
shift_amount[5] => Add1.IN3
shift_amount[6] => Add7.IN1
shift_amount[6] => Add10.IN1
shift_amount[6] => Add1.IN2
shift_amount_two[0] => Add3.IN7
shift_amount_two[0] => Add5.IN7
shift_amount_two[1] => Add3.IN6
shift_amount_two[1] => Add5.IN6
shift_amount_two[2] => Add3.IN5
shift_amount_two[2] => Add5.IN5
shift_amount_two[3] => Add3.IN4
shift_amount_two[3] => Add5.IN4
shift_amount_two[4] => Add3.IN3
shift_amount_two[4] => Add5.IN3
shift_amount_two[5] => Add3.IN2
shift_amount_two[5] => Add5.IN2
shift_amount_two[6] => Add3.IN1
shift_amount_two[6] => Add5.IN1
load_x[0] => x_pos.DATAB
load_x[1] => x_pos.DATAB
load_x[2] => x_pos.DATAB
load_x[3] => x_pos.DATAB
load_x[4] => x_pos.DATAB
load_x[5] => x_pos.DATAB
load_x[6] => x_pos.DATAB
load_x[7] => x_pos.DATAB
load_y[0] => y_pos.DATAB
load_y[1] => y_pos.DATAB
load_y[2] => y_pos.DATAB
load_y[3] => y_pos.DATAB
load_y[4] => y_pos.DATAB
load_y[5] => y_pos.DATAB
load_y[6] => y_pos.DATAB
complete <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[3] <= colour_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[4] <= colour_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[5] <= colour_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[6] <= colour_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[7] <= colour_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[8] <= colour_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[9] <= colour_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[10] <= colour_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[11] <= colour_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[0] <= posx[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[1] <= posx[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[2] <= posx[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[3] <= posx[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[4] <= posx[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[5] <= posx[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[6] <= posx[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
posx[7] <= posx[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[0] <= posy[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[1] <= posy[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[2] <= posy[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[3] <= posy[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[4] <= posy[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[5] <= posy[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
posy[6] <= posy[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|project|start_sprite_control:s
clk => pointer[0].CLK
clk => pointer[1].CLK
clk => pointer[2].CLK
clk => pointer[3].CLK
clk => pointer[4].CLK
clk => pointer[5].CLK
clk => pointer[6].CLK
clk => pointer[7].CLK
clk => pointer[8].CLK
clk => colour_out[0]~reg0.CLK
clk => colour_out[1]~reg0.CLK
clk => colour_out[2]~reg0.CLK
clk => colour_out[3]~reg0.CLK
clk => colour_out[4]~reg0.CLK
clk => colour_out[5]~reg0.CLK
clk => colour_out[6]~reg0.CLK
clk => colour_out[7]~reg0.CLK
clk => colour_out[8]~reg0.CLK
clk => colour_out[9]~reg0.CLK
clk => colour_out[10]~reg0.CLK
clk => colour_out[11]~reg0.CLK
clk => y_out[0]~reg0.CLK
clk => y_out[1]~reg0.CLK
clk => y_out[2]~reg0.CLK
clk => y_out[3]~reg0.CLK
clk => y_out[4]~reg0.CLK
clk => y_out[5]~reg0.CLK
clk => y_out[6]~reg0.CLK
clk => x_out[0]~reg0.CLK
clk => x_out[1]~reg0.CLK
clk => x_out[2]~reg0.CLK
clk => x_out[3]~reg0.CLK
clk => x_out[4]~reg0.CLK
clk => x_out[5]~reg0.CLK
clk => x_out[6]~reg0.CLK
clk => x_out[7]~reg0.CLK
draw => pointer[2].ENA
draw => pointer[1].ENA
draw => pointer[0].ENA
draw => pointer[3].ENA
draw => pointer[4].ENA
draw => pointer[5].ENA
draw => pointer[6].ENA
draw => pointer[7].ENA
draw => pointer[8].ENA
draw => colour_out[0]~reg0.ENA
draw => colour_out[1]~reg0.ENA
draw => colour_out[2]~reg0.ENA
draw => colour_out[3]~reg0.ENA
draw => colour_out[4]~reg0.ENA
draw => colour_out[5]~reg0.ENA
draw => colour_out[6]~reg0.ENA
draw => colour_out[7]~reg0.ENA
draw => colour_out[8]~reg0.ENA
draw => colour_out[9]~reg0.ENA
draw => colour_out[10]~reg0.ENA
draw => colour_out[11]~reg0.ENA
draw => y_out[0]~reg0.ENA
draw => y_out[1]~reg0.ENA
draw => y_out[2]~reg0.ENA
draw => y_out[3]~reg0.ENA
draw => y_out[4]~reg0.ENA
draw => y_out[5]~reg0.ENA
draw => y_out[6]~reg0.ENA
draw => x_out[0]~reg0.ENA
draw => x_out[1]~reg0.ENA
draw => x_out[2]~reg0.ENA
draw => x_out[3]~reg0.ENA
draw => x_out[4]~reg0.ENA
draw => x_out[5]~reg0.ENA
draw => x_out[6]~reg0.ENA
draw => x_out[7]~reg0.ENA
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => x_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => y_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => colour_out.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
clear => pointer.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => x_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => y_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => colour_out.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_h => pointer.OUTPUTSELECT
shift_v => ~NO_FANOUT~
load => ~NO_FANOUT~
shift_amount[0] => ~NO_FANOUT~
shift_amount[1] => ~NO_FANOUT~
shift_amount[2] => ~NO_FANOUT~
shift_amount[3] => ~NO_FANOUT~
shift_amount[4] => ~NO_FANOUT~
shift_amount[5] => ~NO_FANOUT~
shift_amount[6] => ~NO_FANOUT~
load_x[0] => ~NO_FANOUT~
load_x[1] => ~NO_FANOUT~
load_x[2] => ~NO_FANOUT~
load_x[3] => ~NO_FANOUT~
load_x[4] => ~NO_FANOUT~
load_x[5] => ~NO_FANOUT~
load_x[6] => ~NO_FANOUT~
load_x[7] => ~NO_FANOUT~
load_y[0] => ~NO_FANOUT~
load_y[1] => ~NO_FANOUT~
load_y[2] => ~NO_FANOUT~
load_y[3] => ~NO_FANOUT~
load_y[4] => ~NO_FANOUT~
load_y[5] => ~NO_FANOUT~
load_y[6] => ~NO_FANOUT~
complete <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[3] <= colour_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[4] <= colour_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[5] <= colour_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[6] <= colour_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[7] <= colour_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[8] <= colour_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[9] <= colour_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[10] <= colour_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[11] <= colour_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[0] <= <VCC>
posx[1] <= <GND>
posx[2] <= <GND>
posx[3] <= <GND>
posx[4] <= <VCC>
posx[5] <= <VCC>
posx[6] <= <GND>
posx[7] <= <GND>
posy[0] <= <GND>
posy[1] <= <GND>
posy[2] <= <GND>
posy[3] <= <GND>
posy[4] <= <VCC>
posy[5] <= <VCC>
posy[6] <= <GND>


|project|hex_display:h0
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|project|hex_display:h1
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|project|hex_display:h2
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|project|hex_display:h3
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|project|hex_display:h4
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|project|hex_display:h5
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


