-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Jul 27 19:00:47 2020
-- Host        : ghost01 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Picture_G_Rom_sim_netlist.vhdl
-- Design      : Picture_G_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BFBFC0C0C0C0BFBFBEBFBFBFBEC3BEC2BFBCCED2C1C0C0C1C1BFBFC0C1C1C1C1",
      INIT_01 => X"B6B5B5B5B9BBBCBDBDBDBDBDBDBEBEBEBEBEBDBDBEBEBEBEBEBEBEBEBFBFBFBE",
      INIT_02 => X"C0ADB5D0D8DADBDCD8CFCBCDC2BAB6B5B3B2B2B2B5B5B6B6B6B7B8B8B7B7B8B7",
      INIT_03 => X"BFBFBFBFBFBFBFC0BDC1BDC2BFBDCBCDC1C0C0C1C0BFBFC0C1C1C1C1C9C8B9BE",
      INIT_04 => X"BABBBCBDBDBEBDBEBDBDBEBEBEBEBDBDBEBEBEBEBEBEBEBEC0C0BFBFBFBFBFBF",
      INIT_05 => X"D8D9DADBD6CDCACEC3BBB6B6B4B3B3B3B5B5B6B6B6B7B8B8B7B7B8B7B6B5B5B5",
      INIT_06 => X"BFC0C0C0BFC2BEC4C1BDC7C6C2C0C0C1C1C0BFC0C0C0C0C0BBBEC3CEC4ADB7D5",
      INIT_07 => X"BDBEBDBEBDBDBDBEBEBEBEBEBFBFBFBEBEBEBEBEBFC0BFBEBDBDBDBDBEBEBEBE",
      INIT_08 => X"D5CBC9D0C2BAB5B4B2B3B4B5B5B5B6B6B6B7B8B8B7B7B8B7B6B5B5B5BABBBCBD",
      INIT_09 => X"BFC4C0C5C2BCC3BEC2C0C0C1C1C0BFC0C0C0C0C0BDBBCBDAC5ADBAD5D7D7D9DA",
      INIT_0A => X"BDBDBDBEBEBEBEBEBFBFBFBEBEBEBEBEBFBFBFBFBDBDBDBCBDBEBEBEBFC0C0C0",
      INIT_0B => X"C0B7B2B2B1B3B5B6B5B6B6B6B6B7B8B8B7B7B8B7B6B5B5B5BABBBCBDBEBEBDBE",
      INIT_0C => X"BFC0C0C0C1C1C1C1C1C1C1C1C1C1C1C1C6B7C5D4BEA8B5C8D7D7D9D9D5C9C9D0",
      INIT_0D => X"BDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_0E => X"B4B3B6B4B6B6B6B6B6B7B7B7B7B7B7B7B5B5B6B6BABBBCBDBDBDBDBDBDBDBDBD",
      INIT_0F => X"C1C1C1C1C1C1C1C1C1C1C1C1C4BEB5B1B3AFB9CDD9D4D7DAD5CCCACDC4B7B4B7",
      INIT_10 => X"BEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0",
      INIT_11 => X"B6B6B6B6B6B7B7B7B7B7B7B7B5B5B6B6BABBBCBDBDBDBDBEBDBDBDBDBDBDBDBD",
      INIT_12 => X"C1C1C1C1C1C1C1C1BEBAB2AFB1B0BACED8D2D4D8D3C8C6CAC4B6B4B8B4B3B6B4",
      INIT_13 => X"BEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1",
      INIT_14 => X"B6B7B7B7B7B7B7B7B5B5B6B6BABBBCBDBDBDBDBDBDBDBDBDBDBDBDBDBEBEBEBE",
      INIT_15 => X"C1C1C1C1B7B3ADACAFAFBACFD7D2D3D6D3C8C3CAC3B6B4B8B4B3B6B4B6B6B6B6",
      INIT_16 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1",
      INIT_17 => X"B7B7B7B7B5B5B6B6BABBBCBDBDBDBDBEBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBE",
      INIT_18 => X"B3B1ACACAEAEB9CED7D5D3D7D5C7C2CAC4B6B4B8B4B3B6B4B6B6B6B6B6B7B7B7",
      INIT_19 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1C1C1C1C1",
      INIT_1A => X"B5B5B6B6BABBBCBDBDBDBDBDBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_1B => X"ADACB7CCD7D5D3D7D7C7BFC9C4B6B4B8B4B3B6B4B6B6B6B6B6B7B7B7B7B7B7B7",
      INIT_1C => X"BFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1C1C1C1C1B2B1ADAD",
      INIT_1D => X"BABBBCBDBDBDBDBEBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_1E => X"D6D5D3D7DAC5BBC8C4B6B4B8B4B3B6B4B6B6B6B6B6B7B7B7B7B7B7B7B5B5B6B6",
      INIT_1F => X"BFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1C1C1C1C1B2B2AFADADAAB4CB",
      INIT_20 => X"BDBDBDBDBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_21 => X"DCC7BAC8C4B6B4B8B4B3B6B4B6B6B6B6B6B7B7B7B7B7B7B7B5B5B6B6BABBBCBD",
      INIT_22 => X"BFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1C1C1C1C1B0B0ADACACA9B3C9D5D7D3DA",
      INIT_23 => X"BDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_24 => X"C4B6B4B8B4B3B6B4B6B6B6B6B6B7B7B7B7B7B7B7B5B5B6B6BABBBCBDBDBDBDBE",
      INIT_25 => X"BFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0ADAEABABAAA8B2C8D7DAD6DDE0CABBC9",
      INIT_26 => X"BEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_27 => X"B3B3B4B3B6B6B6B6B6B7B7B7B6B7B7B6B5B4B5B5BABBBCBDBDBDBDBDBDBDBDBE",
      INIT_28 => X"C1C1C1C1C1C1C1C1C0C0C0C0AFB0AEAFAEABB3C8D5D5E4EDF1DCB8C5C3BAB5B5",
      INIT_29 => X"BEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0",
      INIT_2A => X"B6B6B6B6B6B7B7B7B6B7B7B6B5B4B5B6BABBBCBDBDBDBDBEBDBDBDBDBEBEBEBE",
      INIT_2B => X"C1C1C1C1C0C0C0C0ADAFADAEADAAB3C8D5D7E7EFF2DCB9C4C3BAB5B5B4B3B4B4",
      INIT_2C => X"BEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1",
      INIT_2D => X"B6B7B7B7B7B7B7B6B5B4B5B6BABBBCBDBDBDBDBDBCBCBCBDBDBDBDBEBEBEBEBE",
      INIT_2E => X"C0C0C0C0ACAEACADACA9B3CBD5D9ECF3F2DCB9C4C2B9B5B6B4B3B4B4B6B6B6B6",
      INIT_2F => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1",
      INIT_30 => X"B7B7B7B6B5B5B6B6BABBBCBDBDBDBDBEBCBCBCBCBDBDBDBDBEBEBEBEBEBEBEBE",
      INIT_31 => X"ACAEABAAAAA9B6D0D4D9EFF5F4DDBAC2C2B9B5B6B4B4B4B4B6B6B6B6B6B7B7B7",
      INIT_32 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0",
      INIT_33 => X"B6B5B6B6BABBBCBDBDBDBDBDBCBCBCBCBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_34 => X"A9A9B9D5D5D9F0F7F5DFBCC1C1B8B5B6B4B4B4B4B6B6B6B6B6B7B7B7B7B7B7B7",
      INIT_35 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0ACAEABA9",
      INIT_36 => X"BABBBCBDBDBDBDBEBCBCBCBDBDBDBDBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_37 => X"D6D9F0F7F6E2BEBFC0B8B5B6B5B4B5B4B6B6B6B6B6B7B7B7B7B8B8B7B6B5B6B6",
      INIT_38 => X"BFBFBFBFBFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0ADAEABA9A8A8B9D6",
      INIT_39 => X"BDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_3A => X"F6E5C0BDC0B8B5B6B5B5B5B4B6B6B6B6B6B7B7B7B8B8B8B7B6B5B6B7BABBBCBD",
      INIT_3B => X"BFBFBFBFBFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0ABAEABA9A7A5B5D2D7D9EFF6",
      INIT_3C => X"BDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_3D => X"C0B8B5B6B5B5B5B4B6B6B6B6B6B7B7B7B8B8B8B7B6B5B6B7BABBBCBDBDBDBDBD",
      INIT_3E => X"BFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0A9ADACAAA7A4B1CDD7D8EDF5F7E6C1BC",
      INIT_3F => X"BDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BF",
      INIT_40 => X"B5B5B6B6B6B6B6B6B6B7B7B7B8B8B7B7B7B6B6B6BABABBBCBDBDBDBDBDBDBDBD",
      INIT_41 => X"C1C1C1C1C1C1C1C1C0C0C0C0AEAAAEABABA8ADCFD5D3EEF7F5E6C2B5B8B7B6B6",
      INIT_42 => X"BEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBEBFC0C0C0BFBFC0C0C0",
      INIT_43 => X"B6B6B6B6B6B7B7B7B8B8B7B7B7B6B6B6BABABBBCBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_44 => X"C1C1C1C1C0C0C0C0ACA9AEABABA9AFD1D6D5F0FAF6E9C3B6B8B7B6B6B5B5B6B6",
      INIT_45 => X"BEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBEBEC0C0C0BFBFC0C0C0C1C1C1C1",
      INIT_46 => X"B6B7B7B7B8B8B7B7B7B7B7B7BABABBBCBDBDBDBDBDBDBDBDBDBDBDBDBEBEBEBE",
      INIT_47 => X"C0C0C0C0ACA8ADAAABAAB1D5D8D6F1FBF7EBC6B7B8B7B6B6B5B5B6B6B6B6B6B6",
      INIT_48 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBEBFC0C0C0BFBFC0C0C0C1C1C1C1C1C1C1C1",
      INIT_49 => X"B8B8B7B7B7B7B7B7BABABBBCBDBDBDBDBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBE",
      INIT_4A => X"ACA7ACA9ABABB3D8D8D6F1FBF7EEC9B7B8B7B6B6B5B5B6B6B6B6B6B6B6B7B7B7",
      INIT_4B => X"BFBFBFBFBFBFBFBFBFBFBEBEC0C0C0BFBFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0",
      INIT_4C => X"B8B8B8B8BABABBBCBDBDBDBDBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_4D => X"ABABB4D8D8D4F0F9F5EDCAB6B8B7B6B6B5B5B6B6B6B6B6B6B6B7B7B7B7B7B8B8",
      INIT_4E => X"BFBFBFBFBFBFBEBFC0C0C0BFBFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0ABA7ACA9",
      INIT_4F => X"BABABBBCBDBDBDBDBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_50 => X"D7D4EFF9F4EFCCB6B8B7B6B6B5B5B6B6B6B6B6B6B6B7B7B7B7B7B8B8B8B8B8B8",
      INIT_51 => X"BFBFBEBEC0C0C0BFBFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0ABA7ACAAACABB2D6",
      INIT_52 => X"BDBDBDBDBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_53 => X"F4F0CEB6B8B7B6B6B5B5B6B6B6B6B6B6B6B7B7B7B7B7B8B8B8B9B9B9BABABBBC",
      INIT_54 => X"C0C0C0BFBFC0C0C0C1C1C1C1C1C1C1C1C0C0C0C0ABA7ADAAACAAB0D3D8D3F0F8",
      INIT_55 => X"BDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBEBF",
      INIT_56 => X"B8B7B6B6B5B5B6B6B6B6B6B6B6B7B7B7B7B7B8B8B8B9B9B9BABABBBCBDBDBDBD",
      INIT_57 => X"BFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0ABA7ADABACA9AED1D8D5F1FAF5F2D0B7",
      INIT_58 => X"BDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBEBEC0C0C0BF",
      INIT_59 => X"B6B4B5B7B6B6B6B6B6B7B7B7B7B7B8B8B9B9BABABBBBBBBBBCBCBCBCBDBDBDBD",
      INIT_5A => X"C0C0C0C0C0C0C0C0C0C0C0C0ADA7ABA8AAA9B0D5D8D7EAF8F4ECD6B6B7B6B7B7",
      INIT_5B => X"BEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBEBFC0C0C0BFBFC0C0C0",
      INIT_5C => X"B6B6B6B6B6B7B7B7B7B7B8B8B9B9BABABBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBD",
      INIT_5D => X"C0C0C0C0C0C0C0C0ACA7ACA9AAA8B0D7D9DAEBFAF4EDD8B8B7B5B6B7B6B4B5B7",
      INIT_5E => X"BEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBEBEC0C0C0BFBFC0C0C0C0C0C0C0",
      INIT_5F => X"B6B7B7B7B7B7B8B8B9B9BABABBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBDBEBEBEBE",
      INIT_60 => X"C0C0C0C0ABA8ADA9A9A7B1D9DBD9EBF9F5EDD9B9B7B5B5B6B6B5B5B6B6B6B6B6",
      INIT_61 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBEBFC0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0",
      INIT_62 => X"B7B7B8B8B9B9BABABBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBE",
      INIT_63 => X"AAA8AEAAA8A6B2DBDBD9E9FAF6F0D9B8B7B5B4B5B6B5B5B6B6B6B6B6B6B7B7B7",
      INIT_64 => X"BFBFBFBFBFBFBFBFBFBFBEBEC0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_65 => X"B9B9BABABBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_66 => X"A8A6B1DBDBD7E7F8F7F1DAB6B8B5B4B5B6B5B5B6B6B6B6B6B6B7B7B7B7B7B8B8",
      INIT_67 => X"BFBFBFBFBFBFBEBFC0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAA8ADA9",
      INIT_68 => X"BBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_69 => X"DCD9E8F8F7F2DBB8BBB7B4B5B6B6B5B5B6B6B6B6B6B7B7B7B7B7B8B8B9B9BABA",
      INIT_6A => X"BFBFBEBEC0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAA7ACA9A8A6B0D9",
      INIT_6B => X"BCBCBCBCBDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_6C => X"F5F0DEBFBDB8B5B6B7B7B6B5B6B6B6B6B6B7B7B7B7B7B8B8B9B9BABABBBBBBBB",
      INIT_6D => X"C0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0ABA6ABA8A8A7AFD6DEDCEBF8",
      INIT_6E => X"BDBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_6F => X"BEBAB7B6B7B7B6B5B6B6B6B6B6B7B7B7B7B7B8B8B9B9BABABBBBBBBBBCBCBCBC",
      INIT_70 => X"BFC0C0C0C1C1C1C1C1C1C1C1C1C1C1C1ABA6A9A7A9A8AED3DFDFEDF9F4EFE0C7",
      INIT_71 => X"BCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFC0BFBFBFBF",
      INIT_72 => X"B3B8B4B6B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BABABABBBCBCBCBDBCBCBCBC",
      INIT_73 => X"C1C1C1C1C1C1C1C1C1C1C1C1ABAAABA6ABA9ACD2DEDAE4F8FAF5EAD1CDB5B7B7",
      INIT_74 => X"BEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFC0C0BFBFBFBFBFC0C0C0",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BABABABBBCBCBCBDBCBCBCBCBCBDBDBD",
      INIT_76 => X"C0C0C0C0C1C1C1C1ABAAAAA6ACAAADD2DDDAE7F9FBF6EED7CEB6B7B7B5B8B5B6",
      INIT_77 => X"BEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFC0C0BFBFBFBFBFC0C0C0C0C0C0C0",
      INIT_78 => X"B6B6B6B6B6B7B7B8B8B9B9B9BABABABBBCBCBCBDBCBCBCBCBCBDBDBDBEBEBEBE",
      INIT_79 => X"C1C1C1C1ABA9AAA7ACAAACD0DBDAE8FAFBF5F0DDD0B7B8B8B4B9B5B6B6B6B6B6",
      INIT_7A => X"BEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0",
      INIT_7B => X"B6B7B7B8B8B9B9B9BABABABBBCBCBCBDBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBE",
      INIT_7C => X"ABA9AAA7ADAAABCED8D9E7F9FAF6F0DCD1B8B9B8B5B9B5B7B6B6B6B6B6B6B6B6",
      INIT_7D => X"BEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C1C1C1C1",
      INIT_7E => X"B8B9B9B9BABABABBBCBCBCBDBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_7F => X"ADAAA9CBDAD8E5F8FAF3E9D2D3B9BAB9B4B9B5B6B6B6B6B6B6B6B6B6B6B7B7B8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BEBEBEBEBEBEBDBDBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C1C1C1C1ABA9A9A7",
      INIT_01 => X"BABABABBBCBCBCBDBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_02 => X"DDD9E4F6F9F2E5CAD4BABAB8B5B8B4B6B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9",
      INIT_03 => X"BDBDBCBCBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C1C1C1C1ABA9A9A7AEAAA8C9",
      INIT_04 => X"BCBCBCBDBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBD",
      INIT_05 => X"F9F2E5CBD4BABAB8B3B7B4B5B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BABABABB",
      INIT_06 => X"BFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C1C1C1C1ABA9A9A7AEAAA7C7DDD8E2F5",
      INIT_07 => X"BCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBDBDBDBCBCBCBC",
      INIT_08 => X"D4BABAB8B3B7B3B5B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BABABABBBCBCBCBD",
      INIT_09 => X"BFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0ABA9A9A7AEAAA7C6DBD6E1F4FAF6EBD2",
      INIT_0A => X"BCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_0B => X"B5B4B8B5B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBC",
      INIT_0C => X"C0C0C0C0C0C0C0C0C0C0C0C0ABA7AAA9ADA9A7C4DCD5E2F8FBF2E7CFD6BDB5BA",
      INIT_0D => X"BDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBD",
      INIT_0F => X"C0C0C0C0C0C0C0C0ABA7AAA9ADA9A7C3DBD5E3F8FAF2E9D2D5BDB6BAB6B5B8B5",
      INIT_10 => X"BEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEC0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_11 => X"B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBDBDBDBD",
      INIT_12 => X"C0C0C0C0ABA7AAA8ACAAA7C2DAD6E4F8F8F1EAD5D4BFB6B9B6B5B7B5B6B6B6B6",
      INIT_13 => X"BEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0BFBFC0C0C0",
      INIT_14 => X"B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBE",
      INIT_15 => X"ABA8AAA8ACAAA7C0DCD7E4F7F8F3ECD5D2C0B7B8B7B5B6B6B6B6B6B6B6B6B6B6",
      INIT_16 => X"BEBEBEBEBFBFBFBFBFBFBFBFC0C0C0C0C0C0C0C0BFBFBFBFBFBFBFBFC0C0C0C0",
      INIT_17 => X"B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBE",
      INIT_18 => X"ACABA7BEDED8E4F6F8F3EBD2D0C2B8B7B7B6B5B6B6B6B6B6B6B6B6B6B6B7B7B8",
      INIT_19 => X"BFBFBFBFBFBFBFBFC0C0C0C0C0C0C0C0BFBFBFBFBFBFBFBFC0C0C0C0AAA8AAA7",
      INIT_1A => X"BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_1B => X"DDD9E4F5F8F5ECCFCEC4B9B6B8B6B4B7B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9",
      INIT_1C => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C0AAA8AAA6ACACA7BC",
      INIT_1D => X"BBBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_1E => X"F8F4EACFCCC5BAB5B8B6B3B7B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBB",
      INIT_1F => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C0AAA8AAA5ABACA7BBD9D7E5F6",
      INIT_20 => X"BCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_21 => X"CCC6BAB5B9B6B3B7B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBC",
      INIT_22 => X"BFBFBFBFC0C0C0BFBFC0C0C0C0C0C0C0AAA9ABA5AAACA7BAD6D6E6F6F5F3ECD1",
      INIT_23 => X"BCBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_24 => X"B1B4B8B7B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBC",
      INIT_25 => X"C0C0C0BFBFC0C0C0C0C0C0C0AAABAAAAABA9A9ACD3DCE0F3F4EFEECFC9CBB1BC",
      INIT_26 => X"BEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_27 => X"B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBD",
      INIT_28 => X"BFC0C0C0C0C0C0C0AAACAAAAAAA8A8ACD3DEE0F2F4EFF0D1CCCEB4BEB3B4B7B6",
      INIT_29 => X"BEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BF",
      INIT_2A => X"B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBEBEBEBE",
      INIT_2B => X"C0C0C0C0AAACAAA9A9A8A8ACD4DDE0F1F2EFF1D4CDD2B7BEB3B5B7B5B6B6B6B6",
      INIT_2C => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0",
      INIT_2D => X"B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBE",
      INIT_2E => X"ABABA9A9A9A8A7ACD4DFE1F2F3EFF2D6C8D3B8BDB5B6B6B5B6B6B6B6B6B6B6B6",
      INIT_2F => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0C0",
      INIT_30 => X"B8B9B9B9BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_31 => X"A9A7A7ABD3DDE0F1F2EFF3D7C2D3B8BBB3B7B7B6B6B6B6B6B6B6B6B6B6B7B7B8",
      INIT_32 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0C0ABABA9A9",
      INIT_33 => X"BBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_34 => X"D1DDE1F2F3EEF3D7BED4B9BAB5B8B6B7B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9",
      INIT_35 => X"BFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0C0ABACA9A9A9A7A7AB",
      INIT_36 => X"BBBCBCBCBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_37 => X"F2EEF2D8BED8BDBAB5B9B6B6B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBB",
      INIT_38 => X"BFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0C0ABACA9A8A8A7A7ABCFDBE1F2",
      INIT_39 => X"BCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_3A => X"C0DCC0BBB7B9B5B5B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BBBBBBBBBBBCBCBC",
      INIT_3B => X"BFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFABABA8A8A9A7A7ABCEDCE2F3F3EFF2D7",
      INIT_3C => X"BCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_3D => X"BAB1B8B5B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BABABABABBBBBBBBBCBCBCBC",
      INIT_3E => X"C0C0C0BFBFC0C0C0C0C0C0BFABABA9A9A8A8A7A7C6DFDDEDF7EEF1DEC1D6BFB7",
      INIT_3F => X"BEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_40 => X"B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BABABABABBBBBBBBBCBCBCBCBCBDBDBD",
      INIT_41 => X"BFC0C0C0C0C0C0BFABABA9A9A9A8A8A7C5DFDDEEF7EFF1DFC6D9C1B7BBB2B8B5",
      INIT_42 => X"BEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BF",
      INIT_43 => X"B6B6B6B6B6B7B7B8B8B9B9B9BABABABABBBBBBBBBCBCBCBCBCBDBDBDBEBEBEBE",
      INIT_44 => X"C0C0C0BFABABA9A9A9A8A8A7C4DEDDEEF6EEF3E2CDDEC5B7BAB4B8B4B6B6B6B6",
      INIT_45 => X"BEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0",
      INIT_46 => X"B6B7B7B8B8B9B9B9BABABABABBBBBBBBBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBE",
      INIT_47 => X"ABABA9A9A9A9A8A7C2DEDEEFF6EEF5E6D2E1C9B7BBB6B7B4B6B6B6B6B6B6B6B6",
      INIT_48 => X"BEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BF",
      INIT_49 => X"B8B9B9B9BABABABABBBBBBBBBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_4A => X"A9A9A8A7BFDCDEF0F6EFF6E9D2E2CCB8B9B7B7B5B6B6B6B6B6B6B6B6B6B7B7B8",
      INIT_4B => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFABABA9A9",
      INIT_4C => X"BABABABABBBBBBBBBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_4D => X"BCDCE0F0F6EEF7ECCDDFCEB8B9B8B6B6B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9",
      INIT_4E => X"BFBFBFBFBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFABABAAA9A9A9A8A7",
      INIT_4F => X"BBBBBBBBBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_50 => X"F6EDF7EDC5DBD0B9B7B8B5B7B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BABABABA",
      INIT_51 => X"BFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFABABAAA9A9A9A8A7B9DADFF0",
      INIT_52 => X"BCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_53 => X"C0D8D0B9B7B8B5B8B6B6B6B6B6B6B6B6B6B7B7B8B8B9B9B9BABABABABBBBBBBB",
      INIT_54 => X"BFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0ABABAAA9A9A9A8A8B7D8DFF0F5ECF7EC",
      INIT_55 => X"BCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFC0C0C0BF",
      INIT_56 => X"BBB7B6B4B7B7B7B7B7B7B7B7B7B8B8B9B9BABABABABABBBBBCBCBDBDBCBCBCBC",
      INIT_57 => X"C0C0C0BFBFC0C0C0C0C0C0C0AAAAA9A9A9A9A9A8B4D5DEF0F6EEF2DFB9D5DEB6",
      INIT_58 => X"BDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0",
      INIT_59 => X"B7B7B7B7B7B7B7B7B7B8B8B9B9BABABABABABBBBBCBCBDBDBCBCBCBCBCBDBDBD",
      INIT_5A => X"BFC0C0C0C0C0C0C0AAAAA9A9A9A9A9A8B7D7DDF0F6EEF3DFBCD6E0B9BCB8B7B5",
      INIT_5B => X"BEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BF",
      INIT_5C => X"B7B7B7B7B7B8B8B9B9BABABABABABBBBBCBCBDBDBCBCBCBCBCBDBDBDBDBDBDBD",
      INIT_5D => X"C0C0C0C0AAA9A9A9A9A9A8A8BAD8DDEFF7EFF4DEBED7E2BCBCB8B9B7B7B7B7B7",
      INIT_5E => X"BEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0",
      INIT_5F => X"B7B8B8B9B9BABABABABABBBBBCBCBDBDBCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBE",
      INIT_60 => X"AAAAA9A9A9A9A9A8BBD8DCEEF6EFF4DFBFD6E3BFBCB6B9B6B7B7B7B7B7B7B7B7",
      INIT_61 => X"BEBEBEBEBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0",
      INIT_62 => X"B9BABABABABABBBBBCBCBDBDBCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBE",
      INIT_63 => X"A9A9A8A8B8D6DBEEF5EEF3DEBDD3E4C2BCB5B9B5B7B7B7B7B7B7B7B7B7B8B8B9",
      INIT_64 => X"BFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0AAA9A9A9",
      INIT_65 => X"BABABBBBBCBCBDBDBCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_66 => X"B3D4DCEEF5ECF3E0BDD1E6C7BEB5B9B4B7B7B7B7B7B7B7B7B7B8B8B9B9BABABA",
      INIT_67 => X"BFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0AAAAA9A9A9A9A9A8",
      INIT_68 => X"BCBCBDBDBCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_69 => X"F5ECF3E0BBD0E8CBC1B6BBB5B7B7B6B6B6B6B6B6B7B8B8B9B9BABABABABABBBB",
      INIT_6A => X"C0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0AAA9A9A9A9A9A8A8AED2DDF0",
      INIT_6B => X"BCBCBCBCBCBDBDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_6C => X"BCD0EACFC3B9BCB6B7B7B6B6B6B6B6B6B7B8B8B9B9BABABABABABBBBBCBCBDBD",
      INIT_6D => X"BFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAAAA9A9A9A9A9A8ABD1DEF1F5EBF3E3",
      INIT_6E => X"BCBDBDBDBDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BF",
      INIT_6F => X"C2BCB7B4B7B7B6B6B6B6B6B6B7B8B8B9B9BABABABBBBBBBBBCBCBCBCBCBCBCBC",
      INIT_70 => X"C0C0C0C0C0C0C0C0C0C0C0C0AAA9A9A9A9A9A9AAADC5DCEDF3F3F1E0BAD2E9D9",
      INIT_71 => X"BDBDBDBDBDBDBDBDBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0",
      INIT_72 => X"B7B7B6B6B6B6B6B6B7B8B8B9B9BABABABBBBBBBBBCBCBCBCBCBCBCBCBCBDBDBD",
      INIT_73 => X"C0C0C0C0C0C0C0C0AAAAA9A9A9A9AAAAAAC3DCEFF4F3F1E2BBD1E8DDC7BDB8B6",
      INIT_74 => X"BDBDBDBDBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0",
      INIT_75 => X"B6B6B6B6B7B8B8B9B9BABABABBBBBBBBBCBCBCBCBCBCBCBCBCBDBDBDBDBDBDBD",
      INIT_76 => X"C0C0C0C0AAA9A9A9A9A9A9AAA8C0DCF0F4F2F2E4BCCEE6E1CDBFB6B8B7B7B6B6",
      INIT_77 => X"BFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0",
      INIT_78 => X"B7B8B8B9B9BABABABBBBBBBBBCBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBD",
      INIT_79 => X"AAAAA9A9A9A9AAAAA7BDDAF1F3F0F3E9C2CEE6E6D1BFB6B9B7B7B6B6B6B6B6B6",
      INIT_7A => X"BFBFBFBFC0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_7B => X"B9BABABABBBBBBBBBCBCBCBCBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_7C => X"A9A9A9AAA8BBD8F1F2EEF4EBC7D1E6E7D3C0B5B8B7B7B6B6B6B6B6B6B6B8B8B9",
      INIT_7D => X"C0C0C0BFBFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAA9A9A9",
      INIT_7E => X"BBBBBBBBBCBCBCBCBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBF",
      INIT_7F => X"AAB8D5F1F3EEF3ECC9D2E7E7D5C3B6B5B7B7B6B6B6B6B6B6B7B8B8B9B9BABABA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BFC0C0C0C0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAAAA9A9A9A9AAAA",
      INIT_01 => X"BCBCBCBCBCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFC0C0C0BF",
      INIT_02 => X"F6EFF2E8C5D1E7E6D6C8BAB4B7B7B6B6B6B6B6B6B6B8B8B9B9BABABABBBBBBBB",
      INIT_03 => X"C0C0C0BFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAA9A9A9A9A9A9AAABB6D4F3",
      INIT_04 => X"BCBCBCBCBCBDBDBDBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFC0C0C0BFBFC0C0C0",
      INIT_05 => X"C0D0E7E6D8CCBCB3B7B7B7B6B6B6B6B6B6B8B8B9B9BABABABBBBBBBBBCBCBCBC",
      INIT_06 => X"C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAAAA9A9A9A9AAAAABB6D3F5F8F0F1E7",
      INIT_07 => X"BDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFC0C0C0C0C0C0C0",
      INIT_08 => X"E2D5B7B9B6B6B6B6B6B6B6B6B6B7B8B9B9BABABABBBBBBBBBCBCBBBBBDBDBDBD",
      INIT_09 => X"C0C0C0C0C0C0C0C0C0C0C0C0AAABAAA9A9AAAAAAABB4D6F2F3F1F1E9C5CCE5E7",
      INIT_0A => X"BEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0",
      INIT_0B => X"B6B6B6B6B7B7B6B6B6B7B8B9B9BABABABBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBD",
      INIT_0C => X"C0C0C0C0C0C0C0C0ABABAAAAAAAAAAAAABB4D5F2F3F1F1EBC7CEE7E7E4D6B5B4",
      INIT_0D => X"BEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_0E => X"B7B7B6B5B6B7B8B9B9BABABABBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBE",
      INIT_0F => X"C0C0C0C0AAABAAAAAAAAAAAAABB3D4F1F4F1F1EAC3CCE6E7E5D8B7B4B6B6B6B6",
      INIT_10 => X"BEBEBEBEBEBEBEBEBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_11 => X"B6B7B8B9B9BABABABBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBE",
      INIT_12 => X"ABABAAAAAAAAAAAAAAB1D2F1F4F2F1ECC0C8E4E7E7DDBCB7B6B6B6B6B7B7B6B6",
      INIT_13 => X"BEBEBEBEBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_14 => X"B9BABABABBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_15 => X"A9A9AAAAAAB0D0F1F5F2F1EBBFCAE4E6E8DFBDB7B6B6B6B6B7B7B6B5B6B7B8B9",
      INIT_16 => X"BFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAABA9A9",
      INIT_17 => X"BBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_18 => X"AAAECFF1F6F2F1ECC7CFE8E7E7DEBBB3B6B6B6B6B7B7B6B6B6B7B8B9B9BABABA",
      INIT_19 => X"BFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0ABABA9A9A9A9AAAA",
      INIT_1A => X"BCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBF",
      INIT_1B => X"F6F2F1ECCAD3E9E6E7DFBCB3B6B6B6B6B7B7B6B5B6B7B8B9B9BABABABBBBBBBB",
      INIT_1C => X"C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAABA9A9A9A9AAAAAAADCDF1",
      INIT_1D => X"BDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFC0C0C0",
      INIT_1E => X"CAD2E8E5E7E1BFB6B6B6B6B6B7B7B6B6B6B7B8B9B9BABABABBBBBBBBBCBCBBBB",
      INIT_1F => X"C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAABA9A9A9A9AAAAAAACCDF1F7F2F1EC",
      INIT_20 => X"BDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFC0C0C0C0C0C0C0C0C0",
      INIT_21 => X"E9E2BFB5B6B6B6B6B7B7B6B5B6B7B8B9B9BABABABBBBBBBBBCBCBBBBBDBDBDBD",
      INIT_22 => X"C0C0C0C0C0C0C0C0C0C0C0C0AAAAA9A9A9A9AAAAABAAC6F0F6EDF0EAC7CEE6E7",
      INIT_23 => X"BEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_24 => X"B6B6B6B6B7B7B6B6B6B7B8B9B9BABABABBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBD",
      INIT_25 => X"C0C0C0C0C0C0C0C0AAAAA9A9A9A9AAAAACABC7F1F7EEF1EAC6CDE6E7E9E2BFB5",
      INIT_26 => X"BEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_27 => X"B7B7B6B5B6B7B8B9B9BABABABBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBE",
      INIT_28 => X"C0C0C0C0AAAAA9A9A9A9AAAAACAAC7F1F8F0F1EAC4CEE6E6E9E2BFB5B6B6B6B6",
      INIT_29 => X"BEBEBEBEBEBEBEBEBEBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_2A => X"B6B7B8B9B9BABABABBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBE",
      INIT_2B => X"AAAAA9A9A9A9AAAAABA9C4EFF8F1F3EBCAD2E7E5E9E3BFB4B6B6B6B6B7B7B6B6",
      INIT_2C => X"BEBEBEBEBEBEBEBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_2D => X"B9BABABABBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_2E => X"A9A9A9AAACA8C2EEF8F2F4EDCDD7E9E3E9E4BFB3B6B6B6B6B7B7B6B5B6B7B8B9",
      INIT_2F => X"BEBEBEBEBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAAAA9A9",
      INIT_30 => X"BBBBBBBBBCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_31 => X"ADA9C2EEF8F1F1E8CCD7EAE3E8E4BFB4B6B6B6B6B7B7B6B6B6B7B8B9B9BABABA",
      INIT_32 => X"BFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAAAA9A9A9A9A9AA",
      INIT_33 => X"BCBCBBBBBDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBE",
      INIT_34 => X"F6ECE9DDC1D4EAE3E8E3BEB6B6B6B6B6B7B7B6B5B6B7B8B9B9BABABABBBBBBBB",
      INIT_35 => X"C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0AAAAA9A9A9A9A9AAADA8C2EE",
      INIT_36 => X"BDBDBDBDBDBEBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBF",
      INIT_37 => X"B7D0EBE4E6E1BEB9B6B6B6B6B7B7B6B6B6B7B8B9B9BABABABBBBBBBBBCBCBBBB",
      INIT_38 => X"00000000000000000000000000000000AAAAA9A9A9A9A9AAABA7C0EBF2E6DFD1",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_G_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_G_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Picture_G_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_G_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_G_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
