#![feature(used)]
#![feature(const_fn)]
#![no_std]

extern crate cortex_m;
extern crate cortex_m_rt;

#[macro_use(interrupt)]
extern crate stm32f042;
extern crate volatile_register;

use stm32f042::peripherals::i2c::write_data as write_data;
use stm32f042::peripherals::i2c::read_data as read_data;

use stm32f042::*;
use core::fmt::Write;
use stm32f042::Interrupt;


fn main() {
    cortex_m::interrupt::free(|cs| {
        let rcc = RCC.borrow(cs);
        let gpioa = GPIOA.borrow(cs);
        let gpiof = GPIOF.borrow(cs);
        let usart1 = stm32f042::USART1.borrow(cs);
        let nvic = NVIC.borrow(cs);
        let i2c = I2C1.borrow(cs);

        /* Enable clock for SYSCFG and USART */
        rcc.apb2enr.modify(|_, w| {
            w.syscfgen().set_bit().usart1en().set_bit()
        });

        /* Enable clock for GPIO Port A, B and F */
        rcc.ahbenr.modify(|_, w| {
            w.iopaen().set_bit().iopben().set_bit().iopfen().set_bit()
        });

        /* Enable clock for I2C1 */
        rcc.apb1enr.modify(|_, w| w.i2c1en().set_bit());

        /* Reset I2C1 */
        rcc.apb1rstr.modify(|_, w| w.i2c1rst().set_bit());
        rcc.apb1rstr.modify(|_, w| w.i2c1rst().clear_bit());

        /* (Re-)configure PB1, PB2 and PB3 as output */
        gpioa.moder.modify(|_, w| unsafe {
            w.moder1().bits(1).moder2().bits(1).moder3().bits(1)
        });

        /* Set alternate function on PF0 and PF1 */
        gpiof.moder.modify(|_, w| unsafe {
            w.moder0().bits(2).moder1().bits(2)
        });

        /* Set AF1 for pin PF0/PF1 to enable I2C */
        gpiof.afrl.modify(|_, w| unsafe {
            w.afrl0().bits(1).afrl1().bits(1)
        });

        /* Set internal pull-up for pin PF0/PF1 */
        gpiof.pupdr.modify(|_, w| unsafe {
            w.pupdr0().bits(1).pupdr1().bits(1)
        });

        /* Set mode to open drain for pin PF0/PF1 */
        gpiof.otyper.modify(
            |_, w| w.ot0().set_bit().ot1().set_bit(),
        );

        /* Set PF0, PF1 to high speed */
        gpiof.ospeedr.modify(|_, w| unsafe {
            w.ospeedr0().bits(3).ospeedr1().bits(3)
        });

        /* Make sure the I2C unit is disabled so we can configure it */
        i2c.cr1.modify(|_, w| w.pe().clear_bit());

        /* Enable I2C signal generator, and configure I2C for 400KHz full speed */
        i2c.timingr.write(|w| unsafe { w.bits(0x0010_0209) });

        /* Enable the I2C processing */
        i2c.cr1.modify(|_, w| w.pe().set_bit());

        /* Set alternate function 1 to to enable USART RX/TX */
        gpioa.moder.modify(|_, w| unsafe {
            w.moder9().bits(2).moder10().bits(2)
        });

        /* Set AF1 for pin 9/10 to enable USART RX/TX */
        gpioa.afrh.modify(|_, w| unsafe {
            w.afrh9().bits(1).afrh10().bits(1)
        });

        /* Set baudrate to 115200 @8MHz */
        usart1.brr.write(|w| unsafe { w.bits(0x045) });

        /* Reset other registers to disable advanced USART features */
        usart1.cr2.reset();
        usart1.cr3.reset();

        /* Enable transmission and receiving as well as the RX IRQ */
        usart1.cr1.modify(|_, w| unsafe { w.bits(0x2D) });

        /* Enable USART IRQ, set prio 0 and clear any pending IRQs */
        nvic.enable(Interrupt::USART1);
        unsafe { nvic.set_priority(Interrupt::USART1, 1) };
        nvic.clear_pending(Interrupt::USART1);

        /* Output a nice message */
        Write::write_str(
            &mut Buffer { cs },
            "\r\nWelcome to the INA260 reader. Enter any character to obtain values.\r\n",
        ).unwrap();
    });
}


/* Define an interrupt handler, i.e. function to call when interrupt occurs. Here if we receive a
 * character from the USART well call the handler */
interrupt!(USART1, usart_receive);


struct Buffer<'a> {
    cs: &'a cortex_m::interrupt::CriticalSection,
}


impl<'a> core::fmt::Write for Buffer<'a> {
    fn write_str(&mut self, s: &str) -> core::fmt::Result {
        let usart1 = stm32f042::USART1.borrow(self.cs);
        for c in s.as_bytes() {
            /* Wait until the USART is clear to send */
            while usart1.isr.read().txe().bit_is_clear() {}

            /* Write the current character to the output register */
            usart1.tdr.modify(|_, w| unsafe { w.bits(*c as u32) });
        }
        Ok(())
    }
}


fn read_char(usart1: &stm32f042::USART1) -> u8 {
    /* Read the received value from the USART register */
    let c = {
        /* Check for overflow */
        if usart1.isr.read().ore().bit_is_set() {
            usart1.icr.modify(|_, w| w.orecf().set_bit());
            usart1.rdr.read().bits()
        }
        /* Check if the USART received something */
        else if usart1.isr.read().rxne().bit_is_set() {
            usart1.rdr.read().bits()
        }
        /* Otherwise we'll set a dummy value */
        else {
            0
        }
    };

    /* If value is not the dummy value: echo it back to the serial line */
    if c != 0 {
        /* Wait until the USART is clear to send */
        while usart1.isr.read().txe().bit_is_clear() {}

        /* Write the current character to the output register */
        usart1.tdr.modify(|_, w| unsafe { w.bits(c) });
    }

    c as u8
}


/* Read configuration from INA260 and return as 16bit unsigned value */
fn read_i2c_ina260_config(i2c: &I2C1, address: u8) -> u16 {
    let mut data = [0; 2];
    read_data(i2c, address, 0x00, 2, &mut data);
    (((data[0] as u16) << 8) | (data[1]) as u16)
}


/* Read current readings from INA260 and return in µA */
fn read_i2c_ina260_current(i2c: &I2C1, address: u8) -> u32 {
    let mut data = [0; 2];
    read_data(i2c, address, 0x01, 2, &mut data);
    (((data[0] as u32) << 8) | (data[1]) as u32) * 1250
}


/* Read voltage readings from INA260 and return in µV */
fn read_i2c_ina260_voltage(i2c: &I2C1, address: u8) -> u32 {
    let mut data = [0; 2];
    read_data(i2c, address, 0x02, 2, &mut data);
    (((data[0] as u32) << 8) | (data[1]) as u32) * 1250
}


/* The IRQ handler triggered by a received character in USART buffer, this will conduct our I2C
 * reads when we receive anything */
fn usart_receive() {
    cortex_m::interrupt::free(|cs| {
        let usart1 = stm32f042::USART1.borrow(cs);
        let i2c = I2C1.borrow(cs);
        let mut buf = Buffer { cs };

        /* We assume the INA260 is configured to be at I2C address 0x41 */
        let address = 0x41;

        /* Read the character that triggered the interrupt from the USART */
        read_char(usart1);

        write!(
            buf,
            "Configuration before setting averaging is: 0x{:x}\r\n",
            read_i2c_ina260_config(i2c, address)
        ).unwrap();

        write_data(i2c, address, &[0x00, 0x69, 0x27]);

        write!(
            buf,
            "Configuration after is: 0x{:x}\r\n",
            read_i2c_ina260_config(i2c, address)
        ).unwrap();

        write!(
            buf,
            "Current is: {}µA\r\n",
            read_i2c_ina260_current(i2c, address)
        ).unwrap();

        write!(
            buf,
            "Voltage is: {}µV\r\n",
            read_i2c_ina260_voltage(i2c, address)
        ).unwrap();

        Write::write_str(
            &mut buf,
            "\r\nEnter any character to obtain values again.\r\n",
        ).unwrap();
    });
}
