
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: B[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.003345    0.009900    0.005364    2.005364 v B[0] (in)
                                                         B[0] (net)
                      0.009900    0.000000    2.005364 v input3/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.006932    0.048347    0.091929    2.097293 v input3/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net3 (net)
                      0.048348    0.000202    2.097495 v _3_/A (sky130_fd_sc_hd__or3_1)
     1    0.001742    0.057966    0.350818    2.448313 v _3_/X (sky130_fd_sc_hd__or3_1)
                                                         _0_ (net)
                      0.057966    0.000033    2.448346 v _4_/B (sky130_fd_sc_hd__and3b_1)
     1    0.016694    0.095040    0.222215    2.670561 v _4_/X (sky130_fd_sc_hd__and3b_1)
                                                         net6 (net)
                      0.095068    0.001621    2.672182 v output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034369    0.089862    0.202609    2.874791 v output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.089873    0.000982    2.875773 v P[1] (out)
                                              2.875773   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.875773   data arrival time
---------------------------------------------------------------------------------------------
                                              4.874227   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
