# compile vhdl design source files
vhdl xil_defaultlib  "../../../Full_adder.srcs/sources_1/new/Full.vhd"
vhdl xil_defaultlib  "../../../Full_adder.srcs/sim_1/new/tb_Full.vhd"

# Do not sort compile order
nosort
