Information: Changed wire load model for 'rbcla_adder_width8_bits_per_block4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'rbcla_adder_width8_bits_per_block4' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'risc8_alu' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'risc8_alu' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'risc8_regb_biu_DW01_dec_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'risc8_regb_biu_DW01_dec_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'risc8_regb_biu_DW01_inc_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'risc8_regb_biu_DW01_inc_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'risc8_regb_biu' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'risc8_regb_biu' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'risc8_control' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'risc8_control' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'risc8' from 'ForQA' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'risc8' from '8000' to '8000'. (OPT-171)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
data_in[4]
data_in[3]
data_in[2]
data_in[1]
data_in[0]
ready
int
nmi
rst_n
data_in[7]
data_in[6]
data_in[5]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
U_regb_biu/ins_queue_reg[0][0]/D
U_regb_biu/ins_queue_reg[0][1]/D
U_regb_biu/ins_queue_reg[0][2]/D
U_regb_biu/ins_queue_reg[0][3]/D
U_regb_biu/ins_queue_reg[0][4]/D
U_regb_biu/ins_queue_reg[0][5]/D
U_regb_biu/ins_queue_reg[0][6]/D
U_regb_biu/ins_queue_reg[0][7]/D
U_regb_biu/ins_queue_reg[1][0]/D
U_regb_biu/ins_queue_reg[1][1]/D
U_regb_biu/ins_queue_reg[1][2]/D
U_regb_biu/ins_queue_reg[1][3]/D
U_regb_biu/ins_queue_reg[1][4]/D
U_regb_biu/ins_queue_reg[1][5]/D
U_regb_biu/ins_queue_reg[1][6]/D
U_regb_biu/ins_queue_reg[1][7]/D
U_regb_biu/ins_queue_reg[2][0]/D
U_regb_biu/ins_queue_reg[2][1]/D
U_regb_biu/ins_queue_reg[2][2]/D
U_regb_biu/ins_queue_reg[2][3]/D
U_regb_biu/ins_queue_reg[2][4]/D
U_regb_biu/ins_queue_reg[2][5]/D
U_regb_biu/ins_queue_reg[2][6]/D
U_regb_biu/ins_queue_reg[2][7]/D
U_regb_biu/ins_queue_reg[3][0]/D
U_regb_biu/ins_queue_reg[3][1]/D
U_regb_biu/ins_queue_reg[3][2]/D
U_regb_biu/ins_queue_reg[3][3]/D
U_regb_biu/ins_queue_reg[3][4]/D
U_regb_biu/ins_queue_reg[3][5]/D
U_regb_biu/ins_queue_reg[3][6]/D
U_regb_biu/ins_queue_reg[3][7]/D

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
