Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  4 19:41:57 2020
| Host         : DESKTOP-P7INVOJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file twosc_sys_tb_control_sets_placed.rpt
| Design       : twosc_sys_tb
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      2 |            1 |
|      4 |            1 |
|      8 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+--------------------+--------------------+------------------+----------------+
|  Clock Signal |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------+--------------------+--------------------+------------------+----------------+
|  ck_IBUF_BUFG | U/p_0_in[1]        |                    |                1 |              1 |
|  ck_IBUF_BUFG | U/p_0_in[0]        |                    |                1 |              1 |
|  ck_IBUF_BUFG | U/p_0_in[3]        |                    |                1 |              1 |
|  ck_IBUF_BUFG | U/p_0_in[5]        |                    |                1 |              1 |
|  ck_IBUF_BUFG | U/p_0_in[6]        |                    |                1 |              1 |
|  ck_IBUF_BUFG | U/p_0_in[2]        |                    |                1 |              1 |
|  ck_IBUF_BUFG | U/p_0_in[7]        |                    |                1 |              1 |
|  ck_IBUF_BUFG | U/p_0_in[4]        |                    |                1 |              1 |
|  ck_IBUF_BUFG |                    |                    |                1 |              2 |
|  ck_IBUF_BUFG | U/count[3]_i_2_n_0 | U/count[3]_i_1_n_0 |                1 |              4 |
|  ck_IBUF_BUFG | U/temp1[7]_i_2_n_0 | U/temp1[7]_i_1_n_0 |                1 |              8 |
+---------------+--------------------+--------------------+------------------+----------------+


