<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_48bc2b08</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_48bc2b08'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_48bc2b08')">rsnoc_z_H_R_G_T2_U_U_48bc2b08</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.63</td>
<td class="s9 cl rt"><a href="mod478.html#Line" > 93.27</a></td>
<td class="s8 cl rt"><a href="mod478.html#Cond" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod478.html#Toggle" > 55.77</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod478.html#Branch" > 89.47</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod478.html#inst_tag_31306"  onclick="showContent('inst_tag_31306')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_T_main.TransportToGeneric</a></td>
<td class="s7 cl rt"> 79.63</td>
<td class="s9 cl rt"><a href="mod478.html#Line" > 93.27</a></td>
<td class="s8 cl rt"><a href="mod478.html#Cond" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod478.html#Toggle" > 55.77</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod478.html#Branch" > 89.47</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_48bc2b08'>
<hr>
<a name="inst_tag_31306"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_31306" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.63</td>
<td class="s9 cl rt"><a href="mod478.html#Line" > 93.27</a></td>
<td class="s8 cl rt"><a href="mod478.html#Cond" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod478.html#Toggle" > 55.77</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod478.html#Branch" > 89.47</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.56</td>
<td class="s9 cl rt"> 91.70</td>
<td class="s6 cl rt"> 65.38</td>
<td class="s6 cl rt"> 63.56</td>
<td class="s0 cl rt">  0.00</td>
<td class="s8 cl rt"> 87.13</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2328.html#inst_tag_227983" >sram_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1411.html#inst_tag_107112" id="tag_urg_inst_107112">Ib</a></td>
<td class="s4 cl rt"> 48.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1581.html#inst_tag_145893" id="tag_urg_inst_145893">Ic2ci</a></td>
<td class="s6 cl rt"> 64.21</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s7 cl rt"> 76.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_31328" id="tag_urg_inst_31328">Ica</a></td>
<td class="s9 cl rt"> 98.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.54</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2023.html#inst_tag_191037" id="tag_urg_inst_191037">If</a></td>
<td class="s5 cl rt"> 56.08</td>
<td class="s8 cl rt"> 81.48</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 46.14</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1939.html#inst_tag_179710" id="tag_urg_inst_179710">Ifpa</a></td>
<td class="s7 cl rt"> 71.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod264.html#inst_tag_16136" id="tag_urg_inst_16136">Io</a></td>
<td class="s7 cl rt"> 71.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1024.html#inst_tag_74019" id="tag_urg_inst_74019">Ip</a></td>
<td class="s9 cl rt"> 91.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1480_0.html#inst_tag_127551" id="tag_urg_inst_127551">Irspp</a></td>
<td class="s5 cl rt"> 58.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod916.html#inst_tag_71660" id="tag_urg_inst_71660">It</a></td>
<td class="s6 cl rt"> 69.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod742.html#inst_tag_46228" id="tag_urg_inst_46228">ucibdffbb39c1_344</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_1.html#inst_tag_252077" id="tag_urg_inst_252077">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_38244" id="tag_urg_inst_38244">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod893.html#inst_tag_68693" id="tag_urg_inst_68693">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1060.html#inst_tag_75451" id="tag_urg_inst_75451">upc_0</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84319" id="tag_urg_inst_84319">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_4.html#inst_tag_232582" id="tag_urg_inst_232582">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_1.html#inst_tag_172729" id="tag_urg_inst_172729">ursrsg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_1.html#inst_tag_172736" id="tag_urg_inst_172736">ursrsg1063</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_1.html#inst_tag_172730" id="tag_urg_inst_172730">ursrsg487</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_1.html#inst_tag_172731" id="tag_urg_inst_172731">ursrsg582</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_1.html#inst_tag_172732" id="tag_urg_inst_172732">ursrsg678</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_1.html#inst_tag_172733" id="tag_urg_inst_172733">ursrsg774</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_1.html#inst_tag_172734" id="tag_urg_inst_172734">ursrsg870</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_1.html#inst_tag_172735" id="tag_urg_inst_172735">ursrsg965</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2456.html#inst_tag_243191" id="tag_urg_inst_243191">uu4e51bf85</a></td>
<td class="s7 cl rt"> 78.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2548.html#inst_tag_252117" id="tag_urg_inst_252117">uu9de8ccd43c</a></td>
<td class="s7 cl rt"> 78.35</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.35</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_48bc2b08'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod478.html" >rsnoc_z_H_R_G_T2_U_U_48bc2b08</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>297</td><td>277</td><td>93.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273438</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273443</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>273449</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273457</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273463</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273470</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273488</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273494</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273499</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273504</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>273510</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273518</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273523</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273540</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273545</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273550</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273555</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>273561</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273569</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273574</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273591</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273596</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273601</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>273612</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273620</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273625</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273642</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273647</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273652</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273657</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>273663</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273671</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273676</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273698</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273703</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273708</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>273714</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273722</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273749</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273754</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273759</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>273765</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273773</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273778</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273795</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273800</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273810</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>273816</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273824</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273829</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273846</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273851</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273856</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273880</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>273912</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>274009</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>274089</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>274100</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>274303</td><td>11</td><td>6</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>274317</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>274322</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>274429</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
273437                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273438     1/1          		if ( ! Sys_Clk_RstN )
273439     1/1          			u_3d5f &lt;= #1.0 ( 6'b0 );
273440     1/1          		else if ( u_3456 )
273441     1/1          			u_3d5f &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
273442                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273443     1/1          		if ( ! Sys_Clk_RstN )
273444     1/1          			u_d470 &lt;= #1.0 ( 3'b0 );
273445     1/1          		else if ( u_3456 )
273446     1/1          			u_d470 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
273447                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
273448                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
273449     1/1          		case ( uu_cc5c_caseSel )
273450     1/1          			2'b01   : u_cc5c = 4'b0000 ;
273451     1/1          			2'b10   : u_cc5c = 4'b0100 ;
273452     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
273453     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
273454                  		endcase
273455                  	end
273456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273457     1/1          		if ( ! Sys_Clk_RstN )
273458     1/1          			u_698c &lt;= #1.0 ( 4'b0 );
273459     1/1          		else if ( u_3456 )
273460     1/1          			u_698c &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
273461                  	assign uRsp_NextAddr_caseSel = { ~ ( CxtPkt_OpcT == 4'b0001 | CxtPkt_OpcT == 4'b0101 ) } ;
273462                  	always @( uRsp_NextAddr_caseSel or u_84b9 or u_9996 ) begin
273463     1/1          		case ( uRsp_NextAddr_caseSel )
273464     1/1          			1'b1    : Rsp_NextAddr = u_84b9 ;
273465     1/1          			1'b0    : Rsp_NextAddr = u_9996 ;
273466     1/1          			default : Rsp_NextAddr = 8'b0 ;
273467                  		endcase
273468                  	end
273469                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273470     1/1          		if ( ! Sys_Clk_RstN )
273471     1/1          			u_b27a &lt;= #1.0 ( 8'b0 );
273472     1/1          		else if ( u_3456 | NextTxPkt &amp; TxPktCxtId [0] )
273473     1/1          			u_b27a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : ( u_7487 ? Req1_AddLd0 : Rsp_NextAddr ) );
                        MISSING_ELSE
273474                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud( .I( Rsp0CxtId ) , .O( Rsp0_CxtId ) );
273475                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
273476                  		.Clk( Sys_Clk )
273477                  	,	.Clk_ClkS( Sys_Clk_ClkS )
273478                  	,	.Clk_En( Sys_Clk_En )
273479                  	,	.Clk_EnS( Sys_Clk_EnS )
273480                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
273481                  	,	.Clk_RstN( Sys_Clk_RstN )
273482                  	,	.Clk_Tm( Sys_Clk_Tm )
273483                  	,	.O( u_bb4d )
273484                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [0] )
273485                  	,	.Set( CxtEn &amp; CxtId [0] )
273486                  	);
273487                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273488     1/1          		if ( ! Sys_Clk_RstN )
273489     1/1          			u_b67f &lt;= #1.0 ( 2'b0 );
273490     1/1          		else if ( u_3456 )
273491     1/1          			u_b67f &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
273492                  	rsnoc_z_T_C_S_C_L_R_C_Ibdffbb39c1_L17 ucibdffbb39c1_344( .I_1615141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
273493                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273494     1/1          		if ( ! Sys_Clk_RstN )
273495     1/1          			u_fc64 &lt;= #1.0 ( 9'b0 );
273496     1/1          		else if ( u_3456 )
273497     1/1          			u_fc64 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
273498                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273499     1/1          		if ( ! Sys_Clk_RstN )
273500     1/1          			u_3e96 &lt;= #1.0 ( 6'b0 );
273501     1/1          		else if ( u_e7c6 )
273502     1/1          			u_3e96 &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
273503                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273504     1/1          		if ( ! Sys_Clk_RstN )
273505     1/1          			u_355c &lt;= #1.0 ( 3'b0 );
273506     1/1          		else if ( u_e7c6 )
273507     1/1          			u_355c &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
273508                  	assign uu_fca5_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
273509                  	always @( Req1_OpcT or uu_fca5_caseSel ) begin
273510     1/1          		case ( uu_fca5_caseSel )
273511     1/1          			2'b01   : u_fca5 = 4'b0000 ;
273512     1/1          			2'b10   : u_fca5 = 4'b0100 ;
273513     1/1          			2'b0    : u_fca5 = Req1_OpcT ;
273514     <font color = "red">0/1     ==>  			default : u_fca5 = 4'b0000 ;</font>
273515                  		endcase
273516                  	end
273517                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273518     1/1          		if ( ! Sys_Clk_RstN )
273519     1/1          			u_f463 &lt;= #1.0 ( 4'b0 );
273520     1/1          		else if ( u_e7c6 )
273521     1/1          			u_f463 &lt;= #1.0 ( u_fca5 );
                        MISSING_ELSE
273522                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273523     1/1          		if ( ! Sys_Clk_RstN )
273524     1/1          			u_46e &lt;= #1.0 ( 8'b0 );
273525     1/1          		else if ( u_e7c6 | NextTxPkt &amp; TxPktCxtId [1] )
273526     1/1          			u_46e &lt;= #1.0 ( u_5b82 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
273527                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg487(
273528                  		.Clk( Sys_Clk )
273529                  	,	.Clk_ClkS( Sys_Clk_ClkS )
273530                  	,	.Clk_En( Sys_Clk_En )
273531                  	,	.Clk_EnS( Sys_Clk_EnS )
273532                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
273533                  	,	.Clk_RstN( Sys_Clk_RstN )
273534                  	,	.Clk_Tm( Sys_Clk_Tm )
273535                  	,	.O( u_268f )
273536                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [1] )
273537                  	,	.Set( CxtEn &amp; CxtId [1] )
273538                  	);
273539                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273540     1/1          		if ( ! Sys_Clk_RstN )
273541     1/1          			u_bd10 &lt;= #1.0 ( 2'b0 );
273542     1/1          		else if ( u_e7c6 )
273543     1/1          			u_bd10 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
273544                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273545     1/1          		if ( ! Sys_Clk_RstN )
273546     1/1          			u_fe8d &lt;= #1.0 ( 9'b0 );
273547     1/1          		else if ( u_e7c6 )
273548     1/1          			u_fe8d &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
273549                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273550     1/1          		if ( ! Sys_Clk_RstN )
273551     1/1          			u_963 &lt;= #1.0 ( 6'b0 );
273552     1/1          		else if ( u_f2f )
273553     1/1          			u_963 &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
273554                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273555     1/1          		if ( ! Sys_Clk_RstN )
273556     1/1          			u_129d &lt;= #1.0 ( 3'b0 );
273557     1/1          		else if ( u_f2f )
273558     1/1          			u_129d &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
273559                  	assign uu_14c7_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
273560                  	always @( Req1_OpcT or uu_14c7_caseSel ) begin
273561     1/1          		case ( uu_14c7_caseSel )
273562     1/1          			2'b01   : u_14c7 = 4'b0000 ;
273563     1/1          			2'b10   : u_14c7 = 4'b0100 ;
273564     1/1          			2'b0    : u_14c7 = Req1_OpcT ;
273565     <font color = "red">0/1     ==>  			default : u_14c7 = 4'b0000 ;</font>
273566                  		endcase
273567                  	end
273568                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273569     1/1          		if ( ! Sys_Clk_RstN )
273570     1/1          			u_787e &lt;= #1.0 ( 4'b0 );
273571     1/1          		else if ( u_f2f )
273572     1/1          			u_787e &lt;= #1.0 ( u_14c7 );
                        MISSING_ELSE
273573                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273574     1/1          		if ( ! Sys_Clk_RstN )
273575     1/1          			u_6528 &lt;= #1.0 ( 8'b0 );
273576     1/1          		else if ( u_f2f | NextTxPkt &amp; TxPktCxtId [2] )
273577     1/1          			u_6528 &lt;= #1.0 ( u_32d2 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
273578                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg582(
273579                  		.Clk( Sys_Clk )
273580                  	,	.Clk_ClkS( Sys_Clk_ClkS )
273581                  	,	.Clk_En( Sys_Clk_En )
273582                  	,	.Clk_EnS( Sys_Clk_EnS )
273583                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
273584                  	,	.Clk_RstN( Sys_Clk_RstN )
273585                  	,	.Clk_Tm( Sys_Clk_Tm )
273586                  	,	.O( u_7883 )
273587                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [2] )
273588                  	,	.Set( CxtEn &amp; CxtId [2] )
273589                  	);
273590                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273591     1/1          		if ( ! Sys_Clk_RstN )
273592     1/1          			u_3027 &lt;= #1.0 ( 2'b0 );
273593     1/1          		else if ( u_f2f )
273594     1/1          			u_3027 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
273595                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273596     1/1          		if ( ! Sys_Clk_RstN )
273597     1/1          			u_1db3 &lt;= #1.0 ( 9'b0 );
273598     1/1          		else if ( u_f2f )
273599     1/1          			u_1db3 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
273600                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273601     1/1          		if ( ! Sys_Clk_RstN )
273602     1/1          			u_58e2 &lt;= #1.0 ( 6'b0 );
273603     1/1          		else if ( u_b946 )
273604     1/1          			u_58e2 &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
273605                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273606     1/1          		if ( ! Sys_Clk_RstN )
273607     1/1          			u_4fa8 &lt;= #1.0 ( 3'b0 );
273608     1/1          		else if ( u_b946 )
273609     1/1          			u_4fa8 &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
273610                  	assign uu_7395_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
273611                  	always @( Req1_OpcT or uu_7395_caseSel ) begin
273612     1/1          		case ( uu_7395_caseSel )
273613     1/1          			2'b01   : u_7395 = 4'b0000 ;
273614     1/1          			2'b10   : u_7395 = 4'b0100 ;
273615     1/1          			2'b0    : u_7395 = Req1_OpcT ;
273616     <font color = "red">0/1     ==>  			default : u_7395 = 4'b0000 ;</font>
273617                  		endcase
273618                  	end
273619                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273620     1/1          		if ( ! Sys_Clk_RstN )
273621     1/1          			u_90a1 &lt;= #1.0 ( 4'b0 );
273622     1/1          		else if ( u_b946 )
273623     1/1          			u_90a1 &lt;= #1.0 ( u_7395 );
                        MISSING_ELSE
273624                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273625     1/1          		if ( ! Sys_Clk_RstN )
273626     1/1          			u_5f7b &lt;= #1.0 ( 8'b0 );
273627     1/1          		else if ( u_b946 | NextTxPkt &amp; TxPktCxtId [3] )
273628     1/1          			u_5f7b &lt;= #1.0 ( u_c4df ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
273629                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg678(
273630                  		.Clk( Sys_Clk )
273631                  	,	.Clk_ClkS( Sys_Clk_ClkS )
273632                  	,	.Clk_En( Sys_Clk_En )
273633                  	,	.Clk_EnS( Sys_Clk_EnS )
273634                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
273635                  	,	.Clk_RstN( Sys_Clk_RstN )
273636                  	,	.Clk_Tm( Sys_Clk_Tm )
273637                  	,	.O( u_2cf )
273638                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [3] )
273639                  	,	.Set( CxtEn &amp; CxtId [3] )
273640                  	);
273641                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273642     1/1          		if ( ! Sys_Clk_RstN )
273643     1/1          			u_2916 &lt;= #1.0 ( 2'b0 );
273644     1/1          		else if ( u_b946 )
273645     1/1          			u_2916 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
273646                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273647     1/1          		if ( ! Sys_Clk_RstN )
273648     1/1          			u_f6a1 &lt;= #1.0 ( 9'b0 );
273649     1/1          		else if ( u_b946 )
273650     1/1          			u_f6a1 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
273651                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273652     1/1          		if ( ! Sys_Clk_RstN )
273653     1/1          			u_59a6 &lt;= #1.0 ( 6'b0 );
273654     1/1          		else if ( u_ab17 )
273655     1/1          			u_59a6 &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
273656                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273657     1/1          		if ( ! Sys_Clk_RstN )
273658     1/1          			u_3df8 &lt;= #1.0 ( 3'b0 );
273659     1/1          		else if ( u_ab17 )
273660     1/1          			u_3df8 &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
273661                  	assign uu_c12a_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
273662                  	always @( Req1_OpcT or uu_c12a_caseSel ) begin
273663     1/1          		case ( uu_c12a_caseSel )
273664     1/1          			2'b01   : u_c12a = 4'b0000 ;
273665     1/1          			2'b10   : u_c12a = 4'b0100 ;
273666     1/1          			2'b0    : u_c12a = Req1_OpcT ;
273667     <font color = "red">0/1     ==>  			default : u_c12a = 4'b0000 ;</font>
273668                  		endcase
273669                  	end
273670                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273671     1/1          		if ( ! Sys_Clk_RstN )
273672     1/1          			u_30c4 &lt;= #1.0 ( 4'b0 );
273673     1/1          		else if ( u_ab17 )
273674     1/1          			u_30c4 &lt;= #1.0 ( u_c12a );
                        MISSING_ELSE
273675                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273676     1/1          		if ( ! Sys_Clk_RstN )
273677     1/1          			u_3918 &lt;= #1.0 ( 8'b0 );
273678     1/1          		else if ( u_ab17 | NextTxPkt &amp; TxPktCxtId [4] )
273679     1/1          			u_3918 &lt;= #1.0 ( u_dc7c ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
273680                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg774(
273681                  		.Clk( Sys_Clk )
273682                  	,	.Clk_ClkS( Sys_Clk_ClkS )
273683                  	,	.Clk_En( Sys_Clk_En )
273684                  	,	.Clk_EnS( Sys_Clk_EnS )
273685                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
273686                  	,	.Clk_RstN( Sys_Clk_RstN )
273687                  	,	.Clk_Tm( Sys_Clk_Tm )
273688                  	,	.O( u_4f8 )
273689                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [4] )
273690                  	,	.Set( CxtEn &amp; CxtId [4] )
273691                  	);
273692                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273693     1/1          		if ( ! Sys_Clk_RstN )
273694     1/1          			u_2ff5 &lt;= #1.0 ( 2'b0 );
273695     1/1          		else if ( u_ab17 )
273696     1/1          			u_2ff5 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
273697                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273698     1/1          		if ( ! Sys_Clk_RstN )
273699     1/1          			u_6751 &lt;= #1.0 ( 9'b0 );
273700     1/1          		else if ( u_ab17 )
273701     1/1          			u_6751 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
273702                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273703     1/1          		if ( ! Sys_Clk_RstN )
273704     1/1          			u_8cbd &lt;= #1.0 ( 6'b0 );
273705     1/1          		else if ( u_4531 )
273706     1/1          			u_8cbd &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
273707                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273708     1/1          		if ( ! Sys_Clk_RstN )
273709     1/1          			u_710f &lt;= #1.0 ( 3'b0 );
273710     1/1          		else if ( u_4531 )
273711     1/1          			u_710f &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
273712                  	assign uu_58a3_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
273713                  	always @( Req1_OpcT or uu_58a3_caseSel ) begin
273714     1/1          		case ( uu_58a3_caseSel )
273715     1/1          			2'b01   : u_58a3 = 4'b0000 ;
273716     1/1          			2'b10   : u_58a3 = 4'b0100 ;
273717     1/1          			2'b0    : u_58a3 = Req1_OpcT ;
273718     <font color = "red">0/1     ==>  			default : u_58a3 = 4'b0000 ;</font>
273719                  		endcase
273720                  	end
273721                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273722     1/1          		if ( ! Sys_Clk_RstN )
273723     1/1          			u_aa47 &lt;= #1.0 ( 4'b0 );
273724     1/1          		else if ( u_4531 )
273725     1/1          			u_aa47 &lt;= #1.0 ( u_58a3 );
                        MISSING_ELSE
273726                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273727     1/1          		if ( ! Sys_Clk_RstN )
273728     1/1          			u_655e &lt;= #1.0 ( 8'b0 );
273729     1/1          		else if ( u_4531 | NextTxPkt &amp; TxPktCxtId [5] )
273730     1/1          			u_655e &lt;= #1.0 ( u_b49a ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
273731                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg870(
273732                  		.Clk( Sys_Clk )
273733                  	,	.Clk_ClkS( Sys_Clk_ClkS )
273734                  	,	.Clk_En( Sys_Clk_En )
273735                  	,	.Clk_EnS( Sys_Clk_EnS )
273736                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
273737                  	,	.Clk_RstN( Sys_Clk_RstN )
273738                  	,	.Clk_Tm( Sys_Clk_Tm )
273739                  	,	.O( u_b189 )
273740                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [5] )
273741                  	,	.Set( CxtEn &amp; CxtId [5] )
273742                  	);
273743                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273744     1/1          		if ( ! Sys_Clk_RstN )
273745     1/1          			u_6a7 &lt;= #1.0 ( 2'b0 );
273746     1/1          		else if ( u_4531 )
273747     1/1          			u_6a7 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
273748                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273749     1/1          		if ( ! Sys_Clk_RstN )
273750     1/1          			u_f433 &lt;= #1.0 ( 9'b0 );
273751     1/1          		else if ( u_4531 )
273752     1/1          			u_f433 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
273753                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273754     1/1          		if ( ! Sys_Clk_RstN )
273755     1/1          			u_b442 &lt;= #1.0 ( 6'b0 );
273756     1/1          		else if ( u_c0d9 )
273757     1/1          			u_b442 &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
273758                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273759     1/1          		if ( ! Sys_Clk_RstN )
273760     1/1          			u_bd7c &lt;= #1.0 ( 3'b0 );
273761     1/1          		else if ( u_c0d9 )
273762     1/1          			u_bd7c &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
273763                  	assign uu_3944_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
273764                  	always @( Req1_OpcT or uu_3944_caseSel ) begin
273765     1/1          		case ( uu_3944_caseSel )
273766     1/1          			2'b01   : u_3944 = 4'b0000 ;
273767     1/1          			2'b10   : u_3944 = 4'b0100 ;
273768     1/1          			2'b0    : u_3944 = Req1_OpcT ;
273769     <font color = "red">0/1     ==>  			default : u_3944 = 4'b0000 ;</font>
273770                  		endcase
273771                  	end
273772                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273773     1/1          		if ( ! Sys_Clk_RstN )
273774     1/1          			u_9125 &lt;= #1.0 ( 4'b0 );
273775     1/1          		else if ( u_c0d9 )
273776     1/1          			u_9125 &lt;= #1.0 ( u_3944 );
                        MISSING_ELSE
273777                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273778     1/1          		if ( ! Sys_Clk_RstN )
273779     1/1          			u_9ba4 &lt;= #1.0 ( 8'b0 );
273780     1/1          		else if ( u_c0d9 | NextTxPkt &amp; TxPktCxtId [6] )
273781     1/1          			u_9ba4 &lt;= #1.0 ( u_296c ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
273782                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg965(
273783                  		.Clk( Sys_Clk )
273784                  	,	.Clk_ClkS( Sys_Clk_ClkS )
273785                  	,	.Clk_En( Sys_Clk_En )
273786                  	,	.Clk_EnS( Sys_Clk_EnS )
273787                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
273788                  	,	.Clk_RstN( Sys_Clk_RstN )
273789                  	,	.Clk_Tm( Sys_Clk_Tm )
273790                  	,	.O( u_e280 )
273791                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [6] )
273792                  	,	.Set( CxtEn &amp; CxtId [6] )
273793                  	);
273794                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273795     1/1          		if ( ! Sys_Clk_RstN )
273796     1/1          			u_127 &lt;= #1.0 ( 2'b0 );
273797     1/1          		else if ( u_c0d9 )
273798     1/1          			u_127 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
273799                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273800     1/1          		if ( ! Sys_Clk_RstN )
273801     1/1          			u_5a62 &lt;= #1.0 ( 9'b0 );
273802     1/1          		else if ( u_c0d9 )
273803     1/1          			u_5a62 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
273804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273805     1/1          		if ( ! Sys_Clk_RstN )
273806     1/1          			u_f1ac &lt;= #1.0 ( 6'b0 );
273807     1/1          		else if ( u_58a8 )
273808     1/1          			u_f1ac &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
273809                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273810     1/1          		if ( ! Sys_Clk_RstN )
273811     1/1          			u_fae6 &lt;= #1.0 ( 3'b0 );
273812     1/1          		else if ( u_58a8 )
273813     1/1          			u_fae6 &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
273814                  	assign uu_598f_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
273815                  	always @( Req1_OpcT or uu_598f_caseSel ) begin
273816     1/1          		case ( uu_598f_caseSel )
273817     1/1          			2'b01   : u_598f = 4'b0000 ;
273818     1/1          			2'b10   : u_598f = 4'b0100 ;
273819     1/1          			2'b0    : u_598f = Req1_OpcT ;
273820     <font color = "red">0/1     ==>  			default : u_598f = 4'b0000 ;</font>
273821                  		endcase
273822                  	end
273823                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273824     1/1          		if ( ! Sys_Clk_RstN )
273825     1/1          			u_49c &lt;= #1.0 ( 4'b0 );
273826     1/1          		else if ( u_58a8 )
273827     1/1          			u_49c &lt;= #1.0 ( u_598f );
                        MISSING_ELSE
273828                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273829     1/1          		if ( ! Sys_Clk_RstN )
273830     1/1          			u_4985 &lt;= #1.0 ( 8'b0 );
273831     1/1          		else if ( u_58a8 | NextTxPkt &amp; TxPktCxtId [7] )
273832     1/1          			u_4985 &lt;= #1.0 ( u_9090 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
273833                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg1063(
273834                  		.Clk( Sys_Clk )
273835                  	,	.Clk_ClkS( Sys_Clk_ClkS )
273836                  	,	.Clk_En( Sys_Clk_En )
273837                  	,	.Clk_EnS( Sys_Clk_EnS )
273838                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
273839                  	,	.Clk_RstN( Sys_Clk_RstN )
273840                  	,	.Clk_Tm( Sys_Clk_Tm )
273841                  	,	.O( u_d3bd )
273842                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [7] )
273843                  	,	.Set( CxtEn &amp; CxtId [7] )
273844                  	);
273845                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273846     1/1          		if ( ! Sys_Clk_RstN )
273847     1/1          			u_2136 &lt;= #1.0 ( 2'b0 );
273848     1/1          		else if ( u_58a8 )
273849     1/1          			u_2136 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
273850                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273851     1/1          		if ( ! Sys_Clk_RstN )
273852     1/1          			u_ec2 &lt;= #1.0 ( 9'b0 );
273853     1/1          		else if ( u_58a8 )
273854     1/1          			u_ec2 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
273855                  	always @( Cxt_0 or Cxt_1 or Cxt_2 or Cxt_3 or Cxt_4 or Cxt_5 or Cxt_6 or Cxt_7 or uu_93df_caseSel ) begin
273856     1/1          		case ( uu_93df_caseSel )
273857     1/1          			8'b00000001 : u_93df = Cxt_0 ;
273858     1/1          			8'b00000010 : u_93df = Cxt_1 ;
273859     1/1          			8'b00000100 : u_93df = Cxt_2 ;
273860     1/1          			8'b00001000 : u_93df = Cxt_3 ;
273861     1/1          			8'b00010000 : u_93df = Cxt_4 ;
273862     1/1          			8'b00100000 : u_93df = Cxt_5 ;
273863     1/1          			8'b01000000 : u_93df = Cxt_6 ;
273864     1/1          			8'b10000000 : u_93df = Cxt_7 ;
273865     1/1          			default     : u_93df = 33'b0 ;
273866                  		endcase
273867                  	end
273868                  	assign uu_ab91_caseSel =
273869                  		{		Rsp1_CxtId [7]
273870                  			,	Rsp1_CxtId [6]
273871                  			,	Rsp1_CxtId [5]
273872                  			,	Rsp1_CxtId [4]
273873                  			,	Rsp1_CxtId [3]
273874                  			,	Rsp1_CxtId [2]
273875                  			,	Rsp1_CxtId [1]
273876                  			,	Rsp1_CxtId [0]
273877                  		}
273878                  		;
273879                  	always @( Cxt_0 or Cxt_1 or Cxt_2 or Cxt_3 or Cxt_4 or Cxt_5 or Cxt_6 or Cxt_7 or uu_ab91_caseSel ) begin
273880     1/1          		case ( uu_ab91_caseSel )
273881     1/1          			8'b00000001 : u_ab91 = Cxt_0 ;
273882     1/1          			8'b00000010 : u_ab91 = Cxt_1 ;
273883     1/1          			8'b00000100 : u_ab91 = Cxt_2 ;
273884     1/1          			8'b00001000 : u_ab91 = Cxt_3 ;
273885     1/1          			8'b00010000 : u_ab91 = Cxt_4 ;
273886     1/1          			8'b00100000 : u_ab91 = Cxt_5 ;
273887     1/1          			8'b01000000 : u_ab91 = Cxt_6 ;
273888     1/1          			8'b10000000 : u_ab91 = Cxt_7 ;
273889     1/1          			default     : u_ab91 = 33'b0 ;
273890                  		endcase
273891                  	end
273892                  	rsnoc_z_H_R_U_B_B_A264 Ib(
273893                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
273894                  	);
273895                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
273896                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
273897                  	);
273898                  	assign uRsp_Status_caseSel =
273899                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
273900                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
273901                  					&amp;	Rsp2_Status == 2'b01
273902                  				&amp;
273903                  				Rsp_Last
273904                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
273905                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
273906                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
273907                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
273908                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
273909                  		}
273910                  		;
273911                  	always @( uRsp_Status_caseSel ) begin
273912     1/1          		case ( uRsp_Status_caseSel )
273913     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
273914     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
273915     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
273916     <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
273917     1/1          			5'b10000 : Rsp_Status = 2'b11 ;
273918     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
273919                  		endcase
273920                  	end
273921                  	rsnoc_z_H_R_G_T2_P_U_419d35c7 Ip(
273922                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
273923                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
273924                  	,	.Cxt_Echo( CxtPkt_Echo )
273925                  	,	.Cxt_Head( CxtPkt_Head )
273926                  	,	.Cxt_Len1( CxtPkt_Len1 )
273927                  	,	.Cxt_OpcT( CxtPkt_OpcT )
273928                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
273929                  	,	.CxtUsed( CxtUsed )
273930                  	,	.Rx_ConnId( RxPkt_ConnId )
273931                  	,	.Rx_CxtId( RxPkt_CxtId )
273932                  	,	.Rx_Head( RxPkt_Head )
273933                  	,	.Rx_Last( RxPkt_Last )
273934                  	,	.Rx_Opc( RxPkt_Opc )
273935                  	,	.Rx_Pld( RxPkt_Pld )
273936                  	,	.Rx_Rdy( RxPkt_Rdy )
273937                  	,	.Rx_Status( RxPkt_Status )
273938                  	,	.Rx_Vld( RxPkt_Vld )
273939                  	,	.Sys_Clk( Sys_Clk )
273940                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
273941                  	,	.Sys_Clk_En( Sys_Clk_En )
273942                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
273943                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
273944                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
273945                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
273946                  	,	.Sys_Pwr_Idle( )
273947                  	,	.Sys_Pwr_WakeUp( )
273948                  	,	.Tx_Data( TxPkt_Data )
273949                  	,	.Tx_Head( TxPkt_Head )
273950                  	,	.Tx_Rdy( TxPkt_Rdy )
273951                  	,	.Tx_Tail( TxPkt_Tail )
273952                  	,	.Tx_Vld( TxPkt_Vld )
273953                  	,	.TxCxtId( TxPktCxtId )
273954                  	,	.TxLast( TxPktLast )
273955                  	);
273956                  	assign CtxFreeId = TxPktCxtId &amp; { 8 { ( NextTxPkt &amp; TxPktLast ) }  };
273957                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
273958                  	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
273959                  		.CxtUsed( CxtUsed )
273960                  	,	.FreeCxt( CtxFreeId )
273961                  	,	.FreeVld( CxtFreeVld )
273962                  	,	.NewCxt( CxtId )
273963                  	,	.NewRdy( CxtRdy )
273964                  	,	.NewVld( CxtEn )
273965                  	,	.Sys_Clk( Sys_Clk )
273966                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
273967                  	,	.Sys_Clk_En( Sys_Clk_En )
273968                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
273969                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
273970                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
273971                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
273972                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
273973                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
273974                  	);
273975                  	assign Req1_AddMdL = Req1_AddNttp [31:8];
273976                  	rsnoc_z_H_R_G_T2_O_U_6243a2a2 Io(
273977                  		.Cxt_0( Cxt_0 )
273978                  	,	.Cxt_1( Cxt_1 )
273979                  	,	.Cxt_2( Cxt_2 )
273980                  	,	.Cxt_3( Cxt_3 )
273981                  	,	.Cxt_4( Cxt_4 )
273982                  	,	.Cxt_5( Cxt_5 )
273983                  	,	.Cxt_6( Cxt_6 )
273984                  	,	.Cxt_7( Cxt_7 )
273985                  	,	.CxtUsed( CxtUsed )
273986                  	,	.Rdy( OrdRdy )
273987                  	,	.Req_AddLd0( Req1_AddLd0 )
273988                  	,	.Req_AddMdL( Req1_AddMdL )
273989                  	,	.Req_Len1( Req1_Len1 )
273990                  	,	.Req_OpcT( Req1_OpcT )
273991                  	,	.Req_RouteId( Req1_RouteId )
273992                  	,	.Req_SeqId( Req1_SeqId )
273993                  	,	.Req_Strm( 1'b0 )
273994                  	,	.ReqRdy( TrnRdy )
273995                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
273996                  	,	.Sys_Clk( Sys_Clk )
273997                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
273998                  	,	.Sys_Clk_En( Sys_Clk_En )
273999                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
274000                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
274001                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
274002                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
274003                  	,	.Sys_Pwr_Idle( )
274004                  	,	.Sys_Pwr_WakeUp( )
274005                  	);
274006                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
274007                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
274008                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
274009     1/1          		if ( ! Sys_Clk_RstN )
274010     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
274011     1/1          		else if ( NextTrn )
274012     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
274013                  	rsnoc_z_H_R_G_T2_T_U_419d35c7 It(
274014                  		.AddrBase( IdInfo_0_AddrBase )
274015                  	,	.Cmd_Echo( Req1_Echo )
274016                  	,	.Cmd_KeyId( Req1_KeyId )
274017                  	,	.Cmd_Len1( Req1_Len1 )
274018                  	,	.Cmd_Lock( Req1_Lock )
274019                  	,	.Cmd_OpcT( Req1_OpcT )
274020                  	,	.Cmd_RawAddr( Req1_RawAddr )
274021                  	,	.Cmd_RouteId( Req1_RouteId )
274022                  	,	.Cmd_Status( Req1_Status )
274023                  	,	.Cmd_User( Req1_User )
274024                  	,	.HitId( Translation_0_Id )
274025                  	,	.Pld_Data( Pld_Data )
274026                  	,	.Pld_Last( Pld_Last )
274027                  	,	.Rdy( TrnRdy )
274028                  	,	.Rx_Data( RxErr_Data )
274029                  	,	.Rx_Head( RxErr_Head )
274030                  	,	.Rx_Rdy( RxErr_Rdy )
274031                  	,	.Rx_Tail( RxErr_Tail )
274032                  	,	.Rx_Vld( RxErr_Vld )
274033                  	,	.Sys_Clk( Sys_Clk )
274034                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
274035                  	,	.Sys_Clk_En( Sys_Clk_En )
274036                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
274037                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
274038                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
274039                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
274040                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
274041                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
274042                  	,	.Vld( TrnVld )
274043                  	);
274044                  	assign Req1_Addr = Req1_RawAddr;
274045                  	assign PipeIn_Addr = Req1_Addr;
274046                  	assign u_cb9b_0 = PipeIn_Addr;
274047                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
274048                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
274049                  	assign u_c4ee = Req1_Len1 [5:2];
274050                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 4'b0 );
274051                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
274052                  	assign PipeIn_BurstType = Req1_BurstType;
274053                  	assign u_cb9b_1 = PipeIn_BurstType;
274054                  	assign u_cb9b_11 = PipeIn_Opc;
274055                  	assign PipeIn_SeqId = Req1_SeqId;
274056                  	assign u_cb9b_13 = PipeIn_SeqId;
274057                  	assign PipeIn_Urg = Req1_Urg;
274058                  	assign u_cb9b_17 = PipeIn_Urg;
274059                  	assign PipeIn_User = Req1_User;
274060                  	assign u_cb9b_19 = PipeIn_User;
274061                  	assign PipeIn_Data = Pld_Data;
274062                  	assign u_cb9b_2 = PipeIn_Data;
274063                  	assign Req1_Fail = Req1_Status == 2'b11;
274064                  	assign PipeIn_Fail = Req1_Fail;
274065                  	assign u_cb9b_4 = PipeIn_Fail;
274066                  	assign PipeIn_Head = ReqHead;
274067                  	assign u_cb9b_6 = PipeIn_Head;
274068                  	assign PipeIn_Last = Pld_Last;
274069                  	assign u_cb9b_7 = PipeIn_Last;
274070                  	assign PipeIn_Len1 = Req1_Len1;
274071                  	assign u_cb9b_8 = PipeIn_Len1;
274072                  	assign PipeIn_Lock = Req1_Lock;
274073                  	assign u_cb9b_9 = PipeIn_Lock;
274074                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
274075                  	assign PostRdy = GenLcl_Req_Rdy;
274076                  	assign PipeOut_Urg = u_d4d9_17;
274077                  	assign PipeOut_Head = u_d4d9_6;
274078                  	assign PipeOutHead = PipeOut_Head;
274079                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
274080                  	assign uReq1_Opc_caseSel =
274081                  		{		Req1_OpcT == 4'b0110
274082                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
274083                  			,	Req1_OpcT == 4'b0011
274084                  			,	Req1_OpcT == 4'b0010
274085                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
274086                  		}
274087                  		;
274088                  	always @( uReq1_Opc_caseSel ) begin
274089     1/1          		case ( uReq1_Opc_caseSel )
274090     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
274091     1/1          			5'b00010 : Req1_Opc = 3'b010 ;
274092     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
274093     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
274094     1/1          			5'b10000 : Req1_Opc = 3'b101 ;
274095     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
274096                  		endcase
274097                  	end
274098                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
274099                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
274100     1/1          		case ( uPipeIn_Opc_caseSel )
274101     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
274102     1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
274103     1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
274104     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
274105     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
274106                  		endcase
274107                  	end
274108                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103041101080 Ifpa(
274109                  		.Rx_0( u_cb9b_0 )
274110                  	,	.Rx_1( u_cb9b_1 )
274111                  	,	.Rx_11( u_cb9b_11 )
274112                  	,	.Rx_13( u_cb9b_13 )
274113                  	,	.Rx_14( 1'b0 )
274114                  	,	.Rx_15( 1'b0 )
274115                  	,	.Rx_17( u_cb9b_17 )
274116                  	,	.Rx_19( u_cb9b_19 )
274117                  	,	.Rx_2( u_cb9b_2 )
274118                  	,	.Rx_4( u_cb9b_4 )
274119                  	,	.Rx_6( u_cb9b_6 )
274120                  	,	.Rx_7( u_cb9b_7 )
274121                  	,	.Rx_8( u_cb9b_8 )
274122                  	,	.Rx_9( u_cb9b_9 )
274123                  	,	.RxRdy( ReqRdy )
274124                  	,	.RxVld( ReqVld )
274125                  	,	.Sys_Clk( Sys_Clk )
274126                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
274127                  	,	.Sys_Clk_En( Sys_Clk_En )
274128                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
274129                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
274130                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
274131                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
274132                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
274133                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
274134                  	,	.Tx_0( u_d4d9_0 )
274135                  	,	.Tx_1( u_d4d9_1 )
274136                  	,	.Tx_11( u_d4d9_11 )
274137                  	,	.Tx_13( u_d4d9_13 )
274138                  	,	.Tx_14( u_d4d9_14 )
274139                  	,	.Tx_15( u_d4d9_15 )
274140                  	,	.Tx_17( u_d4d9_17 )
274141                  	,	.Tx_19( u_d4d9_19 )
274142                  	,	.Tx_2( u_d4d9_2 )
274143                  	,	.Tx_4( u_d4d9_4 )
274144                  	,	.Tx_6( u_d4d9_6 )
274145                  	,	.Tx_7( u_d4d9_7 )
274146                  	,	.Tx_8( u_d4d9_8 )
274147                  	,	.Tx_9( u_d4d9_9 )
274148                  	,	.TxRdy( PipeOutRdy )
274149                  	,	.TxVld( PipeOutVld )
274150                  	);
274151                  	assign PipeOut_Addr = u_d4d9_0;
274152                  	assign GenLcl_Req_Addr = PipeOut_Addr;
274153                  	assign PipeOut_Data = u_d4d9_2;
274154                  	assign MyDatum = PipeOut_Data [35:0];
274155                  	assign MyData = { 2'b0 , MyDatum };
274156                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
274157                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
274158                  	);
274159                  	assign PipeOut_Fail = u_d4d9_4;
274160                  	assign NullBe = PipeOut_Fail;
274161                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
274162                  	assign GenLcl_Req_Vld = PostVld;
274163                  	assign PipeOut_Last = u_d4d9_7;
274164                  	assign GenLcl_Req_Last = PipeOut_Last;
274165                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
274166                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
274167                  	assign PipeOut_BurstType = u_d4d9_1;
274168                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
274169                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
274170                  	assign PipeOut_Len1 = u_d4d9_8;
274171                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
274172                  	assign PipeOut_Lock = u_d4d9_9;
274173                  	assign GenLcl_Req_Lock = PipeOut_Lock;
274174                  	assign PipeOut_Opc = u_d4d9_11;
274175                  	assign GenLcl_Req_Opc = PipeOut_Opc;
274176                  	assign PipeOut_SeqId = u_d4d9_13;
274177                  	assign GenLcl_Req_SeqId = PipeOut_SeqId;
274178                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
274179                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
274180                  	assign PipeOut_SeqUnique = u_d4d9_15;
274181                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
274182                  	assign PipeOut_User = u_d4d9_19;
274183                  	assign GenLcl_Req_User = PipeOut_User;
274184                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
274185                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
274186                  		.Clk( Sys_Clk )
274187                  	,	.Clk_ClkS( Sys_Clk_ClkS )
274188                  	,	.Clk_En( Sys_Clk_En )
274189                  	,	.Clk_EnS( Sys_Clk_EnS )
274190                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
274191                  	,	.Clk_RstN( Sys_Clk_RstN )
274192                  	,	.Clk_Tm( Sys_Clk_Tm )
274193                  	,	.En( GenLcl_Req_Vld )
274194                  	,	.O( u_43f9 )
274195                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
274196                  	,	.Set( NullBe &amp; PipeOutHead )
274197                  	);
274198                  	rsnoc_z_H_R_G_U_P_U_4e51bf85 uu4e51bf85(
274199                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
274200                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
274201                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
274202                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
274203                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
274204                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
274205                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
274206                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
274207                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
274208                  	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
274209                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
274210                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
274211                  	,	.GenLcl_Req_User( GenLcl_Req_User )
274212                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
274213                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
274214                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
274215                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
274216                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
274217                  	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
274218                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
274219                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
274220                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
274221                  	,	.GenPrt_Req_Addr( u_Req_Addr )
274222                  	,	.GenPrt_Req_Be( u_Req_Be )
274223                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
274224                  	,	.GenPrt_Req_Data( u_Req_Data )
274225                  	,	.GenPrt_Req_Last( u_Req_Last )
274226                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
274227                  	,	.GenPrt_Req_Lock( u_Req_Lock )
274228                  	,	.GenPrt_Req_Opc( u_Req_Opc )
274229                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
274230                  	,	.GenPrt_Req_SeqId( u_Req_SeqId )
274231                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
274232                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
274233                  	,	.GenPrt_Req_User( u_Req_User )
274234                  	,	.GenPrt_Req_Vld( u_Req_Vld )
274235                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
274236                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
274237                  	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
274238                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
274239                  	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
274240                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
274241                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
274242                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
274243                  	);
274244                  	rsnoc_z_H_R_G_U_Q_U_9de8ccd43c uu9de8ccd43c(
274245                  		.GenLcl_Req_Addr( u_Req_Addr )
274246                  	,	.GenLcl_Req_Be( u_Req_Be )
274247                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
274248                  	,	.GenLcl_Req_Data( u_Req_Data )
274249                  	,	.GenLcl_Req_Last( u_Req_Last )
274250                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
274251                  	,	.GenLcl_Req_Lock( u_Req_Lock )
274252                  	,	.GenLcl_Req_Opc( u_Req_Opc )
274253                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
274254                  	,	.GenLcl_Req_SeqId( u_Req_SeqId )
274255                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
274256                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
274257                  	,	.GenLcl_Req_User( u_Req_User )
274258                  	,	.GenLcl_Req_Vld( u_Req_Vld )
274259                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
274260                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
274261                  	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
274262                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
274263                  	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
274264                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
274265                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
274266                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
274267                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
274268                  	,	.GenPrt_Req_Be( Gen_Req_Be )
274269                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
274270                  	,	.GenPrt_Req_Data( Gen_Req_Data )
274271                  	,	.GenPrt_Req_Last( Gen_Req_Last )
274272                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
274273                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
274274                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
274275                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
274276                  	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
274277                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
274278                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
274279                  	,	.GenPrt_Req_User( Gen_Req_User )
274280                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
274281                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
274282                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
274283                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
274284                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
274285                  	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
274286                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
274287                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
274288                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
274289                  	,	.Sys_Clk( Sys_Clk )
274290                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
274291                  	,	.Sys_Clk_En( Sys_Clk_En )
274292                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
274293                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
274294                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
274295                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
274296                  	,	.Sys_Pwr_Idle( u_72_Idle )
274297                  	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
274298                  	);
274299                  	assign IdInfo_0_Id = Translation_0_Id;
274300                  	assign IdInfo_1_Id = Req1_KeyId;
274301                  	rsnoc_z_H_R_U_A_Pc_I8 upc_0( .I( CxtUsed ) , .O( u_239 ) );
274302                  	always @( u_239 ) begin
274303     1/1          		case ( u_239 )
274304     <font color = "red">0/1     ==>  			4'b1000 : u_feab = 2'b11 ;</font>
274305     <font color = "red">0/1     ==>  			4'b0111 : u_feab = 2'b11 ;</font>
274306     <font color = "red">0/1     ==>  			4'b0110 : u_feab = 2'b10 ;</font>
274307     <font color = "red">0/1     ==>  			4'b0101 : u_feab = 2'b10 ;</font>
274308     <font color = "red">0/1     ==>  			4'b0100 : u_feab = 2'b01 ;</font>
274309     1/1          			4'b0011 : u_feab = 2'b01 ;
274310     1/1          			4'b0010 : u_feab = 2'b0 ;
274311     1/1          			4'b0001 : u_feab = 2'b0 ;
274312     1/1          			4'b0    : u_feab = 2'b0 ;
274313     1/1          			default : u_feab = 2'b0 ;
274314                  		endcase
274315                  	end
274316                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
274317     1/1          		if ( ! Sys_Clk_RstN )
274318     1/1          			Load &lt;= #1.0 ( 2'b0 );
274319     1/1          		else	Load &lt;= #1.0 ( u_feab ^ { 1'b0 , u_feab [1] } );
274320                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
274321                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
274322     1/1          		if ( ! Sys_Clk_RstN )
274323     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
274324     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
274325                  	assign RxInt_Rdy = RxIn_Rdy;
274326                  	assign Rx_Rdy = RxInt_Rdy;
274327                  	assign WakeUp_Rx = Rx_Vld;
274328                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
274329                  	assign u_3584 = RxIn_Data [110:94];
274330                  	assign Translation_0_Aperture = u_3584 [16:5];
274331                  	assign TxBypData = TxIn_Data [37:0];
274332                  	assign TxLcl_Data =
274333                  		{			{	TxIn_Data [111]
274334                  			,	TxIn_Data [110:94]
274335                  			,	TxIn_Data [93:90]
274336                  			,	TxIn_Data [89:88]
274337                  			,	TxIn_Data [87:81]
274338                  			,	TxIn_Data [80:49]
274339                  			,	TxIn_Data [48:41]
274340                  			,	TxIn_Data [40:38]
274341                  			}
274342                  		,
274343                  		TxBypData
274344                  		};
274345                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
274346                  	assign TxLcl_Head = TxIn_Head;
274347                  	assign Tx_Head = TxLcl_Head;
274348                  	assign TxLcl_Tail = TxIn_Tail;
274349                  	assign Tx_Tail = TxLcl_Tail;
274350                  	assign TxLcl_Vld = TxIn_Vld;
274351                  	assign Tx_Vld = TxLcl_Vld;
274352                  	assign WakeUp_Other = 1'b0;
274353                  	assign u_3ded_Data_Last = RxIn_Data [37];
274354                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
274355                  	assign u_3ded_Data_Err = RxIn_Data [36];
274356                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
274357                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
274358                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
274359                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
274360                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
274361                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
274362                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
274363                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
274364                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
274365                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
274366                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
274367                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
274368                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
274369                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
274370                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
274371                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
274372                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
274373                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
274374                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
274375                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
274376                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
274377                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
274378                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
274379                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
274380                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
274381                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
274382                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
274383                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
274384                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
274385                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
274386                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
274387                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
274388                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
274389                  	assign u_6807_Data_Last = TxIn_Data [37];
274390                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
274391                  	assign u_6807_Data_Err = TxIn_Data [36];
274392                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
274393                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
274394                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
274395                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
274396                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
274397                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
274398                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
274399                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
274400                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
274401                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
274402                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
274403                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
274404                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
274405                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
274406                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
274407                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
274408                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
274409                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
274410                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
274411                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
274412                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
274413                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
274414                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
274415                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
274416                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
274417                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
274418                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
274419                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
274420                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
274421                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
274422                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
274423                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
274424                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
274425                  	assign IllRsp = Rsp0_Vld &amp; ~ ChainVld;
274426                  	// synopsys translate_off
274427                  	// synthesis translate_off
274428                  	always @( posedge Sys_Clk )
274429     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
274430     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
274431     <font color = "grey">unreachable  </font>				dontStop = 0;
274432     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
274433     <font color = "grey">unreachable  </font>				if (!dontStop) begin
274434     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
274435     <font color = "grey">unreachable  </font>					$stop;
274436                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
274437                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod478.html" >rsnoc_z_H_R_G_T2_U_U_48bc2b08</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273441
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273446
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273460
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273473
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : (u_7487 ? Req1_AddLd0 : Rsp_NextAddr))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273473
 SUB-EXPRESSION (u_7487 ? Req1_AddLd0 : Rsp_NextAddr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273491
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273497
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273526
 EXPRESSION (u_5b82 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273577
 EXPRESSION (u_32d2 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273628
 EXPRESSION (u_c4df ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273679
 EXPRESSION (u_dc7c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273730
 EXPRESSION (u_b49a ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273781
 EXPRESSION (u_296c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273832
 EXPRESSION (u_9090 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274051
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod478.html" >rsnoc_z_H_R_G_T2_U_U_48bc2b08</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">57</td>
<td class="rt">33</td>
<td class="rt">57.89 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">1058</td>
<td class="rt">590</td>
<td class="rt">55.77 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">529</td>
<td class="rt">295</td>
<td class="rt">55.77 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">529</td>
<td class="rt">295</td>
<td class="rt">55.77 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">33</td>
<td class="rt">57.89 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">1058</td>
<td class="rt">590</td>
<td class="rt">55.77 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">529</td>
<td class="rt">295</td>
<td class="rt">55.77 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">529</td>
<td class="rt">295</td>
<td class="rt">55.77 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod478.html" >rsnoc_z_H_R_G_T2_U_U_48bc2b08</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">247</td>
<td class="rt">221</td>
<td class="rt">89.47 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">274051</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">273438</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">273443</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">273449</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">273457</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">273463</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">273470</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">273488</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">273494</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273499</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273504</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">273510</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273518</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273523</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273540</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273545</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273550</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273555</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">273561</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273569</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273574</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273591</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273596</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273601</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">273612</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273620</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273625</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273642</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273647</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273652</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273657</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">273663</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273671</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273676</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273698</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273703</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273708</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">273714</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273722</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273727</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273749</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273754</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273759</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">273765</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273773</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273778</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273795</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273800</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273810</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">273816</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273824</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273829</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273846</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273851</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">273856</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">273880</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">273912</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">274009</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">274089</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">274100</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">274303</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">274317</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">274322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274051     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273438     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273439     			u_3d5f <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
273440     		else if ( u_3456 )
           		     <font color = "green">-2-</font>  
273441     			u_3d5f <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273443     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273444     			u_d470 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
273445     		else if ( u_3456 )
           		     <font color = "green">-2-</font>  
273446     			u_d470 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273449     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
273450     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
273451     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
273452     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
273453     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273458     			u_698c <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273459     		else if ( u_3456 )
           		     <font color = "green">-2-</font>  
273460     			u_698c <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273463     		case ( uRsp_NextAddr_caseSel )
           		<font color = "green">-1-</font>                     
273464     			1'b1    : Rsp_NextAddr = u_84b9 ;
           <font color = "green">			==></font>
273465     			1'b0    : Rsp_NextAddr = u_9996 ;
           <font color = "green">			==></font>
273466     			default : Rsp_NextAddr = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273470     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273471     			u_b27a <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
273472     		else if ( u_3456 | NextTxPkt & TxPktCxtId [0] )
           		     <font color = "green">-2-</font>  
273473     			u_b27a <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : ( u_7487 ? Req1_AddLd0 : Rsp_NextAddr ) );
           			                          <font color = "red">-3-</font>                          <font color = "green">-4-</font>   
           			                          <font color = "red">==></font>                          <font color = "green">==></font>   
           			                                                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273488     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273489     			u_b67f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
273490     		else if ( u_3456 )
           		     <font color = "green">-2-</font>  
273491     			u_b67f <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273494     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273495     			u_fc64 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
273496     		else if ( u_3456 )
           		     <font color = "green">-2-</font>  
273497     			u_fc64 <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273499     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273500     			u_3e96 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
273501     		else if ( u_e7c6 )
           		     <font color = "green">-2-</font>  
273502     			u_3e96 <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273504     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273505     			u_355c <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
273506     		else if ( u_e7c6 )
           		     <font color = "green">-2-</font>  
273507     			u_355c <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273510     		case ( uu_fca5_caseSel )
           		<font color = "red">-1-</font>               
273511     			2'b01   : u_fca5 = 4'b0000 ;
           <font color = "green">			==></font>
273512     			2'b10   : u_fca5 = 4'b0100 ;
           <font color = "green">			==></font>
273513     			2'b0    : u_fca5 = Req1_OpcT ;
           <font color = "green">			==></font>
273514     			default : u_fca5 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273518     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273519     			u_f463 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273520     		else if ( u_e7c6 )
           		     <font color = "green">-2-</font>  
273521     			u_f463 <= #1.0 ( u_fca5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273523     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273524     			u_46e <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
273525     		else if ( u_e7c6 | NextTxPkt & TxPktCxtId [1] )
           		     <font color = "green">-2-</font>  
273526     			u_46e <= #1.0 ( u_5b82 ? Req1_AddLd0 : Rsp_NextAddr );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273540     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273541     			u_bd10 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
273542     		else if ( u_e7c6 )
           		     <font color = "green">-2-</font>  
273543     			u_bd10 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273545     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273546     			u_fe8d <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
273547     		else if ( u_e7c6 )
           		     <font color = "green">-2-</font>  
273548     			u_fe8d <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273550     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273551     			u_963 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
273552     		else if ( u_f2f )
           		     <font color = "green">-2-</font>  
273553     			u_963 <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273555     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273556     			u_129d <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
273557     		else if ( u_f2f )
           		     <font color = "green">-2-</font>  
273558     			u_129d <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273561     		case ( uu_14c7_caseSel )
           		<font color = "red">-1-</font>               
273562     			2'b01   : u_14c7 = 4'b0000 ;
           <font color = "green">			==></font>
273563     			2'b10   : u_14c7 = 4'b0100 ;
           <font color = "green">			==></font>
273564     			2'b0    : u_14c7 = Req1_OpcT ;
           <font color = "green">			==></font>
273565     			default : u_14c7 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273569     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273570     			u_787e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273571     		else if ( u_f2f )
           		     <font color = "green">-2-</font>  
273572     			u_787e <= #1.0 ( u_14c7 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273574     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273575     			u_6528 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
273576     		else if ( u_f2f | NextTxPkt & TxPktCxtId [2] )
           		     <font color = "green">-2-</font>  
273577     			u_6528 <= #1.0 ( u_32d2 ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273591     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273592     			u_3027 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
273593     		else if ( u_f2f )
           		     <font color = "green">-2-</font>  
273594     			u_3027 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273596     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273597     			u_1db3 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
273598     		else if ( u_f2f )
           		     <font color = "green">-2-</font>  
273599     			u_1db3 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273601     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273602     			u_58e2 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
273603     		else if ( u_b946 )
           		     <font color = "green">-2-</font>  
273604     			u_58e2 <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273606     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273607     			u_4fa8 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
273608     		else if ( u_b946 )
           		     <font color = "green">-2-</font>  
273609     			u_4fa8 <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273612     		case ( uu_7395_caseSel )
           		<font color = "red">-1-</font>               
273613     			2'b01   : u_7395 = 4'b0000 ;
           <font color = "green">			==></font>
273614     			2'b10   : u_7395 = 4'b0100 ;
           <font color = "green">			==></font>
273615     			2'b0    : u_7395 = Req1_OpcT ;
           <font color = "green">			==></font>
273616     			default : u_7395 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273620     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273621     			u_90a1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273622     		else if ( u_b946 )
           		     <font color = "green">-2-</font>  
273623     			u_90a1 <= #1.0 ( u_7395 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273625     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273626     			u_5f7b <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
273627     		else if ( u_b946 | NextTxPkt & TxPktCxtId [3] )
           		     <font color = "green">-2-</font>  
273628     			u_5f7b <= #1.0 ( u_c4df ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273642     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273643     			u_2916 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
273644     		else if ( u_b946 )
           		     <font color = "green">-2-</font>  
273645     			u_2916 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273647     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273648     			u_f6a1 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
273649     		else if ( u_b946 )
           		     <font color = "green">-2-</font>  
273650     			u_f6a1 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273652     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273653     			u_59a6 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
273654     		else if ( u_ab17 )
           		     <font color = "green">-2-</font>  
273655     			u_59a6 <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273657     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273658     			u_3df8 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
273659     		else if ( u_ab17 )
           		     <font color = "green">-2-</font>  
273660     			u_3df8 <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273663     		case ( uu_c12a_caseSel )
           		<font color = "red">-1-</font>               
273664     			2'b01   : u_c12a = 4'b0000 ;
           <font color = "green">			==></font>
273665     			2'b10   : u_c12a = 4'b0100 ;
           <font color = "green">			==></font>
273666     			2'b0    : u_c12a = Req1_OpcT ;
           <font color = "green">			==></font>
273667     			default : u_c12a = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273671     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273672     			u_30c4 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273673     		else if ( u_ab17 )
           		     <font color = "green">-2-</font>  
273674     			u_30c4 <= #1.0 ( u_c12a );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273676     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273677     			u_3918 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
273678     		else if ( u_ab17 | NextTxPkt & TxPktCxtId [4] )
           		     <font color = "green">-2-</font>  
273679     			u_3918 <= #1.0 ( u_dc7c ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273693     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273694     			u_2ff5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
273695     		else if ( u_ab17 )
           		     <font color = "green">-2-</font>  
273696     			u_2ff5 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273698     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273699     			u_6751 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
273700     		else if ( u_ab17 )
           		     <font color = "green">-2-</font>  
273701     			u_6751 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273703     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273704     			u_8cbd <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
273705     		else if ( u_4531 )
           		     <font color = "green">-2-</font>  
273706     			u_8cbd <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273708     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273709     			u_710f <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
273710     		else if ( u_4531 )
           		     <font color = "green">-2-</font>  
273711     			u_710f <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273714     		case ( uu_58a3_caseSel )
           		<font color = "red">-1-</font>               
273715     			2'b01   : u_58a3 = 4'b0000 ;
           <font color = "green">			==></font>
273716     			2'b10   : u_58a3 = 4'b0100 ;
           <font color = "green">			==></font>
273717     			2'b0    : u_58a3 = Req1_OpcT ;
           <font color = "green">			==></font>
273718     			default : u_58a3 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273722     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273723     			u_aa47 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273724     		else if ( u_4531 )
           		     <font color = "green">-2-</font>  
273725     			u_aa47 <= #1.0 ( u_58a3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273727     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273728     			u_655e <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
273729     		else if ( u_4531 | NextTxPkt & TxPktCxtId [5] )
           		     <font color = "green">-2-</font>  
273730     			u_655e <= #1.0 ( u_b49a ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273744     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273745     			u_6a7 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
273746     		else if ( u_4531 )
           		     <font color = "green">-2-</font>  
273747     			u_6a7 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273749     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273750     			u_f433 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
273751     		else if ( u_4531 )
           		     <font color = "green">-2-</font>  
273752     			u_f433 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273754     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273755     			u_b442 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
273756     		else if ( u_c0d9 )
           		     <font color = "green">-2-</font>  
273757     			u_b442 <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273759     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273760     			u_bd7c <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
273761     		else if ( u_c0d9 )
           		     <font color = "green">-2-</font>  
273762     			u_bd7c <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273765     		case ( uu_3944_caseSel )
           		<font color = "red">-1-</font>               
273766     			2'b01   : u_3944 = 4'b0000 ;
           <font color = "green">			==></font>
273767     			2'b10   : u_3944 = 4'b0100 ;
           <font color = "green">			==></font>
273768     			2'b0    : u_3944 = Req1_OpcT ;
           <font color = "green">			==></font>
273769     			default : u_3944 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273773     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273774     			u_9125 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273775     		else if ( u_c0d9 )
           		     <font color = "green">-2-</font>  
273776     			u_9125 <= #1.0 ( u_3944 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273778     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273779     			u_9ba4 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
273780     		else if ( u_c0d9 | NextTxPkt & TxPktCxtId [6] )
           		     <font color = "green">-2-</font>  
273781     			u_9ba4 <= #1.0 ( u_296c ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273795     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273796     			u_127 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
273797     		else if ( u_c0d9 )
           		     <font color = "green">-2-</font>  
273798     			u_127 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273800     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273801     			u_5a62 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
273802     		else if ( u_c0d9 )
           		     <font color = "green">-2-</font>  
273803     			u_5a62 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273806     			u_f1ac <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
273807     		else if ( u_58a8 )
           		     <font color = "green">-2-</font>  
273808     			u_f1ac <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273810     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273811     			u_fae6 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
273812     		else if ( u_58a8 )
           		     <font color = "green">-2-</font>  
273813     			u_fae6 <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273816     		case ( uu_598f_caseSel )
           		<font color = "red">-1-</font>               
273817     			2'b01   : u_598f = 4'b0000 ;
           <font color = "green">			==></font>
273818     			2'b10   : u_598f = 4'b0100 ;
           <font color = "green">			==></font>
273819     			2'b0    : u_598f = Req1_OpcT ;
           <font color = "green">			==></font>
273820     			default : u_598f = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273824     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273825     			u_49c <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273826     		else if ( u_58a8 )
           		     <font color = "green">-2-</font>  
273827     			u_49c <= #1.0 ( u_598f );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273829     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273830     			u_4985 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
273831     		else if ( u_58a8 | NextTxPkt & TxPktCxtId [7] )
           		     <font color = "green">-2-</font>  
273832     			u_4985 <= #1.0 ( u_9090 ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273846     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273847     			u_2136 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
273848     		else if ( u_58a8 )
           		     <font color = "green">-2-</font>  
273849     			u_2136 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273851     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273852     			u_ec2 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
273853     		else if ( u_58a8 )
           		     <font color = "green">-2-</font>  
273854     			u_ec2 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273856     		case ( uu_93df_caseSel )
           		<font color = "green">-1-</font>               
273857     			8'b00000001 : u_93df = Cxt_0 ;
           <font color = "green">			==></font>
273858     			8'b00000010 : u_93df = Cxt_1 ;
           <font color = "green">			==></font>
273859     			8'b00000100 : u_93df = Cxt_2 ;
           <font color = "green">			==></font>
273860     			8'b00001000 : u_93df = Cxt_3 ;
           <font color = "green">			==></font>
273861     			8'b00010000 : u_93df = Cxt_4 ;
           <font color = "green">			==></font>
273862     			8'b00100000 : u_93df = Cxt_5 ;
           <font color = "green">			==></font>
273863     			8'b01000000 : u_93df = Cxt_6 ;
           <font color = "green">			==></font>
273864     			8'b10000000 : u_93df = Cxt_7 ;
           <font color = "green">			==></font>
273865     			default     : u_93df = 33'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>8'b00000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b01000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b10000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273880     		case ( uu_ab91_caseSel )
           		<font color = "green">-1-</font>               
273881     			8'b00000001 : u_ab91 = Cxt_0 ;
           <font color = "green">			==></font>
273882     			8'b00000010 : u_ab91 = Cxt_1 ;
           <font color = "green">			==></font>
273883     			8'b00000100 : u_ab91 = Cxt_2 ;
           <font color = "green">			==></font>
273884     			8'b00001000 : u_ab91 = Cxt_3 ;
           <font color = "green">			==></font>
273885     			8'b00010000 : u_ab91 = Cxt_4 ;
           <font color = "green">			==></font>
273886     			8'b00100000 : u_ab91 = Cxt_5 ;
           <font color = "green">			==></font>
273887     			8'b01000000 : u_ab91 = Cxt_6 ;
           <font color = "green">			==></font>
273888     			8'b10000000 : u_ab91 = Cxt_7 ;
           <font color = "green">			==></font>
273889     			default     : u_ab91 = 33'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>8'b00000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b01000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b10000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273912     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
273913     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
273914     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
273915     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
273916     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
273917     			5'b10000 : Rsp_Status = 2'b11 ;
           <font color = "green">			==></font>
273918     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274009     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
274010     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
274011     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
274012     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274089     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
274090     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
274091     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
274092     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
274093     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
274094     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
274095     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274100     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
274101     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
274102     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
274103     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
274104     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
274105     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274303     		case ( u_239 )
           		<font color = "red">-1-</font>  
274304     			4'b1000 : u_feab = 2'b11 ;
           <font color = "red">			==></font>
274305     			4'b0111 : u_feab = 2'b11 ;
           <font color = "red">			==></font>
274306     			4'b0110 : u_feab = 2'b10 ;
           <font color = "red">			==></font>
274307     			4'b0101 : u_feab = 2'b10 ;
           <font color = "red">			==></font>
274308     			4'b0100 : u_feab = 2'b01 ;
           <font color = "red">			==></font>
274309     			4'b0011 : u_feab = 2'b01 ;
           <font color = "green">			==></font>
274310     			4'b0010 : u_feab = 2'b0 ;
           <font color = "green">			==></font>
274311     			4'b0001 : u_feab = 2'b0 ;
           <font color = "green">			==></font>
274312     			4'b0    : u_feab = 2'b0 ;
           <font color = "green">			==></font>
274313     			default : u_feab = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274317     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
274318     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
274319     		else	Load <= #1.0 ( u_feab ^ { 1'b0 , u_feab [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274322     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
274323     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
274324     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_31306">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_48bc2b08">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
