
Lab_6_Temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a60  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08003c00  08003c00  00013c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003c84  08003c84  00013c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003c8c  08003c8c  00013c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003c90  08003c90  00013c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  20000000  08003c94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001ac  2000007c  08003d10  0002007c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000228  08003d10  00020228  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015479  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000024c6  00000000  00000000  00035525  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007a17  00000000  00000000  000379eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000c00  00000000  00000000  0003f408  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000bc0  00000000  00000000  00040008  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000580e  00000000  00000000  00040bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003d07  00000000  00000000  000463d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004a0dd  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000024d0  00000000  00000000  0004a15c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003be8 	.word	0x08003be8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08003be8 	.word	0x08003be8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__aeabi_d2f>:
 8000a24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a28:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a2c:	bf24      	itt	cs
 8000a2e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a32:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a36:	d90d      	bls.n	8000a54 <__aeabi_d2f+0x30>
 8000a38:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a3c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a40:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a44:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a48:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a4c:	bf08      	it	eq
 8000a4e:	f020 0001 	biceq.w	r0, r0, #1
 8000a52:	4770      	bx	lr
 8000a54:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a58:	d121      	bne.n	8000a9e <__aeabi_d2f+0x7a>
 8000a5a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a5e:	bfbc      	itt	lt
 8000a60:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a64:	4770      	bxlt	lr
 8000a66:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a6e:	f1c2 0218 	rsb	r2, r2, #24
 8000a72:	f1c2 0c20 	rsb	ip, r2, #32
 8000a76:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a7e:	bf18      	it	ne
 8000a80:	f040 0001 	orrne.w	r0, r0, #1
 8000a84:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a88:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a8c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a90:	ea40 000c 	orr.w	r0, r0, ip
 8000a94:	fa23 f302 	lsr.w	r3, r3, r2
 8000a98:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a9c:	e7cc      	b.n	8000a38 <__aeabi_d2f+0x14>
 8000a9e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa2:	d107      	bne.n	8000ab4 <__aeabi_d2f+0x90>
 8000aa4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa8:	bf1e      	ittt	ne
 8000aaa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aae:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab2:	4770      	bxne	lr
 8000ab4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000abc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b97a 	b.w	8000dd0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	468c      	mov	ip, r1
 8000afa:	460d      	mov	r5, r1
 8000afc:	4604      	mov	r4, r0
 8000afe:	9e08      	ldr	r6, [sp, #32]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d151      	bne.n	8000ba8 <__udivmoddi4+0xb4>
 8000b04:	428a      	cmp	r2, r1
 8000b06:	4617      	mov	r7, r2
 8000b08:	d96d      	bls.n	8000be6 <__udivmoddi4+0xf2>
 8000b0a:	fab2 fe82 	clz	lr, r2
 8000b0e:	f1be 0f00 	cmp.w	lr, #0
 8000b12:	d00b      	beq.n	8000b2c <__udivmoddi4+0x38>
 8000b14:	f1ce 0c20 	rsb	ip, lr, #32
 8000b18:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b1c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b20:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b24:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b28:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b2c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b30:	0c25      	lsrs	r5, r4, #16
 8000b32:	fbbc f8fa 	udiv	r8, ip, sl
 8000b36:	fa1f f987 	uxth.w	r9, r7
 8000b3a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b3e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b42:	fb08 f309 	mul.w	r3, r8, r9
 8000b46:	42ab      	cmp	r3, r5
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x6c>
 8000b4a:	19ed      	adds	r5, r5, r7
 8000b4c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b50:	f080 8123 	bcs.w	8000d9a <__udivmoddi4+0x2a6>
 8000b54:	42ab      	cmp	r3, r5
 8000b56:	f240 8120 	bls.w	8000d9a <__udivmoddi4+0x2a6>
 8000b5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b5e:	443d      	add	r5, r7
 8000b60:	1aed      	subs	r5, r5, r3
 8000b62:	b2a4      	uxth	r4, r4
 8000b64:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b68:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b70:	fb00 f909 	mul.w	r9, r0, r9
 8000b74:	45a1      	cmp	r9, r4
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x98>
 8000b78:	19e4      	adds	r4, r4, r7
 8000b7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b7e:	f080 810a 	bcs.w	8000d96 <__udivmoddi4+0x2a2>
 8000b82:	45a1      	cmp	r9, r4
 8000b84:	f240 8107 	bls.w	8000d96 <__udivmoddi4+0x2a2>
 8000b88:	3802      	subs	r0, #2
 8000b8a:	443c      	add	r4, r7
 8000b8c:	eba4 0409 	sub.w	r4, r4, r9
 8000b90:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b94:	2100      	movs	r1, #0
 8000b96:	2e00      	cmp	r6, #0
 8000b98:	d061      	beq.n	8000c5e <__udivmoddi4+0x16a>
 8000b9a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	6034      	str	r4, [r6, #0]
 8000ba2:	6073      	str	r3, [r6, #4]
 8000ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba8:	428b      	cmp	r3, r1
 8000baa:	d907      	bls.n	8000bbc <__udivmoddi4+0xc8>
 8000bac:	2e00      	cmp	r6, #0
 8000bae:	d054      	beq.n	8000c5a <__udivmoddi4+0x166>
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	e886 0021 	stmia.w	r6, {r0, r5}
 8000bb6:	4608      	mov	r0, r1
 8000bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bbc:	fab3 f183 	clz	r1, r3
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	f040 808e 	bne.w	8000ce2 <__udivmoddi4+0x1ee>
 8000bc6:	42ab      	cmp	r3, r5
 8000bc8:	d302      	bcc.n	8000bd0 <__udivmoddi4+0xdc>
 8000bca:	4282      	cmp	r2, r0
 8000bcc:	f200 80fa 	bhi.w	8000dc4 <__udivmoddi4+0x2d0>
 8000bd0:	1a84      	subs	r4, r0, r2
 8000bd2:	eb65 0503 	sbc.w	r5, r5, r3
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	46ac      	mov	ip, r5
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	d03f      	beq.n	8000c5e <__udivmoddi4+0x16a>
 8000bde:	e886 1010 	stmia.w	r6, {r4, ip}
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	b912      	cbnz	r2, 8000bee <__udivmoddi4+0xfa>
 8000be8:	2701      	movs	r7, #1
 8000bea:	fbb7 f7f2 	udiv	r7, r7, r2
 8000bee:	fab7 fe87 	clz	lr, r7
 8000bf2:	f1be 0f00 	cmp.w	lr, #0
 8000bf6:	d134      	bne.n	8000c62 <__udivmoddi4+0x16e>
 8000bf8:	1beb      	subs	r3, r5, r7
 8000bfa:	0c3a      	lsrs	r2, r7, #16
 8000bfc:	fa1f fc87 	uxth.w	ip, r7
 8000c00:	2101      	movs	r1, #1
 8000c02:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c06:	0c25      	lsrs	r5, r4, #16
 8000c08:	fb02 3318 	mls	r3, r2, r8, r3
 8000c0c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c10:	fb0c f308 	mul.w	r3, ip, r8
 8000c14:	42ab      	cmp	r3, r5
 8000c16:	d907      	bls.n	8000c28 <__udivmoddi4+0x134>
 8000c18:	19ed      	adds	r5, r5, r7
 8000c1a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c1e:	d202      	bcs.n	8000c26 <__udivmoddi4+0x132>
 8000c20:	42ab      	cmp	r3, r5
 8000c22:	f200 80d1 	bhi.w	8000dc8 <__udivmoddi4+0x2d4>
 8000c26:	4680      	mov	r8, r0
 8000c28:	1aed      	subs	r5, r5, r3
 8000c2a:	b2a3      	uxth	r3, r4
 8000c2c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c30:	fb02 5510 	mls	r5, r2, r0, r5
 8000c34:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c38:	fb0c fc00 	mul.w	ip, ip, r0
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d907      	bls.n	8000c50 <__udivmoddi4+0x15c>
 8000c40:	19e4      	adds	r4, r4, r7
 8000c42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c46:	d202      	bcs.n	8000c4e <__udivmoddi4+0x15a>
 8000c48:	45a4      	cmp	ip, r4
 8000c4a:	f200 80b8 	bhi.w	8000dbe <__udivmoddi4+0x2ca>
 8000c4e:	4618      	mov	r0, r3
 8000c50:	eba4 040c 	sub.w	r4, r4, ip
 8000c54:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c58:	e79d      	b.n	8000b96 <__udivmoddi4+0xa2>
 8000c5a:	4631      	mov	r1, r6
 8000c5c:	4630      	mov	r0, r6
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	f1ce 0420 	rsb	r4, lr, #32
 8000c66:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c6a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c6e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c72:	0c3a      	lsrs	r2, r7, #16
 8000c74:	fa25 f404 	lsr.w	r4, r5, r4
 8000c78:	ea48 0803 	orr.w	r8, r8, r3
 8000c7c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c80:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c84:	fb02 4411 	mls	r4, r2, r1, r4
 8000c88:	fa1f fc87 	uxth.w	ip, r7
 8000c8c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c90:	fb01 f30c 	mul.w	r3, r1, ip
 8000c94:	42ab      	cmp	r3, r5
 8000c96:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c9a:	d909      	bls.n	8000cb0 <__udivmoddi4+0x1bc>
 8000c9c:	19ed      	adds	r5, r5, r7
 8000c9e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ca2:	f080 808a 	bcs.w	8000dba <__udivmoddi4+0x2c6>
 8000ca6:	42ab      	cmp	r3, r5
 8000ca8:	f240 8087 	bls.w	8000dba <__udivmoddi4+0x2c6>
 8000cac:	3902      	subs	r1, #2
 8000cae:	443d      	add	r5, r7
 8000cb0:	1aeb      	subs	r3, r5, r3
 8000cb2:	fa1f f588 	uxth.w	r5, r8
 8000cb6:	fbb3 f0f2 	udiv	r0, r3, r2
 8000cba:	fb02 3310 	mls	r3, r2, r0, r3
 8000cbe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cc2:	fb00 f30c 	mul.w	r3, r0, ip
 8000cc6:	42ab      	cmp	r3, r5
 8000cc8:	d907      	bls.n	8000cda <__udivmoddi4+0x1e6>
 8000cca:	19ed      	adds	r5, r5, r7
 8000ccc:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cd0:	d26f      	bcs.n	8000db2 <__udivmoddi4+0x2be>
 8000cd2:	42ab      	cmp	r3, r5
 8000cd4:	d96d      	bls.n	8000db2 <__udivmoddi4+0x2be>
 8000cd6:	3802      	subs	r0, #2
 8000cd8:	443d      	add	r5, r7
 8000cda:	1aeb      	subs	r3, r5, r3
 8000cdc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce0:	e78f      	b.n	8000c02 <__udivmoddi4+0x10e>
 8000ce2:	f1c1 0720 	rsb	r7, r1, #32
 8000ce6:	fa22 f807 	lsr.w	r8, r2, r7
 8000cea:	408b      	lsls	r3, r1
 8000cec:	fa05 f401 	lsl.w	r4, r5, r1
 8000cf0:	ea48 0303 	orr.w	r3, r8, r3
 8000cf4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000cf8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cfc:	40fd      	lsrs	r5, r7
 8000cfe:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d02:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d06:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d0a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d0e:	fa1f f883 	uxth.w	r8, r3
 8000d12:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d16:	fb09 f408 	mul.w	r4, r9, r8
 8000d1a:	42ac      	cmp	r4, r5
 8000d1c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d20:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d24:	d908      	bls.n	8000d38 <__udivmoddi4+0x244>
 8000d26:	18ed      	adds	r5, r5, r3
 8000d28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d2c:	d243      	bcs.n	8000db6 <__udivmoddi4+0x2c2>
 8000d2e:	42ac      	cmp	r4, r5
 8000d30:	d941      	bls.n	8000db6 <__udivmoddi4+0x2c2>
 8000d32:	f1a9 0902 	sub.w	r9, r9, #2
 8000d36:	441d      	add	r5, r3
 8000d38:	1b2d      	subs	r5, r5, r4
 8000d3a:	fa1f fe8e 	uxth.w	lr, lr
 8000d3e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d42:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d46:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d4a:	fb00 f808 	mul.w	r8, r0, r8
 8000d4e:	45a0      	cmp	r8, r4
 8000d50:	d907      	bls.n	8000d62 <__udivmoddi4+0x26e>
 8000d52:	18e4      	adds	r4, r4, r3
 8000d54:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d58:	d229      	bcs.n	8000dae <__udivmoddi4+0x2ba>
 8000d5a:	45a0      	cmp	r8, r4
 8000d5c:	d927      	bls.n	8000dae <__udivmoddi4+0x2ba>
 8000d5e:	3802      	subs	r0, #2
 8000d60:	441c      	add	r4, r3
 8000d62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d66:	eba4 0408 	sub.w	r4, r4, r8
 8000d6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d6e:	454c      	cmp	r4, r9
 8000d70:	46c6      	mov	lr, r8
 8000d72:	464d      	mov	r5, r9
 8000d74:	d315      	bcc.n	8000da2 <__udivmoddi4+0x2ae>
 8000d76:	d012      	beq.n	8000d9e <__udivmoddi4+0x2aa>
 8000d78:	b156      	cbz	r6, 8000d90 <__udivmoddi4+0x29c>
 8000d7a:	ebba 030e 	subs.w	r3, sl, lr
 8000d7e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d82:	fa04 f707 	lsl.w	r7, r4, r7
 8000d86:	40cb      	lsrs	r3, r1
 8000d88:	431f      	orrs	r7, r3
 8000d8a:	40cc      	lsrs	r4, r1
 8000d8c:	6037      	str	r7, [r6, #0]
 8000d8e:	6074      	str	r4, [r6, #4]
 8000d90:	2100      	movs	r1, #0
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	4618      	mov	r0, r3
 8000d98:	e6f8      	b.n	8000b8c <__udivmoddi4+0x98>
 8000d9a:	4690      	mov	r8, r2
 8000d9c:	e6e0      	b.n	8000b60 <__udivmoddi4+0x6c>
 8000d9e:	45c2      	cmp	sl, r8
 8000da0:	d2ea      	bcs.n	8000d78 <__udivmoddi4+0x284>
 8000da2:	ebb8 0e02 	subs.w	lr, r8, r2
 8000da6:	eb69 0503 	sbc.w	r5, r9, r3
 8000daa:	3801      	subs	r0, #1
 8000dac:	e7e4      	b.n	8000d78 <__udivmoddi4+0x284>
 8000dae:	4628      	mov	r0, r5
 8000db0:	e7d7      	b.n	8000d62 <__udivmoddi4+0x26e>
 8000db2:	4640      	mov	r0, r8
 8000db4:	e791      	b.n	8000cda <__udivmoddi4+0x1e6>
 8000db6:	4681      	mov	r9, r0
 8000db8:	e7be      	b.n	8000d38 <__udivmoddi4+0x244>
 8000dba:	4601      	mov	r1, r0
 8000dbc:	e778      	b.n	8000cb0 <__udivmoddi4+0x1bc>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	443c      	add	r4, r7
 8000dc2:	e745      	b.n	8000c50 <__udivmoddi4+0x15c>
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	e708      	b.n	8000bda <__udivmoddi4+0xe6>
 8000dc8:	f1a8 0802 	sub.w	r8, r8, #2
 8000dcc:	443d      	add	r5, r7
 8000dce:	e72b      	b.n	8000c28 <__udivmoddi4+0x134>

08000dd0 <__aeabi_idiv0>:
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop

08000dd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dd4:	b510      	push	{r4, lr}
 8000dd6:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dd8:	4b0e      	ldr	r3, [pc, #56]	; (8000e14 <HAL_InitTick+0x40>)
 8000dda:	7818      	ldrb	r0, [r3, #0]
 8000ddc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000de0:	fbb3 f3f0 	udiv	r3, r3, r0
 8000de4:	4a0c      	ldr	r2, [pc, #48]	; (8000e18 <HAL_InitTick+0x44>)
 8000de6:	6810      	ldr	r0, [r2, #0]
 8000de8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000dec:	f000 fb2c 	bl	8001448 <HAL_SYSTICK_Config>
 8000df0:	b968      	cbnz	r0, 8000e0e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000df2:	2c0f      	cmp	r4, #15
 8000df4:	d901      	bls.n	8000dfa <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000df6:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8000df8:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	4621      	mov	r1, r4
 8000dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8000e02:	f000 fae3 	bl	80013cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e06:	4b05      	ldr	r3, [pc, #20]	; (8000e1c <HAL_InitTick+0x48>)
 8000e08:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000e0e:	2001      	movs	r0, #1
 8000e10:	bd10      	pop	{r4, pc}
 8000e12:	bf00      	nop
 8000e14:	20000000 	.word	0x20000000
 8000e18:	20000010 	.word	0x20000010
 8000e1c:	20000004 	.word	0x20000004

08000e20 <HAL_Init>:
{
 8000e20:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e22:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HAL_Init+0x30>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e2a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e32:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e3a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e3c:	2003      	movs	r0, #3
 8000e3e:	f000 fab3 	bl	80013a8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e42:	2000      	movs	r0, #0
 8000e44:	f7ff ffc6 	bl	8000dd4 <HAL_InitTick>
  HAL_MspInit();
 8000e48:	f001 ffb2 	bl	8002db0 <HAL_MspInit>
}
 8000e4c:	2000      	movs	r0, #0
 8000e4e:	bd08      	pop	{r3, pc}
 8000e50:	40023c00 	.word	0x40023c00

08000e54 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000e54:	4a03      	ldr	r2, [pc, #12]	; (8000e64 <HAL_IncTick+0x10>)
 8000e56:	6811      	ldr	r1, [r2, #0]
 8000e58:	4b03      	ldr	r3, [pc, #12]	; (8000e68 <HAL_IncTick+0x14>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	440b      	add	r3, r1
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	200000b0 	.word	0x200000b0
 8000e68:	20000000 	.word	0x20000000

08000e6c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e6c:	4b01      	ldr	r3, [pc, #4]	; (8000e74 <HAL_GetTick+0x8>)
 8000e6e:	6818      	ldr	r0, [r3, #0]
}
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	200000b0 	.word	0x200000b0

08000e78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e78:	b538      	push	{r3, r4, r5, lr}
 8000e7a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e7c:	f7ff fff6 	bl	8000e6c <HAL_GetTick>
 8000e80:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e82:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000e86:	d002      	beq.n	8000e8e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e88:	4b04      	ldr	r3, [pc, #16]	; (8000e9c <HAL_Delay+0x24>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e8e:	f7ff ffed 	bl	8000e6c <HAL_GetTick>
 8000e92:	1b40      	subs	r0, r0, r5
 8000e94:	4284      	cmp	r4, r0
 8000e96:	d8fa      	bhi.n	8000e8e <HAL_Delay+0x16>
  {
  }
}
 8000e98:	bd38      	pop	{r3, r4, r5, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000000 	.word	0x20000000

08000ea0 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000ea0:	4b49      	ldr	r3, [pc, #292]	; (8000fc8 <ADC_Init+0x128>)
 8000ea2:	685a      	ldr	r2, [r3, #4]
 8000ea4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000ea8:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	6841      	ldr	r1, [r0, #4]
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000eb2:	6802      	ldr	r2, [r0, #0]
 8000eb4:	6853      	ldr	r3, [r2, #4]
 8000eb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000eba:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000ebc:	6802      	ldr	r2, [r0, #0]
 8000ebe:	6853      	ldr	r3, [r2, #4]
 8000ec0:	6901      	ldr	r1, [r0, #16]
 8000ec2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000ec6:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000ec8:	6802      	ldr	r2, [r0, #0]
 8000eca:	6853      	ldr	r3, [r2, #4]
 8000ecc:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000ed0:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000ed2:	6802      	ldr	r2, [r0, #0]
 8000ed4:	6853      	ldr	r3, [r2, #4]
 8000ed6:	6881      	ldr	r1, [r0, #8]
 8000ed8:	430b      	orrs	r3, r1
 8000eda:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000edc:	6802      	ldr	r2, [r0, #0]
 8000ede:	6893      	ldr	r3, [r2, #8]
 8000ee0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000ee4:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000ee6:	6802      	ldr	r2, [r0, #0]
 8000ee8:	6893      	ldr	r3, [r2, #8]
 8000eea:	68c1      	ldr	r1, [r0, #12]
 8000eec:	430b      	orrs	r3, r1
 8000eee:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ef0:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8000ef2:	4b36      	ldr	r3, [pc, #216]	; (8000fcc <ADC_Init+0x12c>)
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d049      	beq.n	8000f8c <ADC_Init+0xec>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000ef8:	6802      	ldr	r2, [r0, #0]
 8000efa:	6893      	ldr	r3, [r2, #8]
 8000efc:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000f00:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000f02:	6802      	ldr	r2, [r0, #0]
 8000f04:	6893      	ldr	r3, [r2, #8]
 8000f06:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8000f08:	430b      	orrs	r3, r1
 8000f0a:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f0c:	6802      	ldr	r2, [r0, #0]
 8000f0e:	6893      	ldr	r3, [r2, #8]
 8000f10:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000f14:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000f16:	6802      	ldr	r2, [r0, #0]
 8000f18:	6893      	ldr	r3, [r2, #8]
 8000f1a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8000f1c:	430b      	orrs	r3, r1
 8000f1e:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000f20:	6802      	ldr	r2, [r0, #0]
 8000f22:	6893      	ldr	r3, [r2, #8]
 8000f24:	f023 0302 	bic.w	r3, r3, #2
 8000f28:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000f2a:	6802      	ldr	r2, [r0, #0]
 8000f2c:	6893      	ldr	r3, [r2, #8]
 8000f2e:	6981      	ldr	r1, [r0, #24]
 8000f30:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8000f34:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000f36:	6a03      	ldr	r3, [r0, #32]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d132      	bne.n	8000fa2 <ADC_Init+0x102>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000f3c:	6802      	ldr	r2, [r0, #0]
 8000f3e:	6853      	ldr	r3, [r2, #4]
 8000f40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f44:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000f46:	6802      	ldr	r2, [r0, #0]
 8000f48:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8000f4a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000f4e:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000f50:	6801      	ldr	r1, [r0, #0]
 8000f52:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8000f54:	69c2      	ldr	r2, [r0, #28]
 8000f56:	3a01      	subs	r2, #1
 8000f58:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8000f5c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000f5e:	6802      	ldr	r2, [r0, #0]
 8000f60:	6893      	ldr	r3, [r2, #8]
 8000f62:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000f66:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000f68:	6802      	ldr	r2, [r0, #0]
 8000f6a:	6893      	ldr	r3, [r2, #8]
 8000f6c:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8000f6e:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8000f72:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000f74:	6802      	ldr	r2, [r0, #0]
 8000f76:	6893      	ldr	r3, [r2, #8]
 8000f78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f7c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000f7e:	6802      	ldr	r2, [r0, #0]
 8000f80:	6893      	ldr	r3, [r2, #8]
 8000f82:	6941      	ldr	r1, [r0, #20]
 8000f84:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8000f88:	6093      	str	r3, [r2, #8]
 8000f8a:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000f8c:	6802      	ldr	r2, [r0, #0]
 8000f8e:	6893      	ldr	r3, [r2, #8]
 8000f90:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000f94:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f96:	6802      	ldr	r2, [r0, #0]
 8000f98:	6893      	ldr	r3, [r2, #8]
 8000f9a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000f9e:	6093      	str	r3, [r2, #8]
 8000fa0:	e7be      	b.n	8000f20 <ADC_Init+0x80>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000fa2:	6802      	ldr	r2, [r0, #0]
 8000fa4:	6853      	ldr	r3, [r2, #4]
 8000fa6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000faa:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000fac:	6802      	ldr	r2, [r0, #0]
 8000fae:	6853      	ldr	r3, [r2, #4]
 8000fb0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000fb4:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000fb6:	6801      	ldr	r1, [r0, #0]
 8000fb8:	684b      	ldr	r3, [r1, #4]
 8000fba:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8000fbc:	3a01      	subs	r2, #1
 8000fbe:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8000fc2:	604b      	str	r3, [r1, #4]
 8000fc4:	e7bf      	b.n	8000f46 <ADC_Init+0xa6>
 8000fc6:	bf00      	nop
 8000fc8:	40012300 	.word	0x40012300
 8000fcc:	0f000001 	.word	0x0f000001

08000fd0 <HAL_ADC_Init>:
  if(hadc == NULL)
 8000fd0:	b330      	cbz	r0, 8001020 <HAL_ADC_Init+0x50>
{
 8000fd2:	b510      	push	{r4, lr}
 8000fd4:	4604      	mov	r4, r0
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000fd6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000fd8:	b143      	cbz	r3, 8000fec <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000fdc:	f013 0f10 	tst.w	r3, #16
 8000fe0:	d00a      	beq.n	8000ff8 <HAL_ADC_Init+0x28>
    tmp_hal_status = HAL_ERROR;
 8000fe2:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8000fea:	bd10      	pop	{r4, pc}
    ADC_CLEAR_ERRORCODE(hadc);
 8000fec:	6443      	str	r3, [r0, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 8000fee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8000ff2:	f001 ff27 	bl	8002e44 <HAL_ADC_MspInit>
 8000ff6:	e7f0      	b.n	8000fda <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8000ff8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ffa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000ffe:	f023 0302 	bic.w	r3, r3, #2
 8001002:	f043 0302 	orr.w	r3, r3, #2
 8001006:	6423      	str	r3, [r4, #64]	; 0x40
    ADC_Init(hadc);
 8001008:	4620      	mov	r0, r4
 800100a:	f7ff ff49 	bl	8000ea0 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 800100e:	2000      	movs	r0, #0
 8001010:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001012:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001014:	f023 0303 	bic.w	r3, r3, #3
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6423      	str	r3, [r4, #64]	; 0x40
 800101e:	e7e1      	b.n	8000fe4 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8001020:	2001      	movs	r0, #1
 8001022:	4770      	bx	lr

08001024 <HAL_ADC_Start>:
{
 8001024:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001026:	2300      	movs	r3, #0
 8001028:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800102a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800102e:	2b01      	cmp	r3, #1
 8001030:	d063      	beq.n	80010fa <HAL_ADC_Start+0xd6>
 8001032:	2301      	movs	r3, #1
 8001034:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001038:	6803      	ldr	r3, [r0, #0]
 800103a:	689a      	ldr	r2, [r3, #8]
 800103c:	f012 0f01 	tst.w	r2, #1
 8001040:	d113      	bne.n	800106a <HAL_ADC_Start+0x46>
    __HAL_ADC_ENABLE(hadc);
 8001042:	689a      	ldr	r2, [r3, #8]
 8001044:	f042 0201 	orr.w	r2, r2, #1
 8001048:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800104a:	4b30      	ldr	r3, [pc, #192]	; (800110c <HAL_ADC_Start+0xe8>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a30      	ldr	r2, [pc, #192]	; (8001110 <HAL_ADC_Start+0xec>)
 8001050:	fba2 2303 	umull	r2, r3, r2, r3
 8001054:	0c9b      	lsrs	r3, r3, #18
 8001056:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800105a:	9301      	str	r3, [sp, #4]
    while(counter != 0U)
 800105c:	e002      	b.n	8001064 <HAL_ADC_Start+0x40>
      counter--;
 800105e:	9b01      	ldr	r3, [sp, #4]
 8001060:	3b01      	subs	r3, #1
 8001062:	9301      	str	r3, [sp, #4]
    while(counter != 0U)
 8001064:	9b01      	ldr	r3, [sp, #4]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d1f9      	bne.n	800105e <HAL_ADC_Start+0x3a>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800106a:	6802      	ldr	r2, [r0, #0]
 800106c:	6893      	ldr	r3, [r2, #8]
 800106e:	f013 0f01 	tst.w	r3, #1
 8001072:	d045      	beq.n	8001100 <HAL_ADC_Start+0xdc>
    ADC_STATE_CLR_SET(hadc->State,
 8001074:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001076:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800107a:	f023 0301 	bic.w	r3, r3, #1
 800107e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001082:	6403      	str	r3, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001084:	6853      	ldr	r3, [r2, #4]
 8001086:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800108a:	d005      	beq.n	8001098 <HAL_ADC_Start+0x74>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800108c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800108e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001092:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001096:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001098:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800109a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800109e:	d019      	beq.n	80010d4 <HAL_ADC_Start+0xb0>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010a0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010a2:	f023 0306 	bic.w	r3, r3, #6
 80010a6:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80010a8:	2300      	movs	r3, #0
 80010aa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010ae:	f06f 0322 	mvn.w	r3, #34	; 0x22
 80010b2:	6013      	str	r3, [r2, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80010b4:	4b17      	ldr	r3, [pc, #92]	; (8001114 <HAL_ADC_Start+0xf0>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f013 0f1f 	tst.w	r3, #31
 80010bc:	d10d      	bne.n	80010da <HAL_ADC_Start+0xb6>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80010be:	6803      	ldr	r3, [r0, #0]
 80010c0:	689a      	ldr	r2, [r3, #8]
 80010c2:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80010c6:	d11d      	bne.n	8001104 <HAL_ADC_Start+0xe0>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010c8:	689a      	ldr	r2, [r3, #8]
 80010ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80010ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80010d0:	2000      	movs	r0, #0
 80010d2:	e013      	b.n	80010fc <HAL_ADC_Start+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 80010d4:	2300      	movs	r3, #0
 80010d6:	6443      	str	r3, [r0, #68]	; 0x44
 80010d8:	e7e6      	b.n	80010a8 <HAL_ADC_Start+0x84>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80010da:	6803      	ldr	r3, [r0, #0]
 80010dc:	4a0e      	ldr	r2, [pc, #56]	; (8001118 <HAL_ADC_Start+0xf4>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d001      	beq.n	80010e6 <HAL_ADC_Start+0xc2>
  return HAL_OK;
 80010e2:	2000      	movs	r0, #0
 80010e4:	e00a      	b.n	80010fc <HAL_ADC_Start+0xd8>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80010e6:	689a      	ldr	r2, [r3, #8]
 80010e8:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80010ec:	d10c      	bne.n	8001108 <HAL_ADC_Start+0xe4>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010ee:	689a      	ldr	r2, [r3, #8]
 80010f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80010f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80010f6:	2000      	movs	r0, #0
 80010f8:	e000      	b.n	80010fc <HAL_ADC_Start+0xd8>
  __HAL_LOCK(hadc);
 80010fa:	2002      	movs	r0, #2
}
 80010fc:	b002      	add	sp, #8
 80010fe:	4770      	bx	lr
  return HAL_OK;
 8001100:	2000      	movs	r0, #0
 8001102:	e7fb      	b.n	80010fc <HAL_ADC_Start+0xd8>
 8001104:	2000      	movs	r0, #0
 8001106:	e7f9      	b.n	80010fc <HAL_ADC_Start+0xd8>
 8001108:	2000      	movs	r0, #0
 800110a:	e7f7      	b.n	80010fc <HAL_ADC_Start+0xd8>
 800110c:	20000010 	.word	0x20000010
 8001110:	431bde83 	.word	0x431bde83
 8001114:	40012300 	.word	0x40012300
 8001118:	40012000 	.word	0x40012000

0800111c <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800111c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001120:	2b01      	cmp	r3, #1
 8001122:	d019      	beq.n	8001158 <HAL_ADC_Stop+0x3c>
 8001124:	2301      	movs	r3, #1
 8001126:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 800112a:	6802      	ldr	r2, [r0, #0]
 800112c:	6893      	ldr	r3, [r2, #8]
 800112e:	f023 0301 	bic.w	r3, r3, #1
 8001132:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001134:	6803      	ldr	r3, [r0, #0]
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	f013 0f01 	tst.w	r3, #1
 800113c:	d107      	bne.n	800114e <HAL_ADC_Stop+0x32>
    ADC_STATE_CLR_SET(hadc->State,
 800113e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001140:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001144:	f023 0301 	bic.w	r3, r3, #1
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800114e:	2300      	movs	r3, #0
 8001150:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001154:	4618      	mov	r0, r3
 8001156:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8001158:	2002      	movs	r0, #2
}
 800115a:	4770      	bx	lr

0800115c <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800115c:	6803      	ldr	r3, [r0, #0]
 800115e:	689a      	ldr	r2, [r3, #8]
 8001160:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001164:	d003      	beq.n	800116e <HAL_ADC_PollForConversion+0x12>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001166:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001168:	f413 7f80 	tst.w	r3, #256	; 0x100
 800116c:	d11c      	bne.n	80011a8 <HAL_ADC_PollForConversion+0x4c>
{
 800116e:	b570      	push	{r4, r5, r6, lr}
 8001170:	460d      	mov	r5, r1
 8001172:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 8001174:	f7ff fe7a 	bl	8000e6c <HAL_GetTick>
 8001178:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800117a:	6823      	ldr	r3, [r4, #0]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	f012 0f02 	tst.w	r2, #2
 8001182:	d11a      	bne.n	80011ba <HAL_ADC_PollForConversion+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 8001184:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001188:	d0f7      	beq.n	800117a <HAL_ADC_PollForConversion+0x1e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800118a:	b125      	cbz	r5, 8001196 <HAL_ADC_PollForConversion+0x3a>
 800118c:	f7ff fe6e 	bl	8000e6c <HAL_GetTick>
 8001190:	1b80      	subs	r0, r0, r6
 8001192:	4285      	cmp	r5, r0
 8001194:	d2f1      	bcs.n	800117a <HAL_ADC_PollForConversion+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001196:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001198:	f043 0304 	orr.w	r3, r3, #4
 800119c:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 800119e:	2300      	movs	r3, #0
 80011a0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 80011a4:	2003      	movs	r0, #3
 80011a6:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011a8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80011aa:	f043 0320 	orr.w	r3, r3, #32
 80011ae:	6403      	str	r3, [r0, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 80011b0:	2300      	movs	r3, #0
 80011b2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 80011b6:	2001      	movs	r0, #1
 80011b8:	4770      	bx	lr
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80011ba:	f06f 0212 	mvn.w	r2, #18
 80011be:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011c6:	6423      	str	r3, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80011c8:	6823      	ldr	r3, [r4, #0]
 80011ca:	689a      	ldr	r2, [r3, #8]
 80011cc:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80011d0:	d117      	bne.n	8001202 <HAL_ADC_PollForConversion+0xa6>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011d2:	69a2      	ldr	r2, [r4, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80011d4:	b9ba      	cbnz	r2, 8001206 <HAL_ADC_PollForConversion+0xaa>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80011d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011d8:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80011dc:	d003      	beq.n	80011e6 <HAL_ADC_PollForConversion+0x8a>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80011de:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80011e0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80011e4:	d111      	bne.n	800120a <HAL_ADC_PollForConversion+0xae>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80011e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011ec:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011f0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80011f4:	d10b      	bne.n	800120e <HAL_ADC_PollForConversion+0xb2>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	6423      	str	r3, [r4, #64]	; 0x40
  return HAL_OK;
 80011fe:	2000      	movs	r0, #0
 8001200:	bd70      	pop	{r4, r5, r6, pc}
 8001202:	2000      	movs	r0, #0
 8001204:	bd70      	pop	{r4, r5, r6, pc}
 8001206:	2000      	movs	r0, #0
 8001208:	bd70      	pop	{r4, r5, r6, pc}
 800120a:	2000      	movs	r0, #0
 800120c:	bd70      	pop	{r4, r5, r6, pc}
 800120e:	2000      	movs	r0, #0
}
 8001210:	bd70      	pop	{r4, r5, r6, pc}

08001212 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001212:	6803      	ldr	r3, [r0, #0]
 8001214:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001216:	4770      	bx	lr

08001218 <HAL_ADC_ConfigChannel>:
{
 8001218:	b430      	push	{r4, r5}
 800121a:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800121c:	2300      	movs	r3, #0
 800121e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001220:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001224:	2b01      	cmp	r3, #1
 8001226:	f000 80b7 	beq.w	8001398 <HAL_ADC_ConfigChannel+0x180>
 800122a:	2301      	movs	r3, #1
 800122c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001230:	680b      	ldr	r3, [r1, #0]
 8001232:	2b09      	cmp	r3, #9
 8001234:	d93e      	bls.n	80012b4 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001236:	6805      	ldr	r5, [r0, #0]
 8001238:	68ea      	ldr	r2, [r5, #12]
 800123a:	b29b      	uxth	r3, r3
 800123c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001240:	3b1e      	subs	r3, #30
 8001242:	2407      	movs	r4, #7
 8001244:	fa04 f303 	lsl.w	r3, r4, r3
 8001248:	ea22 0303 	bic.w	r3, r2, r3
 800124c:	60eb      	str	r3, [r5, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800124e:	6805      	ldr	r5, [r0, #0]
 8001250:	68ea      	ldr	r2, [r5, #12]
 8001252:	688c      	ldr	r4, [r1, #8]
 8001254:	880b      	ldrh	r3, [r1, #0]
 8001256:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800125a:	3b1e      	subs	r3, #30
 800125c:	fa04 f303 	lsl.w	r3, r4, r3
 8001260:	4313      	orrs	r3, r2
 8001262:	60eb      	str	r3, [r5, #12]
  if (sConfig->Rank < 7U)
 8001264:	684b      	ldr	r3, [r1, #4]
 8001266:	2b06      	cmp	r3, #6
 8001268:	d83a      	bhi.n	80012e0 <HAL_ADC_ConfigChannel+0xc8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800126a:	6805      	ldr	r5, [r0, #0]
 800126c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800126e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001272:	3b05      	subs	r3, #5
 8001274:	241f      	movs	r4, #31
 8001276:	fa04 f303 	lsl.w	r3, r4, r3
 800127a:	ea22 0303 	bic.w	r3, r2, r3
 800127e:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001280:	6805      	ldr	r5, [r0, #0]
 8001282:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001284:	684b      	ldr	r3, [r1, #4]
 8001286:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800128a:	3b05      	subs	r3, #5
 800128c:	880c      	ldrh	r4, [r1, #0]
 800128e:	fa04 f303 	lsl.w	r3, r4, r3
 8001292:	4313      	orrs	r3, r2
 8001294:	636b      	str	r3, [r5, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001296:	6802      	ldr	r2, [r0, #0]
 8001298:	4b40      	ldr	r3, [pc, #256]	; (800139c <HAL_ADC_ConfigChannel+0x184>)
 800129a:	429a      	cmp	r2, r3
 800129c:	d050      	beq.n	8001340 <HAL_ADC_ConfigChannel+0x128>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800129e:	6802      	ldr	r2, [r0, #0]
 80012a0:	4b3e      	ldr	r3, [pc, #248]	; (800139c <HAL_ADC_ConfigChannel+0x184>)
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d055      	beq.n	8001352 <HAL_ADC_ConfigChannel+0x13a>
  __HAL_UNLOCK(hadc);
 80012a6:	2300      	movs	r3, #0
 80012a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80012ac:	4618      	mov	r0, r3
}
 80012ae:	b002      	add	sp, #8
 80012b0:	bc30      	pop	{r4, r5}
 80012b2:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012b4:	6805      	ldr	r5, [r0, #0]
 80012b6:	692a      	ldr	r2, [r5, #16]
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80012be:	2407      	movs	r4, #7
 80012c0:	fa04 f303 	lsl.w	r3, r4, r3
 80012c4:	ea22 0303 	bic.w	r3, r2, r3
 80012c8:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012ca:	6805      	ldr	r5, [r0, #0]
 80012cc:	692a      	ldr	r2, [r5, #16]
 80012ce:	688c      	ldr	r4, [r1, #8]
 80012d0:	880b      	ldrh	r3, [r1, #0]
 80012d2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80012d6:	fa04 f303 	lsl.w	r3, r4, r3
 80012da:	4313      	orrs	r3, r2
 80012dc:	612b      	str	r3, [r5, #16]
 80012de:	e7c1      	b.n	8001264 <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 80012e0:	2b0c      	cmp	r3, #12
 80012e2:	d816      	bhi.n	8001312 <HAL_ADC_ConfigChannel+0xfa>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80012e4:	6805      	ldr	r5, [r0, #0]
 80012e6:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80012e8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80012ec:	3b23      	subs	r3, #35	; 0x23
 80012ee:	241f      	movs	r4, #31
 80012f0:	fa04 f303 	lsl.w	r3, r4, r3
 80012f4:	ea22 0303 	bic.w	r3, r2, r3
 80012f8:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80012fa:	6805      	ldr	r5, [r0, #0]
 80012fc:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80012fe:	684b      	ldr	r3, [r1, #4]
 8001300:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001304:	3b23      	subs	r3, #35	; 0x23
 8001306:	880c      	ldrh	r4, [r1, #0]
 8001308:	fa04 f303 	lsl.w	r3, r4, r3
 800130c:	4313      	orrs	r3, r2
 800130e:	632b      	str	r3, [r5, #48]	; 0x30
 8001310:	e7c1      	b.n	8001296 <HAL_ADC_ConfigChannel+0x7e>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001312:	6805      	ldr	r5, [r0, #0]
 8001314:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001316:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800131a:	3b41      	subs	r3, #65	; 0x41
 800131c:	241f      	movs	r4, #31
 800131e:	fa04 f303 	lsl.w	r3, r4, r3
 8001322:	ea22 0303 	bic.w	r3, r2, r3
 8001326:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001328:	6805      	ldr	r5, [r0, #0]
 800132a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800132c:	684b      	ldr	r3, [r1, #4]
 800132e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001332:	3b41      	subs	r3, #65	; 0x41
 8001334:	880c      	ldrh	r4, [r1, #0]
 8001336:	fa04 f303 	lsl.w	r3, r4, r3
 800133a:	4313      	orrs	r3, r2
 800133c:	62eb      	str	r3, [r5, #44]	; 0x2c
 800133e:	e7aa      	b.n	8001296 <HAL_ADC_ConfigChannel+0x7e>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001340:	680b      	ldr	r3, [r1, #0]
 8001342:	2b12      	cmp	r3, #18
 8001344:	d1ab      	bne.n	800129e <HAL_ADC_ConfigChannel+0x86>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001346:	4a16      	ldr	r2, [pc, #88]	; (80013a0 <HAL_ADC_ConfigChannel+0x188>)
 8001348:	6853      	ldr	r3, [r2, #4]
 800134a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800134e:	6053      	str	r3, [r2, #4]
 8001350:	e7a5      	b.n	800129e <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001352:	680b      	ldr	r3, [r1, #0]
 8001354:	3b10      	subs	r3, #16
 8001356:	2b01      	cmp	r3, #1
 8001358:	d8a5      	bhi.n	80012a6 <HAL_ADC_ConfigChannel+0x8e>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800135a:	4a11      	ldr	r2, [pc, #68]	; (80013a0 <HAL_ADC_ConfigChannel+0x188>)
 800135c:	6853      	ldr	r3, [r2, #4]
 800135e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001362:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001364:	680b      	ldr	r3, [r1, #0]
 8001366:	2b10      	cmp	r3, #16
 8001368:	d19d      	bne.n	80012a6 <HAL_ADC_ConfigChannel+0x8e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800136a:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <HAL_ADC_ConfigChannel+0x18c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8001372:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 8001376:	f202 3283 	addw	r2, r2, #899	; 0x383
 800137a:	fba2 2303 	umull	r2, r3, r2, r3
 800137e:	0c9b      	lsrs	r3, r3, #18
 8001380:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001384:	005a      	lsls	r2, r3, #1
 8001386:	9201      	str	r2, [sp, #4]
      while(counter != 0U)
 8001388:	e002      	b.n	8001390 <HAL_ADC_ConfigChannel+0x178>
        counter--;
 800138a:	9b01      	ldr	r3, [sp, #4]
 800138c:	3b01      	subs	r3, #1
 800138e:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001390:	9b01      	ldr	r3, [sp, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f9      	bne.n	800138a <HAL_ADC_ConfigChannel+0x172>
 8001396:	e786      	b.n	80012a6 <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 8001398:	2002      	movs	r0, #2
 800139a:	e788      	b.n	80012ae <HAL_ADC_ConfigChannel+0x96>
 800139c:	40012000 	.word	0x40012000
 80013a0:	40012300 	.word	0x40012300
 80013a4:	20000010 	.word	0x20000010

080013a8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a8:	4a07      	ldr	r2, [pc, #28]	; (80013c8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80013aa:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013b0:	041b      	lsls	r3, r3, #16
 80013b2:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80013b4:	0200      	lsls	r0, r0, #8
 80013b6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013ba:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80013bc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80013c0:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80013c4:	60d0      	str	r0, [r2, #12]
 80013c6:	4770      	bx	lr
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013cc:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013ce:	4b16      	ldr	r3, [pc, #88]	; (8001428 <HAL_NVIC_SetPriority+0x5c>)
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d6:	f1c3 0407 	rsb	r4, r3, #7
 80013da:	2c04      	cmp	r4, #4
 80013dc:	bf28      	it	cs
 80013de:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e0:	1d1d      	adds	r5, r3, #4
 80013e2:	2d06      	cmp	r5, #6
 80013e4:	d917      	bls.n	8001416 <HAL_NVIC_SetPriority+0x4a>
 80013e6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	2501      	movs	r5, #1
 80013ea:	fa05 f404 	lsl.w	r4, r5, r4
 80013ee:	3c01      	subs	r4, #1
 80013f0:	4021      	ands	r1, r4
 80013f2:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f4:	fa05 f303 	lsl.w	r3, r5, r3
 80013f8:	3b01      	subs	r3, #1
 80013fa:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013fc:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 80013fe:	2800      	cmp	r0, #0
 8001400:	db0b      	blt.n	800141a <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001402:	0109      	lsls	r1, r1, #4
 8001404:	b2c9      	uxtb	r1, r1
 8001406:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800140a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800140e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001412:	bc30      	pop	{r4, r5}
 8001414:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001416:	2300      	movs	r3, #0
 8001418:	e7e6      	b.n	80013e8 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141a:	f000 000f 	and.w	r0, r0, #15
 800141e:	0109      	lsls	r1, r1, #4
 8001420:	b2c9      	uxtb	r1, r1
 8001422:	4b02      	ldr	r3, [pc, #8]	; (800142c <HAL_NVIC_SetPriority+0x60>)
 8001424:	5419      	strb	r1, [r3, r0]
 8001426:	e7f4      	b.n	8001412 <HAL_NVIC_SetPriority+0x46>
 8001428:	e000ed00 	.word	0xe000ed00
 800142c:	e000ed14 	.word	0xe000ed14

08001430 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001430:	0942      	lsrs	r2, r0, #5
 8001432:	f000 001f 	and.w	r0, r0, #31
 8001436:	2301      	movs	r3, #1
 8001438:	fa03 f000 	lsl.w	r0, r3, r0
 800143c:	4b01      	ldr	r3, [pc, #4]	; (8001444 <HAL_NVIC_EnableIRQ+0x14>)
 800143e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001442:	4770      	bx	lr
 8001444:	e000e100 	.word	0xe000e100

08001448 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001448:	3801      	subs	r0, #1
 800144a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800144e:	d20a      	bcs.n	8001466 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001450:	4b06      	ldr	r3, [pc, #24]	; (800146c <HAL_SYSTICK_Config+0x24>)
 8001452:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001454:	21f0      	movs	r1, #240	; 0xf0
 8001456:	4a06      	ldr	r2, [pc, #24]	; (8001470 <HAL_SYSTICK_Config+0x28>)
 8001458:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800145c:	2000      	movs	r0, #0
 800145e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001460:	2207      	movs	r2, #7
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001466:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	e000e010 	.word	0xe000e010
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001474:	2804      	cmp	r0, #4
 8001476:	d005      	beq.n	8001484 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001478:	4a05      	ldr	r2, [pc, #20]	; (8001490 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 800147a:	6813      	ldr	r3, [r2, #0]
 800147c:	f023 0304 	bic.w	r3, r3, #4
 8001480:	6013      	str	r3, [r2, #0]
 8001482:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001484:	4a02      	ldr	r2, [pc, #8]	; (8001490 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8001486:	6813      	ldr	r3, [r2, #0]
 8001488:	f043 0304 	orr.w	r3, r3, #4
 800148c:	6013      	str	r3, [r2, #0]
 800148e:	4770      	bx	lr
 8001490:	e000e010 	.word	0xe000e010

08001494 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001494:	4770      	bx	lr

08001496 <HAL_SYSTICK_IRQHandler>:
{
 8001496:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001498:	f7ff fffc 	bl	8001494 <HAL_SYSTICK_Callback>
 800149c:	bd08      	pop	{r3, pc}
	...

080014a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014a2:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014a4:	2400      	movs	r4, #0
 80014a6:	e08f      	b.n	80015c8 <HAL_GPIO_Init+0x128>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014a8:	08e6      	lsrs	r6, r4, #3
 80014aa:	3608      	adds	r6, #8
 80014ac:	f850 2026 	ldr.w	r2, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014b0:	f004 0e07 	and.w	lr, r4, #7
 80014b4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80014b8:	270f      	movs	r7, #15
 80014ba:	fa07 f70e 	lsl.w	r7, r7, lr
 80014be:	ea22 0207 	bic.w	r2, r2, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014c2:	690f      	ldr	r7, [r1, #16]
 80014c4:	fa07 f70e 	lsl.w	r7, r7, lr
 80014c8:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3U] = temp;
 80014ca:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 80014ce:	e08b      	b.n	80015e8 <HAL_GPIO_Init+0x148>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014d0:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014d2:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014d4:	68cf      	ldr	r7, [r1, #12]
 80014d6:	fa07 f70e 	lsl.w	r7, r7, lr
 80014da:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80014dc:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014de:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014e0:	ea26 0303 	bic.w	r3, r6, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014e4:	684e      	ldr	r6, [r1, #4]
 80014e6:	f3c6 1600 	ubfx	r6, r6, #4, #1
 80014ea:	40a6      	lsls	r6, r4
 80014ec:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 80014ee:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014f0:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014f2:	401a      	ands	r2, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014f4:	688b      	ldr	r3, [r1, #8]
 80014f6:	fa03 f30e 	lsl.w	r3, r3, lr
 80014fa:	431a      	orrs	r2, r3
      GPIOx->PUPDR = temp;
 80014fc:	60c2      	str	r2, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014fe:	684b      	ldr	r3, [r1, #4]
 8001500:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001504:	d05f      	beq.n	80015c6 <HAL_GPIO_Init+0x126>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	9301      	str	r3, [sp, #4]
 800150a:	4b4b      	ldr	r3, [pc, #300]	; (8001638 <HAL_GPIO_Init+0x198>)
 800150c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800150e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001512:	645a      	str	r2, [r3, #68]	; 0x44
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800151a:	9301      	str	r3, [sp, #4]
 800151c:	9b01      	ldr	r3, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2U];
 800151e:	08a2      	lsrs	r2, r4, #2
 8001520:	1c96      	adds	r6, r2, #2
 8001522:	4b46      	ldr	r3, [pc, #280]	; (800163c <HAL_GPIO_Init+0x19c>)
 8001524:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001528:	f004 0603 	and.w	r6, r4, #3
 800152c:	00b6      	lsls	r6, r6, #2
 800152e:	270f      	movs	r7, #15
 8001530:	40b7      	lsls	r7, r6
 8001532:	ea23 0307 	bic.w	r3, r3, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001536:	4f42      	ldr	r7, [pc, #264]	; (8001640 <HAL_GPIO_Init+0x1a0>)
 8001538:	42b8      	cmp	r0, r7
 800153a:	d072      	beq.n	8001622 <HAL_GPIO_Init+0x182>
 800153c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001540:	42b8      	cmp	r0, r7
 8001542:	d070      	beq.n	8001626 <HAL_GPIO_Init+0x186>
 8001544:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001548:	42b8      	cmp	r0, r7
 800154a:	d06e      	beq.n	800162a <HAL_GPIO_Init+0x18a>
 800154c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001550:	42b8      	cmp	r0, r7
 8001552:	d06c      	beq.n	800162e <HAL_GPIO_Init+0x18e>
 8001554:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001558:	42b8      	cmp	r0, r7
 800155a:	d060      	beq.n	800161e <HAL_GPIO_Init+0x17e>
 800155c:	2707      	movs	r7, #7
 800155e:	fa07 f606 	lsl.w	r6, r7, r6
 8001562:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001564:	3202      	adds	r2, #2
 8001566:	4e35      	ldr	r6, [pc, #212]	; (800163c <HAL_GPIO_Init+0x19c>)
 8001568:	f846 3022 	str.w	r3, [r6, r2, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800156c:	4b35      	ldr	r3, [pc, #212]	; (8001644 <HAL_GPIO_Init+0x1a4>)
 800156e:	681a      	ldr	r2, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8001570:	43eb      	mvns	r3, r5
 8001572:	ea02 0603 	and.w	r6, r2, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001576:	684f      	ldr	r7, [r1, #4]
 8001578:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 800157c:	d001      	beq.n	8001582 <HAL_GPIO_Init+0xe2>
        {
          temp |= iocurrent;
 800157e:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->IMR = temp;
 8001582:	4a30      	ldr	r2, [pc, #192]	; (8001644 <HAL_GPIO_Init+0x1a4>)
 8001584:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8001586:	6852      	ldr	r2, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8001588:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800158c:	684f      	ldr	r7, [r1, #4]
 800158e:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001592:	d001      	beq.n	8001598 <HAL_GPIO_Init+0xf8>
        {
          temp |= iocurrent;
 8001594:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->EMR = temp;
 8001598:	4a2a      	ldr	r2, [pc, #168]	; (8001644 <HAL_GPIO_Init+0x1a4>)
 800159a:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800159c:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 800159e:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015a2:	684f      	ldr	r7, [r1, #4]
 80015a4:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80015a8:	d001      	beq.n	80015ae <HAL_GPIO_Init+0x10e>
        {
          temp |= iocurrent;
 80015aa:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->RTSR = temp;
 80015ae:	4a25      	ldr	r2, [pc, #148]	; (8001644 <HAL_GPIO_Init+0x1a4>)
 80015b0:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 80015b2:	68d2      	ldr	r2, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 80015b4:	4013      	ands	r3, r2
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015b6:	684e      	ldr	r6, [r1, #4]
 80015b8:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 80015bc:	d001      	beq.n	80015c2 <HAL_GPIO_Init+0x122>
        {
          temp |= iocurrent;
 80015be:	ea45 0302 	orr.w	r3, r5, r2
        }
        EXTI->FTSR = temp;
 80015c2:	4a20      	ldr	r2, [pc, #128]	; (8001644 <HAL_GPIO_Init+0x1a4>)
 80015c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015c6:	3401      	adds	r4, #1
 80015c8:	2c0f      	cmp	r4, #15
 80015ca:	d832      	bhi.n	8001632 <HAL_GPIO_Init+0x192>
    ioposition = 0x01U << position;
 80015cc:	2301      	movs	r3, #1
 80015ce:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015d0:	680a      	ldr	r2, [r1, #0]
 80015d2:	ea03 0502 	and.w	r5, r3, r2
    if(iocurrent == ioposition)
 80015d6:	42ab      	cmp	r3, r5
 80015d8:	d1f5      	bne.n	80015c6 <HAL_GPIO_Init+0x126>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015da:	684a      	ldr	r2, [r1, #4]
 80015dc:	2a02      	cmp	r2, #2
 80015de:	f43f af63 	beq.w	80014a8 <HAL_GPIO_Init+0x8>
 80015e2:	2a12      	cmp	r2, #18
 80015e4:	f43f af60 	beq.w	80014a8 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 80015e8:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015ea:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 80015ee:	2203      	movs	r2, #3
 80015f0:	fa02 f20e 	lsl.w	r2, r2, lr
 80015f4:	43d2      	mvns	r2, r2
 80015f6:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015f8:	684f      	ldr	r7, [r1, #4]
 80015fa:	f007 0703 	and.w	r7, r7, #3
 80015fe:	fa07 f70e 	lsl.w	r7, r7, lr
 8001602:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8001604:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001606:	684e      	ldr	r6, [r1, #4]
 8001608:	1e77      	subs	r7, r6, #1
 800160a:	2f01      	cmp	r7, #1
 800160c:	f67f af60 	bls.w	80014d0 <HAL_GPIO_Init+0x30>
 8001610:	2e11      	cmp	r6, #17
 8001612:	f43f af5d 	beq.w	80014d0 <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001616:	2e12      	cmp	r6, #18
 8001618:	f47f af6a 	bne.w	80014f0 <HAL_GPIO_Init+0x50>
 800161c:	e758      	b.n	80014d0 <HAL_GPIO_Init+0x30>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800161e:	2704      	movs	r7, #4
 8001620:	e79d      	b.n	800155e <HAL_GPIO_Init+0xbe>
 8001622:	2700      	movs	r7, #0
 8001624:	e79b      	b.n	800155e <HAL_GPIO_Init+0xbe>
 8001626:	2701      	movs	r7, #1
 8001628:	e799      	b.n	800155e <HAL_GPIO_Init+0xbe>
 800162a:	2702      	movs	r7, #2
 800162c:	e797      	b.n	800155e <HAL_GPIO_Init+0xbe>
 800162e:	2703      	movs	r7, #3
 8001630:	e795      	b.n	800155e <HAL_GPIO_Init+0xbe>
      }
    }
  }
}
 8001632:	b003      	add	sp, #12
 8001634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001636:	bf00      	nop
 8001638:	40023800 	.word	0x40023800
 800163c:	40013800 	.word	0x40013800
 8001640:	40020000 	.word	0x40020000
 8001644:	40013c00 	.word	0x40013c00

08001648 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001648:	6903      	ldr	r3, [r0, #16]
 800164a:	4219      	tst	r1, r3
 800164c:	d101      	bne.n	8001652 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800164e:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001650:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8001652:	2001      	movs	r0, #1
 8001654:	4770      	bx	lr

08001656 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001656:	b912      	cbnz	r2, 800165e <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001658:	0409      	lsls	r1, r1, #16
 800165a:	6181      	str	r1, [r0, #24]
 800165c:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 800165e:	6181      	str	r1, [r0, #24]
 8001660:	4770      	bx	lr

08001662 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001662:	6943      	ldr	r3, [r0, #20]
 8001664:	4059      	eors	r1, r3
 8001666:	6141      	str	r1, [r0, #20]
 8001668:	4770      	bx	lr
	...

0800166c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800166c:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800166e:	4b05      	ldr	r3, [pc, #20]	; (8001684 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8001670:	695b      	ldr	r3, [r3, #20]
 8001672:	4203      	tst	r3, r0
 8001674:	d100      	bne.n	8001678 <HAL_GPIO_EXTI_IRQHandler+0xc>
 8001676:	bd08      	pop	{r3, pc}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001678:	4b02      	ldr	r3, [pc, #8]	; (8001684 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800167a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800167c:	f001 f97c 	bl	8002978 <HAL_GPIO_EXTI_Callback>
  }
}
 8001680:	e7f9      	b.n	8001676 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8001682:	bf00      	nop
 8001684:	40013c00 	.word	0x40013c00

08001688 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001688:	2800      	cmp	r0, #0
 800168a:	f000 81bb 	beq.w	8001a04 <HAL_RCC_OscConfig+0x37c>
{
 800168e:	b570      	push	{r4, r5, r6, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001694:	6803      	ldr	r3, [r0, #0]
 8001696:	f013 0f01 	tst.w	r3, #1
 800169a:	d03b      	beq.n	8001714 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800169c:	4ba7      	ldr	r3, [pc, #668]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 030c 	and.w	r3, r3, #12
 80016a4:	2b04      	cmp	r3, #4
 80016a6:	d02c      	beq.n	8001702 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016a8:	4ba4      	ldr	r3, [pc, #656]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016b0:	2b08      	cmp	r3, #8
 80016b2:	d021      	beq.n	80016f8 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016b4:	6863      	ldr	r3, [r4, #4]
 80016b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016ba:	d04f      	beq.n	800175c <HAL_RCC_OscConfig+0xd4>
 80016bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016c0:	d052      	beq.n	8001768 <HAL_RCC_OscConfig+0xe0>
 80016c2:	4b9e      	ldr	r3, [pc, #632]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80016d2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016d4:	6863      	ldr	r3, [r4, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d050      	beq.n	800177c <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016da:	f7ff fbc7 	bl	8000e6c <HAL_GetTick>
 80016de:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e0:	4b96      	ldr	r3, [pc, #600]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80016e8:	d114      	bne.n	8001714 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016ea:	f7ff fbbf 	bl	8000e6c <HAL_GetTick>
 80016ee:	1b40      	subs	r0, r0, r5
 80016f0:	2864      	cmp	r0, #100	; 0x64
 80016f2:	d9f5      	bls.n	80016e0 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 80016f4:	2003      	movs	r0, #3
 80016f6:	e18a      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016f8:	4b90      	ldr	r3, [pc, #576]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001700:	d0d8      	beq.n	80016b4 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001702:	4b8e      	ldr	r3, [pc, #568]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800170a:	d003      	beq.n	8001714 <HAL_RCC_OscConfig+0x8c>
 800170c:	6863      	ldr	r3, [r4, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	f000 817a 	beq.w	8001a08 <HAL_RCC_OscConfig+0x380>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001714:	6823      	ldr	r3, [r4, #0]
 8001716:	f013 0f02 	tst.w	r3, #2
 800171a:	d055      	beq.n	80017c8 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800171c:	4b87      	ldr	r3, [pc, #540]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f013 0f0c 	tst.w	r3, #12
 8001724:	d03e      	beq.n	80017a4 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001726:	4b85      	ldr	r3, [pc, #532]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800172e:	2b08      	cmp	r3, #8
 8001730:	d033      	beq.n	800179a <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001732:	68e3      	ldr	r3, [r4, #12]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d068      	beq.n	800180a <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001738:	2201      	movs	r2, #1
 800173a:	4b81      	ldr	r3, [pc, #516]	; (8001940 <HAL_RCC_OscConfig+0x2b8>)
 800173c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173e:	f7ff fb95 	bl	8000e6c <HAL_GetTick>
 8001742:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001744:	4b7d      	ldr	r3, [pc, #500]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f013 0f02 	tst.w	r3, #2
 800174c:	d154      	bne.n	80017f8 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800174e:	f7ff fb8d 	bl	8000e6c <HAL_GetTick>
 8001752:	1b40      	subs	r0, r0, r5
 8001754:	2802      	cmp	r0, #2
 8001756:	d9f5      	bls.n	8001744 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001758:	2003      	movs	r0, #3
 800175a:	e158      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800175c:	4a77      	ldr	r2, [pc, #476]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 800175e:	6813      	ldr	r3, [r2, #0]
 8001760:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	e7b5      	b.n	80016d4 <HAL_RCC_OscConfig+0x4c>
 8001768:	4b74      	ldr	r3, [pc, #464]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	e7ab      	b.n	80016d4 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 800177c:	f7ff fb76 	bl	8000e6c <HAL_GetTick>
 8001780:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001782:	4b6e      	ldr	r3, [pc, #440]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800178a:	d0c3      	beq.n	8001714 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800178c:	f7ff fb6e 	bl	8000e6c <HAL_GetTick>
 8001790:	1b40      	subs	r0, r0, r5
 8001792:	2864      	cmp	r0, #100	; 0x64
 8001794:	d9f5      	bls.n	8001782 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8001796:	2003      	movs	r0, #3
 8001798:	e139      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800179a:	4b68      	ldr	r3, [pc, #416]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80017a2:	d1c6      	bne.n	8001732 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017a4:	4b65      	ldr	r3, [pc, #404]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f013 0f02 	tst.w	r3, #2
 80017ac:	d004      	beq.n	80017b8 <HAL_RCC_OscConfig+0x130>
 80017ae:	68e3      	ldr	r3, [r4, #12]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d001      	beq.n	80017b8 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 80017b4:	2001      	movs	r0, #1
 80017b6:	e12a      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017b8:	4a60      	ldr	r2, [pc, #384]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80017ba:	6813      	ldr	r3, [r2, #0]
 80017bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80017c0:	6921      	ldr	r1, [r4, #16]
 80017c2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80017c6:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017c8:	6823      	ldr	r3, [r4, #0]
 80017ca:	f013 0f08 	tst.w	r3, #8
 80017ce:	d040      	beq.n	8001852 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017d0:	6963      	ldr	r3, [r4, #20]
 80017d2:	b363      	cbz	r3, 800182e <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017d4:	2201      	movs	r2, #1
 80017d6:	4b5b      	ldr	r3, [pc, #364]	; (8001944 <HAL_RCC_OscConfig+0x2bc>)
 80017d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017da:	f7ff fb47 	bl	8000e6c <HAL_GetTick>
 80017de:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017e0:	4b56      	ldr	r3, [pc, #344]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80017e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017e4:	f013 0f02 	tst.w	r3, #2
 80017e8:	d133      	bne.n	8001852 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ea:	f7ff fb3f 	bl	8000e6c <HAL_GetTick>
 80017ee:	1b40      	subs	r0, r0, r5
 80017f0:	2802      	cmp	r0, #2
 80017f2:	d9f5      	bls.n	80017e0 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 80017f4:	2003      	movs	r0, #3
 80017f6:	e10a      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f8:	4a50      	ldr	r2, [pc, #320]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80017fa:	6813      	ldr	r3, [r2, #0]
 80017fc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001800:	6921      	ldr	r1, [r4, #16]
 8001802:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001806:	6013      	str	r3, [r2, #0]
 8001808:	e7de      	b.n	80017c8 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 800180a:	2200      	movs	r2, #0
 800180c:	4b4c      	ldr	r3, [pc, #304]	; (8001940 <HAL_RCC_OscConfig+0x2b8>)
 800180e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001810:	f7ff fb2c 	bl	8000e6c <HAL_GetTick>
 8001814:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001816:	4b49      	ldr	r3, [pc, #292]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f013 0f02 	tst.w	r3, #2
 800181e:	d0d3      	beq.n	80017c8 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001820:	f7ff fb24 	bl	8000e6c <HAL_GetTick>
 8001824:	1b40      	subs	r0, r0, r5
 8001826:	2802      	cmp	r0, #2
 8001828:	d9f5      	bls.n	8001816 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 800182a:	2003      	movs	r0, #3
 800182c:	e0ef      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800182e:	2200      	movs	r2, #0
 8001830:	4b44      	ldr	r3, [pc, #272]	; (8001944 <HAL_RCC_OscConfig+0x2bc>)
 8001832:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001834:	f7ff fb1a 	bl	8000e6c <HAL_GetTick>
 8001838:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800183a:	4b40      	ldr	r3, [pc, #256]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 800183c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800183e:	f013 0f02 	tst.w	r3, #2
 8001842:	d006      	beq.n	8001852 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001844:	f7ff fb12 	bl	8000e6c <HAL_GetTick>
 8001848:	1b40      	subs	r0, r0, r5
 800184a:	2802      	cmp	r0, #2
 800184c:	d9f5      	bls.n	800183a <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 800184e:	2003      	movs	r0, #3
 8001850:	e0dd      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001852:	6823      	ldr	r3, [r4, #0]
 8001854:	f013 0f04 	tst.w	r3, #4
 8001858:	d079      	beq.n	800194e <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800185a:	4b38      	ldr	r3, [pc, #224]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 800185c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001862:	d133      	bne.n	80018cc <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001864:	2300      	movs	r3, #0
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	4b34      	ldr	r3, [pc, #208]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 800186a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800186c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001870:	641a      	str	r2, [r3, #64]	; 0x40
 8001872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800187c:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187e:	4b32      	ldr	r3, [pc, #200]	; (8001948 <HAL_RCC_OscConfig+0x2c0>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001886:	d023      	beq.n	80018d0 <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001888:	68a3      	ldr	r3, [r4, #8]
 800188a:	2b01      	cmp	r3, #1
 800188c:	d034      	beq.n	80018f8 <HAL_RCC_OscConfig+0x270>
 800188e:	2b05      	cmp	r3, #5
 8001890:	d038      	beq.n	8001904 <HAL_RCC_OscConfig+0x27c>
 8001892:	4b2a      	ldr	r3, [pc, #168]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 8001894:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001896:	f022 0201 	bic.w	r2, r2, #1
 800189a:	671a      	str	r2, [r3, #112]	; 0x70
 800189c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800189e:	f022 0204 	bic.w	r2, r2, #4
 80018a2:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018a4:	68a3      	ldr	r3, [r4, #8]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d036      	beq.n	8001918 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018aa:	f7ff fadf 	bl	8000e6c <HAL_GetTick>
 80018ae:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018b0:	4b22      	ldr	r3, [pc, #136]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80018b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b4:	f013 0f02 	tst.w	r3, #2
 80018b8:	d148      	bne.n	800194c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018ba:	f7ff fad7 	bl	8000e6c <HAL_GetTick>
 80018be:	1b80      	subs	r0, r0, r6
 80018c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80018c4:	4298      	cmp	r0, r3
 80018c6:	d9f3      	bls.n	80018b0 <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 80018c8:	2003      	movs	r0, #3
 80018ca:	e0a0      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
    FlagStatus       pwrclkchanged = RESET;
 80018cc:	2500      	movs	r5, #0
 80018ce:	e7d6      	b.n	800187e <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018d0:	4a1d      	ldr	r2, [pc, #116]	; (8001948 <HAL_RCC_OscConfig+0x2c0>)
 80018d2:	6813      	ldr	r3, [r2, #0]
 80018d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d8:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80018da:	f7ff fac7 	bl	8000e6c <HAL_GetTick>
 80018de:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e0:	4b19      	ldr	r3, [pc, #100]	; (8001948 <HAL_RCC_OscConfig+0x2c0>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80018e8:	d1ce      	bne.n	8001888 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ea:	f7ff fabf 	bl	8000e6c <HAL_GetTick>
 80018ee:	1b80      	subs	r0, r0, r6
 80018f0:	2802      	cmp	r0, #2
 80018f2:	d9f5      	bls.n	80018e0 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 80018f4:	2003      	movs	r0, #3
 80018f6:	e08a      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018f8:	4a10      	ldr	r2, [pc, #64]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 80018fa:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6713      	str	r3, [r2, #112]	; 0x70
 8001902:	e7cf      	b.n	80018a4 <HAL_RCC_OscConfig+0x21c>
 8001904:	4b0d      	ldr	r3, [pc, #52]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 8001906:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001908:	f042 0204 	orr.w	r2, r2, #4
 800190c:	671a      	str	r2, [r3, #112]	; 0x70
 800190e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001910:	f042 0201 	orr.w	r2, r2, #1
 8001914:	671a      	str	r2, [r3, #112]	; 0x70
 8001916:	e7c5      	b.n	80018a4 <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001918:	f7ff faa8 	bl	8000e6c <HAL_GetTick>
 800191c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800191e:	4b07      	ldr	r3, [pc, #28]	; (800193c <HAL_RCC_OscConfig+0x2b4>)
 8001920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001922:	f013 0f02 	tst.w	r3, #2
 8001926:	d011      	beq.n	800194c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001928:	f7ff faa0 	bl	8000e6c <HAL_GetTick>
 800192c:	1b80      	subs	r0, r0, r6
 800192e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001932:	4298      	cmp	r0, r3
 8001934:	d9f3      	bls.n	800191e <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 8001936:	2003      	movs	r0, #3
 8001938:	e069      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
 800193a:	bf00      	nop
 800193c:	40023800 	.word	0x40023800
 8001940:	42470000 	.word	0x42470000
 8001944:	42470e80 	.word	0x42470e80
 8001948:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800194c:	b9e5      	cbnz	r5, 8001988 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800194e:	69a3      	ldr	r3, [r4, #24]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d05b      	beq.n	8001a0c <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001954:	4a30      	ldr	r2, [pc, #192]	; (8001a18 <HAL_RCC_OscConfig+0x390>)
 8001956:	6892      	ldr	r2, [r2, #8]
 8001958:	f002 020c 	and.w	r2, r2, #12
 800195c:	2a08      	cmp	r2, #8
 800195e:	d058      	beq.n	8001a12 <HAL_RCC_OscConfig+0x38a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001960:	2b02      	cmp	r3, #2
 8001962:	d017      	beq.n	8001994 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001964:	2200      	movs	r2, #0
 8001966:	4b2d      	ldr	r3, [pc, #180]	; (8001a1c <HAL_RCC_OscConfig+0x394>)
 8001968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196a:	f7ff fa7f 	bl	8000e6c <HAL_GetTick>
 800196e:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001970:	4b29      	ldr	r3, [pc, #164]	; (8001a18 <HAL_RCC_OscConfig+0x390>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001978:	d042      	beq.n	8001a00 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800197a:	f7ff fa77 	bl	8000e6c <HAL_GetTick>
 800197e:	1b00      	subs	r0, r0, r4
 8001980:	2802      	cmp	r0, #2
 8001982:	d9f5      	bls.n	8001970 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001984:	2003      	movs	r0, #3
 8001986:	e042      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001988:	4a23      	ldr	r2, [pc, #140]	; (8001a18 <HAL_RCC_OscConfig+0x390>)
 800198a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800198c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001990:	6413      	str	r3, [r2, #64]	; 0x40
 8001992:	e7dc      	b.n	800194e <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8001994:	2200      	movs	r2, #0
 8001996:	4b21      	ldr	r3, [pc, #132]	; (8001a1c <HAL_RCC_OscConfig+0x394>)
 8001998:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800199a:	f7ff fa67 	bl	8000e6c <HAL_GetTick>
 800199e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019a0:	4b1d      	ldr	r3, [pc, #116]	; (8001a18 <HAL_RCC_OscConfig+0x390>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019a8:	d006      	beq.n	80019b8 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019aa:	f7ff fa5f 	bl	8000e6c <HAL_GetTick>
 80019ae:	1b40      	subs	r0, r0, r5
 80019b0:	2802      	cmp	r0, #2
 80019b2:	d9f5      	bls.n	80019a0 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 80019b4:	2003      	movs	r0, #3
 80019b6:	e02a      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019b8:	69e3      	ldr	r3, [r4, #28]
 80019ba:	6a22      	ldr	r2, [r4, #32]
 80019bc:	4313      	orrs	r3, r2
 80019be:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80019c0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80019c4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80019c6:	0852      	lsrs	r2, r2, #1
 80019c8:	3a01      	subs	r2, #1
 80019ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80019ce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80019d0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80019d4:	4a10      	ldr	r2, [pc, #64]	; (8001a18 <HAL_RCC_OscConfig+0x390>)
 80019d6:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80019d8:	2201      	movs	r2, #1
 80019da:	4b10      	ldr	r3, [pc, #64]	; (8001a1c <HAL_RCC_OscConfig+0x394>)
 80019dc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80019de:	f7ff fa45 	bl	8000e6c <HAL_GetTick>
 80019e2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e4:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <HAL_RCC_OscConfig+0x390>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019ec:	d106      	bne.n	80019fc <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019ee:	f7ff fa3d 	bl	8000e6c <HAL_GetTick>
 80019f2:	1b00      	subs	r0, r0, r4
 80019f4:	2802      	cmp	r0, #2
 80019f6:	d9f5      	bls.n	80019e4 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80019f8:	2003      	movs	r0, #3
 80019fa:	e008      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80019fc:	2000      	movs	r0, #0
 80019fe:	e006      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
 8001a00:	2000      	movs	r0, #0
 8001a02:	e004      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
    return HAL_ERROR;
 8001a04:	2001      	movs	r0, #1
 8001a06:	4770      	bx	lr
        return HAL_ERROR;
 8001a08:	2001      	movs	r0, #1
 8001a0a:	e000      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
  return HAL_OK;
 8001a0c:	2000      	movs	r0, #0
}
 8001a0e:	b002      	add	sp, #8
 8001a10:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001a12:	2001      	movs	r0, #1
 8001a14:	e7fb      	b.n	8001a0e <HAL_RCC_OscConfig+0x386>
 8001a16:	bf00      	nop
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	42470060 	.word	0x42470060

08001a20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a22:	4b31      	ldr	r3, [pc, #196]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 030c 	and.w	r3, r3, #12
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d059      	beq.n	8001ae2 <HAL_RCC_GetSysClockFreq+0xc2>
 8001a2e:	2b08      	cmp	r3, #8
 8001a30:	d001      	beq.n	8001a36 <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a32:	482e      	ldr	r0, [pc, #184]	; (8001aec <HAL_RCC_GetSysClockFreq+0xcc>)
 8001a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a36:	4b2c      	ldr	r3, [pc, #176]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001a38:	685a      	ldr	r2, [r3, #4]
 8001a3a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001a44:	d02a      	beq.n	8001a9c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a46:	4b28      	ldr	r3, [pc, #160]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001a4e:	461e      	mov	r6, r3
 8001a50:	2700      	movs	r7, #0
 8001a52:	015c      	lsls	r4, r3, #5
 8001a54:	2500      	movs	r5, #0
 8001a56:	1ae4      	subs	r4, r4, r3
 8001a58:	eb65 0507 	sbc.w	r5, r5, r7
 8001a5c:	01a9      	lsls	r1, r5, #6
 8001a5e:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8001a62:	01a0      	lsls	r0, r4, #6
 8001a64:	1b00      	subs	r0, r0, r4
 8001a66:	eb61 0105 	sbc.w	r1, r1, r5
 8001a6a:	00cb      	lsls	r3, r1, #3
 8001a6c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001a70:	00c4      	lsls	r4, r0, #3
 8001a72:	19a0      	adds	r0, r4, r6
 8001a74:	eb43 0107 	adc.w	r1, r3, r7
 8001a78:	024b      	lsls	r3, r1, #9
 8001a7a:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8001a7e:	0244      	lsls	r4, r0, #9
 8001a80:	4620      	mov	r0, r4
 8001a82:	4619      	mov	r1, r3
 8001a84:	2300      	movs	r3, #0
 8001a86:	f7ff f81d 	bl	8000ac4 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a8a:	4b17      	ldr	r3, [pc, #92]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001a92:	3301      	adds	r3, #1
 8001a94:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001a96:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a9c:	4b12      	ldr	r3, [pc, #72]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001aa4:	461e      	mov	r6, r3
 8001aa6:	2700      	movs	r7, #0
 8001aa8:	015c      	lsls	r4, r3, #5
 8001aaa:	2500      	movs	r5, #0
 8001aac:	1ae4      	subs	r4, r4, r3
 8001aae:	eb65 0507 	sbc.w	r5, r5, r7
 8001ab2:	01a9      	lsls	r1, r5, #6
 8001ab4:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8001ab8:	01a0      	lsls	r0, r4, #6
 8001aba:	1b00      	subs	r0, r0, r4
 8001abc:	eb61 0105 	sbc.w	r1, r1, r5
 8001ac0:	00cb      	lsls	r3, r1, #3
 8001ac2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001ac6:	00c4      	lsls	r4, r0, #3
 8001ac8:	19a0      	adds	r0, r4, r6
 8001aca:	eb43 0107 	adc.w	r1, r3, r7
 8001ace:	028b      	lsls	r3, r1, #10
 8001ad0:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8001ad4:	0284      	lsls	r4, r0, #10
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	4619      	mov	r1, r3
 8001ada:	2300      	movs	r3, #0
 8001adc:	f7fe fff2 	bl	8000ac4 <__aeabi_uldivmod>
 8001ae0:	e7d3      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8001ae2:	4803      	ldr	r0, [pc, #12]	; (8001af0 <HAL_RCC_GetSysClockFreq+0xd0>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001ae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	00f42400 	.word	0x00f42400
 8001af0:	007a1200 	.word	0x007a1200

08001af4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001af4:	2800      	cmp	r0, #0
 8001af6:	f000 809d 	beq.w	8001c34 <HAL_RCC_ClockConfig+0x140>
{
 8001afa:	b570      	push	{r4, r5, r6, lr}
 8001afc:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001afe:	4b4f      	ldr	r3, [pc, #316]	; (8001c3c <HAL_RCC_ClockConfig+0x148>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	428b      	cmp	r3, r1
 8001b08:	d209      	bcs.n	8001b1e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b0a:	b2cb      	uxtb	r3, r1
 8001b0c:	4a4b      	ldr	r2, [pc, #300]	; (8001c3c <HAL_RCC_ClockConfig+0x148>)
 8001b0e:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b10:	6813      	ldr	r3, [r2, #0]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	4299      	cmp	r1, r3
 8001b18:	d001      	beq.n	8001b1e <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8001b1a:	2001      	movs	r0, #1
 8001b1c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b1e:	6823      	ldr	r3, [r4, #0]
 8001b20:	f013 0f02 	tst.w	r3, #2
 8001b24:	d017      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b26:	f013 0f04 	tst.w	r3, #4
 8001b2a:	d004      	beq.n	8001b36 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b2c:	4a44      	ldr	r2, [pc, #272]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001b2e:	6893      	ldr	r3, [r2, #8]
 8001b30:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b34:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b36:	6823      	ldr	r3, [r4, #0]
 8001b38:	f013 0f08 	tst.w	r3, #8
 8001b3c:	d004      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b3e:	4a40      	ldr	r2, [pc, #256]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001b40:	6893      	ldr	r3, [r2, #8]
 8001b42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b46:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b48:	4a3d      	ldr	r2, [pc, #244]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001b4a:	6893      	ldr	r3, [r2, #8]
 8001b4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b50:	68a0      	ldr	r0, [r4, #8]
 8001b52:	4303      	orrs	r3, r0
 8001b54:	6093      	str	r3, [r2, #8]
 8001b56:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b58:	6823      	ldr	r3, [r4, #0]
 8001b5a:	f013 0f01 	tst.w	r3, #1
 8001b5e:	d032      	beq.n	8001bc6 <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b60:	6863      	ldr	r3, [r4, #4]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d021      	beq.n	8001baa <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b66:	1e9a      	subs	r2, r3, #2
 8001b68:	2a01      	cmp	r2, #1
 8001b6a:	d925      	bls.n	8001bb8 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b6c:	4a34      	ldr	r2, [pc, #208]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001b6e:	6812      	ldr	r2, [r2, #0]
 8001b70:	f012 0f02 	tst.w	r2, #2
 8001b74:	d060      	beq.n	8001c38 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b76:	4932      	ldr	r1, [pc, #200]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001b78:	688a      	ldr	r2, [r1, #8]
 8001b7a:	f022 0203 	bic.w	r2, r2, #3
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001b82:	f7ff f973 	bl	8000e6c <HAL_GetTick>
 8001b86:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b88:	4b2d      	ldr	r3, [pc, #180]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f003 030c 	and.w	r3, r3, #12
 8001b90:	6862      	ldr	r2, [r4, #4]
 8001b92:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001b96:	d016      	beq.n	8001bc6 <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b98:	f7ff f968 	bl	8000e6c <HAL_GetTick>
 8001b9c:	1b80      	subs	r0, r0, r6
 8001b9e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001ba2:	4298      	cmp	r0, r3
 8001ba4:	d9f0      	bls.n	8001b88 <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8001ba6:	2003      	movs	r0, #3
 8001ba8:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001baa:	4a25      	ldr	r2, [pc, #148]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001bac:	6812      	ldr	r2, [r2, #0]
 8001bae:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001bb2:	d1e0      	bne.n	8001b76 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bb8:	4a21      	ldr	r2, [pc, #132]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001bba:	6812      	ldr	r2, [r2, #0]
 8001bbc:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001bc0:	d1d9      	bne.n	8001b76 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bc6:	4b1d      	ldr	r3, [pc, #116]	; (8001c3c <HAL_RCC_ClockConfig+0x148>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	429d      	cmp	r5, r3
 8001bd0:	d209      	bcs.n	8001be6 <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd2:	b2ea      	uxtb	r2, r5
 8001bd4:	4b19      	ldr	r3, [pc, #100]	; (8001c3c <HAL_RCC_ClockConfig+0x148>)
 8001bd6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	429d      	cmp	r5, r3
 8001be0:	d001      	beq.n	8001be6 <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8001be2:	2001      	movs	r0, #1
}
 8001be4:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be6:	6823      	ldr	r3, [r4, #0]
 8001be8:	f013 0f04 	tst.w	r3, #4
 8001bec:	d006      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bee:	4a14      	ldr	r2, [pc, #80]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001bf0:	6893      	ldr	r3, [r2, #8]
 8001bf2:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001bf6:	68e1      	ldr	r1, [r4, #12]
 8001bf8:	430b      	orrs	r3, r1
 8001bfa:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	f013 0f08 	tst.w	r3, #8
 8001c02:	d007      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c04:	4a0e      	ldr	r2, [pc, #56]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001c06:	6893      	ldr	r3, [r2, #8]
 8001c08:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001c0c:	6921      	ldr	r1, [r4, #16]
 8001c0e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001c12:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c14:	f7ff ff04 	bl	8001a20 <HAL_RCC_GetSysClockFreq>
 8001c18:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <HAL_RCC_ClockConfig+0x14c>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001c20:	4a08      	ldr	r2, [pc, #32]	; (8001c44 <HAL_RCC_ClockConfig+0x150>)
 8001c22:	5cd3      	ldrb	r3, [r2, r3]
 8001c24:	40d8      	lsrs	r0, r3
 8001c26:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <HAL_RCC_ClockConfig+0x154>)
 8001c28:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f7ff f8d2 	bl	8000dd4 <HAL_InitTick>
  return HAL_OK;
 8001c30:	2000      	movs	r0, #0
 8001c32:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001c34:	2001      	movs	r0, #1
 8001c36:	4770      	bx	lr
        return HAL_ERROR;
 8001c38:	2001      	movs	r0, #1
 8001c3a:	bd70      	pop	{r4, r5, r6, pc}
 8001c3c:	40023c00 	.word	0x40023c00
 8001c40:	40023800 	.word	0x40023800
 8001c44:	08003c34 	.word	0x08003c34
 8001c48:	20000010 	.word	0x20000010

08001c4c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001c4c:	4b01      	ldr	r3, [pc, #4]	; (8001c54 <HAL_RCC_GetHCLKFreq+0x8>)
 8001c4e:	6818      	ldr	r0, [r3, #0]
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	20000010 	.word	0x20000010

08001c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c58:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c5a:	f7ff fff7 	bl	8001c4c <HAL_RCC_GetHCLKFreq>
 8001c5e:	4b04      	ldr	r3, [pc, #16]	; (8001c70 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001c66:	4a03      	ldr	r2, [pc, #12]	; (8001c74 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001c68:	5cd3      	ldrb	r3, [r2, r3]
}
 8001c6a:	40d8      	lsrs	r0, r3
 8001c6c:	bd08      	pop	{r3, pc}
 8001c6e:	bf00      	nop
 8001c70:	40023800 	.word	0x40023800
 8001c74:	08003c44 	.word	0x08003c44

08001c78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c78:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c7a:	f7ff ffe7 	bl	8001c4c <HAL_RCC_GetHCLKFreq>
 8001c7e:	4b04      	ldr	r3, [pc, #16]	; (8001c90 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001c86:	4a03      	ldr	r2, [pc, #12]	; (8001c94 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001c88:	5cd3      	ldrb	r3, [r2, r3]
}
 8001c8a:	40d8      	lsrs	r0, r3
 8001c8c:	bd08      	pop	{r3, pc}
 8001c8e:	bf00      	nop
 8001c90:	40023800 	.word	0x40023800
 8001c94:	08003c44 	.word	0x08003c44

08001c98 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c98:	6802      	ldr	r2, [r0, #0]
 8001c9a:	68d3      	ldr	r3, [r2, #12]
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	60d3      	str	r3, [r2, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001ca2:	6802      	ldr	r2, [r0, #0]
 8001ca4:	6813      	ldr	r3, [r2, #0]
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6013      	str	r3, [r2, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8001cac:	2000      	movs	r0, #0
 8001cae:	4770      	bx	lr

08001cb0 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001cb0:	6802      	ldr	r2, [r0, #0]
 8001cb2:	68d3      	ldr	r3, [r2, #12]
 8001cb4:	f023 0301 	bic.w	r3, r3, #1
 8001cb8:	60d3      	str	r3, [r2, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001cba:	6803      	ldr	r3, [r0, #0]
 8001cbc:	6a19      	ldr	r1, [r3, #32]
 8001cbe:	f241 1211 	movw	r2, #4369	; 0x1111
 8001cc2:	4211      	tst	r1, r2
 8001cc4:	d108      	bne.n	8001cd8 <HAL_TIM_Base_Stop_IT+0x28>
 8001cc6:	6a19      	ldr	r1, [r3, #32]
 8001cc8:	f240 4244 	movw	r2, #1092	; 0x444
 8001ccc:	4211      	tst	r1, r2
 8001cce:	d103      	bne.n	8001cd8 <HAL_TIM_Base_Stop_IT+0x28>
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	f022 0201 	bic.w	r2, r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 8001cd8:	2000      	movs	r0, #0
 8001cda:	4770      	bx	lr

08001cdc <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cdc:	4770      	bx	lr

08001cde <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cde:	4770      	bx	lr

08001ce0 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ce0:	4770      	bx	lr

08001ce2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ce4:	4770      	bx	lr

08001ce6 <HAL_TIM_IRQHandler>:
{
 8001ce6:	b510      	push	{r4, lr}
 8001ce8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cea:	6803      	ldr	r3, [r0, #0]
 8001cec:	691a      	ldr	r2, [r3, #16]
 8001cee:	f012 0f02 	tst.w	r2, #2
 8001cf2:	d011      	beq.n	8001d18 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001cf4:	68da      	ldr	r2, [r3, #12]
 8001cf6:	f012 0f02 	tst.w	r2, #2
 8001cfa:	d00d      	beq.n	8001d18 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cfc:	f06f 0202 	mvn.w	r2, #2
 8001d00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d02:	2301      	movs	r3, #1
 8001d04:	7603      	strb	r3, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d06:	6803      	ldr	r3, [r0, #0]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	f013 0f03 	tst.w	r3, #3
 8001d0e:	d070      	beq.n	8001df2 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8001d10:	f7ff ffe6 	bl	8001ce0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d14:	2300      	movs	r3, #0
 8001d16:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d18:	6823      	ldr	r3, [r4, #0]
 8001d1a:	691a      	ldr	r2, [r3, #16]
 8001d1c:	f012 0f04 	tst.w	r2, #4
 8001d20:	d012      	beq.n	8001d48 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001d22:	68da      	ldr	r2, [r3, #12]
 8001d24:	f012 0f04 	tst.w	r2, #4
 8001d28:	d00e      	beq.n	8001d48 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d2a:	f06f 0204 	mvn.w	r2, #4
 8001d2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d30:	2302      	movs	r3, #2
 8001d32:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d34:	6823      	ldr	r3, [r4, #0]
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001d3c:	d05f      	beq.n	8001dfe <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d3e:	4620      	mov	r0, r4
 8001d40:	f7ff ffce 	bl	8001ce0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d44:	2300      	movs	r3, #0
 8001d46:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d48:	6823      	ldr	r3, [r4, #0]
 8001d4a:	691a      	ldr	r2, [r3, #16]
 8001d4c:	f012 0f08 	tst.w	r2, #8
 8001d50:	d012      	beq.n	8001d78 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001d52:	68da      	ldr	r2, [r3, #12]
 8001d54:	f012 0f08 	tst.w	r2, #8
 8001d58:	d00e      	beq.n	8001d78 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d5a:	f06f 0208 	mvn.w	r2, #8
 8001d5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d60:	2304      	movs	r3, #4
 8001d62:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d64:	6823      	ldr	r3, [r4, #0]
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	f013 0f03 	tst.w	r3, #3
 8001d6c:	d04e      	beq.n	8001e0c <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d6e:	4620      	mov	r0, r4
 8001d70:	f7ff ffb6 	bl	8001ce0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d74:	2300      	movs	r3, #0
 8001d76:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d78:	6823      	ldr	r3, [r4, #0]
 8001d7a:	691a      	ldr	r2, [r3, #16]
 8001d7c:	f012 0f10 	tst.w	r2, #16
 8001d80:	d012      	beq.n	8001da8 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	f012 0f10 	tst.w	r2, #16
 8001d88:	d00e      	beq.n	8001da8 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d8a:	f06f 0210 	mvn.w	r2, #16
 8001d8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d90:	2308      	movs	r3, #8
 8001d92:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d94:	6823      	ldr	r3, [r4, #0]
 8001d96:	69db      	ldr	r3, [r3, #28]
 8001d98:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001d9c:	d03d      	beq.n	8001e1a <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d9e:	4620      	mov	r0, r4
 8001da0:	f7ff ff9e 	bl	8001ce0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001da4:	2300      	movs	r3, #0
 8001da6:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001da8:	6823      	ldr	r3, [r4, #0]
 8001daa:	691a      	ldr	r2, [r3, #16]
 8001dac:	f012 0f01 	tst.w	r2, #1
 8001db0:	d003      	beq.n	8001dba <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001db2:	68da      	ldr	r2, [r3, #12]
 8001db4:	f012 0f01 	tst.w	r2, #1
 8001db8:	d136      	bne.n	8001e28 <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001dba:	6823      	ldr	r3, [r4, #0]
 8001dbc:	691a      	ldr	r2, [r3, #16]
 8001dbe:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001dc2:	d003      	beq.n	8001dcc <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001dc4:	68da      	ldr	r2, [r3, #12]
 8001dc6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001dca:	d134      	bne.n	8001e36 <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dcc:	6823      	ldr	r3, [r4, #0]
 8001dce:	691a      	ldr	r2, [r3, #16]
 8001dd0:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001dd4:	d003      	beq.n	8001dde <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001dd6:	68da      	ldr	r2, [r3, #12]
 8001dd8:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001ddc:	d132      	bne.n	8001e44 <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dde:	6823      	ldr	r3, [r4, #0]
 8001de0:	691a      	ldr	r2, [r3, #16]
 8001de2:	f012 0f20 	tst.w	r2, #32
 8001de6:	d003      	beq.n	8001df0 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001de8:	68da      	ldr	r2, [r3, #12]
 8001dea:	f012 0f20 	tst.w	r2, #32
 8001dee:	d130      	bne.n	8001e52 <HAL_TIM_IRQHandler+0x16c>
 8001df0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df2:	f7ff ff74 	bl	8001cde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df6:	4620      	mov	r0, r4
 8001df8:	f7ff ff73 	bl	8001ce2 <HAL_TIM_PWM_PulseFinishedCallback>
 8001dfc:	e78a      	b.n	8001d14 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dfe:	4620      	mov	r0, r4
 8001e00:	f7ff ff6d 	bl	8001cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e04:	4620      	mov	r0, r4
 8001e06:	f7ff ff6c 	bl	8001ce2 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e0a:	e79b      	b.n	8001d44 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e0c:	4620      	mov	r0, r4
 8001e0e:	f7ff ff66 	bl	8001cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001e12:	4620      	mov	r0, r4
 8001e14:	f7ff ff65 	bl	8001ce2 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e18:	e7ac      	b.n	8001d74 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e1a:	4620      	mov	r0, r4
 8001e1c:	f7ff ff5f 	bl	8001cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e20:	4620      	mov	r0, r4
 8001e22:	f7ff ff5e 	bl	8001ce2 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e26:	e7bd      	b.n	8001da4 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e28:	f06f 0201 	mvn.w	r2, #1
 8001e2c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e2e:	4620      	mov	r0, r4
 8001e30:	f7ff ff54 	bl	8001cdc <HAL_TIM_PeriodElapsedCallback>
 8001e34:	e7c1      	b.n	8001dba <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e36:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e3a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	f000 f891 	bl	8001f64 <HAL_TIMEx_BreakCallback>
 8001e42:	e7c3      	b.n	8001dcc <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e44:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e48:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001e4a:	4620      	mov	r0, r4
 8001e4c:	f7ff ff4a 	bl	8001ce4 <HAL_TIM_TriggerCallback>
 8001e50:	e7c5      	b.n	8001dde <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e52:	f06f 0220 	mvn.w	r2, #32
 8001e56:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001e58:	4620      	mov	r0, r4
 8001e5a:	f000 f882 	bl	8001f62 <HAL_TIMEx_CommutationCallback>
}
 8001e5e:	e7c7      	b.n	8001df0 <HAL_TIM_IRQHandler+0x10a>

08001e60 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8001e60:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001e62:	4a32      	ldr	r2, [pc, #200]	; (8001f2c <TIM_Base_SetConfig+0xcc>)
 8001e64:	4290      	cmp	r0, r2
 8001e66:	d045      	beq.n	8001ef4 <TIM_Base_SetConfig+0x94>
 8001e68:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e6c:	d044      	beq.n	8001ef8 <TIM_Base_SetConfig+0x98>
 8001e6e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001e72:	4290      	cmp	r0, r2
 8001e74:	d042      	beq.n	8001efc <TIM_Base_SetConfig+0x9c>
 8001e76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e7a:	4290      	cmp	r0, r2
 8001e7c:	d040      	beq.n	8001f00 <TIM_Base_SetConfig+0xa0>
 8001e7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e82:	4290      	cmp	r0, r2
 8001e84:	d034      	beq.n	8001ef0 <TIM_Base_SetConfig+0x90>
 8001e86:	2200      	movs	r2, #0
 8001e88:	b11a      	cbz	r2, 8001e92 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001e8e:	684a      	ldr	r2, [r1, #4]
 8001e90:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001e92:	4a26      	ldr	r2, [pc, #152]	; (8001f2c <TIM_Base_SetConfig+0xcc>)
 8001e94:	4290      	cmp	r0, r2
 8001e96:	d037      	beq.n	8001f08 <TIM_Base_SetConfig+0xa8>
 8001e98:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e9c:	d036      	beq.n	8001f0c <TIM_Base_SetConfig+0xac>
 8001e9e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001ea2:	4290      	cmp	r0, r2
 8001ea4:	d034      	beq.n	8001f10 <TIM_Base_SetConfig+0xb0>
 8001ea6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eaa:	4290      	cmp	r0, r2
 8001eac:	d032      	beq.n	8001f14 <TIM_Base_SetConfig+0xb4>
 8001eae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eb2:	4290      	cmp	r0, r2
 8001eb4:	d030      	beq.n	8001f18 <TIM_Base_SetConfig+0xb8>
 8001eb6:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8001eba:	4290      	cmp	r0, r2
 8001ebc:	d02e      	beq.n	8001f1c <TIM_Base_SetConfig+0xbc>
 8001ebe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ec2:	4290      	cmp	r0, r2
 8001ec4:	d02c      	beq.n	8001f20 <TIM_Base_SetConfig+0xc0>
 8001ec6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eca:	4290      	cmp	r0, r2
 8001ecc:	d01a      	beq.n	8001f04 <TIM_Base_SetConfig+0xa4>
 8001ece:	2200      	movs	r2, #0
 8001ed0:	b11a      	cbz	r2, 8001eda <TIM_Base_SetConfig+0x7a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ed2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ed6:	68ca      	ldr	r2, [r1, #12]
 8001ed8:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8001eda:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001edc:	688b      	ldr	r3, [r1, #8]
 8001ede:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001ee0:	680b      	ldr	r3, [r1, #0]
 8001ee2:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001ee4:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <TIM_Base_SetConfig+0xcc>)
 8001ee6:	4298      	cmp	r0, r3
 8001ee8:	d01c      	beq.n	8001f24 <TIM_Base_SetConfig+0xc4>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001eea:	2301      	movs	r3, #1
 8001eec:	6143      	str	r3, [r0, #20]
 8001eee:	4770      	bx	lr
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	e7c9      	b.n	8001e88 <TIM_Base_SetConfig+0x28>
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	e7c7      	b.n	8001e88 <TIM_Base_SetConfig+0x28>
 8001ef8:	2201      	movs	r2, #1
 8001efa:	e7c5      	b.n	8001e88 <TIM_Base_SetConfig+0x28>
 8001efc:	2201      	movs	r2, #1
 8001efe:	e7c3      	b.n	8001e88 <TIM_Base_SetConfig+0x28>
 8001f00:	2201      	movs	r2, #1
 8001f02:	e7c1      	b.n	8001e88 <TIM_Base_SetConfig+0x28>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001f04:	2201      	movs	r2, #1
 8001f06:	e7e3      	b.n	8001ed0 <TIM_Base_SetConfig+0x70>
 8001f08:	2201      	movs	r2, #1
 8001f0a:	e7e1      	b.n	8001ed0 <TIM_Base_SetConfig+0x70>
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	e7df      	b.n	8001ed0 <TIM_Base_SetConfig+0x70>
 8001f10:	2201      	movs	r2, #1
 8001f12:	e7dd      	b.n	8001ed0 <TIM_Base_SetConfig+0x70>
 8001f14:	2201      	movs	r2, #1
 8001f16:	e7db      	b.n	8001ed0 <TIM_Base_SetConfig+0x70>
 8001f18:	2201      	movs	r2, #1
 8001f1a:	e7d9      	b.n	8001ed0 <TIM_Base_SetConfig+0x70>
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	e7d7      	b.n	8001ed0 <TIM_Base_SetConfig+0x70>
 8001f20:	2201      	movs	r2, #1
 8001f22:	e7d5      	b.n	8001ed0 <TIM_Base_SetConfig+0x70>
    TIMx->RCR = Structure->RepetitionCounter;
 8001f24:	690b      	ldr	r3, [r1, #16]
 8001f26:	6303      	str	r3, [r0, #48]	; 0x30
 8001f28:	e7df      	b.n	8001eea <TIM_Base_SetConfig+0x8a>
 8001f2a:	bf00      	nop
 8001f2c:	40010000 	.word	0x40010000

08001f30 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8001f30:	b1a8      	cbz	r0, 8001f5e <HAL_TIM_Base_Init+0x2e>
{ 
 8001f32:	b510      	push	{r4, lr}
 8001f34:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8001f36:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001f3a:	b15b      	cbz	r3, 8001f54 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001f42:	1d21      	adds	r1, r4, #4
 8001f44:	6820      	ldr	r0, [r4, #0]
 8001f46:	f7ff ff8b 	bl	8001e60 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001f50:	2000      	movs	r0, #0
 8001f52:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001f54:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8001f58:	f000 ff98 	bl	8002e8c <HAL_TIM_Base_MspInit>
 8001f5c:	e7ee      	b.n	8001f3c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8001f5e:	2001      	movs	r0, #1
 8001f60:	4770      	bx	lr

08001f62 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8001f62:	4770      	bx	lr

08001f64 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f64:	4770      	bx	lr
	...

08001f68 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f6c:	4604      	mov	r4, r0
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001f6e:	6802      	ldr	r2, [r0, #0]
 8001f70:	6913      	ldr	r3, [r2, #16]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001f72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001f76:	68c1      	ldr	r1, [r0, #12]
 8001f78:	430b      	orrs	r3, r1
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001f7a:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001f7c:	6801      	ldr	r1, [r0, #0]
 8001f7e:	68cb      	ldr	r3, [r1, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001f80:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001f84:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f88:	6882      	ldr	r2, [r0, #8]
 8001f8a:	6900      	ldr	r0, [r0, #16]
 8001f8c:	4302      	orrs	r2, r0
 8001f8e:	6960      	ldr	r0, [r4, #20]
 8001f90:	4302      	orrs	r2, r0
 8001f92:	69e0      	ldr	r0, [r4, #28]
 8001f94:	4302      	orrs	r2, r0
 8001f96:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001f98:	60cb      	str	r3, [r1, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001f9a:	6822      	ldr	r2, [r4, #0]
 8001f9c:	6953      	ldr	r3, [r2, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001fa2:	69a1      	ldr	r1, [r4, #24]
 8001fa4:	430b      	orrs	r3, r1
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001fa6:	6153      	str	r3, [r2, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fa8:	69e3      	ldr	r3, [r4, #28]
 8001faa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fae:	d062      	beq.n	8002076 <UART_SetConfig+0x10e>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001fb0:	f8d4 8000 	ldr.w	r8, [r4]
 8001fb4:	4bbb      	ldr	r3, [pc, #748]	; (80022a4 <UART_SetConfig+0x33c>)
 8001fb6:	4598      	cmp	r8, r3
 8001fb8:	f000 811b 	beq.w	80021f2 <UART_SetConfig+0x28a>
 8001fbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001fc0:	4598      	cmp	r8, r3
 8001fc2:	f000 8116 	beq.w	80021f2 <UART_SetConfig+0x28a>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001fc6:	f7ff fe47 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 8001fca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001fce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001fd2:	6865      	ldr	r5, [r4, #4]
 8001fd4:	00ad      	lsls	r5, r5, #2
 8001fd6:	fbb0 f5f5 	udiv	r5, r0, r5
 8001fda:	4fb3      	ldr	r7, [pc, #716]	; (80022a8 <UART_SetConfig+0x340>)
 8001fdc:	fba7 3505 	umull	r3, r5, r7, r5
 8001fe0:	096d      	lsrs	r5, r5, #5
 8001fe2:	012e      	lsls	r6, r5, #4
 8001fe4:	f7ff fe38 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 8001fe8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001fec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001ff0:	6865      	ldr	r5, [r4, #4]
 8001ff2:	00ad      	lsls	r5, r5, #2
 8001ff4:	fbb0 faf5 	udiv	sl, r0, r5
 8001ff8:	f7ff fe2e 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 8001ffc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002000:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002004:	6865      	ldr	r5, [r4, #4]
 8002006:	00ad      	lsls	r5, r5, #2
 8002008:	fbb0 f5f5 	udiv	r5, r0, r5
 800200c:	fba7 3505 	umull	r3, r5, r7, r5
 8002010:	096d      	lsrs	r5, r5, #5
 8002012:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002016:	fb09 a515 	mls	r5, r9, r5, sl
 800201a:	012d      	lsls	r5, r5, #4
 800201c:	3532      	adds	r5, #50	; 0x32
 800201e:	fba7 3505 	umull	r3, r5, r7, r5
 8002022:	096d      	lsrs	r5, r5, #5
 8002024:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8002028:	4435      	add	r5, r6
 800202a:	f7ff fe15 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 800202e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002032:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002036:	6866      	ldr	r6, [r4, #4]
 8002038:	00b6      	lsls	r6, r6, #2
 800203a:	fbb0 f6f6 	udiv	r6, r0, r6
 800203e:	f7ff fe0b 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 8002042:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002046:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800204a:	6863      	ldr	r3, [r4, #4]
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002052:	fba7 3000 	umull	r3, r0, r7, r0
 8002056:	0940      	lsrs	r0, r0, #5
 8002058:	fb09 6910 	mls	r9, r9, r0, r6
 800205c:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8002060:	f109 0932 	add.w	r9, r9, #50	; 0x32
 8002064:	fba7 3709 	umull	r3, r7, r7, r9
 8002068:	f3c7 1743 	ubfx	r7, r7, #5, #4
 800206c:	442f      	add	r7, r5
 800206e:	f8c8 7008 	str.w	r7, [r8, #8]
 8002072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002076:	f8d4 8000 	ldr.w	r8, [r4]
 800207a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800207e:	f503 4310 	add.w	r3, r3, #36864	; 0x9000
 8002082:	4598      	cmp	r8, r3
 8002084:	d05c      	beq.n	8002140 <UART_SetConfig+0x1d8>
 8002086:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800208a:	4598      	cmp	r8, r3
 800208c:	d058      	beq.n	8002140 <UART_SetConfig+0x1d8>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800208e:	f7ff fde3 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 8002092:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002096:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800209a:	6865      	ldr	r5, [r4, #4]
 800209c:	006d      	lsls	r5, r5, #1
 800209e:	fbb0 f5f5 	udiv	r5, r0, r5
 80020a2:	4f81      	ldr	r7, [pc, #516]	; (80022a8 <UART_SetConfig+0x340>)
 80020a4:	fba7 3505 	umull	r3, r5, r7, r5
 80020a8:	096d      	lsrs	r5, r5, #5
 80020aa:	012e      	lsls	r6, r5, #4
 80020ac:	f7ff fdd4 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 80020b0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80020b4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80020b8:	6865      	ldr	r5, [r4, #4]
 80020ba:	006d      	lsls	r5, r5, #1
 80020bc:	fbb0 faf5 	udiv	sl, r0, r5
 80020c0:	f7ff fdca 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 80020c4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80020c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80020cc:	6865      	ldr	r5, [r4, #4]
 80020ce:	006d      	lsls	r5, r5, #1
 80020d0:	fbb0 f5f5 	udiv	r5, r0, r5
 80020d4:	fba7 3505 	umull	r3, r5, r7, r5
 80020d8:	096d      	lsrs	r5, r5, #5
 80020da:	f04f 0964 	mov.w	r9, #100	; 0x64
 80020de:	fb09 a515 	mls	r5, r9, r5, sl
 80020e2:	00ed      	lsls	r5, r5, #3
 80020e4:	3532      	adds	r5, #50	; 0x32
 80020e6:	fba7 3505 	umull	r3, r5, r7, r5
 80020ea:	096d      	lsrs	r5, r5, #5
 80020ec:	006d      	lsls	r5, r5, #1
 80020ee:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 80020f2:	4435      	add	r5, r6
 80020f4:	f7ff fdb0 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 80020f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80020fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002100:	6866      	ldr	r6, [r4, #4]
 8002102:	0076      	lsls	r6, r6, #1
 8002104:	fbb0 f6f6 	udiv	r6, r0, r6
 8002108:	f7ff fda6 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 800210c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002110:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002114:	6863      	ldr	r3, [r4, #4]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	fbb0 f3f3 	udiv	r3, r0, r3
 800211c:	fba7 2303 	umull	r2, r3, r7, r3
 8002120:	095b      	lsrs	r3, r3, #5
 8002122:	fb09 6913 	mls	r9, r9, r3, r6
 8002126:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 800212a:	f109 0932 	add.w	r9, r9, #50	; 0x32
 800212e:	fba7 3709 	umull	r3, r7, r7, r9
 8002132:	f3c7 1742 	ubfx	r7, r7, #5, #3
 8002136:	442f      	add	r7, r5
 8002138:	f8c8 7008 	str.w	r7, [r8, #8]
 800213c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002140:	f7ff fd9a 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 8002144:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002148:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800214c:	6865      	ldr	r5, [r4, #4]
 800214e:	006d      	lsls	r5, r5, #1
 8002150:	fbb0 f5f5 	udiv	r5, r0, r5
 8002154:	4f54      	ldr	r7, [pc, #336]	; (80022a8 <UART_SetConfig+0x340>)
 8002156:	fba7 3505 	umull	r3, r5, r7, r5
 800215a:	096d      	lsrs	r5, r5, #5
 800215c:	012e      	lsls	r6, r5, #4
 800215e:	f7ff fd8b 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 8002162:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002166:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800216a:	6865      	ldr	r5, [r4, #4]
 800216c:	006d      	lsls	r5, r5, #1
 800216e:	fbb0 faf5 	udiv	sl, r0, r5
 8002172:	f7ff fd81 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 8002176:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800217a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800217e:	6865      	ldr	r5, [r4, #4]
 8002180:	006d      	lsls	r5, r5, #1
 8002182:	fbb0 f5f5 	udiv	r5, r0, r5
 8002186:	fba7 3505 	umull	r3, r5, r7, r5
 800218a:	096d      	lsrs	r5, r5, #5
 800218c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002190:	fb09 a515 	mls	r5, r9, r5, sl
 8002194:	00ed      	lsls	r5, r5, #3
 8002196:	3532      	adds	r5, #50	; 0x32
 8002198:	fba7 3505 	umull	r3, r5, r7, r5
 800219c:	096d      	lsrs	r5, r5, #5
 800219e:	006d      	lsls	r5, r5, #1
 80021a0:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 80021a4:	4435      	add	r5, r6
 80021a6:	f7ff fd67 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 80021aa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80021ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80021b2:	6866      	ldr	r6, [r4, #4]
 80021b4:	0076      	lsls	r6, r6, #1
 80021b6:	fbb0 f6f6 	udiv	r6, r0, r6
 80021ba:	f7ff fd5d 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 80021be:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80021c2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80021c6:	6863      	ldr	r3, [r4, #4]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ce:	fba7 2303 	umull	r2, r3, r7, r3
 80021d2:	095b      	lsrs	r3, r3, #5
 80021d4:	fb09 6913 	mls	r9, r9, r3, r6
 80021d8:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 80021dc:	f109 0932 	add.w	r9, r9, #50	; 0x32
 80021e0:	fba7 3709 	umull	r3, r7, r7, r9
 80021e4:	f3c7 1742 	ubfx	r7, r7, #5, #3
 80021e8:	442f      	add	r7, r5
 80021ea:	f8c8 7008 	str.w	r7, [r8, #8]
 80021ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80021f2:	f7ff fd41 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 80021f6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80021fa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80021fe:	6865      	ldr	r5, [r4, #4]
 8002200:	00ad      	lsls	r5, r5, #2
 8002202:	fbb0 f5f5 	udiv	r5, r0, r5
 8002206:	4f28      	ldr	r7, [pc, #160]	; (80022a8 <UART_SetConfig+0x340>)
 8002208:	fba7 3505 	umull	r3, r5, r7, r5
 800220c:	096d      	lsrs	r5, r5, #5
 800220e:	012e      	lsls	r6, r5, #4
 8002210:	f7ff fd32 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 8002214:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002218:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800221c:	6865      	ldr	r5, [r4, #4]
 800221e:	00ad      	lsls	r5, r5, #2
 8002220:	fbb0 faf5 	udiv	sl, r0, r5
 8002224:	f7ff fd28 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 8002228:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800222c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002230:	6865      	ldr	r5, [r4, #4]
 8002232:	00ad      	lsls	r5, r5, #2
 8002234:	fbb0 f5f5 	udiv	r5, r0, r5
 8002238:	fba7 3505 	umull	r3, r5, r7, r5
 800223c:	096d      	lsrs	r5, r5, #5
 800223e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002242:	fb09 a515 	mls	r5, r9, r5, sl
 8002246:	012d      	lsls	r5, r5, #4
 8002248:	3532      	adds	r5, #50	; 0x32
 800224a:	fba7 3505 	umull	r3, r5, r7, r5
 800224e:	096d      	lsrs	r5, r5, #5
 8002250:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8002254:	4435      	add	r5, r6
 8002256:	f7ff fd0f 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 800225a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800225e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002262:	6866      	ldr	r6, [r4, #4]
 8002264:	00b6      	lsls	r6, r6, #2
 8002266:	fbb0 f6f6 	udiv	r6, r0, r6
 800226a:	f7ff fd05 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 800226e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002272:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002276:	6863      	ldr	r3, [r4, #4]
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	fbb0 f3f3 	udiv	r3, r0, r3
 800227e:	fba7 2303 	umull	r2, r3, r7, r3
 8002282:	095b      	lsrs	r3, r3, #5
 8002284:	fb09 6913 	mls	r9, r9, r3, r6
 8002288:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800228c:	f109 0932 	add.w	r9, r9, #50	; 0x32
 8002290:	fba7 3709 	umull	r3, r7, r7, r9
 8002294:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8002298:	442f      	add	r7, r5
 800229a:	f8c8 7008 	str.w	r7, [r8, #8]
 800229e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022a2:	bf00      	nop
 80022a4:	40011000 	.word	0x40011000
 80022a8:	51eb851f 	.word	0x51eb851f

080022ac <UART_WaitOnFlagUntilTimeout>:
{
 80022ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022b0:	4605      	mov	r5, r0
 80022b2:	460f      	mov	r7, r1
 80022b4:	4616      	mov	r6, r2
 80022b6:	4698      	mov	r8, r3
 80022b8:	9c06      	ldr	r4, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80022ba:	682b      	ldr	r3, [r5, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	ea37 0303 	bics.w	r3, r7, r3
 80022c2:	bf0c      	ite	eq
 80022c4:	2301      	moveq	r3, #1
 80022c6:	2300      	movne	r3, #0
 80022c8:	42b3      	cmp	r3, r6
 80022ca:	d11e      	bne.n	800230a <UART_WaitOnFlagUntilTimeout+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 80022cc:	f1b4 3fff 	cmp.w	r4, #4294967295
 80022d0:	d0f3      	beq.n	80022ba <UART_WaitOnFlagUntilTimeout+0xe>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80022d2:	b12c      	cbz	r4, 80022e0 <UART_WaitOnFlagUntilTimeout+0x34>
 80022d4:	f7fe fdca 	bl	8000e6c <HAL_GetTick>
 80022d8:	eba0 0008 	sub.w	r0, r0, r8
 80022dc:	4284      	cmp	r4, r0
 80022de:	d2ec      	bcs.n	80022ba <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022e0:	682a      	ldr	r2, [r5, #0]
 80022e2:	68d3      	ldr	r3, [r2, #12]
 80022e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80022e8:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022ea:	682a      	ldr	r2, [r5, #0]
 80022ec:	6953      	ldr	r3, [r2, #20]
 80022ee:	f023 0301 	bic.w	r3, r3, #1
 80022f2:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80022f4:	2320      	movs	r3, #32
 80022f6:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80022fa:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80022fe:	2300      	movs	r3, #0
 8002300:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 8002304:	2003      	movs	r0, #3
 8002306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 800230a:	2000      	movs	r0, #0
}
 800230c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002310 <HAL_UART_Init>:
  if(huart == NULL)
 8002310:	b358      	cbz	r0, 800236a <HAL_UART_Init+0x5a>
{
 8002312:	b510      	push	{r4, lr}
 8002314:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8002316:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800231a:	b30b      	cbz	r3, 8002360 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800231c:	2324      	movs	r3, #36	; 0x24
 800231e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002322:	6822      	ldr	r2, [r4, #0]
 8002324:	68d3      	ldr	r3, [r2, #12]
 8002326:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800232a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800232c:	4620      	mov	r0, r4
 800232e:	f7ff fe1b 	bl	8001f68 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002332:	6822      	ldr	r2, [r4, #0]
 8002334:	6913      	ldr	r3, [r2, #16]
 8002336:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800233a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800233c:	6822      	ldr	r2, [r4, #0]
 800233e:	6953      	ldr	r3, [r2, #20]
 8002340:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002344:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002346:	6822      	ldr	r2, [r4, #0]
 8002348:	68d3      	ldr	r3, [r2, #12]
 800234a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800234e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002350:	2000      	movs	r0, #0
 8002352:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002354:	2320      	movs	r3, #32
 8002356:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800235a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800235e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002360:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002364:	f000 fdcc 	bl	8002f00 <HAL_UART_MspInit>
 8002368:	e7d8      	b.n	800231c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800236a:	2001      	movs	r0, #1
 800236c:	4770      	bx	lr

0800236e <HAL_UART_Transmit>:
{
 800236e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8002376:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b20      	cmp	r3, #32
 800237e:	d004      	beq.n	800238a <HAL_UART_Transmit+0x1c>
    return HAL_BUSY;
 8002380:	2302      	movs	r3, #2
}
 8002382:	4618      	mov	r0, r3
 8002384:	b002      	add	sp, #8
 8002386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800238a:	4604      	mov	r4, r0
 800238c:	460d      	mov	r5, r1
 800238e:	4690      	mov	r8, r2
    if((pData == NULL ) || (Size == 0)) 
 8002390:	2900      	cmp	r1, #0
 8002392:	d055      	beq.n	8002440 <HAL_UART_Transmit+0xd2>
 8002394:	2a00      	cmp	r2, #0
 8002396:	d055      	beq.n	8002444 <HAL_UART_Transmit+0xd6>
    __HAL_LOCK(huart);
 8002398:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800239c:	2b01      	cmp	r3, #1
 800239e:	d101      	bne.n	80023a4 <HAL_UART_Transmit+0x36>
 80023a0:	2302      	movs	r3, #2
 80023a2:	e7ee      	b.n	8002382 <HAL_UART_Transmit+0x14>
 80023a4:	2301      	movs	r3, #1
 80023a6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023aa:	2300      	movs	r3, #0
 80023ac:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023ae:	2321      	movs	r3, #33	; 0x21
 80023b0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80023b4:	f7fe fd5a 	bl	8000e6c <HAL_GetTick>
 80023b8:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80023ba:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80023be:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80023c2:	e010      	b.n	80023e6 <HAL_UART_Transmit+0x78>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023c4:	9600      	str	r6, [sp, #0]
 80023c6:	463b      	mov	r3, r7
 80023c8:	2200      	movs	r2, #0
 80023ca:	2180      	movs	r1, #128	; 0x80
 80023cc:	4620      	mov	r0, r4
 80023ce:	f7ff ff6d 	bl	80022ac <UART_WaitOnFlagUntilTimeout>
 80023d2:	2800      	cmp	r0, #0
 80023d4:	d138      	bne.n	8002448 <HAL_UART_Transmit+0xda>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80023d6:	6822      	ldr	r2, [r4, #0]
 80023d8:	882b      	ldrh	r3, [r5, #0]
 80023da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023de:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80023e0:	6923      	ldr	r3, [r4, #16]
 80023e2:	b9cb      	cbnz	r3, 8002418 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 80023e4:	3502      	adds	r5, #2
    while(huart->TxXferCount > 0U)
 80023e6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	b1bb      	cbz	r3, 800241c <HAL_UART_Transmit+0xae>
      huart->TxXferCount--;
 80023ec:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	3b01      	subs	r3, #1
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023f6:	68a3      	ldr	r3, [r4, #8]
 80023f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023fc:	d0e2      	beq.n	80023c4 <HAL_UART_Transmit+0x56>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023fe:	9600      	str	r6, [sp, #0]
 8002400:	463b      	mov	r3, r7
 8002402:	2200      	movs	r2, #0
 8002404:	2180      	movs	r1, #128	; 0x80
 8002406:	4620      	mov	r0, r4
 8002408:	f7ff ff50 	bl	80022ac <UART_WaitOnFlagUntilTimeout>
 800240c:	b9f0      	cbnz	r0, 800244c <HAL_UART_Transmit+0xde>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800240e:	6823      	ldr	r3, [r4, #0]
 8002410:	782a      	ldrb	r2, [r5, #0]
 8002412:	605a      	str	r2, [r3, #4]
 8002414:	3501      	adds	r5, #1
 8002416:	e7e6      	b.n	80023e6 <HAL_UART_Transmit+0x78>
          pData +=1U;
 8002418:	3501      	adds	r5, #1
 800241a:	e7e4      	b.n	80023e6 <HAL_UART_Transmit+0x78>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800241c:	9600      	str	r6, [sp, #0]
 800241e:	463b      	mov	r3, r7
 8002420:	2200      	movs	r2, #0
 8002422:	2140      	movs	r1, #64	; 0x40
 8002424:	4620      	mov	r0, r4
 8002426:	f7ff ff41 	bl	80022ac <UART_WaitOnFlagUntilTimeout>
 800242a:	4603      	mov	r3, r0
 800242c:	b108      	cbz	r0, 8002432 <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e7a7      	b.n	8002382 <HAL_UART_Transmit+0x14>
      huart->gState = HAL_UART_STATE_READY;
 8002432:	2220      	movs	r2, #32
 8002434:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002438:	2200      	movs	r2, #0
 800243a:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 800243e:	e7a0      	b.n	8002382 <HAL_UART_Transmit+0x14>
      return  HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e79e      	b.n	8002382 <HAL_UART_Transmit+0x14>
 8002444:	2301      	movs	r3, #1
 8002446:	e79c      	b.n	8002382 <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e79a      	b.n	8002382 <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e798      	b.n	8002382 <HAL_UART_Transmit+0x14>

08002450 <delay_us>:
 */
#include "delay.h"

uint32_t volatile sekTick = 0, usekTick = 0;

void delay_us(uint32_t delay){
 8002450:	b510      	push	{r4, lr}
 8002452:	4604      	mov	r4, r0
	HAL_TIM_Base_Start_IT(&htim11); /* denna rad kan st antingen I delay.c eller I main. Vilken skillnad fs?*/
 8002454:	4807      	ldr	r0, [pc, #28]	; (8002474 <delay_us+0x24>)
 8002456:	f7ff fc1f 	bl	8001c98 <HAL_TIM_Base_Start_IT>
	uint32_t current = usekTick;
 800245a:	4b07      	ldr	r3, [pc, #28]	; (8002478 <delay_us+0x28>)
 800245c:	6819      	ldr	r1, [r3, #0]

	while((usekTick-current)<(delay-2)){
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <delay_us+0x28>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	1a5b      	subs	r3, r3, r1
 8002464:	1ea2      	subs	r2, r4, #2
 8002466:	4293      	cmp	r3, r2
 8002468:	d3f9      	bcc.n	800245e <delay_us+0xe>
	}
	HAL_TIM_Base_Stop_IT(&htim11);
 800246a:	4802      	ldr	r0, [pc, #8]	; (8002474 <delay_us+0x24>)
 800246c:	f7ff fc20 	bl	8001cb0 <HAL_TIM_Base_Stop_IT>
 8002470:	bd10      	pop	{r4, pc}
 8002472:	bf00      	nop
 8002474:	200000b4 	.word	0x200000b4
 8002478:	2000009c 	.word	0x2000009c

0800247c <TextLCD_Strobe>:
	TextLCD_Cmd(lcd,0x80);	// > 40us

}

//vcker lcd displayen
void TextLCD_Strobe(TextLCDType *lcd){
 800247c:	b510      	push	{r4, lr}
 800247e:	4604      	mov	r4, r0
	delay_us(40);
 8002480:	2028      	movs	r0, #40	; 0x28
 8002482:	f7ff ffe5 	bl	8002450 <delay_us>
	//skriv en 1:a till E porten
	HAL_GPIO_WritePin(lcd->controlPort, lcd->strbPin, 1);
 8002486:	2201      	movs	r2, #1
 8002488:	89e1      	ldrh	r1, [r4, #14]
 800248a:	6860      	ldr	r0, [r4, #4]
 800248c:	f7ff f8e3 	bl	8001656 <HAL_GPIO_WritePin>
	//vnta
	delay_us(40);
 8002490:	2028      	movs	r0, #40	; 0x28
 8002492:	f7ff ffdd 	bl	8002450 <delay_us>
	//skriv en nolla till E porten
	HAL_GPIO_WritePin(lcd->controlPort, lcd->strbPin, 0);
 8002496:	2200      	movs	r2, #0
 8002498:	89e1      	ldrh	r1, [r4, #14]
 800249a:	6860      	ldr	r0, [r4, #4]
 800249c:	f7ff f8db 	bl	8001656 <HAL_GPIO_WritePin>
	//vnta
	delay_us(40);
 80024a0:	2028      	movs	r0, #40	; 0x28
 80024a2:	f7ff ffd5 	bl	8002450 <delay_us>
 80024a6:	bd10      	pop	{r4, pc}

080024a8 <TextLCD_Cmd>:
}

//writes command to screen
void TextLCD_Cmd(TextLCDType *lcd, uint8_t cmd){
 80024a8:	b538      	push	{r3, r4, r5, lr}
 80024aa:	4604      	mov	r4, r0
 80024ac:	460d      	mov	r5, r1
	//R/S R/W 00
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rsPin, 0);
 80024ae:	2200      	movs	r2, #0
 80024b0:	8981      	ldrh	r1, [r0, #12]
 80024b2:	6840      	ldr	r0, [r0, #4]
 80024b4:	f7ff f8cf 	bl	8001656 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rwPin, 0);
 80024b8:	2200      	movs	r2, #0
 80024ba:	8a21      	ldrh	r1, [r4, #16]
 80024bc:	6860      	ldr	r0, [r4, #4]
 80024be:	f7ff f8ca 	bl	8001656 <HAL_GPIO_WritePin>

	lcd->dataPort->ODR &=~(0xff);
 80024c2:	68a2      	ldr	r2, [r4, #8]
 80024c4:	6953      	ldr	r3, [r2, #20]
 80024c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80024ca:	6153      	str	r3, [r2, #20]
	lcd->dataPort->ODR |=(cmd);
 80024cc:	68a3      	ldr	r3, [r4, #8]
 80024ce:	695a      	ldr	r2, [r3, #20]
 80024d0:	4315      	orrs	r5, r2
 80024d2:	615d      	str	r5, [r3, #20]

	TextLCD_Strobe(lcd);
 80024d4:	4620      	mov	r0, r4
 80024d6:	f7ff ffd1 	bl	800247c <TextLCD_Strobe>
	delay_us(40);
 80024da:	2028      	movs	r0, #40	; 0x28
 80024dc:	f7ff ffb8 	bl	8002450 <delay_us>
 80024e0:	bd38      	pop	{r3, r4, r5, pc}

080024e2 <TextLCD_Init>:
void TextLCD_Init(TextLCDType *lcd, GPIO_TypeDef *controlPort, uint16_t rsPin, uint16_t rwPin, uint16_t enPin, GPIO_TypeDef *dataPort, uint16_t dataPins, uint8_t rows, uint8_t cols){
 80024e2:	b510      	push	{r4, lr}
 80024e4:	4604      	mov	r4, r0
	lcd->controlPort = controlPort;
 80024e6:	6041      	str	r1, [r0, #4]
	lcd->rsPin = rsPin;
 80024e8:	8182      	strh	r2, [r0, #12]
	lcd->rwPin = rwPin;
 80024ea:	8203      	strh	r3, [r0, #16]
	lcd->dataPort = dataPort;
 80024ec:	9b03      	ldr	r3, [sp, #12]
 80024ee:	6083      	str	r3, [r0, #8]
	lcd->dataPins = dataPins;
 80024f0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
 80024f4:	8243      	strh	r3, [r0, #18]
	lcd->strbPin = enPin;
 80024f6:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 80024fa:	81c3      	strh	r3, [r0, #14]
	lcd->cols = cols;
 80024fc:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8002500:	7083      	strb	r3, [r0, #2]
	lcd->rows = rows;
 8002502:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8002506:	7043      	strb	r3, [r0, #1]
		HAL_Delay(15);
 8002508:	200f      	movs	r0, #15
 800250a:	f7fe fcb5 	bl	8000e78 <HAL_Delay>
	TextLCD_Cmd(lcd,0x38);
 800250e:	2138      	movs	r1, #56	; 0x38
 8002510:	4620      	mov	r0, r4
 8002512:	f7ff ffc9 	bl	80024a8 <TextLCD_Cmd>
		HAL_Delay(5); // > 4.1ms
 8002516:	2005      	movs	r0, #5
 8002518:	f7fe fcae 	bl	8000e78 <HAL_Delay>
	TextLCD_Cmd(lcd,0x38);
 800251c:	2138      	movs	r1, #56	; 0x38
 800251e:	4620      	mov	r0, r4
 8002520:	f7ff ffc2 	bl	80024a8 <TextLCD_Cmd>
		delay_us(100);// > 100us
 8002524:	2064      	movs	r0, #100	; 0x64
 8002526:	f7ff ff93 	bl	8002450 <delay_us>
	TextLCD_Cmd(lcd,0x38);
 800252a:	2138      	movs	r1, #56	; 0x38
 800252c:	4620      	mov	r0, r4
 800252e:	f7ff ffbb 	bl	80024a8 <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x38);
 8002532:	2138      	movs	r1, #56	; 0x38
 8002534:	4620      	mov	r0, r4
 8002536:	f7ff ffb7 	bl	80024a8 <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x06);
 800253a:	2106      	movs	r1, #6
 800253c:	4620      	mov	r0, r4
 800253e:	f7ff ffb3 	bl	80024a8 <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x0E);
 8002542:	210e      	movs	r1, #14
 8002544:	4620      	mov	r0, r4
 8002546:	f7ff ffaf 	bl	80024a8 <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x01);
 800254a:	2101      	movs	r1, #1
 800254c:	4620      	mov	r0, r4
 800254e:	f7ff ffab 	bl	80024a8 <TextLCD_Cmd>
		HAL_Delay(2);// > 1.64ms
 8002552:	2002      	movs	r0, #2
 8002554:	f7fe fc90 	bl	8000e78 <HAL_Delay>
	TextLCD_Cmd(lcd,0x80);	// > 40us
 8002558:	2180      	movs	r1, #128	; 0x80
 800255a:	4620      	mov	r0, r4
 800255c:	f7ff ffa4 	bl	80024a8 <TextLCD_Cmd>
 8002560:	bd10      	pop	{r4, pc}

08002562 <TextLCD_Data>:
}

//writes data to screen
void TextLCD_Data(TextLCDType *lcd, uint8_t data){
 8002562:	b538      	push	{r3, r4, r5, lr}
 8002564:	4604      	mov	r4, r0
 8002566:	460d      	mov	r5, r1
	//data

	HAL_GPIO_WritePin(lcd->controlPort, lcd->rsPin, 1);
 8002568:	2201      	movs	r2, #1
 800256a:	8981      	ldrh	r1, [r0, #12]
 800256c:	6840      	ldr	r0, [r0, #4]
 800256e:	f7ff f872 	bl	8001656 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rwPin, 0);
 8002572:	2200      	movs	r2, #0
 8002574:	8a21      	ldrh	r1, [r4, #16]
 8002576:	6860      	ldr	r0, [r4, #4]
 8002578:	f7ff f86d 	bl	8001656 <HAL_GPIO_WritePin>

	lcd->dataPort->ODR &=~(0xff);
 800257c:	68a2      	ldr	r2, [r4, #8]
 800257e:	6953      	ldr	r3, [r2, #20]
 8002580:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002584:	6153      	str	r3, [r2, #20]
	lcd->dataPort->ODR |= (data);
 8002586:	68a3      	ldr	r3, [r4, #8]
 8002588:	695a      	ldr	r2, [r3, #20]
 800258a:	4315      	orrs	r5, r2
 800258c:	615d      	str	r5, [r3, #20]

	TextLCD_Strobe(lcd);
 800258e:	4620      	mov	r0, r4
 8002590:	f7ff ff74 	bl	800247c <TextLCD_Strobe>
	delay_us(40); //+
 8002594:	2028      	movs	r0, #40	; 0x28
 8002596:	f7ff ff5b 	bl	8002450 <delay_us>
 800259a:	bd38      	pop	{r3, r4, r5, pc}

0800259c <TextLCD_Position>:
	//delay 1.64ms
	HAL_Delay(2);
}

//set position to (x,y)
void TextLCD_Position (TextLCDType *lcd, int x, int y){
 800259c:	b508      	push	{r3, lr}
//	if(x > lcd->cols)
//		x = 0;
//	if(y > lcd->rows)
//		y = (y+1) % lcd->rows;

	TextLCD_Cmd(lcd, 0x80 | 0x40*x | 0x01*y);
 800259e:	0189      	lsls	r1, r1, #6
 80025a0:	f061 017f 	orn	r1, r1, #127	; 0x7f
 80025a4:	4311      	orrs	r1, r2
 80025a6:	b2c9      	uxtb	r1, r1
 80025a8:	f7ff ff7e 	bl	80024a8 <TextLCD_Cmd>
	delay_us(40);
 80025ac:	2028      	movs	r0, #40	; 0x28
 80025ae:	f7ff ff4f 	bl	8002450 <delay_us>
 80025b2:	bd08      	pop	{r3, pc}

080025b4 <TextLCD_Putchar>:
}

//prints a char to screen
void TextLCD_Putchar (TextLCDType *lcd, uint8_t data){
 80025b4:	b508      	push	{r3, lr}
	TextLCD_Data(lcd, data);
 80025b6:	f7ff ffd4 	bl	8002562 <TextLCD_Data>
	delay_us(40);
 80025ba:	2028      	movs	r0, #40	; 0x28
 80025bc:	f7ff ff48 	bl	8002450 <delay_us>
 80025c0:	bd08      	pop	{r3, pc}

080025c2 <TextLCD_Puts>:
}

//prints a string to screen
void TextLCD_Puts (TextLCDType *lcd, char *string){
 80025c2:	b538      	push	{r3, r4, r5, lr}
 80025c4:	4605      	mov	r5, r0
 80025c6:	460c      	mov	r4, r1
	int i = 0;
	while(*string != '\0'){
 80025c8:	e003      	b.n	80025d2 <TextLCD_Puts+0x10>
		TextLCD_Putchar(lcd, *string);
 80025ca:	4628      	mov	r0, r5
 80025cc:	f7ff fff2 	bl	80025b4 <TextLCD_Putchar>
		string++;
 80025d0:	3401      	adds	r4, #1
	while(*string != '\0'){
 80025d2:	7821      	ldrb	r1, [r4, #0]
 80025d4:	2900      	cmp	r1, #0
 80025d6:	d1f8      	bne.n	80025ca <TextLCD_Puts+0x8>
		i++;
	}
	delay_us(40);
 80025d8:	2028      	movs	r0, #40	; 0x28
 80025da:	f7ff ff39 	bl	8002450 <delay_us>
 80025de:	bd38      	pop	{r3, r4, r5, pc}

080025e0 <TextLCD_PutInt>:
}

void TextLCD_PutInt(TextLCDType *lcd, int i){
 80025e0:	b570      	push	{r4, r5, r6, lr}
 80025e2:	4606      	mov	r6, r0
 80025e4:	460d      	mov	r5, r1
	if(i < 10 && i >= 0){
 80025e6:	2909      	cmp	r1, #9
 80025e8:	d917      	bls.n	800261a <TextLCD_PutInt+0x3a>
		TextLCD_Putchar(lcd, 0x30+i);
		return;
	}

	if(i < 0){
 80025ea:	2900      	cmp	r1, #0
 80025ec:	db1a      	blt.n	8002624 <TextLCD_PutInt+0x44>
		TextLCD_Putchar(lcd, '-');
		TextLCD_PutInt(lcd, -i);
	}else{
		TextLCD_PutInt(lcd, i/10);
 80025ee:	4b11      	ldr	r3, [pc, #68]	; (8002634 <TextLCD_PutInt+0x54>)
 80025f0:	fb83 2301 	smull	r2, r3, r3, r1
 80025f4:	17cc      	asrs	r4, r1, #31
 80025f6:	ebc4 04a3 	rsb	r4, r4, r3, asr #2
 80025fa:	4621      	mov	r1, r4
 80025fc:	f7ff fff0 	bl	80025e0 <TextLCD_PutInt>
		TextLCD_Putchar(lcd, 0x30+(i%10));
 8002600:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002604:	0061      	lsls	r1, r4, #1
 8002606:	1a69      	subs	r1, r5, r1
 8002608:	3130      	adds	r1, #48	; 0x30
 800260a:	b2c9      	uxtb	r1, r1
 800260c:	4630      	mov	r0, r6
 800260e:	f7ff ffd1 	bl	80025b4 <TextLCD_Putchar>
	}
	delay_us(40);
 8002612:	2028      	movs	r0, #40	; 0x28
 8002614:	f7ff ff1c 	bl	8002450 <delay_us>
 8002618:	bd70      	pop	{r4, r5, r6, pc}
		TextLCD_Putchar(lcd, 0x30+i);
 800261a:	3130      	adds	r1, #48	; 0x30
 800261c:	b2c9      	uxtb	r1, r1
 800261e:	f7ff ffc9 	bl	80025b4 <TextLCD_Putchar>
		return;
 8002622:	bd70      	pop	{r4, r5, r6, pc}
		TextLCD_Putchar(lcd, '-');
 8002624:	212d      	movs	r1, #45	; 0x2d
 8002626:	f7ff ffc5 	bl	80025b4 <TextLCD_Putchar>
		TextLCD_PutInt(lcd, -i);
 800262a:	4269      	negs	r1, r5
 800262c:	4630      	mov	r0, r6
 800262e:	f7ff ffd7 	bl	80025e0 <TextLCD_PutInt>
 8002632:	e7ee      	b.n	8002612 <TextLCD_PutInt+0x32>
 8002634:	66666667 	.word	0x66666667

08002638 <MX_GPIO_Init>:
 * Input
 * Output
 * EVENT_OUT
 * EXTI
 */
static void MX_GPIO_Init(void) {
 8002638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800263c:	b08a      	sub	sp, #40	; 0x28

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 800263e:	2400      	movs	r4, #0
 8002640:	9401      	str	r4, [sp, #4]
 8002642:	4b3b      	ldr	r3, [pc, #236]	; (8002730 <MX_GPIO_Init+0xf8>)
 8002644:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002646:	f042 0204 	orr.w	r2, r2, #4
 800264a:	631a      	str	r2, [r3, #48]	; 0x30
 800264c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800264e:	f002 0204 	and.w	r2, r2, #4
 8002652:	9201      	str	r2, [sp, #4]
 8002654:	9a01      	ldr	r2, [sp, #4]
	;
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8002656:	9402      	str	r4, [sp, #8]
 8002658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800265a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800265e:	631a      	str	r2, [r3, #48]	; 0x30
 8002660:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002662:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002666:	9202      	str	r2, [sp, #8]
 8002668:	9a02      	ldr	r2, [sp, #8]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 800266a:	9403      	str	r4, [sp, #12]
 800266c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800266e:	f042 0201 	orr.w	r2, r2, #1
 8002672:	631a      	str	r2, [r3, #48]	; 0x30
 8002674:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002676:	f002 0201 	and.w	r2, r2, #1
 800267a:	9203      	str	r2, [sp, #12]
 800267c:	9a03      	ldr	r2, [sp, #12]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 800267e:	9404      	str	r4, [sp, #16]
 8002680:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002682:	f042 0202 	orr.w	r2, r2, #2
 8002686:	631a      	str	r2, [r3, #48]	; 0x30
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	9304      	str	r3, [sp, #16]
 8002690:	9b04      	ldr	r3, [sp, #16]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8002692:	4f28      	ldr	r7, [pc, #160]	; (8002734 <MX_GPIO_Init+0xfc>)
 8002694:	4622      	mov	r2, r4
 8002696:	21ff      	movs	r1, #255	; 0xff
 8002698:	4638      	mov	r0, r7
 800269a:	f7fe ffdc 	bl	8001656 <HAL_GPIO_WritePin>
			LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin | LCD_D4_Pin
					| LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, DHT_11_Pin | LD2_Pin, GPIO_PIN_RESET);
 800269e:	4e26      	ldr	r6, [pc, #152]	; (8002738 <MX_GPIO_Init+0x100>)
 80026a0:	4622      	mov	r2, r4
 80026a2:	2130      	movs	r1, #48	; 0x30
 80026a4:	4630      	mov	r0, r6
 80026a6:	f7fe ffd6 	bl	8001656 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin,
 80026aa:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8002740 <MX_GPIO_Init+0x108>
 80026ae:	4622      	mov	r2, r4
 80026b0:	2107      	movs	r1, #7
 80026b2:	4640      	mov	r0, r8
 80026b4:	f7fe ffcf 	bl	8001656 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : B1_Pin BUTTON_DOWN_Pin BUTTON_UP_Pin */
	GPIO_InitStruct.Pin = B1_Pin | BUTTON_DOWN_Pin | BUTTON_UP_Pin;
 80026b8:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 80026bc:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026be:	4b1f      	ldr	r3, [pc, #124]	; (800273c <MX_GPIO_Init+0x104>)
 80026c0:	9306      	str	r3, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c2:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c4:	a905      	add	r1, sp, #20
 80026c6:	4638      	mov	r0, r7
 80026c8:	f7fe feea 	bl	80014a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin LCD_D3_Pin
	 LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
	GPIO_InitStruct.Pin = LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin
 80026cc:	23ff      	movs	r3, #255	; 0xff
 80026ce:	9305      	str	r3, [sp, #20]
			| LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026d0:	2501      	movs	r5, #1
 80026d2:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d4:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d6:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026d8:	a905      	add	r1, sp, #20
 80026da:	4638      	mov	r0, r7
 80026dc:	f7fe fee0 	bl	80014a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : DHT_11_Pin */
	GPIO_InitStruct.Pin = DHT_11_Pin;
 80026e0:	2310      	movs	r3, #16
 80026e2:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80026e4:	2311      	movs	r3, #17
 80026e6:	9306      	str	r3, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026e8:	9507      	str	r5, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ea:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 80026ec:	a905      	add	r1, sp, #20
 80026ee:	4630      	mov	r0, r6
 80026f0:	f7fe fed6 	bl	80014a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 80026f4:	2320      	movs	r3, #32
 80026f6:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026f8:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fa:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fc:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80026fe:	a905      	add	r1, sp, #20
 8002700:	4630      	mov	r0, r6
 8002702:	f7fe fecd 	bl	80014a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_RS_Pin LCD_RW_Pin LCD_E_Pin */
	GPIO_InitStruct.Pin = LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin;
 8002706:	2307      	movs	r3, #7
 8002708:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800270a:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270c:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270e:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002710:	a905      	add	r1, sp, #20
 8002712:	4640      	mov	r0, r8
 8002714:	f7fe fec4 	bl	80014a0 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002718:	4622      	mov	r2, r4
 800271a:	4621      	mov	r1, r4
 800271c:	2017      	movs	r0, #23
 800271e:	f7fe fe55 	bl	80013cc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002722:	2017      	movs	r0, #23
 8002724:	f7fe fe84 	bl	8001430 <HAL_NVIC_EnableIRQ>

}
 8002728:	b00a      	add	sp, #40	; 0x28
 800272a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800
 8002734:	40020800 	.word	0x40020800
 8002738:	40020000 	.word	0x40020000
 800273c:	10210000 	.word	0x10210000
 8002740:	40020400 	.word	0x40020400

08002744 <read_DHT11_bit_raw>:
	}

	return DHT11_data[2];
}

int16_t read_DHT11_bit_raw(void) {
 8002744:	b538      	push	{r3, r4, r5, lr}
	uint16_t cnt_low = 0;
 8002746:	2400      	movs	r4, #0

	//count how long many loops the GPIO pin is low
	while (HAL_GPIO_ReadPin(DHT_11_GPIO_Port, DHT_11_Pin) == 0) {
 8002748:	2110      	movs	r1, #16
 800274a:	480f      	ldr	r0, [pc, #60]	; (8002788 <read_DHT11_bit_raw+0x44>)
 800274c:	f7fe ff7c 	bl	8001648 <HAL_GPIO_ReadPin>
 8002750:	b938      	cbnz	r0, 8002762 <read_DHT11_bit_raw+0x1e>
		cnt_low++;
 8002752:	3401      	adds	r4, #1
 8002754:	b2a4      	uxth	r4, r4
		if (cnt_low >= DHT11_timeout)
 8002756:	4b0d      	ldr	r3, [pc, #52]	; (800278c <read_DHT11_bit_raw+0x48>)
 8002758:	8818      	ldrh	r0, [r3, #0]
 800275a:	4284      	cmp	r4, r0
 800275c:	d3f4      	bcc.n	8002748 <read_DHT11_bit_raw+0x4>
			return DHT11_timeout;
 800275e:	b200      	sxth	r0, r0
 8002760:	bd38      	pop	{r3, r4, r5, pc}
 8002762:	2500      	movs	r5, #0
	}

	uint16_t cnt_high = 0;

	//count how long many loops the GPIO pin is high
	while (HAL_GPIO_ReadPin(DHT_11_GPIO_Port, DHT_11_Pin) == 1) {
 8002764:	2110      	movs	r1, #16
 8002766:	4808      	ldr	r0, [pc, #32]	; (8002788 <read_DHT11_bit_raw+0x44>)
 8002768:	f7fe ff6e 	bl	8001648 <HAL_GPIO_ReadPin>
 800276c:	2801      	cmp	r0, #1
 800276e:	d107      	bne.n	8002780 <read_DHT11_bit_raw+0x3c>
		cnt_high++;
 8002770:	3501      	adds	r5, #1
 8002772:	b2ad      	uxth	r5, r5
		if (cnt_high >= DHT11_timeout) {
 8002774:	4b05      	ldr	r3, [pc, #20]	; (800278c <read_DHT11_bit_raw+0x48>)
 8002776:	8818      	ldrh	r0, [r3, #0]
 8002778:	4285      	cmp	r5, r0
 800277a:	d3f3      	bcc.n	8002764 <read_DHT11_bit_raw+0x20>
			return DHT11_timeout;
 800277c:	b200      	sxth	r0, r0
 800277e:	bd38      	pop	{r3, r4, r5, pc}
		}
	}

	//Return the difference between low and high count.
	//Will be < 0 for a '0'-bit and > 0 for a '1'-bit
	return cnt_high - cnt_low;
 8002780:	1b28      	subs	r0, r5, r4
 8002782:	b200      	sxth	r0, r0
}
 8002784:	bd38      	pop	{r3, r4, r5, pc}
 8002786:	bf00      	nop
 8002788:	40020000 	.word	0x40020000
 800278c:	20000008 	.word	0x20000008

08002790 <read_DHT11>:
int16_t read_DHT11(void) {
 8002790:	b510      	push	{r4, lr}
	HAL_Delay(100);
 8002792:	2064      	movs	r0, #100	; 0x64
 8002794:	f7fe fb70 	bl	8000e78 <HAL_Delay>
	HAL_GPIO_WritePin(DHT_11_GPIO_Port, DHT_11_Pin, 0);
 8002798:	4c30      	ldr	r4, [pc, #192]	; (800285c <read_DHT11+0xcc>)
 800279a:	2200      	movs	r2, #0
 800279c:	2110      	movs	r1, #16
 800279e:	4620      	mov	r0, r4
 80027a0:	f7fe ff59 	bl	8001656 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80027a4:	2014      	movs	r0, #20
 80027a6:	f7fe fb67 	bl	8000e78 <HAL_Delay>
	HAL_GPIO_WritePin(DHT_11_GPIO_Port, DHT_11_Pin, 1);
 80027aa:	2201      	movs	r2, #1
 80027ac:	2110      	movs	r1, #16
 80027ae:	4620      	mov	r0, r4
 80027b0:	f7fe ff51 	bl	8001656 <HAL_GPIO_WritePin>
	uint16_t cnt = 0;
 80027b4:	2400      	movs	r4, #0
	while (HAL_GPIO_ReadPin(DHT_11_GPIO_Port, DHT_11_Pin) == 1) {
 80027b6:	2110      	movs	r1, #16
 80027b8:	4828      	ldr	r0, [pc, #160]	; (800285c <read_DHT11+0xcc>)
 80027ba:	f7fe ff45 	bl	8001648 <HAL_GPIO_ReadPin>
 80027be:	2801      	cmp	r0, #1
 80027c0:	d108      	bne.n	80027d4 <read_DHT11+0x44>
		cnt++;
 80027c2:	3401      	adds	r4, #1
 80027c4:	b2a4      	uxth	r4, r4
		if (cnt > DHT11_timeout) {
 80027c6:	4b26      	ldr	r3, [pc, #152]	; (8002860 <read_DHT11+0xd0>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	429c      	cmp	r4, r3
 80027cc:	d9f3      	bls.n	80027b6 <read_DHT11+0x26>
			return -99;
 80027ce:	f06f 0062 	mvn.w	r0, #98	; 0x62
 80027d2:	bd10      	pop	{r4, pc}
 80027d4:	2400      	movs	r4, #0
 80027d6:	e006      	b.n	80027e6 <read_DHT11+0x56>
		DHT11_buff_raw[k] = read_DHT11_bit_raw();
 80027d8:	f7ff ffb4 	bl	8002744 <read_DHT11_bit_raw>
 80027dc:	4b21      	ldr	r3, [pc, #132]	; (8002864 <read_DHT11+0xd4>)
 80027de:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
	for (uint8_t k = 0; k < 41; k++) {
 80027e2:	3401      	adds	r4, #1
 80027e4:	b2e4      	uxtb	r4, r4
 80027e6:	2c28      	cmp	r4, #40	; 0x28
 80027e8:	d9f6      	bls.n	80027d8 <read_DHT11+0x48>
 80027ea:	2400      	movs	r4, #0
 80027ec:	e018      	b.n	8002820 <read_DHT11+0x90>
		for (uint8_t bit = 0; bit < 8; bit++) {
 80027ee:	3301      	adds	r3, #1
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b07      	cmp	r3, #7
 80027f4:	d810      	bhi.n	8002818 <read_DHT11+0x88>
			if (DHT11_buff_raw[(byte << 3) + bit + 1] >= DHT11_timeout) {
 80027f6:	eb03 01c4 	add.w	r1, r3, r4, lsl #3
 80027fa:	3101      	adds	r1, #1
 80027fc:	4819      	ldr	r0, [pc, #100]	; (8002864 <read_DHT11+0xd4>)
 80027fe:	f930 1011 	ldrsh.w	r1, [r0, r1, lsl #1]
 8002802:	4817      	ldr	r0, [pc, #92]	; (8002860 <read_DHT11+0xd0>)
 8002804:	8800      	ldrh	r0, [r0, #0]
 8002806:	4281      	cmp	r1, r0
 8002808:	da22      	bge.n	8002850 <read_DHT11+0xc0>
			val = val << 1; //shift left as MSB first
 800280a:	0052      	lsls	r2, r2, #1
 800280c:	b2d2      	uxtb	r2, r2
			if (DHT11_buff_raw[(byte << 3) + bit + 1] > 0) {
 800280e:	2900      	cmp	r1, #0
 8002810:	dded      	ble.n	80027ee <read_DHT11+0x5e>
				val = val | 0x01;
 8002812:	f042 0201 	orr.w	r2, r2, #1
 8002816:	e7ea      	b.n	80027ee <read_DHT11+0x5e>
		DHT11_data[byte] = val;
 8002818:	4b13      	ldr	r3, [pc, #76]	; (8002868 <read_DHT11+0xd8>)
 800281a:	551a      	strb	r2, [r3, r4]
	for (uint8_t byte = 0; byte < 5; byte++) {
 800281c:	3401      	adds	r4, #1
 800281e:	b2e4      	uxtb	r4, r4
 8002820:	2c04      	cmp	r4, #4
 8002822:	d802      	bhi.n	800282a <read_DHT11+0x9a>
 8002824:	2300      	movs	r3, #0
 8002826:	461a      	mov	r2, r3
 8002828:	e7e3      	b.n	80027f2 <read_DHT11+0x62>
 800282a:	2300      	movs	r3, #0
 800282c:	461a      	mov	r2, r3
 800282e:	e004      	b.n	800283a <read_DHT11+0xaa>
		sum = sum + DHT11_data[byte];
 8002830:	490d      	ldr	r1, [pc, #52]	; (8002868 <read_DHT11+0xd8>)
 8002832:	5cc9      	ldrb	r1, [r1, r3]
 8002834:	440a      	add	r2, r1
 8002836:	b2d2      	uxtb	r2, r2
	for (int byte = 0; byte < 4; byte++) {
 8002838:	3301      	adds	r3, #1
 800283a:	2b03      	cmp	r3, #3
 800283c:	ddf8      	ble.n	8002830 <read_DHT11+0xa0>
	if (sum != DHT11_data[4]) {
 800283e:	4b0a      	ldr	r3, [pc, #40]	; (8002868 <read_DHT11+0xd8>)
 8002840:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002844:	429a      	cmp	r2, r3
 8002846:	d106      	bne.n	8002856 <read_DHT11+0xc6>
	return DHT11_data[2];
 8002848:	4b07      	ldr	r3, [pc, #28]	; (8002868 <read_DHT11+0xd8>)
 800284a:	f993 0002 	ldrsb.w	r0, [r3, #2]
 800284e:	bd10      	pop	{r4, pc}
				return -99;
 8002850:	f06f 0062 	mvn.w	r0, #98	; 0x62
 8002854:	bd10      	pop	{r4, pc}
		return -99;
 8002856:	f06f 0062 	mvn.w	r0, #98	; 0x62
}
 800285a:	bd10      	pop	{r4, pc}
 800285c:	40020000 	.word	0x40020000
 8002860:	20000008 	.word	0x20000008
 8002864:	20000104 	.word	0x20000104
 8002868:	200001dc 	.word	0x200001dc
 800286c:	00000000 	.word	0x00000000

08002870 <readAnalogTemp>:

int16_t readAnalogTemp(void) {
 8002870:	b510      	push	{r4, lr}
 8002872:	b082      	sub	sp, #8
	int16_t temperature = 0;
	float maxADCValue = 4096.0;

	HAL_ADC_Start(&hadc1);
 8002874:	4c30      	ldr	r4, [pc, #192]	; (8002938 <readAnalogTemp+0xc8>)
 8002876:	4620      	mov	r0, r4
 8002878:	f7fe fbd4 	bl	8001024 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 800287c:	f04f 31ff 	mov.w	r1, #4294967295
 8002880:	4620      	mov	r0, r4
 8002882:	f7fe fc6b 	bl	800115c <HAL_ADC_PollForConversion>
 8002886:	2800      	cmp	r0, #0
 8002888:	d03f      	beq.n	800290a <readAnalogTemp+0x9a>
		channel_1 = HAL_ADC_GetValue(&hadc1);
	}
	HAL_ADC_Stop(&hadc1);
 800288a:	482b      	ldr	r0, [pc, #172]	; (8002938 <readAnalogTemp+0xc8>)
 800288c:	f7fe fc46 	bl	800111c <HAL_ADC_Stop>

	float Vout = (3.3 / maxADCValue) * channel_1;
 8002890:	4b2a      	ldr	r3, [pc, #168]	; (800293c <readAnalogTemp+0xcc>)
 8002892:	8818      	ldrh	r0, [r3, #0]
 8002894:	f7fd fe4e 	bl	8000534 <__aeabi_i2d>
 8002898:	a31f      	add	r3, pc, #124	; (adr r3, 8002918 <readAnalogTemp+0xa8>)
 800289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289e:	f7fd feaf 	bl	8000600 <__aeabi_dmul>
 80028a2:	f7fe f8bf 	bl	8000a24 <__aeabi_d2f>
	//R1 = -(10k*V/(V-1))		dr v r Vin/Vcc
	//!float Vin = channel_1 / (float) maxADCValue;
	//float R1 = (-1.0) * ((10000.0 * Vin) / (Vin - 1.0f));
	//!float R1 = 10000 * (Vin/5) - 1;

	float Rth = ((10000 * 5) / Vout) - 10000;
 80028a6:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002940 <readAnalogTemp+0xd0>
 80028aa:	ee06 0a90 	vmov	s13, r0
 80028ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028b2:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8002944 <readAnalogTemp+0xd4>
 80028b6:	ee77 7ac0 	vsub.f32	s15, s15, s0
//
	//!float X = (lgr1 - lg10k) / B;
//
	//!float T = 1.0f / (X + C);

	float T = (298.15 * B) / ((298.15 * logf(Rth / 10000)) + B);
 80028ba:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80028be:	f001 f80d 	bl	80038dc <logf>
 80028c2:	ee10 0a10 	vmov	r0, s0
 80028c6:	f7fd fe47 	bl	8000558 <__aeabi_f2d>
 80028ca:	a315      	add	r3, pc, #84	; (adr r3, 8002920 <readAnalogTemp+0xb0>)
 80028cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d0:	f7fd fe96 	bl	8000600 <__aeabi_dmul>
 80028d4:	a314      	add	r3, pc, #80	; (adr r3, 8002928 <readAnalogTemp+0xb8>)
 80028d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028da:	f7fd fcdf 	bl	800029c <__adddf3>
 80028de:	4602      	mov	r2, r0
 80028e0:	460b      	mov	r3, r1
 80028e2:	a113      	add	r1, pc, #76	; (adr r1, 8002930 <readAnalogTemp+0xc0>)
 80028e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80028e8:	f7fd ffb4 	bl	8000854 <__aeabi_ddiv>
 80028ec:	f7fe f89a 	bl	8000a24 <__aeabi_d2f>

	temperature = (int16_t) T;
 80028f0:	ee07 0a90 	vmov	s15, r0
 80028f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028f8:	edcd 7a01 	vstr	s15, [sp, #4]
 80028fc:	f9bd 0004 	ldrsh.w	r0, [sp, #4]
	/*Calculate Thermistor temp. Code End*/
	return temperature - 273;
 8002900:	f2a0 1011 	subw	r0, r0, #273	; 0x111
}
 8002904:	b200      	sxth	r0, r0
 8002906:	b002      	add	sp, #8
 8002908:	bd10      	pop	{r4, pc}
		channel_1 = HAL_ADC_GetValue(&hadc1);
 800290a:	4620      	mov	r0, r4
 800290c:	f7fe fc81 	bl	8001212 <HAL_ADC_GetValue>
 8002910:	4b0a      	ldr	r3, [pc, #40]	; (800293c <readAnalogTemp+0xcc>)
 8002912:	8018      	strh	r0, [r3, #0]
 8002914:	e7b9      	b.n	800288a <readAnalogTemp+0x1a>
 8002916:	bf00      	nop
 8002918:	66666666 	.word	0x66666666
 800291c:	3f4a6666 	.word	0x3f4a6666
 8002920:	66666666 	.word	0x66666666
 8002924:	4072a266 	.word	0x4072a266
 8002928:	00000000 	.word	0x00000000
 800292c:	40aaf400 	.word	0x40aaf400
 8002930:	ffffffff 	.word	0xffffffff
 8002934:	412f6412 	.word	0x412f6412
 8002938:	20000194 	.word	0x20000194
 800293c:	200000a0 	.word	0x200000a0
 8002940:	47435000 	.word	0x47435000
 8002944:	461c4000 	.word	0x461c4000

08002948 <decreaseUserTemp>:

void decreaseUserTemp(void) {
	if (_userTemp > 15)
 8002948:	4b04      	ldr	r3, [pc, #16]	; (800295c <decreaseUserTemp+0x14>)
 800294a:	f993 3000 	ldrsb.w	r3, [r3]
 800294e:	2b0f      	cmp	r3, #15
 8002950:	dd02      	ble.n	8002958 <decreaseUserTemp+0x10>
		_userTemp = _userTemp - 1;
 8002952:	3b01      	subs	r3, #1
 8002954:	4a01      	ldr	r2, [pc, #4]	; (800295c <decreaseUserTemp+0x14>)
 8002956:	7013      	strb	r3, [r2, #0]
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	2000000a 	.word	0x2000000a

08002960 <increaseUserTemp>:
}
void increaseUserTemp(void) {
	if (_userTemp < 30)
 8002960:	4b04      	ldr	r3, [pc, #16]	; (8002974 <increaseUserTemp+0x14>)
 8002962:	f993 3000 	ldrsb.w	r3, [r3]
 8002966:	2b1d      	cmp	r3, #29
 8002968:	dc02      	bgt.n	8002970 <increaseUserTemp+0x10>
		_userTemp = _userTemp + 1;
 800296a:	3301      	adds	r3, #1
 800296c:	4a01      	ldr	r2, [pc, #4]	; (8002974 <increaseUserTemp+0x14>)
 800296e:	7013      	strb	r3, [r2, #0]
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	2000000a 	.word	0x2000000a

08002978 <HAL_GPIO_EXTI_Callback>:
	HAL_Delay(5);
	//TextLCD_Putchar(lcd, 0x30+tioMin);
	//TextLCD_Putchar(lcd, 0x30+min);
}
//void HAL_GPIO_EXTI_IRQHandler
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002978:	b510      	push	{r4, lr}
 800297a:	4604      	mov	r4, r0
	//Echo pin
	if (GPIO_Pin == BUTTON_UP_Pin) {
 800297c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002980:	d003      	beq.n	800298a <HAL_GPIO_EXTI_Callback+0x12>
		increaseUserTemp();
	}
	if (GPIO_Pin == BUTTON_DOWN_Pin) {
 8002982:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 8002986:	d003      	beq.n	8002990 <HAL_GPIO_EXTI_Callback+0x18>
 8002988:	bd10      	pop	{r4, pc}
		increaseUserTemp();
 800298a:	f7ff ffe9 	bl	8002960 <increaseUserTemp>
 800298e:	e7f8      	b.n	8002982 <HAL_GPIO_EXTI_Callback+0xa>
		decreaseUserTemp();
 8002990:	f7ff ffda 	bl	8002948 <decreaseUserTemp>
	}
}
 8002994:	e7f8      	b.n	8002988 <HAL_GPIO_EXTI_Callback+0x10>

08002996 <_Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line) {
 8002996:	e7fe      	b.n	8002996 <_Error_Handler>

08002998 <MX_TIM10_Init>:
static void MX_TIM10_Init(void) {
 8002998:	b508      	push	{r3, lr}
	htim10.Instance = TIM10;
 800299a:	480a      	ldr	r0, [pc, #40]	; (80029c4 <MX_TIM10_Init+0x2c>)
 800299c:	4b0a      	ldr	r3, [pc, #40]	; (80029c8 <MX_TIM10_Init+0x30>)
 800299e:	6003      	str	r3, [r0, #0]
	htim10.Init.Prescaler = 1343;
 80029a0:	f240 533f 	movw	r3, #1343	; 0x53f
 80029a4:	6043      	str	r3, [r0, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a6:	2300      	movs	r3, #0
 80029a8:	6083      	str	r3, [r0, #8]
	htim10.Init.Period = 62499;
 80029aa:	f24f 4223 	movw	r2, #62499	; 0xf423
 80029ae:	60c2      	str	r2, [r0, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029b0:	6103      	str	r3, [r0, #16]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 80029b2:	f7ff fabd 	bl	8001f30 <HAL_TIM_Base_Init>
 80029b6:	b900      	cbnz	r0, 80029ba <MX_TIM10_Init+0x22>
 80029b8:	bd08      	pop	{r3, pc}
		_Error_Handler(__FILE__, __LINE__);
 80029ba:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80029be:	4803      	ldr	r0, [pc, #12]	; (80029cc <MX_TIM10_Init+0x34>)
 80029c0:	f7ff ffe9 	bl	8002996 <_Error_Handler>
 80029c4:	20000158 	.word	0x20000158
 80029c8:	40014400 	.word	0x40014400
 80029cc:	08003c00 	.word	0x08003c00

080029d0 <MX_TIM11_Init>:
static void MX_TIM11_Init(void) {
 80029d0:	b508      	push	{r3, lr}
	htim11.Instance = TIM11;
 80029d2:	4809      	ldr	r0, [pc, #36]	; (80029f8 <MX_TIM11_Init+0x28>)
 80029d4:	4b09      	ldr	r3, [pc, #36]	; (80029fc <MX_TIM11_Init+0x2c>)
 80029d6:	6003      	str	r3, [r0, #0]
	htim11.Init.Prescaler = 0;
 80029d8:	2300      	movs	r3, #0
 80029da:	6043      	str	r3, [r0, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029dc:	6083      	str	r3, [r0, #8]
	htim11.Init.Period = 79;
 80029de:	224f      	movs	r2, #79	; 0x4f
 80029e0:	60c2      	str	r2, [r0, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029e2:	6103      	str	r3, [r0, #16]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 80029e4:	f7ff faa4 	bl	8001f30 <HAL_TIM_Base_Init>
 80029e8:	b900      	cbnz	r0, 80029ec <MX_TIM11_Init+0x1c>
 80029ea:	bd08      	pop	{r3, pc}
		_Error_Handler(__FILE__, __LINE__);
 80029ec:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80029f0:	4803      	ldr	r0, [pc, #12]	; (8002a00 <MX_TIM11_Init+0x30>)
 80029f2:	f7ff ffd0 	bl	8002996 <_Error_Handler>
 80029f6:	bf00      	nop
 80029f8:	200000b4 	.word	0x200000b4
 80029fc:	40014800 	.word	0x40014800
 8002a00:	08003c00 	.word	0x08003c00

08002a04 <MX_ADC1_Init>:
static void MX_ADC1_Init(void) {
 8002a04:	b500      	push	{lr}
 8002a06:	b085      	sub	sp, #20
	hadc1.Instance = ADC1;
 8002a08:	4816      	ldr	r0, [pc, #88]	; (8002a64 <MX_ADC1_Init+0x60>)
 8002a0a:	4b17      	ldr	r3, [pc, #92]	; (8002a68 <MX_ADC1_Init+0x64>)
 8002a0c:	6003      	str	r3, [r0, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002a0e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002a12:	6043      	str	r3, [r0, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002a14:	2300      	movs	r3, #0
 8002a16:	6083      	str	r3, [r0, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 8002a18:	6103      	str	r3, [r0, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8002a1a:	6183      	str	r3, [r0, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a1c:	6203      	str	r3, [r0, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a1e:	62c3      	str	r3, [r0, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a20:	4a12      	ldr	r2, [pc, #72]	; (8002a6c <MX_ADC1_Init+0x68>)
 8002a22:	6282      	str	r2, [r0, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a24:	60c3      	str	r3, [r0, #12]
	hadc1.Init.NbrOfConversion = 1;
 8002a26:	2201      	movs	r2, #1
 8002a28:	61c2      	str	r2, [r0, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002a2a:	6303      	str	r3, [r0, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a2c:	6142      	str	r2, [r0, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002a2e:	f7fe facf 	bl	8000fd0 <HAL_ADC_Init>
 8002a32:	b968      	cbnz	r0, 8002a50 <MX_ADC1_Init+0x4c>
	sConfig.Channel = ADC_CHANNEL_0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	9300      	str	r3, [sp, #0]
	sConfig.Rank = 1;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	9301      	str	r3, [sp, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002a3c:	2307      	movs	r3, #7
 8002a3e:	9302      	str	r3, [sp, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002a40:	4669      	mov	r1, sp
 8002a42:	4808      	ldr	r0, [pc, #32]	; (8002a64 <MX_ADC1_Init+0x60>)
 8002a44:	f7fe fbe8 	bl	8001218 <HAL_ADC_ConfigChannel>
 8002a48:	b938      	cbnz	r0, 8002a5a <MX_ADC1_Init+0x56>
}
 8002a4a:	b005      	add	sp, #20
 8002a4c:	f85d fb04 	ldr.w	pc, [sp], #4
		_Error_Handler(__FILE__, __LINE__);
 8002a50:	f240 1133 	movw	r1, #307	; 0x133
 8002a54:	4806      	ldr	r0, [pc, #24]	; (8002a70 <MX_ADC1_Init+0x6c>)
 8002a56:	f7ff ff9e 	bl	8002996 <_Error_Handler>
		_Error_Handler(__FILE__, __LINE__);
 8002a5a:	f44f 719e 	mov.w	r1, #316	; 0x13c
 8002a5e:	4804      	ldr	r0, [pc, #16]	; (8002a70 <MX_ADC1_Init+0x6c>)
 8002a60:	f7ff ff99 	bl	8002996 <_Error_Handler>
 8002a64:	20000194 	.word	0x20000194
 8002a68:	40012000 	.word	0x40012000
 8002a6c:	0f000001 	.word	0x0f000001
 8002a70:	08003c00 	.word	0x08003c00

08002a74 <MX_USART2_UART_Init>:
static void MX_USART2_UART_Init(void) {
 8002a74:	b508      	push	{r3, lr}
	huart2.Instance = USART2;
 8002a76:	480b      	ldr	r0, [pc, #44]	; (8002aa4 <MX_USART2_UART_Init+0x30>)
 8002a78:	4b0b      	ldr	r3, [pc, #44]	; (8002aa8 <MX_USART2_UART_Init+0x34>)
 8002a7a:	6003      	str	r3, [r0, #0]
	huart2.Init.BaudRate = 115200;
 8002a7c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002a80:	6043      	str	r3, [r0, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a82:	2300      	movs	r3, #0
 8002a84:	6083      	str	r3, [r0, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002a86:	60c3      	str	r3, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002a88:	6103      	str	r3, [r0, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002a8a:	220c      	movs	r2, #12
 8002a8c:	6142      	str	r2, [r0, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a8e:	6183      	str	r3, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a90:	61c3      	str	r3, [r0, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8002a92:	f7ff fc3d 	bl	8002310 <HAL_UART_Init>
 8002a96:	b900      	cbnz	r0, 8002a9a <MX_USART2_UART_Init+0x26>
 8002a98:	bd08      	pop	{r3, pc}
		_Error_Handler(__FILE__, __LINE__);
 8002a9a:	f240 1169 	movw	r1, #361	; 0x169
 8002a9e:	4803      	ldr	r0, [pc, #12]	; (8002aac <MX_USART2_UART_Init+0x38>)
 8002aa0:	f7ff ff79 	bl	8002996 <_Error_Handler>
 8002aa4:	200001e4 	.word	0x200001e4
 8002aa8:	40004400 	.word	0x40004400
 8002aac:	08003c00 	.word	0x08003c00

08002ab0 <SystemClock_Config>:
void SystemClock_Config(void) {
 8002ab0:	b500      	push	{lr}
 8002ab2:	b095      	sub	sp, #84	; 0x54
	__HAL_RCC_PWR_CLK_ENABLE()
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	9201      	str	r2, [sp, #4]
 8002ab8:	4b2b      	ldr	r3, [pc, #172]	; (8002b68 <SystemClock_Config+0xb8>)
 8002aba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002abc:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002ac0:	6419      	str	r1, [r3, #64]	; 0x40
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	9301      	str	r3, [sp, #4]
 8002aca:	9b01      	ldr	r3, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002acc:	9202      	str	r2, [sp, #8]
 8002ace:	4927      	ldr	r1, [pc, #156]	; (8002b6c <SystemClock_Config+0xbc>)
 8002ad0:	680b      	ldr	r3, [r1, #0]
 8002ad2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002ad6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ada:	600b      	str	r3, [r1, #0]
 8002adc:	680b      	ldr	r3, [r1, #0]
 8002ade:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ae2:	9302      	str	r3, [sp, #8]
 8002ae4:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ae6:	2102      	movs	r1, #2
 8002ae8:	9108      	str	r1, [sp, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002aea:	2301      	movs	r3, #1
 8002aec:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = 16;
 8002aee:	2310      	movs	r3, #16
 8002af0:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002af2:	910e      	str	r1, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002af4:	920f      	str	r2, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8002af6:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8002af8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002afc:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002afe:	2304      	movs	r3, #4
 8002b00:	9312      	str	r3, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8002b02:	2307      	movs	r3, #7
 8002b04:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002b06:	a808      	add	r0, sp, #32
 8002b08:	f7fe fdbe 	bl	8001688 <HAL_RCC_OscConfig>
 8002b0c:	bb08      	cbnz	r0, 8002b52 <SystemClock_Config+0xa2>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002b0e:	230f      	movs	r3, #15
 8002b10:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b12:	2102      	movs	r1, #2
 8002b14:	9104      	str	r1, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b16:	2300      	movs	r3, #0
 8002b18:	9305      	str	r3, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b1a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b1e:	9206      	str	r2, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b20:	9307      	str	r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002b22:	a803      	add	r0, sp, #12
 8002b24:	f7fe ffe6 	bl	8001af4 <HAL_RCC_ClockConfig>
 8002b28:	b9c0      	cbnz	r0, 8002b5c <SystemClock_Config+0xac>
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8002b2a:	f7ff f88f 	bl	8001c4c <HAL_RCC_GetHCLKFreq>
 8002b2e:	4b10      	ldr	r3, [pc, #64]	; (8002b70 <SystemClock_Config+0xc0>)
 8002b30:	fba3 3000 	umull	r3, r0, r3, r0
 8002b34:	0980      	lsrs	r0, r0, #6
 8002b36:	f7fe fc87 	bl	8001448 <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002b3a:	2004      	movs	r0, #4
 8002b3c:	f7fe fc9a 	bl	8001474 <HAL_SYSTICK_CLKSourceConfig>
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002b40:	2200      	movs	r2, #0
 8002b42:	4611      	mov	r1, r2
 8002b44:	f04f 30ff 	mov.w	r0, #4294967295
 8002b48:	f7fe fc40 	bl	80013cc <HAL_NVIC_SetPriority>
}
 8002b4c:	b015      	add	sp, #84	; 0x54
 8002b4e:	f85d fb04 	ldr.w	pc, [sp], #4
		_Error_Handler(__FILE__, __LINE__);
 8002b52:	f240 1103 	movw	r1, #259	; 0x103
 8002b56:	4807      	ldr	r0, [pc, #28]	; (8002b74 <SystemClock_Config+0xc4>)
 8002b58:	f7ff ff1d 	bl	8002996 <_Error_Handler>
		_Error_Handler(__FILE__, __LINE__);
 8002b5c:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002b60:	4804      	ldr	r0, [pc, #16]	; (8002b74 <SystemClock_Config+0xc4>)
 8002b62:	f7ff ff18 	bl	8002996 <_Error_Handler>
 8002b66:	bf00      	nop
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	40007000 	.word	0x40007000
 8002b70:	10624dd3 	.word	0x10624dd3
 8002b74:	08003c00 	.word	0x08003c00

08002b78 <main>:
int main(void) {
 8002b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b7c:	b091      	sub	sp, #68	; 0x44
	HAL_Init();
 8002b7e:	f7fe f94f 	bl	8000e20 <HAL_Init>
	SystemClock_Config();
 8002b82:	f7ff ff95 	bl	8002ab0 <SystemClock_Config>
	MX_GPIO_Init();
 8002b86:	f7ff fd57 	bl	8002638 <MX_GPIO_Init>
	MX_TIM10_Init();
 8002b8a:	f7ff ff05 	bl	8002998 <MX_TIM10_Init>
	MX_TIM11_Init();
 8002b8e:	f7ff ff1f 	bl	80029d0 <MX_TIM11_Init>
	MX_ADC1_Init();
 8002b92:	f7ff ff37 	bl	8002a04 <MX_ADC1_Init>
	MX_USART2_UART_Init();
 8002b96:	f7ff ff6d 	bl	8002a74 <MX_USART2_UART_Init>
	HAL_TIM_Base_Start_IT(&htim10);
 8002b9a:	4874      	ldr	r0, [pc, #464]	; (8002d6c <main+0x1f4>)
 8002b9c:	f7ff f87c 	bl	8001c98 <HAL_TIM_Base_Start_IT>
	TextLCD_Init(&lcd, LCD_RS_GPIO_Port, LCD_RS_Pin, LCD_RW_Pin, LCD_E_Pin,
 8002ba0:	4c73      	ldr	r4, [pc, #460]	; (8002d70 <main+0x1f8>)
 8002ba2:	4b74      	ldr	r3, [pc, #464]	; (8002d74 <main+0x1fc>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	9304      	str	r3, [sp, #16]
 8002ba8:	4b73      	ldr	r3, [pc, #460]	; (8002d78 <main+0x200>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	9303      	str	r3, [sp, #12]
 8002bae:	23ff      	movs	r3, #255	; 0xff
 8002bb0:	9302      	str	r3, [sp, #8]
 8002bb2:	4b72      	ldr	r3, [pc, #456]	; (8002d7c <main+0x204>)
 8002bb4:	9301      	str	r3, [sp, #4]
 8002bb6:	2304      	movs	r3, #4
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	2302      	movs	r3, #2
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	4970      	ldr	r1, [pc, #448]	; (8002d80 <main+0x208>)
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	f7ff fc8e 	bl	80024e2 <TextLCD_Init>
	TextLCD_Puts(&lcd, "Goddag! :)");
 8002bc6:	496f      	ldr	r1, [pc, #444]	; (8002d84 <main+0x20c>)
 8002bc8:	4620      	mov	r0, r4
 8002bca:	f7ff fcfa 	bl	80025c2 <TextLCD_Puts>
	sekTick = 39660;
 8002bce:	f649 22ec 	movw	r2, #39660	; 0x9aec
 8002bd2:	4b6d      	ldr	r3, [pc, #436]	; (8002d88 <main+0x210>)
 8002bd4:	601a      	str	r2, [r3, #0]
	uint32_t currentSek = sekTick + 1;
 8002bd6:	f649 25ed 	movw	r5, #39661	; 0x9aed
 8002bda:	e008      	b.n	8002bee <main+0x76>
		if ((sekTick % 2) == 0) {
 8002bdc:	4b6a      	ldr	r3, [pc, #424]	; (8002d88 <main+0x210>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f013 0f01 	tst.w	r3, #1
 8002be4:	f000 808d 	beq.w	8002d02 <main+0x18a>
		HAL_Delay(10);
 8002be8:	200a      	movs	r0, #10
 8002bea:	f7fe f945 	bl	8000e78 <HAL_Delay>
		if (currentSek != sekTick) {
 8002bee:	4b66      	ldr	r3, [pc, #408]	; (8002d88 <main+0x210>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	429d      	cmp	r5, r3
 8002bf4:	d0f2      	beq.n	8002bdc <main+0x64>
			uint32_t hours = temp / 3600;
 8002bf6:	4a65      	ldr	r2, [pc, #404]	; (8002d8c <main+0x214>)
 8002bf8:	fba2 2a03 	umull	r2, sl, r2, r3
 8002bfc:	ea4f 2ada 	mov.w	sl, sl, lsr #11
			uint32_t tenHours = hours / 10;
 8002c00:	4963      	ldr	r1, [pc, #396]	; (8002d90 <main+0x218>)
 8002c02:	fba1 2b03 	umull	r2, fp, r1, r3
 8002c06:	ea4f 3bdb 	mov.w	fp, fp, lsr #15
			uint32_t minutes = (temp % 3600) / 60;
 8002c0a:	f44f 6961 	mov.w	r9, #3600	; 0xe10
 8002c0e:	fb09 391a 	mls	r9, r9, sl, r3
 8002c12:	4e60      	ldr	r6, [pc, #384]	; (8002d94 <main+0x21c>)
 8002c14:	fba6 2809 	umull	r2, r8, r6, r9
 8002c18:	ea4f 1858 	mov.w	r8, r8, lsr #5
			uint32_t tenMinutes = minutes / 10;
 8002c1c:	495e      	ldr	r1, [pc, #376]	; (8002d98 <main+0x220>)
 8002c1e:	fba1 2909 	umull	r2, r9, r1, r9
 8002c22:	ea4f 1999 	mov.w	r9, r9, lsr #6
			uint32_t seconds = temp % 60;
 8002c26:	fba6 2603 	umull	r2, r6, r6, r3
 8002c2a:	0976      	lsrs	r6, r6, #5
 8002c2c:	ebc6 1606 	rsb	r6, r6, r6, lsl #4
 8002c30:	00b2      	lsls	r2, r6, #2
 8002c32:	1a9e      	subs	r6, r3, r2
			uint32_t tenSeconds = seconds / 10;
 8002c34:	4c59      	ldr	r4, [pc, #356]	; (8002d9c <main+0x224>)
 8002c36:	fba4 3706 	umull	r3, r7, r4, r6
 8002c3a:	08ff      	lsrs	r7, r7, #3
			TextLCD_Position(&lcd, 1, 0);
 8002c3c:	4d4c      	ldr	r5, [pc, #304]	; (8002d70 <main+0x1f8>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	2101      	movs	r1, #1
 8002c42:	4628      	mov	r0, r5
 8002c44:	f7ff fcaa 	bl	800259c <TextLCD_Position>
			TextLCD_Putchar(&lcd, 0x30 + tenHours);
 8002c48:	f10b 0130 	add.w	r1, fp, #48	; 0x30
 8002c4c:	b2c9      	uxtb	r1, r1
 8002c4e:	4628      	mov	r0, r5
 8002c50:	f7ff fcb0 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Putchar(&lcd, 0x30 + hours % 10);
 8002c54:	fba4 310a 	umull	r3, r1, r4, sl
 8002c58:	08c9      	lsrs	r1, r1, #3
 8002c5a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002c5e:	004b      	lsls	r3, r1, #1
 8002c60:	ebaa 0103 	sub.w	r1, sl, r3
 8002c64:	3130      	adds	r1, #48	; 0x30
 8002c66:	b2c9      	uxtb	r1, r1
 8002c68:	4628      	mov	r0, r5
 8002c6a:	f7ff fca3 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Putchar(&lcd, ':');
 8002c6e:	213a      	movs	r1, #58	; 0x3a
 8002c70:	4628      	mov	r0, r5
 8002c72:	f7ff fc9f 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Putchar(&lcd, 0x30 + tenMinutes);
 8002c76:	f109 0130 	add.w	r1, r9, #48	; 0x30
 8002c7a:	b2c9      	uxtb	r1, r1
 8002c7c:	4628      	mov	r0, r5
 8002c7e:	f7ff fc99 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Putchar(&lcd, 0x30 + (minutes % 10));
 8002c82:	fba4 3108 	umull	r3, r1, r4, r8
 8002c86:	08c9      	lsrs	r1, r1, #3
 8002c88:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002c8c:	004b      	lsls	r3, r1, #1
 8002c8e:	eba8 0103 	sub.w	r1, r8, r3
 8002c92:	3130      	adds	r1, #48	; 0x30
 8002c94:	b2c9      	uxtb	r1, r1
 8002c96:	4628      	mov	r0, r5
 8002c98:	f7ff fc8c 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Putchar(&lcd, ':');
 8002c9c:	213a      	movs	r1, #58	; 0x3a
 8002c9e:	4628      	mov	r0, r5
 8002ca0:	f7ff fc88 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Putchar(&lcd, 0x30 + (tenSeconds % 10));
 8002ca4:	fba4 3107 	umull	r3, r1, r4, r7
 8002ca8:	08c9      	lsrs	r1, r1, #3
 8002caa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002cae:	004c      	lsls	r4, r1, #1
 8002cb0:	1b39      	subs	r1, r7, r4
 8002cb2:	3130      	adds	r1, #48	; 0x30
 8002cb4:	b2c9      	uxtb	r1, r1
 8002cb6:	4628      	mov	r0, r5
 8002cb8:	f7ff fc7c 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Putchar(&lcd, 0x30 + (seconds % 10));
 8002cbc:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8002cc0:	0079      	lsls	r1, r7, #1
 8002cc2:	1a71      	subs	r1, r6, r1
 8002cc4:	3130      	adds	r1, #48	; 0x30
 8002cc6:	b2c9      	uxtb	r1, r1
 8002cc8:	4628      	mov	r0, r5
 8002cca:	f7ff fc73 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Position(&lcd, 0, 10);
 8002cce:	220a      	movs	r2, #10
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	4628      	mov	r0, r5
 8002cd4:	f7ff fc62 	bl	800259c <TextLCD_Position>
			TextLCD_PutInt(&lcd, _userTemp);
 8002cd8:	4b31      	ldr	r3, [pc, #196]	; (8002da0 <main+0x228>)
 8002cda:	f993 1000 	ldrsb.w	r1, [r3]
 8002cde:	4628      	mov	r0, r5
 8002ce0:	f7ff fc7e 	bl	80025e0 <TextLCD_PutInt>
			TextLCD_Putchar(&lcd, 'C');
 8002ce4:	2143      	movs	r1, #67	; 0x43
 8002ce6:	4628      	mov	r0, r5
 8002ce8:	f7ff fc64 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Putchar(&lcd, ' ');
 8002cec:	2120      	movs	r1, #32
 8002cee:	4628      	mov	r0, r5
 8002cf0:	f7ff fc60 	bl	80025b4 <TextLCD_Putchar>
			currentSek = sekTick;
 8002cf4:	4b24      	ldr	r3, [pc, #144]	; (8002d88 <main+0x210>)
 8002cf6:	681d      	ldr	r5, [r3, #0]
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002cf8:	2120      	movs	r1, #32
 8002cfa:	482a      	ldr	r0, [pc, #168]	; (8002da4 <main+0x22c>)
 8002cfc:	f7fe fcb1 	bl	8001662 <HAL_GPIO_TogglePin>
 8002d00:	e76c      	b.n	8002bdc <main+0x64>
			HAL_Delay(1000);
 8002d02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d06:	f7fe f8b7 	bl	8000e78 <HAL_Delay>
			_temp = readAnalogTemp();
 8002d0a:	f7ff fdb1 	bl	8002870 <readAnalogTemp>
 8002d0e:	4606      	mov	r6, r0
			_DHT11 = read_DHT11();
 8002d10:	f7ff fd3e 	bl	8002790 <read_DHT11>
 8002d14:	4607      	mov	r7, r0
			sprintf(str, "DHT11:%d | temp:%d \n\r", _DHT11, _temp);
 8002d16:	4633      	mov	r3, r6
 8002d18:	4602      	mov	r2, r0
 8002d1a:	4923      	ldr	r1, [pc, #140]	; (8002da8 <main+0x230>)
 8002d1c:	a806      	add	r0, sp, #24
 8002d1e:	f000 f9bf 	bl	80030a0 <siprintf>
			HAL_UART_Transmit(&huart2, str, strlen(str), 1000);
 8002d22:	a806      	add	r0, sp, #24
 8002d24:	f7fd fa5c 	bl	80001e0 <strlen>
 8002d28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d2c:	b282      	uxth	r2, r0
 8002d2e:	a906      	add	r1, sp, #24
 8002d30:	481e      	ldr	r0, [pc, #120]	; (8002dac <main+0x234>)
 8002d32:	f7ff fb1c 	bl	800236e <HAL_UART_Transmit>
			TextLCD_Position(&lcd, 1, 9);
 8002d36:	4c0e      	ldr	r4, [pc, #56]	; (8002d70 <main+0x1f8>)
 8002d38:	2209      	movs	r2, #9
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	4620      	mov	r0, r4
 8002d3e:	f7ff fc2d 	bl	800259c <TextLCD_Position>
			TextLCD_PutInt(&lcd, _DHT11);
 8002d42:	4639      	mov	r1, r7
 8002d44:	4620      	mov	r0, r4
 8002d46:	f7ff fc4b 	bl	80025e0 <TextLCD_PutInt>
			TextLCD_Putchar(&lcd, 'C');
 8002d4a:	2143      	movs	r1, #67	; 0x43
 8002d4c:	4620      	mov	r0, r4
 8002d4e:	f7ff fc31 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_PutInt(&lcd, _temp);
 8002d52:	4631      	mov	r1, r6
 8002d54:	4620      	mov	r0, r4
 8002d56:	f7ff fc43 	bl	80025e0 <TextLCD_PutInt>
			TextLCD_Putchar(&lcd, 'C');
 8002d5a:	2143      	movs	r1, #67	; 0x43
 8002d5c:	4620      	mov	r0, r4
 8002d5e:	f7ff fc29 	bl	80025b4 <TextLCD_Putchar>
			TextLCD_Putchar(&lcd, ' ');
 8002d62:	2120      	movs	r1, #32
 8002d64:	4620      	mov	r0, r4
 8002d66:	f7ff fc25 	bl	80025b4 <TextLCD_Putchar>
 8002d6a:	e73d      	b.n	8002be8 <main+0x70>
 8002d6c:	20000158 	.word	0x20000158
 8002d70:	200000f0 	.word	0x200000f0
 8002d74:	2000000b 	.word	0x2000000b
 8002d78:	2000000c 	.word	0x2000000c
 8002d7c:	40020800 	.word	0x40020800
 8002d80:	40020400 	.word	0x40020400
 8002d84:	08003c10 	.word	0x08003c10
 8002d88:	20000098 	.word	0x20000098
 8002d8c:	91a2b3c5 	.word	0x91a2b3c5
 8002d90:	e90452d5 	.word	0xe90452d5
 8002d94:	88888889 	.word	0x88888889
 8002d98:	1b4e81b5 	.word	0x1b4e81b5
 8002d9c:	cccccccd 	.word	0xcccccccd
 8002da0:	2000000a 	.word	0x2000000a
 8002da4:	40020000 	.word	0x40020000
 8002da8:	08003c1c 	.word	0x08003c1c
 8002dac:	200001e4 	.word	0x200001e4

08002db0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db0:	b510      	push	{r4, lr}
 8002db2:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db4:	2400      	movs	r4, #0
 8002db6:	9400      	str	r4, [sp, #0]
 8002db8:	4b21      	ldr	r3, [pc, #132]	; (8002e40 <HAL_MspInit+0x90>)
 8002dba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dc0:	645a      	str	r2, [r3, #68]	; 0x44
 8002dc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dc4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002dc8:	9200      	str	r2, [sp, #0]
 8002dca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dcc:	9401      	str	r4, [sp, #4]
 8002dce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dd0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002dd4:	641a      	str	r2, [r3, #64]	; 0x40
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ddc:	9301      	str	r3, [sp, #4]
 8002dde:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002de0:	2007      	movs	r0, #7
 8002de2:	f7fe fae1 	bl	80013a8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002de6:	4622      	mov	r2, r4
 8002de8:	4621      	mov	r1, r4
 8002dea:	f06f 000b 	mvn.w	r0, #11
 8002dee:	f7fe faed 	bl	80013cc <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002df2:	4622      	mov	r2, r4
 8002df4:	4621      	mov	r1, r4
 8002df6:	f06f 000a 	mvn.w	r0, #10
 8002dfa:	f7fe fae7 	bl	80013cc <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002dfe:	4622      	mov	r2, r4
 8002e00:	4621      	mov	r1, r4
 8002e02:	f06f 0009 	mvn.w	r0, #9
 8002e06:	f7fe fae1 	bl	80013cc <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002e0a:	4622      	mov	r2, r4
 8002e0c:	4621      	mov	r1, r4
 8002e0e:	f06f 0004 	mvn.w	r0, #4
 8002e12:	f7fe fadb 	bl	80013cc <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002e16:	4622      	mov	r2, r4
 8002e18:	4621      	mov	r1, r4
 8002e1a:	f06f 0003 	mvn.w	r0, #3
 8002e1e:	f7fe fad5 	bl	80013cc <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002e22:	4622      	mov	r2, r4
 8002e24:	4621      	mov	r1, r4
 8002e26:	f06f 0001 	mvn.w	r0, #1
 8002e2a:	f7fe facf 	bl	80013cc <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002e2e:	4622      	mov	r2, r4
 8002e30:	4621      	mov	r1, r4
 8002e32:	f04f 30ff 	mov.w	r0, #4294967295
 8002e36:	f7fe fac9 	bl	80013cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e3a:	b002      	add	sp, #8
 8002e3c:	bd10      	pop	{r4, pc}
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800

08002e44 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002e44:	6802      	ldr	r2, [r0, #0]
 8002e46:	4b0f      	ldr	r3, [pc, #60]	; (8002e84 <HAL_ADC_MspInit+0x40>)
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d000      	beq.n	8002e4e <HAL_ADC_MspInit+0xa>
 8002e4c:	4770      	bx	lr
{
 8002e4e:	b500      	push	{lr}
 8002e50:	b087      	sub	sp, #28
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e52:	2100      	movs	r1, #0
 8002e54:	9100      	str	r1, [sp, #0]
 8002e56:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8002e5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e60:	645a      	str	r2, [r3, #68]	; 0x44
 8002e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	9b00      	ldr	r3, [sp, #0]
  
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e70:	2303      	movs	r3, #3
 8002e72:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e74:	9103      	str	r1, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e76:	a901      	add	r1, sp, #4
 8002e78:	4803      	ldr	r0, [pc, #12]	; (8002e88 <HAL_ADC_MspInit+0x44>)
 8002e7a:	f7fe fb11 	bl	80014a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002e7e:	b007      	add	sp, #28
 8002e80:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e84:	40012000 	.word	0x40012000
 8002e88:	40020000 	.word	0x40020000

08002e8c <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e8c:	b500      	push	{lr}
 8002e8e:	b083      	sub	sp, #12

  if(htim_base->Instance==TIM10)
 8002e90:	6803      	ldr	r3, [r0, #0]
 8002e92:	4a18      	ldr	r2, [pc, #96]	; (8002ef4 <HAL_TIM_Base_MspInit+0x68>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d005      	beq.n	8002ea4 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 8002e98:	4a17      	ldr	r2, [pc, #92]	; (8002ef8 <HAL_TIM_Base_MspInit+0x6c>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d016      	beq.n	8002ecc <HAL_TIM_Base_MspInit+0x40>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002e9e:	b003      	add	sp, #12
 8002ea0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	9100      	str	r1, [sp, #0]
 8002ea8:	4b14      	ldr	r3, [pc, #80]	; (8002efc <HAL_TIM_Base_MspInit+0x70>)
 8002eaa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002eac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002eb0:	645a      	str	r2, [r3, #68]	; 0x44
 8002eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002ebc:	460a      	mov	r2, r1
 8002ebe:	2019      	movs	r0, #25
 8002ec0:	f7fe fa84 	bl	80013cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002ec4:	2019      	movs	r0, #25
 8002ec6:	f7fe fab3 	bl	8001430 <HAL_NVIC_EnableIRQ>
 8002eca:	e7e8      	b.n	8002e9e <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002ecc:	2100      	movs	r1, #0
 8002ece:	9101      	str	r1, [sp, #4]
 8002ed0:	4b0a      	ldr	r3, [pc, #40]	; (8002efc <HAL_TIM_Base_MspInit+0x70>)
 8002ed2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ed4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002ed8:	645a      	str	r2, [r3, #68]	; 0x44
 8002eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002edc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ee0:	9301      	str	r3, [sp, #4]
 8002ee2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002ee4:	460a      	mov	r2, r1
 8002ee6:	201a      	movs	r0, #26
 8002ee8:	f7fe fa70 	bl	80013cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002eec:	201a      	movs	r0, #26
 8002eee:	f7fe fa9f 	bl	8001430 <HAL_NVIC_EnableIRQ>
}
 8002ef2:	e7d4      	b.n	8002e9e <HAL_TIM_Base_MspInit+0x12>
 8002ef4:	40014400 	.word	0x40014400
 8002ef8:	40014800 	.word	0x40014800
 8002efc:	40023800 	.word	0x40023800

08002f00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002f00:	6802      	ldr	r2, [r0, #0]
 8002f02:	4b10      	ldr	r3, [pc, #64]	; (8002f44 <HAL_UART_MspInit+0x44>)
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d000      	beq.n	8002f0a <HAL_UART_MspInit+0xa>
 8002f08:	4770      	bx	lr
{
 8002f0a:	b500      	push	{lr}
 8002f0c:	b087      	sub	sp, #28
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	4a0d      	ldr	r2, [pc, #52]	; (8002f48 <HAL_UART_MspInit+0x48>)
 8002f14:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002f16:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8002f1a:	6411      	str	r1, [r2, #64]	; 0x40
 8002f1c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f1e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002f22:	9200      	str	r2, [sp, #0]
 8002f24:	9a00      	ldr	r2, [sp, #0]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002f26:	220c      	movs	r2, #12
 8002f28:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f2e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f30:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f32:	2307      	movs	r3, #7
 8002f34:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f36:	a901      	add	r1, sp, #4
 8002f38:	4804      	ldr	r0, [pc, #16]	; (8002f4c <HAL_UART_MspInit+0x4c>)
 8002f3a:	f7fe fab1 	bl	80014a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f3e:	b007      	add	sp, #28
 8002f40:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f44:	40004400 	.word	0x40004400
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	40020000 	.word	0x40020000

08002f50 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8002f50:	4770      	bx	lr

08002f52 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002f52:	e7fe      	b.n	8002f52 <HardFault_Handler>

08002f54 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002f54:	e7fe      	b.n	8002f54 <MemManage_Handler>

08002f56 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002f56:	e7fe      	b.n	8002f56 <BusFault_Handler>

08002f58 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002f58:	e7fe      	b.n	8002f58 <UsageFault_Handler>

08002f5a <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8002f5a:	4770      	bx	lr

08002f5c <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8002f5c:	4770      	bx	lr

08002f5e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002f5e:	4770      	bx	lr

08002f60 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002f60:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f62:	f7fd ff77 	bl	8000e54 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002f66:	f7fe fa96 	bl	8001496 <HAL_SYSTICK_IRQHandler>
 8002f6a:	bd08      	pop	{r3, pc}

08002f6c <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8002f6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002f6e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002f72:	f7fe fb7b 	bl	800166c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002f76:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002f7a:	f7fe fb77 	bl	800166c <HAL_GPIO_EXTI_IRQHandler>
 8002f7e:	bd08      	pop	{r3, pc}

08002f80 <TIM1_UP_TIM10_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
*/
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002f80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	sekTick++;
 8002f82:	4a04      	ldr	r2, [pc, #16]	; (8002f94 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002f84:	6813      	ldr	r3, [r2, #0]
 8002f86:	3301      	adds	r3, #1
 8002f88:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002f8a:	4803      	ldr	r0, [pc, #12]	; (8002f98 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002f8c:	f7fe feab 	bl	8001ce6 <HAL_TIM_IRQHandler>
 8002f90:	bd08      	pop	{r3, pc}
 8002f92:	bf00      	nop
 8002f94:	20000098 	.word	0x20000098
 8002f98:	20000158 	.word	0x20000158

08002f9c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
* @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
*/
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002f9c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
	usekTick++;
 8002f9e:	4a04      	ldr	r2, [pc, #16]	; (8002fb0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002fa0:	6813      	ldr	r3, [r2, #0]
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002fa6:	4803      	ldr	r0, [pc, #12]	; (8002fb4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002fa8:	f7fe fe9d 	bl	8001ce6 <HAL_TIM_IRQHandler>
 8002fac:	bd08      	pop	{r3, pc}
 8002fae:	bf00      	nop
 8002fb0:	2000009c 	.word	0x2000009c
 8002fb4:	200000b4 	.word	0x200000b4

08002fb8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fb8:	490f      	ldr	r1, [pc, #60]	; (8002ff8 <SystemInit+0x40>)
 8002fba:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002fbe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002fc6:	4b0d      	ldr	r3, [pc, #52]	; (8002ffc <SystemInit+0x44>)
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	f042 0201 	orr.w	r2, r2, #1
 8002fce:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002fda:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002fde:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002fe0:	4a07      	ldr	r2, [pc, #28]	; (8003000 <SystemInit+0x48>)
 8002fe2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fea:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002fec:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002fee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002ff2:	608b      	str	r3, [r1, #8]
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	e000ed00 	.word	0xe000ed00
 8002ffc:	40023800 	.word	0x40023800
 8003000:	24003010 	.word	0x24003010

08003004 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003004:	f8df d034 	ldr.w	sp, [pc, #52]	; 800303c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003008:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800300a:	e003      	b.n	8003014 <LoopCopyDataInit>

0800300c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800300e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003010:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003012:	3104      	adds	r1, #4

08003014 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003014:	480b      	ldr	r0, [pc, #44]	; (8003044 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003016:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003018:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800301a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800301c:	d3f6      	bcc.n	800300c <CopyDataInit>
  ldr  r2, =_sbss
 800301e:	4a0b      	ldr	r2, [pc, #44]	; (800304c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003020:	e002      	b.n	8003028 <LoopFillZerobss>

08003022 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003022:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003024:	f842 3b04 	str.w	r3, [r2], #4

08003028 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003028:	4b09      	ldr	r3, [pc, #36]	; (8003050 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800302a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800302c:	d3f9      	bcc.n	8003022 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800302e:	f7ff ffc3 	bl	8002fb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003032:	f000 f811 	bl	8003058 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003036:	f7ff fd9f 	bl	8002b78 <main>
  bx  lr    
 800303a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800303c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8003040:	08003c94 	.word	0x08003c94
  ldr  r0, =_sdata
 8003044:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003048:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 800304c:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8003050:	20000228 	.word	0x20000228

08003054 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003054:	e7fe      	b.n	8003054 <ADC_IRQHandler>
	...

08003058 <__libc_init_array>:
 8003058:	b570      	push	{r4, r5, r6, lr}
 800305a:	4e0d      	ldr	r6, [pc, #52]	; (8003090 <__libc_init_array+0x38>)
 800305c:	4c0d      	ldr	r4, [pc, #52]	; (8003094 <__libc_init_array+0x3c>)
 800305e:	1ba4      	subs	r4, r4, r6
 8003060:	10a4      	asrs	r4, r4, #2
 8003062:	2500      	movs	r5, #0
 8003064:	42a5      	cmp	r5, r4
 8003066:	d109      	bne.n	800307c <__libc_init_array+0x24>
 8003068:	4e0b      	ldr	r6, [pc, #44]	; (8003098 <__libc_init_array+0x40>)
 800306a:	4c0c      	ldr	r4, [pc, #48]	; (800309c <__libc_init_array+0x44>)
 800306c:	f000 fdbc 	bl	8003be8 <_init>
 8003070:	1ba4      	subs	r4, r4, r6
 8003072:	10a4      	asrs	r4, r4, #2
 8003074:	2500      	movs	r5, #0
 8003076:	42a5      	cmp	r5, r4
 8003078:	d105      	bne.n	8003086 <__libc_init_array+0x2e>
 800307a:	bd70      	pop	{r4, r5, r6, pc}
 800307c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003080:	4798      	blx	r3
 8003082:	3501      	adds	r5, #1
 8003084:	e7ee      	b.n	8003064 <__libc_init_array+0xc>
 8003086:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800308a:	4798      	blx	r3
 800308c:	3501      	adds	r5, #1
 800308e:	e7f2      	b.n	8003076 <__libc_init_array+0x1e>
 8003090:	08003c8c 	.word	0x08003c8c
 8003094:	08003c8c 	.word	0x08003c8c
 8003098:	08003c8c 	.word	0x08003c8c
 800309c:	08003c90 	.word	0x08003c90

080030a0 <siprintf>:
 80030a0:	b40e      	push	{r1, r2, r3}
 80030a2:	b500      	push	{lr}
 80030a4:	b09c      	sub	sp, #112	; 0x70
 80030a6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80030aa:	ab1d      	add	r3, sp, #116	; 0x74
 80030ac:	f8ad 1014 	strh.w	r1, [sp, #20]
 80030b0:	9002      	str	r0, [sp, #8]
 80030b2:	9006      	str	r0, [sp, #24]
 80030b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80030b8:	480a      	ldr	r0, [pc, #40]	; (80030e4 <siprintf+0x44>)
 80030ba:	9104      	str	r1, [sp, #16]
 80030bc:	9107      	str	r1, [sp, #28]
 80030be:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80030c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80030c6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80030ca:	6800      	ldr	r0, [r0, #0]
 80030cc:	9301      	str	r3, [sp, #4]
 80030ce:	a902      	add	r1, sp, #8
 80030d0:	f000 f866 	bl	80031a0 <_svfiprintf_r>
 80030d4:	9b02      	ldr	r3, [sp, #8]
 80030d6:	2200      	movs	r2, #0
 80030d8:	701a      	strb	r2, [r3, #0]
 80030da:	b01c      	add	sp, #112	; 0x70
 80030dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80030e0:	b003      	add	sp, #12
 80030e2:	4770      	bx	lr
 80030e4:	20000014 	.word	0x20000014

080030e8 <__ssputs_r>:
 80030e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030ec:	688e      	ldr	r6, [r1, #8]
 80030ee:	429e      	cmp	r6, r3
 80030f0:	4682      	mov	sl, r0
 80030f2:	460c      	mov	r4, r1
 80030f4:	4691      	mov	r9, r2
 80030f6:	4698      	mov	r8, r3
 80030f8:	d835      	bhi.n	8003166 <__ssputs_r+0x7e>
 80030fa:	898a      	ldrh	r2, [r1, #12]
 80030fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003100:	d031      	beq.n	8003166 <__ssputs_r+0x7e>
 8003102:	6825      	ldr	r5, [r4, #0]
 8003104:	6909      	ldr	r1, [r1, #16]
 8003106:	1a6f      	subs	r7, r5, r1
 8003108:	6965      	ldr	r5, [r4, #20]
 800310a:	2302      	movs	r3, #2
 800310c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003110:	fb95 f5f3 	sdiv	r5, r5, r3
 8003114:	f108 0301 	add.w	r3, r8, #1
 8003118:	443b      	add	r3, r7
 800311a:	429d      	cmp	r5, r3
 800311c:	bf38      	it	cc
 800311e:	461d      	movcc	r5, r3
 8003120:	0553      	lsls	r3, r2, #21
 8003122:	d531      	bpl.n	8003188 <__ssputs_r+0xa0>
 8003124:	4629      	mov	r1, r5
 8003126:	f000 fb39 	bl	800379c <_malloc_r>
 800312a:	4606      	mov	r6, r0
 800312c:	b950      	cbnz	r0, 8003144 <__ssputs_r+0x5c>
 800312e:	230c      	movs	r3, #12
 8003130:	f8ca 3000 	str.w	r3, [sl]
 8003134:	89a3      	ldrh	r3, [r4, #12]
 8003136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800313a:	81a3      	strh	r3, [r4, #12]
 800313c:	f04f 30ff 	mov.w	r0, #4294967295
 8003140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003144:	463a      	mov	r2, r7
 8003146:	6921      	ldr	r1, [r4, #16]
 8003148:	f000 fab4 	bl	80036b4 <memcpy>
 800314c:	89a3      	ldrh	r3, [r4, #12]
 800314e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003152:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003156:	81a3      	strh	r3, [r4, #12]
 8003158:	6126      	str	r6, [r4, #16]
 800315a:	6165      	str	r5, [r4, #20]
 800315c:	443e      	add	r6, r7
 800315e:	1bed      	subs	r5, r5, r7
 8003160:	6026      	str	r6, [r4, #0]
 8003162:	60a5      	str	r5, [r4, #8]
 8003164:	4646      	mov	r6, r8
 8003166:	4546      	cmp	r6, r8
 8003168:	bf28      	it	cs
 800316a:	4646      	movcs	r6, r8
 800316c:	4632      	mov	r2, r6
 800316e:	4649      	mov	r1, r9
 8003170:	6820      	ldr	r0, [r4, #0]
 8003172:	f000 faaa 	bl	80036ca <memmove>
 8003176:	68a3      	ldr	r3, [r4, #8]
 8003178:	1b9b      	subs	r3, r3, r6
 800317a:	60a3      	str	r3, [r4, #8]
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	441e      	add	r6, r3
 8003180:	6026      	str	r6, [r4, #0]
 8003182:	2000      	movs	r0, #0
 8003184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003188:	462a      	mov	r2, r5
 800318a:	f000 fb65 	bl	8003858 <_realloc_r>
 800318e:	4606      	mov	r6, r0
 8003190:	2800      	cmp	r0, #0
 8003192:	d1e1      	bne.n	8003158 <__ssputs_r+0x70>
 8003194:	6921      	ldr	r1, [r4, #16]
 8003196:	4650      	mov	r0, sl
 8003198:	f000 fab2 	bl	8003700 <_free_r>
 800319c:	e7c7      	b.n	800312e <__ssputs_r+0x46>
	...

080031a0 <_svfiprintf_r>:
 80031a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031a4:	b09d      	sub	sp, #116	; 0x74
 80031a6:	4680      	mov	r8, r0
 80031a8:	9303      	str	r3, [sp, #12]
 80031aa:	898b      	ldrh	r3, [r1, #12]
 80031ac:	061c      	lsls	r4, r3, #24
 80031ae:	460d      	mov	r5, r1
 80031b0:	4616      	mov	r6, r2
 80031b2:	d50f      	bpl.n	80031d4 <_svfiprintf_r+0x34>
 80031b4:	690b      	ldr	r3, [r1, #16]
 80031b6:	b96b      	cbnz	r3, 80031d4 <_svfiprintf_r+0x34>
 80031b8:	2140      	movs	r1, #64	; 0x40
 80031ba:	f000 faef 	bl	800379c <_malloc_r>
 80031be:	6028      	str	r0, [r5, #0]
 80031c0:	6128      	str	r0, [r5, #16]
 80031c2:	b928      	cbnz	r0, 80031d0 <_svfiprintf_r+0x30>
 80031c4:	230c      	movs	r3, #12
 80031c6:	f8c8 3000 	str.w	r3, [r8]
 80031ca:	f04f 30ff 	mov.w	r0, #4294967295
 80031ce:	e0c5      	b.n	800335c <_svfiprintf_r+0x1bc>
 80031d0:	2340      	movs	r3, #64	; 0x40
 80031d2:	616b      	str	r3, [r5, #20]
 80031d4:	2300      	movs	r3, #0
 80031d6:	9309      	str	r3, [sp, #36]	; 0x24
 80031d8:	2320      	movs	r3, #32
 80031da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80031de:	2330      	movs	r3, #48	; 0x30
 80031e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80031e4:	f04f 0b01 	mov.w	fp, #1
 80031e8:	4637      	mov	r7, r6
 80031ea:	463c      	mov	r4, r7
 80031ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d13c      	bne.n	800326e <_svfiprintf_r+0xce>
 80031f4:	ebb7 0a06 	subs.w	sl, r7, r6
 80031f8:	d00b      	beq.n	8003212 <_svfiprintf_r+0x72>
 80031fa:	4653      	mov	r3, sl
 80031fc:	4632      	mov	r2, r6
 80031fe:	4629      	mov	r1, r5
 8003200:	4640      	mov	r0, r8
 8003202:	f7ff ff71 	bl	80030e8 <__ssputs_r>
 8003206:	3001      	adds	r0, #1
 8003208:	f000 80a3 	beq.w	8003352 <_svfiprintf_r+0x1b2>
 800320c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800320e:	4453      	add	r3, sl
 8003210:	9309      	str	r3, [sp, #36]	; 0x24
 8003212:	783b      	ldrb	r3, [r7, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	f000 809c 	beq.w	8003352 <_svfiprintf_r+0x1b2>
 800321a:	2300      	movs	r3, #0
 800321c:	f04f 32ff 	mov.w	r2, #4294967295
 8003220:	9304      	str	r3, [sp, #16]
 8003222:	9307      	str	r3, [sp, #28]
 8003224:	9205      	str	r2, [sp, #20]
 8003226:	9306      	str	r3, [sp, #24]
 8003228:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800322c:	931a      	str	r3, [sp, #104]	; 0x68
 800322e:	2205      	movs	r2, #5
 8003230:	7821      	ldrb	r1, [r4, #0]
 8003232:	4850      	ldr	r0, [pc, #320]	; (8003374 <_svfiprintf_r+0x1d4>)
 8003234:	f7fc ffdc 	bl	80001f0 <memchr>
 8003238:	1c67      	adds	r7, r4, #1
 800323a:	9b04      	ldr	r3, [sp, #16]
 800323c:	b9d8      	cbnz	r0, 8003276 <_svfiprintf_r+0xd6>
 800323e:	06d9      	lsls	r1, r3, #27
 8003240:	bf44      	itt	mi
 8003242:	2220      	movmi	r2, #32
 8003244:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003248:	071a      	lsls	r2, r3, #28
 800324a:	bf44      	itt	mi
 800324c:	222b      	movmi	r2, #43	; 0x2b
 800324e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003252:	7822      	ldrb	r2, [r4, #0]
 8003254:	2a2a      	cmp	r2, #42	; 0x2a
 8003256:	d016      	beq.n	8003286 <_svfiprintf_r+0xe6>
 8003258:	9a07      	ldr	r2, [sp, #28]
 800325a:	2100      	movs	r1, #0
 800325c:	200a      	movs	r0, #10
 800325e:	4627      	mov	r7, r4
 8003260:	3401      	adds	r4, #1
 8003262:	783b      	ldrb	r3, [r7, #0]
 8003264:	3b30      	subs	r3, #48	; 0x30
 8003266:	2b09      	cmp	r3, #9
 8003268:	d951      	bls.n	800330e <_svfiprintf_r+0x16e>
 800326a:	b1c9      	cbz	r1, 80032a0 <_svfiprintf_r+0x100>
 800326c:	e011      	b.n	8003292 <_svfiprintf_r+0xf2>
 800326e:	2b25      	cmp	r3, #37	; 0x25
 8003270:	d0c0      	beq.n	80031f4 <_svfiprintf_r+0x54>
 8003272:	4627      	mov	r7, r4
 8003274:	e7b9      	b.n	80031ea <_svfiprintf_r+0x4a>
 8003276:	4a3f      	ldr	r2, [pc, #252]	; (8003374 <_svfiprintf_r+0x1d4>)
 8003278:	1a80      	subs	r0, r0, r2
 800327a:	fa0b f000 	lsl.w	r0, fp, r0
 800327e:	4318      	orrs	r0, r3
 8003280:	9004      	str	r0, [sp, #16]
 8003282:	463c      	mov	r4, r7
 8003284:	e7d3      	b.n	800322e <_svfiprintf_r+0x8e>
 8003286:	9a03      	ldr	r2, [sp, #12]
 8003288:	1d11      	adds	r1, r2, #4
 800328a:	6812      	ldr	r2, [r2, #0]
 800328c:	9103      	str	r1, [sp, #12]
 800328e:	2a00      	cmp	r2, #0
 8003290:	db01      	blt.n	8003296 <_svfiprintf_r+0xf6>
 8003292:	9207      	str	r2, [sp, #28]
 8003294:	e004      	b.n	80032a0 <_svfiprintf_r+0x100>
 8003296:	4252      	negs	r2, r2
 8003298:	f043 0302 	orr.w	r3, r3, #2
 800329c:	9207      	str	r2, [sp, #28]
 800329e:	9304      	str	r3, [sp, #16]
 80032a0:	783b      	ldrb	r3, [r7, #0]
 80032a2:	2b2e      	cmp	r3, #46	; 0x2e
 80032a4:	d10e      	bne.n	80032c4 <_svfiprintf_r+0x124>
 80032a6:	787b      	ldrb	r3, [r7, #1]
 80032a8:	2b2a      	cmp	r3, #42	; 0x2a
 80032aa:	f107 0101 	add.w	r1, r7, #1
 80032ae:	d132      	bne.n	8003316 <_svfiprintf_r+0x176>
 80032b0:	9b03      	ldr	r3, [sp, #12]
 80032b2:	1d1a      	adds	r2, r3, #4
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	9203      	str	r2, [sp, #12]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	bfb8      	it	lt
 80032bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80032c0:	3702      	adds	r7, #2
 80032c2:	9305      	str	r3, [sp, #20]
 80032c4:	4c2c      	ldr	r4, [pc, #176]	; (8003378 <_svfiprintf_r+0x1d8>)
 80032c6:	7839      	ldrb	r1, [r7, #0]
 80032c8:	2203      	movs	r2, #3
 80032ca:	4620      	mov	r0, r4
 80032cc:	f7fc ff90 	bl	80001f0 <memchr>
 80032d0:	b138      	cbz	r0, 80032e2 <_svfiprintf_r+0x142>
 80032d2:	2340      	movs	r3, #64	; 0x40
 80032d4:	1b00      	subs	r0, r0, r4
 80032d6:	fa03 f000 	lsl.w	r0, r3, r0
 80032da:	9b04      	ldr	r3, [sp, #16]
 80032dc:	4303      	orrs	r3, r0
 80032de:	9304      	str	r3, [sp, #16]
 80032e0:	3701      	adds	r7, #1
 80032e2:	7839      	ldrb	r1, [r7, #0]
 80032e4:	4825      	ldr	r0, [pc, #148]	; (800337c <_svfiprintf_r+0x1dc>)
 80032e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80032ea:	2206      	movs	r2, #6
 80032ec:	1c7e      	adds	r6, r7, #1
 80032ee:	f7fc ff7f 	bl	80001f0 <memchr>
 80032f2:	2800      	cmp	r0, #0
 80032f4:	d035      	beq.n	8003362 <_svfiprintf_r+0x1c2>
 80032f6:	4b22      	ldr	r3, [pc, #136]	; (8003380 <_svfiprintf_r+0x1e0>)
 80032f8:	b9fb      	cbnz	r3, 800333a <_svfiprintf_r+0x19a>
 80032fa:	9b03      	ldr	r3, [sp, #12]
 80032fc:	3307      	adds	r3, #7
 80032fe:	f023 0307 	bic.w	r3, r3, #7
 8003302:	3308      	adds	r3, #8
 8003304:	9303      	str	r3, [sp, #12]
 8003306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003308:	444b      	add	r3, r9
 800330a:	9309      	str	r3, [sp, #36]	; 0x24
 800330c:	e76c      	b.n	80031e8 <_svfiprintf_r+0x48>
 800330e:	fb00 3202 	mla	r2, r0, r2, r3
 8003312:	2101      	movs	r1, #1
 8003314:	e7a3      	b.n	800325e <_svfiprintf_r+0xbe>
 8003316:	2300      	movs	r3, #0
 8003318:	9305      	str	r3, [sp, #20]
 800331a:	4618      	mov	r0, r3
 800331c:	240a      	movs	r4, #10
 800331e:	460f      	mov	r7, r1
 8003320:	3101      	adds	r1, #1
 8003322:	783a      	ldrb	r2, [r7, #0]
 8003324:	3a30      	subs	r2, #48	; 0x30
 8003326:	2a09      	cmp	r2, #9
 8003328:	d903      	bls.n	8003332 <_svfiprintf_r+0x192>
 800332a:	2b00      	cmp	r3, #0
 800332c:	d0ca      	beq.n	80032c4 <_svfiprintf_r+0x124>
 800332e:	9005      	str	r0, [sp, #20]
 8003330:	e7c8      	b.n	80032c4 <_svfiprintf_r+0x124>
 8003332:	fb04 2000 	mla	r0, r4, r0, r2
 8003336:	2301      	movs	r3, #1
 8003338:	e7f1      	b.n	800331e <_svfiprintf_r+0x17e>
 800333a:	ab03      	add	r3, sp, #12
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	462a      	mov	r2, r5
 8003340:	4b10      	ldr	r3, [pc, #64]	; (8003384 <_svfiprintf_r+0x1e4>)
 8003342:	a904      	add	r1, sp, #16
 8003344:	4640      	mov	r0, r8
 8003346:	f3af 8000 	nop.w
 800334a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800334e:	4681      	mov	r9, r0
 8003350:	d1d9      	bne.n	8003306 <_svfiprintf_r+0x166>
 8003352:	89ab      	ldrh	r3, [r5, #12]
 8003354:	065b      	lsls	r3, r3, #25
 8003356:	f53f af38 	bmi.w	80031ca <_svfiprintf_r+0x2a>
 800335a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800335c:	b01d      	add	sp, #116	; 0x74
 800335e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003362:	ab03      	add	r3, sp, #12
 8003364:	9300      	str	r3, [sp, #0]
 8003366:	462a      	mov	r2, r5
 8003368:	4b06      	ldr	r3, [pc, #24]	; (8003384 <_svfiprintf_r+0x1e4>)
 800336a:	a904      	add	r1, sp, #16
 800336c:	4640      	mov	r0, r8
 800336e:	f000 f881 	bl	8003474 <_printf_i>
 8003372:	e7ea      	b.n	800334a <_svfiprintf_r+0x1aa>
 8003374:	08003c4c 	.word	0x08003c4c
 8003378:	08003c52 	.word	0x08003c52
 800337c:	08003c56 	.word	0x08003c56
 8003380:	00000000 	.word	0x00000000
 8003384:	080030e9 	.word	0x080030e9

08003388 <_printf_common>:
 8003388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800338c:	4691      	mov	r9, r2
 800338e:	461f      	mov	r7, r3
 8003390:	688a      	ldr	r2, [r1, #8]
 8003392:	690b      	ldr	r3, [r1, #16]
 8003394:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003398:	4293      	cmp	r3, r2
 800339a:	bfb8      	it	lt
 800339c:	4613      	movlt	r3, r2
 800339e:	f8c9 3000 	str.w	r3, [r9]
 80033a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80033a6:	4606      	mov	r6, r0
 80033a8:	460c      	mov	r4, r1
 80033aa:	b112      	cbz	r2, 80033b2 <_printf_common+0x2a>
 80033ac:	3301      	adds	r3, #1
 80033ae:	f8c9 3000 	str.w	r3, [r9]
 80033b2:	6823      	ldr	r3, [r4, #0]
 80033b4:	0699      	lsls	r1, r3, #26
 80033b6:	bf42      	ittt	mi
 80033b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80033bc:	3302      	addmi	r3, #2
 80033be:	f8c9 3000 	strmi.w	r3, [r9]
 80033c2:	6825      	ldr	r5, [r4, #0]
 80033c4:	f015 0506 	ands.w	r5, r5, #6
 80033c8:	d107      	bne.n	80033da <_printf_common+0x52>
 80033ca:	f104 0a19 	add.w	sl, r4, #25
 80033ce:	68e3      	ldr	r3, [r4, #12]
 80033d0:	f8d9 2000 	ldr.w	r2, [r9]
 80033d4:	1a9b      	subs	r3, r3, r2
 80033d6:	429d      	cmp	r5, r3
 80033d8:	db29      	blt.n	800342e <_printf_common+0xa6>
 80033da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80033de:	6822      	ldr	r2, [r4, #0]
 80033e0:	3300      	adds	r3, #0
 80033e2:	bf18      	it	ne
 80033e4:	2301      	movne	r3, #1
 80033e6:	0692      	lsls	r2, r2, #26
 80033e8:	d42e      	bmi.n	8003448 <_printf_common+0xc0>
 80033ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80033ee:	4639      	mov	r1, r7
 80033f0:	4630      	mov	r0, r6
 80033f2:	47c0      	blx	r8
 80033f4:	3001      	adds	r0, #1
 80033f6:	d021      	beq.n	800343c <_printf_common+0xb4>
 80033f8:	6823      	ldr	r3, [r4, #0]
 80033fa:	68e5      	ldr	r5, [r4, #12]
 80033fc:	f8d9 2000 	ldr.w	r2, [r9]
 8003400:	f003 0306 	and.w	r3, r3, #6
 8003404:	2b04      	cmp	r3, #4
 8003406:	bf08      	it	eq
 8003408:	1aad      	subeq	r5, r5, r2
 800340a:	68a3      	ldr	r3, [r4, #8]
 800340c:	6922      	ldr	r2, [r4, #16]
 800340e:	bf0c      	ite	eq
 8003410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003414:	2500      	movne	r5, #0
 8003416:	4293      	cmp	r3, r2
 8003418:	bfc4      	itt	gt
 800341a:	1a9b      	subgt	r3, r3, r2
 800341c:	18ed      	addgt	r5, r5, r3
 800341e:	f04f 0900 	mov.w	r9, #0
 8003422:	341a      	adds	r4, #26
 8003424:	454d      	cmp	r5, r9
 8003426:	d11b      	bne.n	8003460 <_printf_common+0xd8>
 8003428:	2000      	movs	r0, #0
 800342a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800342e:	2301      	movs	r3, #1
 8003430:	4652      	mov	r2, sl
 8003432:	4639      	mov	r1, r7
 8003434:	4630      	mov	r0, r6
 8003436:	47c0      	blx	r8
 8003438:	3001      	adds	r0, #1
 800343a:	d103      	bne.n	8003444 <_printf_common+0xbc>
 800343c:	f04f 30ff 	mov.w	r0, #4294967295
 8003440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003444:	3501      	adds	r5, #1
 8003446:	e7c2      	b.n	80033ce <_printf_common+0x46>
 8003448:	18e1      	adds	r1, r4, r3
 800344a:	1c5a      	adds	r2, r3, #1
 800344c:	2030      	movs	r0, #48	; 0x30
 800344e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003452:	4422      	add	r2, r4
 8003454:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003458:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800345c:	3302      	adds	r3, #2
 800345e:	e7c4      	b.n	80033ea <_printf_common+0x62>
 8003460:	2301      	movs	r3, #1
 8003462:	4622      	mov	r2, r4
 8003464:	4639      	mov	r1, r7
 8003466:	4630      	mov	r0, r6
 8003468:	47c0      	blx	r8
 800346a:	3001      	adds	r0, #1
 800346c:	d0e6      	beq.n	800343c <_printf_common+0xb4>
 800346e:	f109 0901 	add.w	r9, r9, #1
 8003472:	e7d7      	b.n	8003424 <_printf_common+0x9c>

08003474 <_printf_i>:
 8003474:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003478:	4617      	mov	r7, r2
 800347a:	7e0a      	ldrb	r2, [r1, #24]
 800347c:	b085      	sub	sp, #20
 800347e:	2a6e      	cmp	r2, #110	; 0x6e
 8003480:	4698      	mov	r8, r3
 8003482:	4606      	mov	r6, r0
 8003484:	460c      	mov	r4, r1
 8003486:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003488:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800348c:	f000 80bc 	beq.w	8003608 <_printf_i+0x194>
 8003490:	d81a      	bhi.n	80034c8 <_printf_i+0x54>
 8003492:	2a63      	cmp	r2, #99	; 0x63
 8003494:	d02e      	beq.n	80034f4 <_printf_i+0x80>
 8003496:	d80a      	bhi.n	80034ae <_printf_i+0x3a>
 8003498:	2a00      	cmp	r2, #0
 800349a:	f000 80c8 	beq.w	800362e <_printf_i+0x1ba>
 800349e:	2a58      	cmp	r2, #88	; 0x58
 80034a0:	f000 808a 	beq.w	80035b8 <_printf_i+0x144>
 80034a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034a8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80034ac:	e02a      	b.n	8003504 <_printf_i+0x90>
 80034ae:	2a64      	cmp	r2, #100	; 0x64
 80034b0:	d001      	beq.n	80034b6 <_printf_i+0x42>
 80034b2:	2a69      	cmp	r2, #105	; 0x69
 80034b4:	d1f6      	bne.n	80034a4 <_printf_i+0x30>
 80034b6:	6821      	ldr	r1, [r4, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	f011 0f80 	tst.w	r1, #128	; 0x80
 80034be:	d023      	beq.n	8003508 <_printf_i+0x94>
 80034c0:	1d11      	adds	r1, r2, #4
 80034c2:	6019      	str	r1, [r3, #0]
 80034c4:	6813      	ldr	r3, [r2, #0]
 80034c6:	e027      	b.n	8003518 <_printf_i+0xa4>
 80034c8:	2a73      	cmp	r2, #115	; 0x73
 80034ca:	f000 80b4 	beq.w	8003636 <_printf_i+0x1c2>
 80034ce:	d808      	bhi.n	80034e2 <_printf_i+0x6e>
 80034d0:	2a6f      	cmp	r2, #111	; 0x6f
 80034d2:	d02a      	beq.n	800352a <_printf_i+0xb6>
 80034d4:	2a70      	cmp	r2, #112	; 0x70
 80034d6:	d1e5      	bne.n	80034a4 <_printf_i+0x30>
 80034d8:	680a      	ldr	r2, [r1, #0]
 80034da:	f042 0220 	orr.w	r2, r2, #32
 80034de:	600a      	str	r2, [r1, #0]
 80034e0:	e003      	b.n	80034ea <_printf_i+0x76>
 80034e2:	2a75      	cmp	r2, #117	; 0x75
 80034e4:	d021      	beq.n	800352a <_printf_i+0xb6>
 80034e6:	2a78      	cmp	r2, #120	; 0x78
 80034e8:	d1dc      	bne.n	80034a4 <_printf_i+0x30>
 80034ea:	2278      	movs	r2, #120	; 0x78
 80034ec:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80034f0:	496e      	ldr	r1, [pc, #440]	; (80036ac <_printf_i+0x238>)
 80034f2:	e064      	b.n	80035be <_printf_i+0x14a>
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80034fa:	1d11      	adds	r1, r2, #4
 80034fc:	6019      	str	r1, [r3, #0]
 80034fe:	6813      	ldr	r3, [r2, #0]
 8003500:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003504:	2301      	movs	r3, #1
 8003506:	e0a3      	b.n	8003650 <_printf_i+0x1dc>
 8003508:	f011 0f40 	tst.w	r1, #64	; 0x40
 800350c:	f102 0104 	add.w	r1, r2, #4
 8003510:	6019      	str	r1, [r3, #0]
 8003512:	d0d7      	beq.n	80034c4 <_printf_i+0x50>
 8003514:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003518:	2b00      	cmp	r3, #0
 800351a:	da03      	bge.n	8003524 <_printf_i+0xb0>
 800351c:	222d      	movs	r2, #45	; 0x2d
 800351e:	425b      	negs	r3, r3
 8003520:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003524:	4962      	ldr	r1, [pc, #392]	; (80036b0 <_printf_i+0x23c>)
 8003526:	220a      	movs	r2, #10
 8003528:	e017      	b.n	800355a <_printf_i+0xe6>
 800352a:	6820      	ldr	r0, [r4, #0]
 800352c:	6819      	ldr	r1, [r3, #0]
 800352e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003532:	d003      	beq.n	800353c <_printf_i+0xc8>
 8003534:	1d08      	adds	r0, r1, #4
 8003536:	6018      	str	r0, [r3, #0]
 8003538:	680b      	ldr	r3, [r1, #0]
 800353a:	e006      	b.n	800354a <_printf_i+0xd6>
 800353c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003540:	f101 0004 	add.w	r0, r1, #4
 8003544:	6018      	str	r0, [r3, #0]
 8003546:	d0f7      	beq.n	8003538 <_printf_i+0xc4>
 8003548:	880b      	ldrh	r3, [r1, #0]
 800354a:	4959      	ldr	r1, [pc, #356]	; (80036b0 <_printf_i+0x23c>)
 800354c:	2a6f      	cmp	r2, #111	; 0x6f
 800354e:	bf14      	ite	ne
 8003550:	220a      	movne	r2, #10
 8003552:	2208      	moveq	r2, #8
 8003554:	2000      	movs	r0, #0
 8003556:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800355a:	6865      	ldr	r5, [r4, #4]
 800355c:	60a5      	str	r5, [r4, #8]
 800355e:	2d00      	cmp	r5, #0
 8003560:	f2c0 809c 	blt.w	800369c <_printf_i+0x228>
 8003564:	6820      	ldr	r0, [r4, #0]
 8003566:	f020 0004 	bic.w	r0, r0, #4
 800356a:	6020      	str	r0, [r4, #0]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d13f      	bne.n	80035f0 <_printf_i+0x17c>
 8003570:	2d00      	cmp	r5, #0
 8003572:	f040 8095 	bne.w	80036a0 <_printf_i+0x22c>
 8003576:	4675      	mov	r5, lr
 8003578:	2a08      	cmp	r2, #8
 800357a:	d10b      	bne.n	8003594 <_printf_i+0x120>
 800357c:	6823      	ldr	r3, [r4, #0]
 800357e:	07da      	lsls	r2, r3, #31
 8003580:	d508      	bpl.n	8003594 <_printf_i+0x120>
 8003582:	6923      	ldr	r3, [r4, #16]
 8003584:	6862      	ldr	r2, [r4, #4]
 8003586:	429a      	cmp	r2, r3
 8003588:	bfde      	ittt	le
 800358a:	2330      	movle	r3, #48	; 0x30
 800358c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003590:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003594:	ebae 0305 	sub.w	r3, lr, r5
 8003598:	6123      	str	r3, [r4, #16]
 800359a:	f8cd 8000 	str.w	r8, [sp]
 800359e:	463b      	mov	r3, r7
 80035a0:	aa03      	add	r2, sp, #12
 80035a2:	4621      	mov	r1, r4
 80035a4:	4630      	mov	r0, r6
 80035a6:	f7ff feef 	bl	8003388 <_printf_common>
 80035aa:	3001      	adds	r0, #1
 80035ac:	d155      	bne.n	800365a <_printf_i+0x1e6>
 80035ae:	f04f 30ff 	mov.w	r0, #4294967295
 80035b2:	b005      	add	sp, #20
 80035b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035b8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80035bc:	493c      	ldr	r1, [pc, #240]	; (80036b0 <_printf_i+0x23c>)
 80035be:	6822      	ldr	r2, [r4, #0]
 80035c0:	6818      	ldr	r0, [r3, #0]
 80035c2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80035c6:	f100 0504 	add.w	r5, r0, #4
 80035ca:	601d      	str	r5, [r3, #0]
 80035cc:	d001      	beq.n	80035d2 <_printf_i+0x15e>
 80035ce:	6803      	ldr	r3, [r0, #0]
 80035d0:	e002      	b.n	80035d8 <_printf_i+0x164>
 80035d2:	0655      	lsls	r5, r2, #25
 80035d4:	d5fb      	bpl.n	80035ce <_printf_i+0x15a>
 80035d6:	8803      	ldrh	r3, [r0, #0]
 80035d8:	07d0      	lsls	r0, r2, #31
 80035da:	bf44      	itt	mi
 80035dc:	f042 0220 	orrmi.w	r2, r2, #32
 80035e0:	6022      	strmi	r2, [r4, #0]
 80035e2:	b91b      	cbnz	r3, 80035ec <_printf_i+0x178>
 80035e4:	6822      	ldr	r2, [r4, #0]
 80035e6:	f022 0220 	bic.w	r2, r2, #32
 80035ea:	6022      	str	r2, [r4, #0]
 80035ec:	2210      	movs	r2, #16
 80035ee:	e7b1      	b.n	8003554 <_printf_i+0xe0>
 80035f0:	4675      	mov	r5, lr
 80035f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80035f6:	fb02 3310 	mls	r3, r2, r0, r3
 80035fa:	5ccb      	ldrb	r3, [r1, r3]
 80035fc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003600:	4603      	mov	r3, r0
 8003602:	2800      	cmp	r0, #0
 8003604:	d1f5      	bne.n	80035f2 <_printf_i+0x17e>
 8003606:	e7b7      	b.n	8003578 <_printf_i+0x104>
 8003608:	6808      	ldr	r0, [r1, #0]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	6949      	ldr	r1, [r1, #20]
 800360e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003612:	d004      	beq.n	800361e <_printf_i+0x1aa>
 8003614:	1d10      	adds	r0, r2, #4
 8003616:	6018      	str	r0, [r3, #0]
 8003618:	6813      	ldr	r3, [r2, #0]
 800361a:	6019      	str	r1, [r3, #0]
 800361c:	e007      	b.n	800362e <_printf_i+0x1ba>
 800361e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003622:	f102 0004 	add.w	r0, r2, #4
 8003626:	6018      	str	r0, [r3, #0]
 8003628:	6813      	ldr	r3, [r2, #0]
 800362a:	d0f6      	beq.n	800361a <_printf_i+0x1a6>
 800362c:	8019      	strh	r1, [r3, #0]
 800362e:	2300      	movs	r3, #0
 8003630:	6123      	str	r3, [r4, #16]
 8003632:	4675      	mov	r5, lr
 8003634:	e7b1      	b.n	800359a <_printf_i+0x126>
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	1d11      	adds	r1, r2, #4
 800363a:	6019      	str	r1, [r3, #0]
 800363c:	6815      	ldr	r5, [r2, #0]
 800363e:	6862      	ldr	r2, [r4, #4]
 8003640:	2100      	movs	r1, #0
 8003642:	4628      	mov	r0, r5
 8003644:	f7fc fdd4 	bl	80001f0 <memchr>
 8003648:	b108      	cbz	r0, 800364e <_printf_i+0x1da>
 800364a:	1b40      	subs	r0, r0, r5
 800364c:	6060      	str	r0, [r4, #4]
 800364e:	6863      	ldr	r3, [r4, #4]
 8003650:	6123      	str	r3, [r4, #16]
 8003652:	2300      	movs	r3, #0
 8003654:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003658:	e79f      	b.n	800359a <_printf_i+0x126>
 800365a:	6923      	ldr	r3, [r4, #16]
 800365c:	462a      	mov	r2, r5
 800365e:	4639      	mov	r1, r7
 8003660:	4630      	mov	r0, r6
 8003662:	47c0      	blx	r8
 8003664:	3001      	adds	r0, #1
 8003666:	d0a2      	beq.n	80035ae <_printf_i+0x13a>
 8003668:	6823      	ldr	r3, [r4, #0]
 800366a:	079b      	lsls	r3, r3, #30
 800366c:	d507      	bpl.n	800367e <_printf_i+0x20a>
 800366e:	2500      	movs	r5, #0
 8003670:	f104 0919 	add.w	r9, r4, #25
 8003674:	68e3      	ldr	r3, [r4, #12]
 8003676:	9a03      	ldr	r2, [sp, #12]
 8003678:	1a9b      	subs	r3, r3, r2
 800367a:	429d      	cmp	r5, r3
 800367c:	db05      	blt.n	800368a <_printf_i+0x216>
 800367e:	68e0      	ldr	r0, [r4, #12]
 8003680:	9b03      	ldr	r3, [sp, #12]
 8003682:	4298      	cmp	r0, r3
 8003684:	bfb8      	it	lt
 8003686:	4618      	movlt	r0, r3
 8003688:	e793      	b.n	80035b2 <_printf_i+0x13e>
 800368a:	2301      	movs	r3, #1
 800368c:	464a      	mov	r2, r9
 800368e:	4639      	mov	r1, r7
 8003690:	4630      	mov	r0, r6
 8003692:	47c0      	blx	r8
 8003694:	3001      	adds	r0, #1
 8003696:	d08a      	beq.n	80035ae <_printf_i+0x13a>
 8003698:	3501      	adds	r5, #1
 800369a:	e7eb      	b.n	8003674 <_printf_i+0x200>
 800369c:	2b00      	cmp	r3, #0
 800369e:	d1a7      	bne.n	80035f0 <_printf_i+0x17c>
 80036a0:	780b      	ldrb	r3, [r1, #0]
 80036a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036aa:	e765      	b.n	8003578 <_printf_i+0x104>
 80036ac:	08003c6e 	.word	0x08003c6e
 80036b0:	08003c5d 	.word	0x08003c5d

080036b4 <memcpy>:
 80036b4:	b510      	push	{r4, lr}
 80036b6:	1e43      	subs	r3, r0, #1
 80036b8:	440a      	add	r2, r1
 80036ba:	4291      	cmp	r1, r2
 80036bc:	d100      	bne.n	80036c0 <memcpy+0xc>
 80036be:	bd10      	pop	{r4, pc}
 80036c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036c8:	e7f7      	b.n	80036ba <memcpy+0x6>

080036ca <memmove>:
 80036ca:	4288      	cmp	r0, r1
 80036cc:	b510      	push	{r4, lr}
 80036ce:	eb01 0302 	add.w	r3, r1, r2
 80036d2:	d803      	bhi.n	80036dc <memmove+0x12>
 80036d4:	1e42      	subs	r2, r0, #1
 80036d6:	4299      	cmp	r1, r3
 80036d8:	d10c      	bne.n	80036f4 <memmove+0x2a>
 80036da:	bd10      	pop	{r4, pc}
 80036dc:	4298      	cmp	r0, r3
 80036de:	d2f9      	bcs.n	80036d4 <memmove+0xa>
 80036e0:	1881      	adds	r1, r0, r2
 80036e2:	1ad2      	subs	r2, r2, r3
 80036e4:	42d3      	cmn	r3, r2
 80036e6:	d100      	bne.n	80036ea <memmove+0x20>
 80036e8:	bd10      	pop	{r4, pc}
 80036ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80036ee:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80036f2:	e7f7      	b.n	80036e4 <memmove+0x1a>
 80036f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036f8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80036fc:	e7eb      	b.n	80036d6 <memmove+0xc>
	...

08003700 <_free_r>:
 8003700:	b538      	push	{r3, r4, r5, lr}
 8003702:	4605      	mov	r5, r0
 8003704:	2900      	cmp	r1, #0
 8003706:	d045      	beq.n	8003794 <_free_r+0x94>
 8003708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800370c:	1f0c      	subs	r4, r1, #4
 800370e:	2b00      	cmp	r3, #0
 8003710:	bfb8      	it	lt
 8003712:	18e4      	addlt	r4, r4, r3
 8003714:	f000 f8d6 	bl	80038c4 <__malloc_lock>
 8003718:	4a1f      	ldr	r2, [pc, #124]	; (8003798 <_free_r+0x98>)
 800371a:	6813      	ldr	r3, [r2, #0]
 800371c:	4610      	mov	r0, r2
 800371e:	b933      	cbnz	r3, 800372e <_free_r+0x2e>
 8003720:	6063      	str	r3, [r4, #4]
 8003722:	6014      	str	r4, [r2, #0]
 8003724:	4628      	mov	r0, r5
 8003726:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800372a:	f000 b8cc 	b.w	80038c6 <__malloc_unlock>
 800372e:	42a3      	cmp	r3, r4
 8003730:	d90c      	bls.n	800374c <_free_r+0x4c>
 8003732:	6821      	ldr	r1, [r4, #0]
 8003734:	1862      	adds	r2, r4, r1
 8003736:	4293      	cmp	r3, r2
 8003738:	bf04      	itt	eq
 800373a:	681a      	ldreq	r2, [r3, #0]
 800373c:	685b      	ldreq	r3, [r3, #4]
 800373e:	6063      	str	r3, [r4, #4]
 8003740:	bf04      	itt	eq
 8003742:	1852      	addeq	r2, r2, r1
 8003744:	6022      	streq	r2, [r4, #0]
 8003746:	6004      	str	r4, [r0, #0]
 8003748:	e7ec      	b.n	8003724 <_free_r+0x24>
 800374a:	4613      	mov	r3, r2
 800374c:	685a      	ldr	r2, [r3, #4]
 800374e:	b10a      	cbz	r2, 8003754 <_free_r+0x54>
 8003750:	42a2      	cmp	r2, r4
 8003752:	d9fa      	bls.n	800374a <_free_r+0x4a>
 8003754:	6819      	ldr	r1, [r3, #0]
 8003756:	1858      	adds	r0, r3, r1
 8003758:	42a0      	cmp	r0, r4
 800375a:	d10b      	bne.n	8003774 <_free_r+0x74>
 800375c:	6820      	ldr	r0, [r4, #0]
 800375e:	4401      	add	r1, r0
 8003760:	1858      	adds	r0, r3, r1
 8003762:	4282      	cmp	r2, r0
 8003764:	6019      	str	r1, [r3, #0]
 8003766:	d1dd      	bne.n	8003724 <_free_r+0x24>
 8003768:	6810      	ldr	r0, [r2, #0]
 800376a:	6852      	ldr	r2, [r2, #4]
 800376c:	605a      	str	r2, [r3, #4]
 800376e:	4401      	add	r1, r0
 8003770:	6019      	str	r1, [r3, #0]
 8003772:	e7d7      	b.n	8003724 <_free_r+0x24>
 8003774:	d902      	bls.n	800377c <_free_r+0x7c>
 8003776:	230c      	movs	r3, #12
 8003778:	602b      	str	r3, [r5, #0]
 800377a:	e7d3      	b.n	8003724 <_free_r+0x24>
 800377c:	6820      	ldr	r0, [r4, #0]
 800377e:	1821      	adds	r1, r4, r0
 8003780:	428a      	cmp	r2, r1
 8003782:	bf04      	itt	eq
 8003784:	6811      	ldreq	r1, [r2, #0]
 8003786:	6852      	ldreq	r2, [r2, #4]
 8003788:	6062      	str	r2, [r4, #4]
 800378a:	bf04      	itt	eq
 800378c:	1809      	addeq	r1, r1, r0
 800378e:	6021      	streq	r1, [r4, #0]
 8003790:	605c      	str	r4, [r3, #4]
 8003792:	e7c7      	b.n	8003724 <_free_r+0x24>
 8003794:	bd38      	pop	{r3, r4, r5, pc}
 8003796:	bf00      	nop
 8003798:	200000a4 	.word	0x200000a4

0800379c <_malloc_r>:
 800379c:	b570      	push	{r4, r5, r6, lr}
 800379e:	1ccd      	adds	r5, r1, #3
 80037a0:	f025 0503 	bic.w	r5, r5, #3
 80037a4:	3508      	adds	r5, #8
 80037a6:	2d0c      	cmp	r5, #12
 80037a8:	bf38      	it	cc
 80037aa:	250c      	movcc	r5, #12
 80037ac:	2d00      	cmp	r5, #0
 80037ae:	4606      	mov	r6, r0
 80037b0:	db01      	blt.n	80037b6 <_malloc_r+0x1a>
 80037b2:	42a9      	cmp	r1, r5
 80037b4:	d903      	bls.n	80037be <_malloc_r+0x22>
 80037b6:	230c      	movs	r3, #12
 80037b8:	6033      	str	r3, [r6, #0]
 80037ba:	2000      	movs	r0, #0
 80037bc:	bd70      	pop	{r4, r5, r6, pc}
 80037be:	f000 f881 	bl	80038c4 <__malloc_lock>
 80037c2:	4a23      	ldr	r2, [pc, #140]	; (8003850 <_malloc_r+0xb4>)
 80037c4:	6814      	ldr	r4, [r2, #0]
 80037c6:	4621      	mov	r1, r4
 80037c8:	b991      	cbnz	r1, 80037f0 <_malloc_r+0x54>
 80037ca:	4c22      	ldr	r4, [pc, #136]	; (8003854 <_malloc_r+0xb8>)
 80037cc:	6823      	ldr	r3, [r4, #0]
 80037ce:	b91b      	cbnz	r3, 80037d8 <_malloc_r+0x3c>
 80037d0:	4630      	mov	r0, r6
 80037d2:	f000 f867 	bl	80038a4 <_sbrk_r>
 80037d6:	6020      	str	r0, [r4, #0]
 80037d8:	4629      	mov	r1, r5
 80037da:	4630      	mov	r0, r6
 80037dc:	f000 f862 	bl	80038a4 <_sbrk_r>
 80037e0:	1c43      	adds	r3, r0, #1
 80037e2:	d126      	bne.n	8003832 <_malloc_r+0x96>
 80037e4:	230c      	movs	r3, #12
 80037e6:	6033      	str	r3, [r6, #0]
 80037e8:	4630      	mov	r0, r6
 80037ea:	f000 f86c 	bl	80038c6 <__malloc_unlock>
 80037ee:	e7e4      	b.n	80037ba <_malloc_r+0x1e>
 80037f0:	680b      	ldr	r3, [r1, #0]
 80037f2:	1b5b      	subs	r3, r3, r5
 80037f4:	d41a      	bmi.n	800382c <_malloc_r+0x90>
 80037f6:	2b0b      	cmp	r3, #11
 80037f8:	d90f      	bls.n	800381a <_malloc_r+0x7e>
 80037fa:	600b      	str	r3, [r1, #0]
 80037fc:	50cd      	str	r5, [r1, r3]
 80037fe:	18cc      	adds	r4, r1, r3
 8003800:	4630      	mov	r0, r6
 8003802:	f000 f860 	bl	80038c6 <__malloc_unlock>
 8003806:	f104 000b 	add.w	r0, r4, #11
 800380a:	1d23      	adds	r3, r4, #4
 800380c:	f020 0007 	bic.w	r0, r0, #7
 8003810:	1ac3      	subs	r3, r0, r3
 8003812:	d01b      	beq.n	800384c <_malloc_r+0xb0>
 8003814:	425a      	negs	r2, r3
 8003816:	50e2      	str	r2, [r4, r3]
 8003818:	bd70      	pop	{r4, r5, r6, pc}
 800381a:	428c      	cmp	r4, r1
 800381c:	bf0d      	iteet	eq
 800381e:	6863      	ldreq	r3, [r4, #4]
 8003820:	684b      	ldrne	r3, [r1, #4]
 8003822:	6063      	strne	r3, [r4, #4]
 8003824:	6013      	streq	r3, [r2, #0]
 8003826:	bf18      	it	ne
 8003828:	460c      	movne	r4, r1
 800382a:	e7e9      	b.n	8003800 <_malloc_r+0x64>
 800382c:	460c      	mov	r4, r1
 800382e:	6849      	ldr	r1, [r1, #4]
 8003830:	e7ca      	b.n	80037c8 <_malloc_r+0x2c>
 8003832:	1cc4      	adds	r4, r0, #3
 8003834:	f024 0403 	bic.w	r4, r4, #3
 8003838:	42a0      	cmp	r0, r4
 800383a:	d005      	beq.n	8003848 <_malloc_r+0xac>
 800383c:	1a21      	subs	r1, r4, r0
 800383e:	4630      	mov	r0, r6
 8003840:	f000 f830 	bl	80038a4 <_sbrk_r>
 8003844:	3001      	adds	r0, #1
 8003846:	d0cd      	beq.n	80037e4 <_malloc_r+0x48>
 8003848:	6025      	str	r5, [r4, #0]
 800384a:	e7d9      	b.n	8003800 <_malloc_r+0x64>
 800384c:	bd70      	pop	{r4, r5, r6, pc}
 800384e:	bf00      	nop
 8003850:	200000a4 	.word	0x200000a4
 8003854:	200000a8 	.word	0x200000a8

08003858 <_realloc_r>:
 8003858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800385a:	4607      	mov	r7, r0
 800385c:	4614      	mov	r4, r2
 800385e:	460e      	mov	r6, r1
 8003860:	b921      	cbnz	r1, 800386c <_realloc_r+0x14>
 8003862:	4611      	mov	r1, r2
 8003864:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003868:	f7ff bf98 	b.w	800379c <_malloc_r>
 800386c:	b922      	cbnz	r2, 8003878 <_realloc_r+0x20>
 800386e:	f7ff ff47 	bl	8003700 <_free_r>
 8003872:	4625      	mov	r5, r4
 8003874:	4628      	mov	r0, r5
 8003876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003878:	f000 f826 	bl	80038c8 <_malloc_usable_size_r>
 800387c:	4284      	cmp	r4, r0
 800387e:	d90f      	bls.n	80038a0 <_realloc_r+0x48>
 8003880:	4621      	mov	r1, r4
 8003882:	4638      	mov	r0, r7
 8003884:	f7ff ff8a 	bl	800379c <_malloc_r>
 8003888:	4605      	mov	r5, r0
 800388a:	2800      	cmp	r0, #0
 800388c:	d0f2      	beq.n	8003874 <_realloc_r+0x1c>
 800388e:	4631      	mov	r1, r6
 8003890:	4622      	mov	r2, r4
 8003892:	f7ff ff0f 	bl	80036b4 <memcpy>
 8003896:	4631      	mov	r1, r6
 8003898:	4638      	mov	r0, r7
 800389a:	f7ff ff31 	bl	8003700 <_free_r>
 800389e:	e7e9      	b.n	8003874 <_realloc_r+0x1c>
 80038a0:	4635      	mov	r5, r6
 80038a2:	e7e7      	b.n	8003874 <_realloc_r+0x1c>

080038a4 <_sbrk_r>:
 80038a4:	b538      	push	{r3, r4, r5, lr}
 80038a6:	4c06      	ldr	r4, [pc, #24]	; (80038c0 <_sbrk_r+0x1c>)
 80038a8:	2300      	movs	r3, #0
 80038aa:	4605      	mov	r5, r0
 80038ac:	4608      	mov	r0, r1
 80038ae:	6023      	str	r3, [r4, #0]
 80038b0:	f000 f98c 	bl	8003bcc <_sbrk>
 80038b4:	1c43      	adds	r3, r0, #1
 80038b6:	d102      	bne.n	80038be <_sbrk_r+0x1a>
 80038b8:	6823      	ldr	r3, [r4, #0]
 80038ba:	b103      	cbz	r3, 80038be <_sbrk_r+0x1a>
 80038bc:	602b      	str	r3, [r5, #0]
 80038be:	bd38      	pop	{r3, r4, r5, pc}
 80038c0:	20000224 	.word	0x20000224

080038c4 <__malloc_lock>:
 80038c4:	4770      	bx	lr

080038c6 <__malloc_unlock>:
 80038c6:	4770      	bx	lr

080038c8 <_malloc_usable_size_r>:
 80038c8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80038cc:	2800      	cmp	r0, #0
 80038ce:	f1a0 0004 	sub.w	r0, r0, #4
 80038d2:	bfbc      	itt	lt
 80038d4:	580b      	ldrlt	r3, [r1, r0]
 80038d6:	18c0      	addlt	r0, r0, r3
 80038d8:	4770      	bx	lr
	...

080038dc <logf>:
 80038dc:	b510      	push	{r4, lr}
 80038de:	ed2d 8b02 	vpush	{d8}
 80038e2:	b08a      	sub	sp, #40	; 0x28
 80038e4:	eeb0 8a40 	vmov.f32	s16, s0
 80038e8:	f000 f86e 	bl	80039c8 <__ieee754_logf>
 80038ec:	4b31      	ldr	r3, [pc, #196]	; (80039b4 <logf+0xd8>)
 80038ee:	f993 4000 	ldrsb.w	r4, [r3]
 80038f2:	1c63      	adds	r3, r4, #1
 80038f4:	d059      	beq.n	80039aa <logf+0xce>
 80038f6:	eeb4 8a48 	vcmp.f32	s16, s16
 80038fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038fe:	d654      	bvs.n	80039aa <logf+0xce>
 8003900:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003908:	dc4f      	bgt.n	80039aa <logf+0xce>
 800390a:	4b2b      	ldr	r3, [pc, #172]	; (80039b8 <logf+0xdc>)
 800390c:	9301      	str	r3, [sp, #4]
 800390e:	ee18 0a10 	vmov	r0, s16
 8003912:	2300      	movs	r3, #0
 8003914:	9308      	str	r3, [sp, #32]
 8003916:	f7fc fe1f 	bl	8000558 <__aeabi_f2d>
 800391a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800391e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003922:	b994      	cbnz	r4, 800394a <logf+0x6e>
 8003924:	4b25      	ldr	r3, [pc, #148]	; (80039bc <logf+0xe0>)
 8003926:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800392a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800392e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003932:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003936:	d025      	beq.n	8003984 <logf+0xa8>
 8003938:	2301      	movs	r3, #1
 800393a:	2c02      	cmp	r4, #2
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	d116      	bne.n	800396e <logf+0x92>
 8003940:	f000 f93e 	bl	8003bc0 <__errno>
 8003944:	2321      	movs	r3, #33	; 0x21
 8003946:	6003      	str	r3, [r0, #0]
 8003948:	e016      	b.n	8003978 <logf+0x9c>
 800394a:	4b1d      	ldr	r3, [pc, #116]	; (80039c0 <logf+0xe4>)
 800394c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003950:	2200      	movs	r2, #0
 8003952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003956:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800395a:	d1ed      	bne.n	8003938 <logf+0x5c>
 800395c:	2302      	movs	r3, #2
 800395e:	429c      	cmp	r4, r3
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	d111      	bne.n	8003988 <logf+0xac>
 8003964:	f000 f92c 	bl	8003bc0 <__errno>
 8003968:	2322      	movs	r3, #34	; 0x22
 800396a:	6003      	str	r3, [r0, #0]
 800396c:	e011      	b.n	8003992 <logf+0xb6>
 800396e:	4668      	mov	r0, sp
 8003970:	f000 f91c 	bl	8003bac <matherr>
 8003974:	2800      	cmp	r0, #0
 8003976:	d0e3      	beq.n	8003940 <logf+0x64>
 8003978:	4812      	ldr	r0, [pc, #72]	; (80039c4 <logf+0xe8>)
 800397a:	f000 f919 	bl	8003bb0 <nan>
 800397e:	ed8d 0b06 	vstr	d0, [sp, #24]
 8003982:	e006      	b.n	8003992 <logf+0xb6>
 8003984:	2302      	movs	r3, #2
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	4668      	mov	r0, sp
 800398a:	f000 f90f 	bl	8003bac <matherr>
 800398e:	2800      	cmp	r0, #0
 8003990:	d0e8      	beq.n	8003964 <logf+0x88>
 8003992:	9b08      	ldr	r3, [sp, #32]
 8003994:	b11b      	cbz	r3, 800399e <logf+0xc2>
 8003996:	f000 f913 	bl	8003bc0 <__errno>
 800399a:	9b08      	ldr	r3, [sp, #32]
 800399c:	6003      	str	r3, [r0, #0]
 800399e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80039a2:	f7fd f83f 	bl	8000a24 <__aeabi_d2f>
 80039a6:	ee00 0a10 	vmov	s0, r0
 80039aa:	b00a      	add	sp, #40	; 0x28
 80039ac:	ecbd 8b02 	vpop	{d8}
 80039b0:	bd10      	pop	{r4, pc}
 80039b2:	bf00      	nop
 80039b4:	20000078 	.word	0x20000078
 80039b8:	08003c7f 	.word	0x08003c7f
 80039bc:	c7efffff 	.word	0xc7efffff
 80039c0:	fff00000 	.word	0xfff00000
 80039c4:	08003c51 	.word	0x08003c51

080039c8 <__ieee754_logf>:
 80039c8:	ee10 3a10 	vmov	r3, s0
 80039cc:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80039d0:	d106      	bne.n	80039e0 <__ieee754_logf+0x18>
 80039d2:	eddf 7a67 	vldr	s15, [pc, #412]	; 8003b70 <__ieee754_logf+0x1a8>
 80039d6:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8003b74 <__ieee754_logf+0x1ac>
 80039da:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80039de:	4770      	bx	lr
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	da04      	bge.n	80039ee <__ieee754_logf+0x26>
 80039e4:	ee30 7a40 	vsub.f32	s14, s0, s0
 80039e8:	eddf 7a61 	vldr	s15, [pc, #388]	; 8003b70 <__ieee754_logf+0x1a8>
 80039ec:	e7f5      	b.n	80039da <__ieee754_logf+0x12>
 80039ee:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80039f2:	db02      	blt.n	80039fa <__ieee754_logf+0x32>
 80039f4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80039f8:	4770      	bx	lr
 80039fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039fe:	bfbf      	itttt	lt
 8003a00:	eddf 7a5d 	vldrlt	s15, [pc, #372]	; 8003b78 <__ieee754_logf+0x1b0>
 8003a04:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8003a08:	f06f 0118 	mvnlt.w	r1, #24
 8003a0c:	ee17 3a90 	vmovlt	r3, s15
 8003a10:	ea4f 52e3 	mov.w	r2, r3, asr #23
 8003a14:	bfa8      	it	ge
 8003a16:	2100      	movge	r1, #0
 8003a18:	3a7f      	subs	r2, #127	; 0x7f
 8003a1a:	440a      	add	r2, r1
 8003a1c:	4957      	ldr	r1, [pc, #348]	; (8003b7c <__ieee754_logf+0x1b4>)
 8003a1e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003a22:	4419      	add	r1, r3
 8003a24:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
 8003a28:	eb02 52d1 	add.w	r2, r2, r1, lsr #23
 8003a2c:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 8003a30:	4319      	orrs	r1, r3
 8003a32:	ee07 1a90 	vmov	s15, r1
 8003a36:	f103 010f 	add.w	r1, r3, #15
 8003a3a:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8003a3e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003a42:	290f      	cmp	r1, #15
 8003a44:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8003a48:	dc31      	bgt.n	8003aae <__ieee754_logf+0xe6>
 8003a4a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8003a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a52:	d10f      	bne.n	8003a74 <__ieee754_logf+0xac>
 8003a54:	2a00      	cmp	r2, #0
 8003a56:	f000 8087 	beq.w	8003b68 <__ieee754_logf+0x1a0>
 8003a5a:	ee07 2a90 	vmov	s15, r2
 8003a5e:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8003b80 <__ieee754_logf+0x1b8>
 8003a62:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8003b84 <__ieee754_logf+0x1bc>
 8003a66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a6a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003a6e:	eea7 0a87 	vfma.f32	s0, s15, s14
 8003a72:	4770      	bx	lr
 8003a74:	eddf 7a44 	vldr	s15, [pc, #272]	; 8003b88 <__ieee754_logf+0x1c0>
 8003a78:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003a7c:	eea0 7a67 	vfms.f32	s14, s0, s15
 8003a80:	ee60 7a00 	vmul.f32	s15, s0, s0
 8003a84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a88:	b912      	cbnz	r2, 8003a90 <__ieee754_logf+0xc8>
 8003a8a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8003a8e:	4770      	bx	lr
 8003a90:	ee07 2a90 	vmov	s15, r2
 8003a94:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8003b80 <__ieee754_logf+0x1b8>
 8003a98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a9c:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8003aa0:	ee37 0a40 	vsub.f32	s0, s14, s0
 8003aa4:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003b84 <__ieee754_logf+0x1bc>
 8003aa8:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8003aac:	4770      	bx	lr
 8003aae:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8003ab2:	ee70 7a27 	vadd.f32	s15, s0, s15
 8003ab6:	ed9f 5a35 	vldr	s10, [pc, #212]	; 8003b8c <__ieee754_logf+0x1c4>
 8003aba:	4935      	ldr	r1, [pc, #212]	; (8003b90 <__ieee754_logf+0x1c8>)
 8003abc:	eec0 6a27 	vdiv.f32	s13, s0, s15
 8003ac0:	4419      	add	r1, r3
 8003ac2:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 8003ac6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003aca:	430b      	orrs	r3, r1
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	ee07 2a90 	vmov	s15, r2
 8003ad2:	ee26 6aa6 	vmul.f32	s12, s13, s13
 8003ad6:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003ada:	ee26 7a06 	vmul.f32	s14, s12, s12
 8003ade:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8003b94 <__ieee754_logf+0x1cc>
 8003ae2:	eee7 7a05 	vfma.f32	s15, s14, s10
 8003ae6:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 8003b98 <__ieee754_logf+0x1d0>
 8003aea:	eea7 5a27 	vfma.f32	s10, s14, s15
 8003aee:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8003b9c <__ieee754_logf+0x1d4>
 8003af2:	eee7 7a05 	vfma.f32	s15, s14, s10
 8003af6:	ed9f 5a2a 	vldr	s10, [pc, #168]	; 8003ba0 <__ieee754_logf+0x1d8>
 8003afa:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003afe:	ed9f 6a29 	vldr	s12, [pc, #164]	; 8003ba4 <__ieee754_logf+0x1dc>
 8003b02:	eea7 5a06 	vfma.f32	s10, s14, s12
 8003b06:	ed9f 6a28 	vldr	s12, [pc, #160]	; 8003ba8 <__ieee754_logf+0x1e0>
 8003b0a:	eea7 6a05 	vfma.f32	s12, s14, s10
 8003b0e:	eee7 7a06 	vfma.f32	s15, s14, s12
 8003b12:	dd1a      	ble.n	8003b4a <__ieee754_logf+0x182>
 8003b14:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003b18:	ee20 7a07 	vmul.f32	s14, s0, s14
 8003b1c:	ee27 7a00 	vmul.f32	s14, s14, s0
 8003b20:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b24:	b912      	cbnz	r2, 8003b2c <__ieee754_logf+0x164>
 8003b26:	eea6 7ae7 	vfms.f32	s14, s13, s15
 8003b2a:	e7ae      	b.n	8003a8a <__ieee754_logf+0xc2>
 8003b2c:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8003b80 <__ieee754_logf+0x1b8>
 8003b30:	ee25 6a86 	vmul.f32	s12, s11, s12
 8003b34:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8003b38:	ee37 7a46 	vsub.f32	s14, s14, s12
 8003b3c:	ee37 0a40 	vsub.f32	s0, s14, s0
 8003b40:	eddf 7a10 	vldr	s15, [pc, #64]	; 8003b84 <__ieee754_logf+0x1bc>
 8003b44:	ee95 0aa7 	vfnms.f32	s0, s11, s15
 8003b48:	4770      	bx	lr
 8003b4a:	ee70 7a67 	vsub.f32	s15, s0, s15
 8003b4e:	b912      	cbnz	r2, 8003b56 <__ieee754_logf+0x18e>
 8003b50:	eea6 0ae7 	vfms.f32	s0, s13, s15
 8003b54:	4770      	bx	lr
 8003b56:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003b80 <__ieee754_logf+0x1b8>
 8003b5a:	ee27 7a65 	vnmul.f32	s14, s14, s11
 8003b5e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003b62:	ee37 0a40 	vsub.f32	s0, s14, s0
 8003b66:	e7eb      	b.n	8003b40 <__ieee754_logf+0x178>
 8003b68:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003b70 <__ieee754_logf+0x1a8>
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	00000000 	.word	0x00000000
 8003b74:	cc000000 	.word	0xcc000000
 8003b78:	4c000000 	.word	0x4c000000
 8003b7c:	004afb20 	.word	0x004afb20
 8003b80:	3717f7d1 	.word	0x3717f7d1
 8003b84:	3f317180 	.word	0x3f317180
 8003b88:	3eaaaaab 	.word	0x3eaaaaab
 8003b8c:	3e178897 	.word	0x3e178897
 8003b90:	ffcf5c30 	.word	0xffcf5c30
 8003b94:	3e3a3325 	.word	0x3e3a3325
 8003b98:	3e924925 	.word	0x3e924925
 8003b9c:	3f2aaaab 	.word	0x3f2aaaab
 8003ba0:	3e638e29 	.word	0x3e638e29
 8003ba4:	3e1cd04f 	.word	0x3e1cd04f
 8003ba8:	3ecccccd 	.word	0x3ecccccd

08003bac <matherr>:
 8003bac:	2000      	movs	r0, #0
 8003bae:	4770      	bx	lr

08003bb0 <nan>:
 8003bb0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8003bb8 <nan+0x8>
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	00000000 	.word	0x00000000
 8003bbc:	7ff80000 	.word	0x7ff80000

08003bc0 <__errno>:
 8003bc0:	4b01      	ldr	r3, [pc, #4]	; (8003bc8 <__errno+0x8>)
 8003bc2:	6818      	ldr	r0, [r3, #0]
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	20000014 	.word	0x20000014

08003bcc <_sbrk>:
 8003bcc:	4b04      	ldr	r3, [pc, #16]	; (8003be0 <_sbrk+0x14>)
 8003bce:	6819      	ldr	r1, [r3, #0]
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	b909      	cbnz	r1, 8003bd8 <_sbrk+0xc>
 8003bd4:	4903      	ldr	r1, [pc, #12]	; (8003be4 <_sbrk+0x18>)
 8003bd6:	6019      	str	r1, [r3, #0]
 8003bd8:	6818      	ldr	r0, [r3, #0]
 8003bda:	4402      	add	r2, r0
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	4770      	bx	lr
 8003be0:	200000ac 	.word	0x200000ac
 8003be4:	20000228 	.word	0x20000228

08003be8 <_init>:
 8003be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bea:	bf00      	nop
 8003bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bee:	bc08      	pop	{r3}
 8003bf0:	469e      	mov	lr, r3
 8003bf2:	4770      	bx	lr

08003bf4 <_fini>:
 8003bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf6:	bf00      	nop
 8003bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bfa:	bc08      	pop	{r3}
 8003bfc:	469e      	mov	lr, r3
 8003bfe:	4770      	bx	lr
