project:
  title: "TinyTapeout 12-Hour Digital Clock"
  author: "Your Name"
  description: "A Verilog implementation of a 12-hour digital clock with AM/PM indication for TinyTapeout"
  
design:
  top_module: "tt_um_clock_12h"
  language: "Verilog"
  clock_frequency: "1Hz"
  
ports:
  inputs:
    - name: "clk"
      width: 1
      description: "Clock input"
    - name: "rst_n"
      width: 1
      description: "Active low reset"
    - name: "ui_in"
      width: 8
      description: "User input (unused)"
    - name: "uio_in"
      width: 8
      description: "Bidirectional input (unused)"
    - name: "ena"
      width: 1
      description: "Module enable"
  outputs:
    - name: "uo_out"
      width: 8
      description: "User output [7]=AM/PM, [5:4]=seconds[5:4], [3:0]=hours"
    - name: "uio_out" 
      width: 8
      description: "Bidirectional output [5:0]=minutes"
    - name: "uio_oe"
      width: 8
      description: "Bidirectional output enable"
    - name: "clk_out"
      width: 1
      description: "Clock output"
    - name: "rst_out"
      width: 1
      description: "Reset output"

features:
  - "12-hour format with AM/PM"
  - "TinyTapeout compatible interface"
  - "Automatic rollover at midnight/noon"
  - "Active-low reset to 12:00:00 AM"
  - "Enable-controlled operation"

output_mapping:
  hours: "uo_out[3:0] (1-12)"
  minutes: "uio_out[5:0] (0-59)" 
  seconds_partial: "uo_out[5:4] (upper 2 bits only)"
  am_pm: "uo_out[7] (0=AM, 1=PM)"