
---------- Begin Simulation Statistics ----------
final_tick                               2542169685500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197754                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   197753                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.24                       # Real time elapsed on the host
host_tick_rate                              572471344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200447                       # Number of instructions simulated
sim_ops                                       4200447                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012160                       # Number of seconds simulated
sim_ticks                                 12159840500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.428084                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367772                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               701479                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2605                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            113069                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            965142                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28402                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          181100                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           152698                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1169705                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71177                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28847                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200447                       # Number of instructions committed
system.cpu.committedOps                       4200447                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.786615                       # CPI: cycles per instruction
system.cpu.discardedOps                        317444                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619951                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1480389                       # DTB hits
system.cpu.dtb.data_misses                       8477                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417598                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875765                       # DTB read hits
system.cpu.dtb.read_misses                       7571                       # DTB read misses
system.cpu.dtb.write_accesses                  202353                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604624                       # DTB write hits
system.cpu.dtb.write_misses                       906                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18275                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3693063                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1160415                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           686410                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17092123                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172813                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  983587                       # ITB accesses
system.cpu.itb.fetch_acv                          339                       # ITB acv
system.cpu.itb.fetch_hits                      978279                       # ITB hits
system.cpu.itb.fetch_misses                      5308                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11202974000     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9669500      0.08%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19220000      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932372500      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12164236000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8203749000     67.44%     67.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3960487000     32.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24306369                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543998     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840407     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593286     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200447                       # Class of committed instruction
system.cpu.quiesceCycles                        13312                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7214246                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22929452                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22929452                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22929452                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22929452                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117586.933333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117586.933333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117586.933333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117586.933333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13164488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13164488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13164488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13164488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67510.194872                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67510.194872                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67510.194872                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67510.194872                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22579955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22579955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117603.932292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117603.932292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12964991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12964991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67525.994792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67525.994792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288990                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539669008000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288990                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205562                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205562                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130942                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34918                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88919                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34554                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28995                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89509                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41327                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11415488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11415488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18150969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160247                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002715                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052031                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159812     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160247                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837192039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378400000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474642500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5724672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10224960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5724672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5724672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34918                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34918                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470785123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370094328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840879451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470785123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470785123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183781358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183781358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183781358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470785123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370094328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024660809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196083250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414458                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114229                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123623                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123623                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10463                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1974                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5797                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2047745250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4847157750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13715.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32465.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159765                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123623                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.615525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.293662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.761829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35232     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24643     29.65%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10193     12.27%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4703      5.66%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2452      2.95%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1488      1.79%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          988      1.19%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          621      0.75%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2783      3.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.951089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.366162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.568115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1365     18.24%     18.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5649     75.49%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.80%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.19%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           13      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6658     88.98%     88.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.15%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              488      6.52%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.39%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.90%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9555328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7783936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10224960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7911872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12159835500                       # Total gap between requests
system.mem_ctrls.avgGap                      42908.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5086272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7783936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418284433.911777079105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367525873.386250436306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640134712.293306827545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123623                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584714500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2262443250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298388224000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28896.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32174.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2413695.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319743480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169921125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568858080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315068760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5297129700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        208638240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7838812425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.647635                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    490305750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11263674750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273704760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145454760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497158200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319808520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5272728570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229186560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7697494410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.025936                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    543668000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11210312500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1010452                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12152640500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1699973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1699973                       # number of overall hits
system.cpu.icache.overall_hits::total         1699973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89510                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89510                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89510                       # number of overall misses
system.cpu.icache.overall_misses::total         89510                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5512655500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5512655500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5512655500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5512655500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1789483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1789483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1789483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1789483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61587.034968                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61587.034968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61587.034968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61587.034968                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88919                       # number of writebacks
system.cpu.icache.writebacks::total             88919                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89510                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89510                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89510                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89510                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5423146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5423146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5423146500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5423146500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60587.046140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60587.046140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60587.046140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60587.046140                       # average overall mshr miss latency
system.cpu.icache.replacements                  88919                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1699973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89510                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89510                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5512655500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5512655500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1789483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1789483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61587.034968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61587.034968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5423146500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5423146500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60587.046140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60587.046140                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838897                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1755243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.722496                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838897                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3668475                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3668475                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337249                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337249                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106075                       # number of overall misses
system.cpu.dcache.overall_misses::total        106075                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6801683000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6801683000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6801683000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6801683000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443324                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443324                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073494                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64121.451803                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64121.451803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64121.451803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64121.451803                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34742                       # number of writebacks
system.cpu.dcache.writebacks::total             34742                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4424935000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4424935000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4424935000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4424935000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048116                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048116                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048116                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048116                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63716.719225                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63716.719225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63716.719225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63716.719225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69293                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855276                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855276                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66982.873329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66982.873329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66799.285326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66799.285326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479265500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479265500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61608.271063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61608.271063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723705500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723705500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59419.680099                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59419.680099                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63641500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63641500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71668.355856                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71668.355856                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62753500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62753500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079371                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079371                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70668.355856                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70668.355856                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542169685500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.381050                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398712                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69293                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.185473                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.381050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001585                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001585                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2628130664500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   284293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   207.51                       # Real time elapsed on the host
host_tick_rate                              403161826                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58992961                       # Number of instructions simulated
sim_ops                                      58992961                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083659                       # Number of seconds simulated
sim_ticks                                 83659263000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.161537                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5952316                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8996641                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1141                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            733306                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8349627                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             179999                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          575469                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           395470                       # Number of indirect misses.
system.cpu.branchPred.lookups                10602666                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  414844                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        43937                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54053245                       # Number of instructions committed
system.cpu.committedOps                      54053245                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.093346                       # CPI: cycles per instruction
system.cpu.discardedOps                       1187225                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15156075                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15693444                       # DTB hits
system.cpu.dtb.data_misses                       3428                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10686395                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11011289                       # DTB read hits
system.cpu.dtb.read_misses                       3151                       # DTB read misses
system.cpu.dtb.write_accesses                 4469680                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4682155                       # DTB write hits
system.cpu.dtb.write_misses                       277                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123824                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38970545                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11871925                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4970514                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        92325550                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.323275                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18672131                       # ITB accesses
system.cpu.itb.fetch_acv                          104                       # ITB acv
system.cpu.itb.fetch_hits                    18670808                       # ITB hits
system.cpu.itb.fetch_misses                      1323                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4992      9.78%     10.05% # number of callpals executed
system.cpu.kern.callpal::rdps                     305      0.60%     10.65% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.65% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.65% # number of callpals executed
system.cpu.kern.callpal::rti                      395      0.77%     11.43% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.65% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.65% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.34%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51051                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52696                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       76                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1928     34.99%     34.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      86      1.56%     37.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3459     62.78%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5510                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1926     48.45%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       86      2.16%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1926     48.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3975                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              80847404500     96.64%     96.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61988000      0.07%     96.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                95037500      0.11%     96.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2657541500      3.18%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          83661971500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998963                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.556808                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.721416                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 352                      
system.cpu.kern.mode_good::user                   352                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               526                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 352                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.669202                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.801822                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6686420500      7.99%      7.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          76975551000     92.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        167205397                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        76                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897380      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37605091     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28400      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606966     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550134      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85027      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54053245                       # Class of committed instruction
system.cpu.quiesceCycles                       113129                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74879847                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1320953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2641780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1844041859                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1844041859                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1844041859                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1844041859                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118253.293510                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118253.293510                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118253.293510                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118253.293510                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            73                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.125000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1063447303                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1063447303                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1063447303                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1063447303                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68195.928113                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68195.928113                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68195.928113                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68195.928113                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4856975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4856975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115642.261905                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115642.261905                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2756975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2756975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65642.261905                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65642.261905                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1839184884                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1839184884                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118260.344907                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118260.344907                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1060690328                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1060690328                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68202.824588                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68202.824588                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1293973                       # Transaction distribution
system.membus.trans_dist::WriteReq                738                       # Transaction distribution
system.membus.trans_dist::WriteResp               738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31568                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1274037                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15220                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12095                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12095                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1274038                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19174                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3822113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3822113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3949957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    163076800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    163076800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3023552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3026603                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167098731                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1322368                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000110                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010507                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1322222     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     146      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1322368                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2553500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8020097214                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170383000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6514286500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       81538432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1998528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83536960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     81538432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      81538432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2020352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2020352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1274038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1305265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31568                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         974649179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23888903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             998538082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    974649179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        974649179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24149770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24149770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24149770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        974649179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23888903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022687852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1009443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    485672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089196500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        58007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        58007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2271392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             954701                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1305265                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1305574                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1305265                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1305574                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 789027                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                296131                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            406703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            147612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4718                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6419256000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2581190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16098718500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12434.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31184.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        86                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   409063                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  903773                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1305265                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1305574                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  507121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  58246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  58007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  58085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  58117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    311                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.779182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   318.104321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.646460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34273     16.10%     16.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39236     18.44%     34.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26173     12.30%     46.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22026     10.35%     57.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20534      9.65%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19816      9.31%     76.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12327      5.79%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6003      2.82%     84.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32443     15.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212831                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        58007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.899357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.287599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          52156     89.91%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5688      9.81%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           106      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            33      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         58007                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        58007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.401951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.331517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.596390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29446     50.76%     50.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1430      2.47%     53.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9936     17.13%     70.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10277     17.72%     88.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6192     10.67%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              415      0.72%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              114      0.20%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               83      0.14%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               40      0.07%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         58007                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33039232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50497728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64603840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83536960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83556736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       394.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       772.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    998.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    998.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83659263000                       # Total gap between requests
system.mem_ctrls.avgGap                      32043.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     31083008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1956224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64603840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 371542933.625891506672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23383232.529791709036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 772225784.489638686180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1274038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1305574                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15061082500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1037636000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2042803643250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11821.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33228.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1564678.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            253084440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            134487210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401367960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          282756960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6603692160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7827090090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25534746720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41037225540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.528174                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66307758250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2793440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14560209250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1266743100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            673263360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3284806980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4986660780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6603692160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37418241660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        615910080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54849318120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.627556                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1293662250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2793440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79574377250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16290                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16290                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3051                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998715                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               366000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2260000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81257859                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1152500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              896000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               93500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 152                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     789473.684211                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285966.453682                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     85900979000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17965251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17965251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17965251                       # number of overall hits
system.cpu.icache.overall_hits::total        17965251                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1274039                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1274039                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1274039                       # number of overall misses
system.cpu.icache.overall_misses::total       1274039                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49912020500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49912020500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49912020500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49912020500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19239290                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19239290                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19239290                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19239290                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39176.210854                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39176.210854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39176.210854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39176.210854                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1274037                       # number of writebacks
system.cpu.icache.writebacks::total           1274037                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1274039                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1274039                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1274039                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1274039                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48637982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48637982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48637982500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48637982500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066221                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38176.211639                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38176.211639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38176.211639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38176.211639                       # average overall mshr miss latency
system.cpu.icache.replacements                1274037                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17965251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17965251                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1274039                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1274039                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49912020500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49912020500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19239290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19239290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39176.210854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39176.210854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1274039                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1274039                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48637982500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48637982500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38176.211639                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38176.211639                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19276660                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1274037                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.130377                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39752618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39752618                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15547317                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15547317                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15547317                       # number of overall hits
system.cpu.dcache.overall_hits::total        15547317                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42046                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42046                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42046                       # number of overall misses
system.cpu.dcache.overall_misses::total         42046                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2727868500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2727868500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2727868500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2727868500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15589363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15589363                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15589363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15589363                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002697                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002697                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002697                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002697                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64878.192932                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64878.192932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64878.192932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64878.192932                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16016                       # number of writebacks
system.cpu.dcache.writebacks::total             16016                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11194                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30852                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30852                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30852                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30852                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1994636500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1994636500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1994636500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1994636500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149751500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149751500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001979                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64651.772981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64651.772981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64651.772981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64651.772981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99900.933956                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99900.933956                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31194                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10931952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10931952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1417251500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1417251500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10952450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10952450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69140.964972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69140.964972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1748                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1748                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1280289000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1280289000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149751500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149751500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68282.080000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68282.080000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196782.522996                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196782.522996                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1310617000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1310617000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60823.139038                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60823.139038                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    714347500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    714347500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59027.226905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59027.226905                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13880                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13880                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          388                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          388                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29708000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29708000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027194                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027194                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76567.010309                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76567.010309                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026983                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026983                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75646.753247                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75646.753247                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85960979000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15596593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            499.458578                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939682                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          961                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31266723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31266723                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2977908132500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 250970                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   250970                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1564.81                       # Real time elapsed on the host
host_tick_rate                              223526566                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   392721882                       # Number of instructions simulated
sim_ops                                     392721882                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.349777                       # Number of seconds simulated
sim_ticks                                349777468000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             22.462205                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17948413                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             79904946                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2783932                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6068302                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          82101932                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7257635                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        46556026                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         39298391                       # Number of indirect misses.
system.cpu.branchPred.lookups               102410894                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7377142                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       840571                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   333728921                       # Number of instructions committed
system.cpu.committedOps                     333728921                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.096177                       # CPI: cycles per instruction
system.cpu.discardedOps                      27562992                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 33852892                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    109626824                       # DTB hits
system.cpu.dtb.data_misses                     155698                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24316995                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     65757348                       # DTB read hits
system.cpu.dtb.read_misses                     155687                       # DTB read misses
system.cpu.dtb.write_accesses                 9535897                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    43869476                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            54608733                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          281639895                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          79178084                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         63767056                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        54122743                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.477059                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               115932542                       # ITB accesses
system.cpu.itb.fetch_acv                       731800                       # ITB acv
system.cpu.itb.fetch_hits                   115932483                       # ITB hits
system.cpu.itb.fetch_misses                        59                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                939496     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     720      0.02%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                   934172     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               933809     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               83381      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2891586                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2892036                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   935269     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     358      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  938399     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1874026                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    935269     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      358      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   935269     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1870896                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             273795791500     78.28%     78.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               245905500      0.07%     78.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             75735824500     21.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         349777521500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996665                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998330                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              934075                      
system.cpu.kern.mode_good::user                934074                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            934181                       # number of protection mode switches
system.cpu.kern.mode_switch::user              934074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999887                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999943                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       169907593500     48.58%     48.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         179870089500     51.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        699554936                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15049931      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               146352189     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3283      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              28102168      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3599991      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4016228      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10796597      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                735065      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               157470      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               46158853     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37581991     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17030484      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6288104      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             17856567      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                333728921                       # Class of committed instruction
system.cpu.tickCycles                       645432193                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       614157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1228316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             599489                       # Transaction distribution
system.membus.trans_dist::WriteReq                358                       # Transaction distribution
system.membus.trans_dist::WriteResp               358                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16763                       # Transaction distribution
system.membus.trans_dist::WritebackClean       505448                       # Transaction distribution
system.membus.trans_dist::CleanEvict            91947                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14669                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14669                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         505448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         94041                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1516344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1516344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       326130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       326846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1843190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     64697344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     64697344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8030272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8033136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72730480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            614516                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001804                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  614514    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              614516                       # Request fanout histogram
system.membus.reqLayer0.occupancy              895000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3445544000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          588033500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2537144500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32348672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6957440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39306112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32348672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32348672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1072832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1072832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          505448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          108710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              614158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16763                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16763                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          92483579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19891047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112374626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     92483579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92483579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3067184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3067184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3067184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         92483579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19891047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115441810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     50956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     27001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    104761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002319516500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3054                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3054                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              871591                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47943                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      614158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     522210                       # Number of write requests accepted
system.mem_ctrls.readBursts                    614158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   522210                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 482396                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                471254                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1496                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2125236000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  658810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4595773500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16129.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34879.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40339                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36162                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                614158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               522210                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       106235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.097350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.827268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   106.003093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78113     73.53%     73.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17676     16.64%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6716      6.32%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1949      1.83%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          911      0.86%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          378      0.36%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          208      0.20%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          108      0.10%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          176      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       106235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.137197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.172488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.908914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            870     28.49%     28.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1099     35.99%     64.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           162      5.30%     69.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           208      6.81%     76.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           187      6.12%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           125      4.09%     86.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           89      2.91%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           90      2.95%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           62      2.03%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           44      1.44%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           46      1.51%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           23      0.75%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           17      0.56%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.56%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            7      0.23%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            5      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3054                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.685986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.653590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.064857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2087     68.34%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      1.77%     70.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              750     24.56%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      3.77%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               46      1.51%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3054                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8432768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                30873344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3261376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39306112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33421440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  349776056000                       # Total gap between requests
system.mem_ctrls.avgGap                     307801.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1728064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6704704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3261376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4940466.891366484575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19168484.574884053320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9324145.487839143723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       505448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       108710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       522210                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    905074500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3690699000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8693746216000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1790.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33949.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16647988.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            473731860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            251824815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           533629320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          167661180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27611472720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51802211040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      90691632960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       171532163895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.403698                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 235208814000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11679980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 102888674000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            284678940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            151337010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           407151360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           98344800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27611472720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37927350270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     102375726240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       168856061340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.752827                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 265768358750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11679980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72329129250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 358                       # Transaction distribution
system.iobus.trans_dist::WriteResp                358                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               895000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    349777468000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    154386718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        154386718                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    154386718                       # number of overall hits
system.cpu.icache.overall_hits::total       154386718                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       505447                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         505447                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       505447                       # number of overall misses
system.cpu.icache.overall_misses::total        505447                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12471042000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12471042000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12471042000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12471042000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    154892165                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    154892165                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    154892165                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    154892165                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003263                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003263                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003263                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003263                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24673.293144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24673.293144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24673.293144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24673.293144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       505448                       # number of writebacks
system.cpu.icache.writebacks::total            505448                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       505447                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       505447                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       505447                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       505447                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11965594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11965594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11965594000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11965594000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003263                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003263                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003263                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003263                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23673.291166                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23673.291166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23673.291166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23673.291166                       # average overall mshr miss latency
system.cpu.icache.replacements                 505448                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    154386718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       154386718                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       505447                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        505447                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12471042000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12471042000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    154892165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    154892165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24673.293144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24673.293144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       505447                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       505447                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11965594000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11965594000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23673.291166                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23673.291166                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           154910844                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            505960                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            306.172116                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         310289778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        310289778                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    107407462                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        107407462                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    107407462                       # number of overall hits
system.cpu.dcache.overall_hits::total       107407462                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       112540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         112540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       112540                       # number of overall misses
system.cpu.dcache.overall_misses::total        112540                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7351081000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7351081000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7351081000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7351081000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    107520002                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    107520002                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    107520002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    107520002                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001047                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65319.717434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65319.717434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65319.717434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65319.717434                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16763                       # number of writebacks
system.cpu.dcache.writebacks::total             16763                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4040                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4040                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4040                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4040                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       108500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       108500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       108500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       108500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          358                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          358                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7115831500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7115831500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7115831500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7115831500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001009                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001009                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001009                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001009                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65583.700461                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65583.700461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65583.700461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65583.700461                       # average overall mshr miss latency
system.cpu.dcache.replacements                 108710                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     64493603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        64493603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        93867                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         93867                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6391510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6391510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     64587470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     64587470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68091.128938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68091.128938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        93831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        93831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6295061500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6295061500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67089.357462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67089.357462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42913859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42913859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18673                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18673                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    959571000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    959571000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42932532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42932532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51388.154019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51388.154019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4004                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4004                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14669                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14669                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          358                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          358                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    820770000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    820770000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55952.689345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55952.689345                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2090                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2090                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          210                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          210                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16447500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16447500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.091304                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.091304                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78321.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78321.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          210                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          210                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16237500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16237500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.091304                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.091304                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77321.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77321.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2300                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2300                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2300                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2300                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 349777468000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           107562122                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            109734                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            980.207793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          644                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         215157914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        215157914                       # Number of data accesses

---------- End Simulation Statistics   ----------
