Analysis & Synthesis report for PWM_module
Fri Nov 04 11:55:08 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 04 11:55:07 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; PWM_module                                  ;
; Top-level Entity Name           ; DE0_Nano_SoC_top_level                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 11                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6           ;                    ;
; Top-level entity name                                                           ; DE0_Nano_SoC_top_level ; PWM_module         ;
; Family name                                                                     ; Cyclone V              ; Cyclone V          ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                    ; Off                ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Synthesis Seed                                                                  ; 1                      ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+-----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type       ; File Name with Absolute Path                                   ; Library ;
+-----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+
; ../hdl/DE0_Nano_SoC_top_level.vhd ; yes             ; User VHDL File  ; D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd ;         ;
+-----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 0            ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 0            ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 0            ;
;     -- 5 input functions                    ; 0            ;
;     -- 4 input functions                    ; 0            ;
;     -- <=3 input functions                  ; 0            ;
;                                             ;              ;
; Dedicated logic registers                   ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 11           ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; FPGA_CLK1_50 ;
; Maximum fan-out                             ; 1            ;
; Total fan-out                               ; 11           ;
; Average fan-out                             ; 0.50         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------+------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name     ; Entity Name            ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------+------------------------+--------------+
; |DE0_Nano_SoC_top_level    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 11   ; 0            ; |DE0_Nano_SoC_top_level ; DE0_Nano_SoC_top_level ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 11                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Nov 04 11:54:23 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_module -c PWM_module
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "system.qsys"
Info (12250): 2016.11.04.11:54:39 Progress: Loading quartus/system.qsys
Info (12250): 2016.11.04.11:54:40 Progress: Reading input file
Info (12250): 2016.11.04.11:54:40 Progress: Adding clk_0 [clock_source 16.0]
Info (12250): 2016.11.04.11:54:41 Progress: Parameterizing module clk_0
Info (12250): 2016.11.04.11:54:41 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Info (12250): 2016.11.04.11:54:41 Progress: Parameterizing module jtag_uart_0
Info (12250): 2016.11.04.11:54:41 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Info (12250): 2016.11.04.11:54:41 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2016.11.04.11:54:41 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Info (12250): 2016.11.04.11:54:41 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2016.11.04.11:54:41 Progress: Building connections
Info (12250): 2016.11.04.11:54:41 Progress: Parameterizing connections
Info (12250): 2016.11.04.11:54:41 Progress: Validating
Info (12250): 2016.11.04.11:54:42 Progress: Done reading input file
Info (12250): System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): System: Generating system "system" for QUARTUS_SYNTH
Info (12250): Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec D:/logiciels/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I D:/logiciels/altera_lite/16.0/quartus/bin64/perl/lib -I D:/logiciels/altera_lite/16.0/quartus/sopc_builder/bin/europa -I D:/logiciels/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I D:/logiciels/altera_lite/16.0/quartus/sopc_builder/bin -I D:/logiciels/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/logiciels/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/logiciels/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/Nicolas/AppData/Local/Temp/alt7109_5369739794957833784.dir/0001_jtag_uart_0_gen/ --quartus_dir=D:/logiciels/altera_lite/16.0/quartus --verilog --config=C:/Users/Nicolas/AppData/Local/Temp/alt7109_5369739794957833784.dir/0001_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info (12250): Jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec D:/logiciels/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I D:/logiciels/altera_lite/16.0/quartus/bin64/perl/lib -I D:/logiciels/altera_lite/16.0/quartus/sopc_builder/bin/europa -I D:/logiciels/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I D:/logiciels/altera_lite/16.0/quartus/sopc_builder/bin -I D:/logiciels/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/logiciels/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/logiciels/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/Nicolas/AppData/Local/Temp/alt7109_5369739794957833784.dir/0002_onchip_memory2_0_gen/ --quartus_dir=D:/logiciels/altera_lite/16.0/quartus --verilog --config=C:/Users/Nicolas/AppData/Local/Temp/alt7109_5369739794957833784.dir/0002_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec D:/Logiciels/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I D:/Logiciels/altera_lite/16.0/quartus/bin64//perl/lib -I D:/logiciels/altera_lite/16.0/quartus/sopc_builder/bin/europa -I D:/logiciels/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I D:/logiciels/altera_lite/16.0/quartus/sopc_builder/bin -I D:/logiciels/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/logiciels/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/logiciels/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/logiciels/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/logiciels/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/Nicolas/AppData/Local/Temp/alt7109_5369739794957833784.dir/0005_cpu_gen/ --quartus_bindir=D:/Logiciels/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/Nicolas/AppData/Local/Temp/alt7109_5369739794957833784.dir/0005_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2016.11.04 11:54:50 (*) Starting Nios II generation
Info (12250): Cpu: # 2016.11.04 11:54:50 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   Couldn't query license setup in Quartus directory D:/Logiciels/altera_lite/16.0/quartus/bin64/
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   Plaintext license not found.
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   Couldn't query license setup in Quartus directory D:/Logiciels/altera_lite/16.0/quartus/bin64/
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2016.11.04 11:54:51 (*)     Testbench
Info (12250): Cpu: # 2016.11.04 11:54:52 (*)     Instruction decoding
Info (12250): Cpu: # 2016.11.04 11:54:52 (*)       Instruction fields
Info (12250): Cpu: # 2016.11.04 11:54:52 (*)       Instruction decodes
Info (12250): Cpu: # 2016.11.04 11:54:52 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2016.11.04 11:54:53 (*)       Instruction controls
Info (12250): Cpu: # 2016.11.04 11:54:53 (*)     Pipeline frontend
Info (12250): Cpu: # 2016.11.04 11:54:53 (*)     Pipeline backend
Info (12250): Cpu: # 2016.11.04 11:54:56 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2016.11.04 11:54:58 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2016.11.04 11:54:59 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): System: Done "system" with 27 modules, 47 files
Info (12249): Finished elaborating Qsys system entity "system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /temp/fpga_epfl/pwm_module/hw/hdl/pwm.vhd
    Info (12022): Found design unit 1: PWM-bhv File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/PWM.vhd Line: 29
    Info (12023): Found entity 1: PWM File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/PWM.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /temp/fpga_epfl/pwm_module/hw/hdl/de0_nano_soc_top_level.vhd
    Info (12022): Found design unit 1: DE0_Nano_SoC_top_level-rtl File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 104
    Info (12023): Found entity 1: DE0_Nano_SoC_top_level File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v
    Info (12023): Found entity 1: de0_nano_soc_baseline File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/de0_nano_soc_baseline.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v
    Info (12023): Found entity 1: system_jtag_uart_0_sim_scfifo_w File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: system_jtag_uart_0_scfifo_w File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: system_jtag_uart_0_sim_scfifo_r File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: system_jtag_uart_0_scfifo_r File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: system_jtag_uart_0 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_001 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_002_default_decode File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_002 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_003_default_decode File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_003 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_004_default_decode File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_004 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_001 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0.v
    Info (12023): Found entity 1: system_nios2_gen2_0 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_ic_data_module File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: system_nios2_gen2_0_cpu_ic_tag_module File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 88
    Info (12023): Found entity 3: system_nios2_gen2_0_cpu_bht_module File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 156
    Info (12023): Found entity 4: system_nios2_gen2_0_cpu_register_bank_a_module File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 224
    Info (12023): Found entity 5: system_nios2_gen2_0_cpu_register_bank_b_module File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 289
    Info (12023): Found entity 6: system_nios2_gen2_0_cpu_dc_tag_module File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 354
    Info (12023): Found entity 7: system_nios2_gen2_0_cpu_dc_data_module File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 419
    Info (12023): Found entity 8: system_nios2_gen2_0_cpu_dc_victim_module File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 487
    Info (12023): Found entity 9: system_nios2_gen2_0_cpu_nios2_oci_debug File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 554
    Info (12023): Found entity 10: system_nios2_gen2_0_cpu_nios2_oci_break File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 699
    Info (12023): Found entity 11: system_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 991
    Info (12023): Found entity 12: system_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1251
    Info (12023): Found entity 13: system_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1439
    Info (12023): Found entity 14: system_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1623
    Info (12023): Found entity 15: system_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1690
    Info (12023): Found entity 16: system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1771
    Info (12023): Found entity 17: system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1842
    Info (12023): Found entity 18: system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1884
    Info (12023): Found entity 19: system_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1930
    Info (12023): Found entity 20: system_nios2_gen2_0_cpu_nios2_oci_pib File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2415
    Info (12023): Found entity 21: system_nios2_gen2_0_cpu_nios2_oci_im File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2437
    Info (12023): Found entity 22: system_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2506
    Info (12023): Found entity 23: system_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2522
    Info (12023): Found entity 24: system_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2614
    Info (12023): Found entity 25: system_nios2_gen2_0_cpu_nios2_ocimem File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2678
    Info (12023): Found entity 26: system_nios2_gen2_0_cpu_nios2_oci File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2858
    Info (12023): Found entity 27: system_nios2_gen2_0_cpu File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3406
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_tck File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_mult_cell File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_test_bench File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_onchip_memory2_0.v
    Info (12023): Found entity 1: system_onchip_memory2_0 File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: system File: D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/db/ip/system/system.v Line: 6
Info (12127): Elaborating entity "DE0_Nano_SoC_top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_top_level.vhd(41): used implicit default value for signal "LED" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 41
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "Nios II Processor (6AF7_00A2)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 41
    Warning (13410): Pin "LED[1]" is stuck at GND File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 41
    Warning (13410): Pin "LED[2]" is stuck at GND File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 41
    Warning (13410): Pin "LED[3]" is stuck at GND File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 41
    Warning (13410): Pin "LED[4]" is stuck at GND File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 41
    Warning (13410): Pin "LED[5]" is stuck at GND File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 41
    Warning (13410): Pin "LED[6]" is stuck at GND File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 41
    Warning (13410): Pin "LED[7]" is stuck at GND File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 41
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "system" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "system_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "system_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "system_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "system_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "system_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "system_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "system_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "system_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "system_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "system_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "system_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "system_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "system_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "system_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 171 assignments for entity "system_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 178 assignments for entity "system_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "system_onchip_memory2_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/output_files/PWM_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK1_50" File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 33
    Warning (15610): No output dependent on input pin "KEY_N[0]" File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 38
Info (21057): Implemented 11 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 8 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 975 megabytes
    Info: Processing ended: Fri Nov 04 11:55:08 2016
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Temp/FPGA_EPFL/PWM_module/hw/quartus/output_files/PWM_module.map.smsg.


