# Synopsys Constraint Checker, version mapact2016q4p1, Build 003R, built Sep 25 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Dec 19 10:04:12 2017


##### DESIGN INFO #######################################################

Top View:                "BaseDesign"
Constraint File(s):      "C:\Users\ciaran.lappin\Desktop\ExtHelp\Hugh\PF_MIV_RV32IMA_L1_AHB_BaseDesign\designer\BaseDesign\synthesis.fdc"




##### SUMMARY ############################################################

Found 2 issues in 2 out of 5 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                      Ending                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        uj_jtag_85|un1_duttck_inferred_clock          |     No paths         |     No paths         |     10.000           |     No paths                         
System                                        COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |     10.000           |     No paths         |     10.000           |     No paths                         
CCC_0/CCC_0/pll_inst_0/OUT0                   CCC_0/CCC_0/pll_inst_0/OUT0                   |     20.000           |     No paths         |     No paths         |     No paths                         
CCC_0/CCC_0/pll_inst_0/OUT0                   uj_jtag_85|un1_duttck_inferred_clock          |     No paths         |     No paths         |     Diff grp         |     No paths                         
uj_jtag_85|un1_duttck_inferred_clock          CCC_0/CCC_0/pll_inst_0/OUT0                   |     No paths         |     No paths         |     No paths         |     Diff grp                         
uj_jtag_85|un1_duttck_inferred_clock          uj_jtag_85|un1_duttck_inferred_clock          |     10.000           |     10.000           |     5.000            |     5.000                            
uj_jtag_85|un1_duttck_inferred_clock          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     System                                        |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     uj_jtag_85|un1_duttck_inferred_clock          |     No paths         |     Diff grp         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |     10.000           |     No paths         |     5.000            |     No paths                         
=======================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:GPIO_IN[0]
p:GPIO_IN[1]
p:GPIO_IN[2]
p:GPIO_IN[3]
p:GPIO_IN[4]
p:GPIO_IN[5]
p:GPIO_IN[6]
p:GPIO_IN[7]
p:GPIO_OUT[0]
p:GPIO_OUT[1]
p:GPIO_OUT[2]
p:GPIO_OUT[3]
p:GPIO_OUT[4]
p:GPIO_OUT[5]
p:GPIO_OUT[6]
p:GPIO_OUT[7]
p:RX
p:TDI
p:TDO
p:TMS
p:TRSTB
p:TX
p:USER_RST


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

set_false_path -from [get_clocks { CCC_0/CCC_0/pll_inst_0/OUT0 }] -to [get_clocks { TCK }]
	@W:"c:/users/ciaran.lappin/desktop/exthelp/hugh/pf_miv_rv32ima_l1_ahb_basedesign/designer/basedesign/synthesis.fdc":12:0:12:0|Timing constraint (from [get_clocks { CCC_0/CCC_0/pll_inst_0/OUT0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

set_false_path -from [get_clocks { TCK }] -to [get_clocks { CCC_0/CCC_0/pll_inst_0/OUT0 }]
	@W:"c:/users/ciaran.lappin/desktop/exthelp/hugh/pf_miv_rv32ima_l1_ahb_basedesign/designer/basedesign/synthesis.fdc":11:0:11:0|Timing constraint (from [get_clocks { TCK }] to [get_clocks { CCC_0/CCC_0/pll_inst_0/OUT0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
