Release 13.3 - xst O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mbx2_system_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mbx2_system_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mbx2_system_top"
Output Format                      : NGC
Target Device                      : xc6slx150t-3-fgg676

---- Source Options
Top Module Name                    : mbx2_system_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : No
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mb_system/hdl/mb_system.v" into library work
Parsing module <mb_system>.
Parsing module <proc_sys_reset_0_wrapper>.
Parsing module <microblaze_0_intc_wrapper>.
Parsing module <microblaze_0_ilmb_wrapper>.
Parsing module <microblaze_0_i_bram_ctrl_wrapper>.
Parsing module <microblaze_0_dlmb_wrapper>.
Parsing module <microblaze_0_d_bram_ctrl_wrapper>.
Parsing module <microblaze_0_bram_block_wrapper>.
Parsing module <microblaze_0_wrapper>.
Parsing module <debug_module_wrapper>.
Parsing module <clock_generator_0_wrapper>.
Parsing module <axi_timer_0_wrapper>.
Parsing module <axi4lite_0_wrapper>.
Parsing module <axi4_0_wrapper>.
Parsing module <rs232_usb_wrapper>.
Parsing module <rs232_wrapper>.
Parsing module <push_buttons_3bits_wrapper>.
Parsing module <mcb_ddr3_wrapper>.
Parsing module <linear_flash_wrapper>.
Parsing module <leds_8bits_wrapper>.
Parsing module <ethernet_lite_wrapper>.
Parsing module <dip_switches_8bits_wrapper>.
Parsing module <axi_bram_ctrl_0_wrapper>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_data_8bit_ddr.v" into library work
Parsing module <deser_data_8bit_ddr>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\SUB_ADD.v" into library work
Parsing module <SUB_ADD>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\Sub.v" into library work
Parsing module <Sub>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\MUL.v" into library work
Parsing module <MUL>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_sum.v" into library work
Parsing module <float_sum>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_square.v" into library work
Parsing module <float_square>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_sqrt.v" into library work
Parsing module <float_sqrt>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_fix.v" into library work
Parsing module <float_fix>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_div.v" into library work
Parsing module <float_div>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fix_float.v" into library work
Parsing module <fix_float>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fixN2float.v" into library work
Parsing module <fixN2float>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fix2float.v" into library work
Parsing module <fix2float>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fifobuf.v" into library work
Parsing module <fifobuf>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\DIVD.v" into library work
Parsing module <DIVD>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\DIV.v" into library work
Parsing module <DIV>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ADD.v" into library work
Parsing module <ADD>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" into library work
Parsing module <i2c_master>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_fclk_8bit_ddr.v" into library work
Parsing module <deser_fclk_8bit_ddr>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_data_16bit_ddr.v" into library work
Parsing module <deser_data_16bit_ddr>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" into library work
Parsing module <x4_Channel_buffer>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\trigger.v" into library work
Parsing module <trigger>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\sync_and_deser_x4CH.v" into library work
Parsing module <deser_data_x4CH_ddr>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" into library work
Parsing module <Power_rms>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" into library work
Parsing module <position>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ila_trig8.v" into library work
Parsing module <ila_trig8>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\icon.v" into library work
Parsing module <icon>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\FIFO_data.v" into library work
Parsing module <FIFO_data>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ccd_fifo.v" into library work
Parsing module <ccd_fifo>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Gain_Adjust.v" into library work
Parsing module <Gain_Adjust>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_ddr_clk.v" into library work
Parsing module <deser_ddr_clk>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\cal_schedule.v" into library work
Parsing module <cal_schedule>.
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\cal_schedule.v" Line 49: Redeclaration of ansi port cal_trig is not allowed
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\BLR_GAIN.v" into library work
Parsing module <BLR_GAIN>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" into library work
Parsing module <base_line>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ADS1015.v" into library work
Parsing module <ADS1015>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\SPI.v" into library work
Parsing module <SPI_Master>.
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\SPI.v" Line 52: Redeclaration of ansi port rdy is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\SPI.v" Line 54: Redeclaration of ansi port CSB is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\SPI.v" Line 56: Redeclaration of ansi port data_rx is not allowed
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\clk_switch.v" into library work
Parsing module <clk_switch>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\clk_switch\example_design\clk_switch_exdes.v" into library work
Parsing module <clk_switch_exdes>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" into library work
Parsing module <Buf_SigProcs>.
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 267: Redeclaration of ansi port ChA_Power_reg is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 268: Redeclaration of ansi port ChB_Power_reg is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 269: Redeclaration of ansi port ChC_Power_reg is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 270: Redeclaration of ansi port ChD_Power_reg is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 385: Redeclaration of ansi port X_reg is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 445: Redeclaration of ansi port chA_temp_reg is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 446: Redeclaration of ansi port chB_temp_reg is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 447: Redeclaration of ansi port chC_temp_reg is not allowed
WARNING:HDLCompiler:751 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 448: Redeclaration of ansi port chD_temp_reg is not allowed
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ADC_des.v" into library work
Parsing module <ADC_des>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" into library work
Parsing module <mbx2_system_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mbx2_system_top>.

Elaborating module <clk_switch>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=100.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\clk_switch.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 157: Assignment to LOCKED ignored, since the identifier is never used

Elaborating module <ADC_des(TAP_DELAY=75,DATA_DELAY=0,CLOCK_DELAY=0,FRAME_DELAY=0,PMAX=14'b01101101011000,NMAX=14'b10010010101000)>.

Elaborating module <deser_ddr_clk(DESERF=8,HALFDESERF=4,CLKDLY=0)>.

Elaborating module <IBUFDS_DIFF_OUT(DIFF_TERM="FALSE",IOSTANDARD="DEFAULT")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <BUFIO2_2CLK(DIVIDE=8)>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="FALSE",DIVIDE=4,I_INVERT="FALSE",USE_DOUBLER="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_ddr_clk.v" Line 134: Assignment to x2GCLK ignored, since the identifier is never used

Elaborating module <deser_data_x4CH_ddr(DESERF=8,TAP_DELAY=75,DATA_DELAY=0,FRAME_DELAY=0)>.

Elaborating module <deser_fclk_8bit_ddr(DESERF=8,SIM_TAP_DELAY=75,IDELAY_VALUE=0)>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="DDR",DELAY_SRC="IDATAIN",IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_VALUE=0,SERDES_MODE="NONE",SIM_TAPDELAY_VALUE=75)>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="DDR",DATA_WIDTH=8,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="DDR",DATA_WIDTH=8,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\sync_and_deser_x4CH.v" Line 64: Assignment to fclk_data ignored, since the identifier is never used

Elaborating module <deser_data_16bit_ddr(DESERF=8,SIM_TAP_DELAY=75,IDELAY_VALUE=0)>.

Elaborating module <deser_data_8bit_ddr(DESERF=8,SIM_TAP_DELAY=75,IDELAY_VALUE=0)>.

Elaborating module <IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25")>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ADC_des.v" Line 84: Assignment to SYNCOK ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 288: Port Total_N is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 298: Port Total_N is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 308: Port Total_N is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 483: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 556: Port TRIG_MODE is not connected to this instance

Elaborating module <Buf_SigProcs>.

Elaborating module <icon>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\icon.v" Line 21: Empty module <icon> remains a black box.

Elaborating module <x4_Channel_buffer>.

Elaborating module <BUFGMUX(CLK_SEL_TYPE="SYNC")>.

Elaborating module <fifobuf>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fifobuf.v" Line 39: Empty module <fifobuf> remains a black box.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 142: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 148: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 149: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 162: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 163: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <trigger>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\trigger.v" Line 42: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\trigger.v" Line 90: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\trigger.v" Line 135: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\trigger.v" Line 175: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\trigger.v" Line 189: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <base_line>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 110: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 130: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 147: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <ADD>.

Elaborating module <DIV>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 188: Assignment to rdfA ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 192: Assignment to fractionalA ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 196: Assignment to rfdB ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 200: Assignment to fractionalB ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 204: Assignment to rfdC ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 208: Assignment to fractionalC ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 212: Assignment to rfdD ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 216: Assignment to fractionalD ignored, since the identifier is never used

Elaborating module <BLR_GAIN>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\BLR_GAIN.v" Line 130: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <Sub>.

Elaborating module <FIFO_data>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\FIFO_data.v" Line 39: Empty module <FIFO_data> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 245: Assignment to fast_fifo_empty ignored, since the identifier is never used

Elaborating module <Power_rms>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 164: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <fix2float>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 196: Assignment to fix2float_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 198: Assignment to fix2float_rdy ignored, since the identifier is never used

Elaborating module <fixN2float>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 204: Assignment to N2float_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 206: Assignment to N2float_rdy ignored, since the identifier is never used

Elaborating module <float_square>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 214: Assignment to square_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 216: Assignment to square_underflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 217: Assignment to square_overflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 218: Assignment to square_invalid_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 219: Assignment to square_rdy ignored, since the identifier is never used

Elaborating module <float_sum>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 225: Assignment to sum_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 227: Assignment to sum_underflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 228: Assignment to sum_overflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 229: Assignment to sum_invalid_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 230: Assignment to sum_rdy ignored, since the identifier is never used

Elaborating module <float_div>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 237: Assignment to div_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 239: Assignment to div_underflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 240: Assignment to div_overflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 241: Assignment to div_invalid_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 242: Assignment to divide_by_zero ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 243: Assignment to div_rdy ignored, since the identifier is never used

Elaborating module <float_sqrt>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 249: Assignment to sqrt_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 251: Assignment to sqrt_invalid_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 252: Assignment to sqrt_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 284: Assignment to Total_N ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 328: Module instantiation should have an instance name

Elaborating module <Gain_Adjust>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 364: Assignment to ChA_Power_cal ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 246: Port operation_nd is not connected to this instance

Elaborating module <position>.

Elaborating module <SUB_ADD>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 251: Assignment to rdy_SubAdd ignored, since the identifier is never used

Elaborating module <fix_float>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 262: Assignment to rdy_Fix2Float ignored, since the identifier is never used

Elaborating module <DIVD>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 277: Assignment to underflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 278: Assignment to overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 279: Assignment to invalid_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 280: Assignment to divide_by_zero ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 281: Assignment to rdy_div ignored, since the identifier is never used

Elaborating module <MUL>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 299: Assignment to rdy_mul ignored, since the identifier is never used

Elaborating module <float_fix>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" Line 314: Assignment to rdy_Float2Fix ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 403: Assignment to S_cal_reg ignored, since the identifier is never used

Elaborating module <ADS1015>.

Elaborating module <i2c_master>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 87: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 244: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 256: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 270: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 283: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 298: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 310: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 590: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ADS1015.v" Line 163: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ccd_fifo>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ccd_fifo.v" Line 39: Empty module <ccd_fifo> remains a black box.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 505: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <cal_schedule>.

Elaborating module <ila_trig8>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ila_trig8.v" Line 21: Empty module <ila_trig8> remains a black box.
WARNING:HDLCompiler:634 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 320: Net <ChC_Drift_Gain[31]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 556: Input port TRIG_MODE[1] is not connected on this instance
WARNING:HDLCompiler:189 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 253: Size mismatch in connection of port <AB_fifo_word>. Formal port size is 11-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 254: Size mismatch in connection of port <CD_fifo_word>. Formal port size is 11-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 310: Assignment to SigProcs_busy ignored, since the identifier is never used

Elaborating module <mb_system>.
WARNING:HDLCompiler:1499 - "C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mb_system/hdl/mb_system.v" Line 5: Empty module <mb_system> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 762: Assignment to MB2FPGA_bus_Rst ignored, since the identifier is never used

Elaborating module <SPI_Master>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\SPI.v" Line 106: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\SPI.v" Line 122: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\SPI.v" Line 138: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 813: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 816: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:634 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 799: Net <wr_SPI> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 800: Net <rd_SPI> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mbx2_system_top>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/mbx2_system_top.v".
        ADC_BIT_WIDTH = 16
        DATA_WIDTH = 16
        FIFO_DEPTH = 10
        SFIFO_WIDTH = 32
        SF_WIDTH = 32
        TAP_DELAY = 75
        DATA_DELAY = 0
        CLOCK_DELAY = 0
        FRAME_DELAY = 0
        PMAX = 14'b01101101011000
        NMAX = 14'b10010010101000
        BASE_ADDR = 1097924608
        SR_ADDR = 0
        CR_ADDR = 4
        CHA_POWER_ADDR = 16
        CHB_POWER_ADDR = 20
        CHC_POWER_ADDR = 24
        CHD_POWER_ADDR = 28
        X_ADDR = 32
        Y_ADDR = 36
        S_ADDR = 40
        TRIG_DL_ADDR = 88
        BPM_DIA_ADDR = 92
        TRIG_TH_ADDR = 96
        TRIG_DT_ADDR = 100
        EVT_LEN_ADDR = 104
        EVT_TAIL_LEN_ADDR = 108
        BL_LEN_ADDR = 112
        AB_FIFO_WD_ADDR = 116
        CD_FIFO_WD_ADDR = 120
        S_FIFO_ADDR = 128
        S_FIFO_WD_ADDR = 132
        ABF_FIFO_ADDR = 160
        CDF_FIFO_ADDR = 168
        SPI_ADDR_ADDR = 192
        SPI_DATA_TX_ADDR = 196
        SPI_DATA_RX_ADDR = 200
        CHA_TEMP_ADDR = 256
        CHB_TEMP_ADDR = 260
        CHC_TEMP_ADDR = 264
        CHD_TEMP_ADDR = 268
        AFE_CTRL_ADDR = 352
        ERR_REG_ADDR = 360
        CHA_GAIN_ADDR = 384
        CHB_GAIN_ADDR = 388
        CHC_GAIN_ADDR = 392
        CHD_GAIN_ADDR = 396
        CHA_CAL_GAIN_ADDR = 404
        CHB_CAL_GAIN_ADDR = 408
        CHC_CAL_GAIN_ADDR = 412
        CHD_CAL_GAIN_ADDR = 416
        PID_XK1_ADDR = 424
        PID_XK2_ADDR = 428
        PID_XK3_ADDR = 432
    Set property "BOX_TYPE = user_black_box" for instance <mb_system_i>.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/mbx2_system_top.v" line 153: Output port <LOCKED> of the instance <clkcross> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/mbx2_system_top.v" line 245: Output port <busy> of the instance <Buf_SigProcs_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/mbx2_system_top.v" line 715: Output port <axi_bram_ctrl_0_BRAM_Rst_A_pin> of the instance <mb_system_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wr_SPI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_SPI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <control_reg>.
    Found 32-bit register for signal <dout>.
    Found 16-bit register for signal <BPM_Dia>.
    Found 16-bit register for signal <Trig_TH_Reg>.
    Found 16-bit register for signal <Trig_DT_Reg>.
    Found 16-bit register for signal <Trig_DL_Reg>.
    Found 16-bit register for signal <Evt_Len_Reg>.
    Found 16-bit register for signal <Evt_Tail_Len_Reg>.
    Found 16-bit register for signal <BL_Len_Reg>.
    Found 16-bit register for signal <AFE_Control_Reg>.
    Found 16-bit register for signal <SPI_Addr_Reg>.
    Found 8-bit register for signal <SPI_Data_Tx>.
    Found 32-bit register for signal <CHA_GAIN>.
    Found 32-bit register for signal <CHB_GAIN>.
    Found 32-bit register for signal <CHC_GAIN>.
    Found 32-bit register for signal <CHD_GAIN>.
    Found 32-bit register for signal <CHA_CAL_GAIN>.
    Found 32-bit register for signal <CHB_CAL_GAIN>.
    Found 32-bit register for signal <CHC_CAL_GAIN>.
    Found 32-bit register for signal <CHD_CAL_GAIN>.
    Found 16-bit register for signal <PID_XK1>.
    Found 16-bit register for signal <PID_XK2>.
    Found 16-bit register for signal <PID_XK3>.
    Found 8-bit register for signal <SPI_Data_Rx>.
    Found 1-bit register for signal <soft_rst>.
    Summary:
	inferred 513 D-type flip-flop(s).
	inferred  98 Multiplexer(s).
Unit <mbx2_system_top> synthesized.

Synthesizing Unit <clk_switch>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/ipcore_dir/clk_switch.v".
    Summary:
	no macro.
Unit <clk_switch> synthesized.

Synthesizing Unit <ADC_des>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/adc_des.v".
        TAP_DELAY = 75
        DATA_DELAY = 0
        CLOCK_DELAY = 0
        FRAME_DELAY = 0
        PMAX = 7000
        NMAX = 9384
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/adc_des.v" line 69: Output port <DEBUG> of the instance <sync_and_deser_x4CH> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ADC_des> synthesized.

Synthesizing Unit <deser_ddr_clk>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/deser_ddr_clk.v".
        DESERF = 8
        HALFDESERF = 4
        CLKDLY = 0
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <deser_ddr_clk> synthesized.

Synthesizing Unit <deser_data_x4CH_ddr>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/sync_and_deser_x4ch.v".
        DESERF = 8
        TAP_DELAY = 75
        DATA_DELAY = 0
        FRAME_DELAY = 0
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/sync_and_deser_x4ch.v" line 57: Output port <DATAOUT> of the instance <frame_sync> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <deser_data_x4CH_ddr> synthesized.

Synthesizing Unit <deser_fclk_8bit_ddr>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/deser_fclk_8bit_ddr.v".
        DESERF = 8
        SIM_TAP_DELAY = 75
        IDELAY_VALUE = 0
        ADC_SYNC_PATTERN = 240
    Found 1-bit register for signal <bitslip>.
    Found 4-bit register for signal <count_gclk>.
    Found 1-bit register for signal <sync_ok>.
    Found 1-bit register for signal <state>.
    Found 4-bit adder for signal <count_gclk[3]_GND_14_o_add_7_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <deser_fclk_8bit_ddr> synthesized.

Synthesizing Unit <deser_data_16bit_ddr>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/deser_data_16bit_ddr.v".
        DESERF = 8
        SIM_TAP_DELAY = 75
        IDELAY_VALUE = 0
    Summary:
	no macro.
Unit <deser_data_16bit_ddr> synthesized.

Synthesizing Unit <deser_data_8bit_ddr>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/deser_data_8bit_ddr.v".
        DESERF = 8
        SIM_TAP_DELAY = 75
        IDELAY_VALUE = 0
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <deser_data_8bit_ddr> synthesized.

Synthesizing Unit <Buf_SigProcs>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v".
        ADC_BIT_WIDTH = 16
        DATA_WIDTH = 16
        FIFO_DEPTH = 11
        SFIFO_WIDTH = 32
        SF_WIDTH = 32
        PID = 32'b01000001010000100101000001001101
        PACKET_LEN = 16'b0000000000010000
WARNING:Xst:2898 - Port 'TRIG_MODE', unconnected in block instance 'cal_schedule_inst', is tied to GND.
WARNING:Xst:647 - Input <ChB_Gain<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ChD_Gain<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ChB_Cal_Gain<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ChD_Cal_Gain<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <control_reg<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <control_reg<11:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <control_reg<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <control_reg<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 236: Output port <empty> of the instance <Fast_FIFO_ChAB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 249: Output port <full> of the instance <Fast_FIFO_ChCD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 249: Output port <empty> of the instance <Fast_FIFO_ChCD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 277: Output port <Total_N> of the instance <ChA_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 288: Output port <Total_N> of the instance <ChB_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 288: Output port <RDY> of the instance <ChB_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 298: Output port <Total_N> of the instance <ChC_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 298: Output port <RDY> of the instance <ChC_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 308: Output port <Total_N> of the instance <ChD_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 308: Output port <RDY> of the instance <ChD_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 483: Output port <full> of the instance <Slow_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 483: Output port <empty> of the instance <Slow_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ChC_Drift_Gain> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <ChB_Power_reg>.
    Found 32-bit register for signal <ChC_Power_reg>.
    Found 32-bit register for signal <ChD_Power_reg>.
    Found 16-bit register for signal <X_reg>.
    Found 16-bit register for signal <Y_reg>.
    Found 16-bit register for signal <S_reg>.
    Found 16-bit register for signal <X_cal_reg>.
    Found 16-bit register for signal <Y_cal_reg>.
    Found 32-bit register for signal <X_u_prev>.
    Found 16-bit register for signal <X_e_prev1>.
    Found 16-bit register for signal <X_e_prev2>.
    Found 16-bit register for signal <chA_temp_reg>.
    Found 16-bit register for signal <chB_temp_reg>.
    Found 16-bit register for signal <chC_temp_reg>.
    Found 16-bit register for signal <chD_temp_reg>.
    Found 16-bit register for signal <EVT_CNT>.
    Found 8-bit register for signal <p_state>.
    Found 1-bit register for signal <sFIFO_wr>.
    Found 32-bit register for signal <sfifo_data_in>.
    Found 32-bit register for signal <ChA_Power_reg>.
    Found finite state machine <FSM_0> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 22                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <n0266> created at line 424.
    Found 32-bit adder for signal <X_u_prev[31]_xk1[15]_add_54_OUT> created at line 424.
    Found 32-bit adder for signal <ChA_Drift_Gain> created at line 424.
    Found 16-bit adder for signal <EVT_CNT[15]_GND_22_o_add_79_OUT> created at line 505.
    Found 16x16-bit multiplier for signal <n0264> created at line 424.
    Found 16x16-bit multiplier for signal <xk2[15]_X_e_prev1[15]_MuLt_55_OUT> created at line 424.
    Found 16x16-bit multiplier for signal <n0267> created at line 424.
    Summary:
	inferred   3 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred 385 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Buf_SigProcs> synthesized.

Synthesizing Unit <x4_Channel_buffer>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/x4_channel_buffer.v".
        ADC_BIT_WIDTH = 16
        DATA_WIDTH = 16
        state_init = 3'b000
        state_read = 3'b001
        state_load = 3'b010
        state_wait = 3'b011
        state_out = 3'b100
    Found 1-bit register for signal <WR>.
    Found 1-bit register for signal <EVENT_RDY>.
    Found 16-bit register for signal <cnt>.
    Found 10-bit register for signal <sp_adr>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_24_o_GND_24_o_sub_20_OUT> created at line 165.
    Found 10-bit adder for signal <sp_adr[9]_GND_24_o_add_7_OUT> created at line 142.
    Found 16-bit adder for signal <cnt[15]_GND_24_o_add_9_OUT> created at line 148.
    Found 10-bit 4-to-1 multiplexer for signal <_n0109> created at line 138.
    Found 16-bit comparator greater for signal <TAIL_LEN[15]_cnt[15]_LessThan_12_o> created at line 150
    Found 32-bit comparator greater for signal <GND_24_o_GND_24_o_LessThan_17_o> created at line 160
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <x4_Channel_buffer> synthesized.

Synthesizing Unit <trigger>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/trigger.v".
        state_idle = 2'b00
        state_event = 2'b01
        state_dead = 2'b11
        delay_state_idle = 2'b00
        delay_state_cnt = 2'b01
        delay_state_event = 2'b10
        trig_state_idle = 2'b00
        trig_state_event = 2'b01
        trig_state_DT = 2'b10
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <sf_trig>.
    Found 16-bit register for signal <count>.
    Found 1-bit register for signal <ex_trig_syn1>.
    Found 1-bit register for signal <ex_trig_syn2>.
    Found 2-bit register for signal <delay_state>.
    Found 1-bit register for signal <ex_trig_delayed>.
    Found 16-bit register for signal <trig_delay_cnt>.
    Found 2-bit register for signal <trig_state>.
    Found 1-bit register for signal <ex_trig>.
    Found 16-bit register for signal <DT_count>.
    Found 26-bit register for signal <int_trig_cnt>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <delay_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <trig_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <int_trig_cnt[25]_GND_27_o_add_1_OUT> created at line 42.
    Found 16-bit adder for signal <trig_delay_cnt[15]_GND_27_o_add_34_OUT> created at line 135.
    Found 16-bit adder for signal <DT_count[15]_GND_27_o_add_48_OUT> created at line 175.
    Found 16-bit subtractor for signal <GND_27_o_GND_27_o_sub_19_OUT<15:0>> created at line 90.
    Found 16-bit comparator greater for signal <THRESHOLD[15]_DATAIN[63]_LessThan_6_o> created at line 66
    Found 16-bit comparator greater for signal <THRESHOLD[15]_DATAIN[47]_LessThan_8_o> created at line 67
    Found 16-bit comparator greater for signal <THRESHOLD[15]_DATAIN[31]_LessThan_10_o> created at line 68
    Found 16-bit comparator greater for signal <THRESHOLD[15]_DATAIN[15]_LessThan_12_o> created at line 69
    Found 16-bit comparator greater for signal <n0026> created at line 84
    Found 16-bit comparator greater for signal <n0046> created at line 134
    Found 16-bit comparator greater for signal <n0064> created at line 174
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <trigger> synthesized.

Synthesizing Unit <base_line>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v".
        ADC_BIT = 16
        state_idle = 0
        state_add = 1
        state_acc = 2
        state_div = 3
        state_wait = 4
        state_done = 5
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 185: Output port <fractional> of the instance <divideA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 185: Output port <rfd> of the instance <divideA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 193: Output port <fractional> of the instance <divideB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 193: Output port <rfd> of the instance <divideB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 201: Output port <fractional> of the instance <divideC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 201: Output port <rfd> of the instance <divideC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 209: Output port <fractional> of the instance <divideD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 209: Output port <rfd> of the instance <divideD> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <CNT>.
    Found 1-bit register for signal <out_valid>.
    Found 16-bit register for signal <i>.
    Found 64-bit register for signal <BL_data>.
    Found 16-bit register for signal <divInA>.
    Found 16-bit register for signal <divInB>.
    Found 16-bit register for signal <divInC>.
    Found 16-bit register for signal <divInD>.
    Found 16-bit register for signal <addInA>.
    Found 16-bit register for signal <addInB>.
    Found 16-bit register for signal <addInC>.
    Found 16-bit register for signal <addInD>.
    Found 16-bit register for signal <sumPrevA>.
    Found 16-bit register for signal <sumPrevB>.
    Found 16-bit register for signal <sumPrevC>.
    Found 16-bit register for signal <sumPrevD>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <CNT[15]_GND_28_o_add_3_OUT> created at line 130.
    Found 16-bit adder for signal <i[15]_GND_28_o_add_19_OUT> created at line 147.
    Found 16-bit comparator greater for signal <GND_28_o_i[15]_LessThan_19_o> created at line 144
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 289 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <base_line> synthesized.

Synthesizing Unit <BLR_GAIN>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/blr_gain.v".
        ADC_BIT_WIDTH = 16
        DATA_WIDTH = 16
        state_idle = 0
        state_clr = 1
        state_BL = 2
        state_BL_wait = 3
        state_load = 4
        state_load_loop = 5
    Found 1-bit register for signal <rd>.
    Found 1-bit register for signal <wr>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <clr_fast_fifo>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <data_BL_valid>.
    Found 10-bit register for signal <BL_cnt>.
    Found 64-bit register for signal <dout>.
    Found 64-bit register for signal <BL_now>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <BL_cnt[9]_GND_31_o_add_4_OUT> created at line 130.
    Found 16-bit comparator greater for signal <BL_Len_Reg[15]_GND_31_o_LessThan_4_o> created at line 124
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 144 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BLR_GAIN> synthesized.

Synthesizing Unit <Power_rms>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v".
        state_idle = 0
        state_rd = 4'b0001
        state_fix2float = 4'b0010
        state_square = 4'b0011
        state_wait1 = 4'b0100
        state_addInt = 4'b0101
        state_add = 4'b0110
        state_wait2 = 4'b0111
        state_wait3 = 4'b1000
        state_div = 4'b1001
        state_sqrt = 4'b1010
        state_rdy = 4'b1011
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 193: Output port <operation_rfd> of the instance <fix2float> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 193: Output port <rdy> of the instance <fix2float> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 201: Output port <operation_rfd> of the instance <fixN2float> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 201: Output port <rdy> of the instance <fixN2float> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <operation_rfd> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <underflow> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <overflow> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <invalid_op> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <rdy> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <operation_rfd> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <underflow> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <overflow> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <invalid_op> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <rdy> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <operation_rfd> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <underflow> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <overflow> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <invalid_op> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <divide_by_zero> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <rdy> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 246: Output port <operation_rfd> of the instance <float_sqrt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 246: Output port <invalid_op> of the instance <float_sqrt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 246: Output port <rdy> of the instance <float_sqrt> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <N>.
    Found 1-bit register for signal <RDY>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <fix2floatIn>.
    Found 32-bit register for signal <squareIn>.
    Found 32-bit register for signal <addIn>.
    Found 32-bit register for signal <sumOut_prev>.
    Found 32-bit register for signal <total_sum>.
    Found 32-bit register for signal <divIn>.
    Found 32-bit register for signal <sqrtIn>.
    Found 16-bit register for signal <count>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <count[15]_GND_34_o_add_6_OUT> created at line 164.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 241 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Power_rms> synthesized.

Synthesizing Unit <Gain_Adjust>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/gain_adjust.v".
        DATA_WIDTH = 16
        SF_WIDTH = 32
        idle = 0
        A_GAIN = 1
        A_GAIN_WAIT = 2
        C_GAIN = 3
        C_GAIN_WAIT = 4
        A_OL_GAIN = 5
        A_OL_GAIN_WAIT = 6
        C_OL_GAIN = 7
        C_OL_GAIN_WAIT = 8
        done_ST = 9
        done_OL = 10
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/gain_adjust.v" line 196: Output port <underflow> of the instance <float_mul> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/gain_adjust.v" line 196: Output port <overflow> of the instance <float_mul> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/gain_adjust.v" line 196: Output port <invalid_op> of the instance <float_mul> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <ChB_Power_Adj>.
    Found 32-bit register for signal <ChC_Power_Adj>.
    Found 32-bit register for signal <ChD_Power_Adj>.
    Found 1-bit register for signal <Adj_rdy>.
    Found 1-bit register for signal <nd>.
    Found 5-bit register for signal <state>.
    Found 32-bit register for signal <MulA>.
    Found 32-bit register for signal <MulB>.
    Found 32-bit register for signal <ChA_Power_temp>.
    Found 32-bit register for signal <ChC_Power_temp>.
    Found 32-bit register for signal <ChA_Power_Adj>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 5                                              |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 258 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Gain_Adjust> synthesized.

Synthesizing Unit <position>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v".
        float_4 = 32'b01000000100000000000000000000000
        float_1000 = 32'b01000100011110100000000000000000
        state_idle = 0
        state_abAdd = 1
        state_cdAdd = 2
        state_cdSub = 3
        state_cdDiv = 4
        state_cdMul = 5
        state_cdMul2 = 6
        state_cdConvrt = 7
        state_sConvert = 8
        state_done = 9
        state_wait1 = 10
        state_S = 11
        state_wait2 = 12
        state_wait3 = 13
        state_wait4 = 14
        state_wait5 = 15
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 246: Output port <operation_rfd> of the instance <sub_add_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 246: Output port <underflow> of the instance <sub_add_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 246: Output port <overflow> of the instance <sub_add_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 246: Output port <invalid_op> of the instance <sub_add_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 246: Output port <rdy> of the instance <sub_add_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 257: Output port <operation_rfd> of the instance <Dia_float_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 257: Output port <rdy> of the instance <Dia_float_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 271: Output port <operation_rfd> of the instance <divide_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 271: Output port <underflow> of the instance <divide_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 271: Output port <overflow> of the instance <divide_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 271: Output port <invalid_op> of the instance <divide_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 271: Output port <divide_by_zero> of the instance <divide_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 271: Output port <rdy> of the instance <divide_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 290: Output port <operation_rfd> of the instance <multiple_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 290: Output port <underflow> of the instance <multiple_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 290: Output port <overflow> of the instance <multiple_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 290: Output port <invalid_op> of the instance <multiple_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 290: Output port <rdy> of the instance <multiple_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 307: Output port <operation_rfd> of the instance <float_fix_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 307: Output port <overflow> of the instance <float_fix_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 307: Output port <invalid_op> of the instance <float_fix_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 307: Output port <rdy> of the instance <float_fix_inst> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <Y>.
    Found 32-bit register for signal <S>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <rdy>.
    Found 32-bit register for signal <input1>.
    Found 32-bit register for signal <input2>.
    Found 6-bit register for signal <op>.
    Found 16-bit register for signal <dia_fix>.
    Found 32-bit register for signal <ABsub>.
    Found 32-bit register for signal <input3>.
    Found 32-bit register for signal <input4>.
    Found 32-bit register for signal <D_4>.
    Found 32-bit register for signal <ABadd>.
    Found 32-bit register for signal <CDadd>.
    Found 32-bit register for signal <ABdiv>.
    Found 32-bit register for signal <S_float>.
    Found 32-bit register for signal <input5>.
    Found 32-bit register for signal <input6>.
    Found 32-bit register for signal <X_temp>.
    Found 32-bit register for signal <CDsub>.
    Found 32-bit register for signal <X_float>.
    Found 32-bit register for signal <CDdiv>.
    Found 32-bit register for signal <input7>.
    Found 32-bit register for signal <Y_temp>.
    Found 32-bit register for signal <Y_float>.
    Found 32-bit register for signal <X>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 16                                             |
    | Inputs             | 1                                              |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 727 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <position> synthesized.

Synthesizing Unit <ADS1015>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/ads1015.v".
        SLAVE_ADDR_WR = 8'b10010010
        SLAVE_ADDR_RD = 8'b10010011
        CONVERSION_REG = 8'b00000000
        CONFIG_REG = 8'b00000001
        LO_THRESH_REG = 8'b00000010
        HI_THRESH_REG = 8'b00000011
        CHA = 3'b100
        CHB = 3'b101
        CHC = 3'b110
        CHD = 3'b111
        state_idle = 0
        state_wait = 1
        state_start_bit = 2
        state_wait1 = 3
        state_status1 = 4
        state_slave_write = 5
        state_pointerReg_write = 6
        state_configReg_write1 = 7
        state_configReg_write2 = 8
        state_stop1 = 9
        state_start_bit2 = 10
        state_slave_write2 = 11
        state_pointerReg_read = 12
        state_stop2 = 13
        state_start_bit3 = 14
        state_slave_read = 15
        state_read_data1 = 16
        state_config_output1 = 17
        state_read_temp1 = 18
        state_read_data2 = 19
        state_config_output2 = 20
        state_read_temp2 = 21
        state_stop3 = 22
        state_done = 23
    Found 3-bit register for signal <i2c_addr>.
    Found 8-bit register for signal <in_data>.
    Found 1-bit register for signal <i2c_rd>.
    Found 1-bit register for signal <i2c_wr>.
    Found 1-bit register for signal <rdy>.
    Found 4-bit register for signal <CNT>.
    Found 3-bit register for signal <channelCNT>.
    Found 1-bit register for signal <chA_temp<15>>.
    Found 1-bit register for signal <chA_temp<14>>.
    Found 1-bit register for signal <chA_temp<13>>.
    Found 1-bit register for signal <chA_temp<12>>.
    Found 1-bit register for signal <chA_temp<11>>.
    Found 1-bit register for signal <chA_temp<10>>.
    Found 1-bit register for signal <chA_temp<9>>.
    Found 1-bit register for signal <chA_temp<8>>.
    Found 1-bit register for signal <chA_temp<7>>.
    Found 1-bit register for signal <chA_temp<6>>.
    Found 1-bit register for signal <chA_temp<5>>.
    Found 1-bit register for signal <chA_temp<4>>.
    Found 1-bit register for signal <chA_temp<3>>.
    Found 1-bit register for signal <chA_temp<2>>.
    Found 1-bit register for signal <chA_temp<1>>.
    Found 1-bit register for signal <chA_temp<0>>.
    Found 1-bit register for signal <chB_temp<15>>.
    Found 1-bit register for signal <chB_temp<14>>.
    Found 1-bit register for signal <chB_temp<13>>.
    Found 1-bit register for signal <chB_temp<12>>.
    Found 1-bit register for signal <chB_temp<11>>.
    Found 1-bit register for signal <chB_temp<10>>.
    Found 1-bit register for signal <chB_temp<9>>.
    Found 1-bit register for signal <chB_temp<8>>.
    Found 1-bit register for signal <chB_temp<7>>.
    Found 1-bit register for signal <chB_temp<6>>.
    Found 1-bit register for signal <chB_temp<5>>.
    Found 1-bit register for signal <chB_temp<4>>.
    Found 1-bit register for signal <chB_temp<3>>.
    Found 1-bit register for signal <chB_temp<2>>.
    Found 1-bit register for signal <chB_temp<1>>.
    Found 1-bit register for signal <chB_temp<0>>.
    Found 1-bit register for signal <chC_temp<15>>.
    Found 1-bit register for signal <chC_temp<14>>.
    Found 1-bit register for signal <chC_temp<13>>.
    Found 1-bit register for signal <chC_temp<12>>.
    Found 1-bit register for signal <chC_temp<11>>.
    Found 1-bit register for signal <chC_temp<10>>.
    Found 1-bit register for signal <chC_temp<9>>.
    Found 1-bit register for signal <chC_temp<8>>.
    Found 1-bit register for signal <chC_temp<7>>.
    Found 1-bit register for signal <chC_temp<6>>.
    Found 1-bit register for signal <chC_temp<5>>.
    Found 1-bit register for signal <chC_temp<4>>.
    Found 1-bit register for signal <chC_temp<3>>.
    Found 1-bit register for signal <chC_temp<2>>.
    Found 1-bit register for signal <chC_temp<1>>.
    Found 1-bit register for signal <chC_temp<0>>.
    Found 1-bit register for signal <chD_temp<15>>.
    Found 1-bit register for signal <chD_temp<14>>.
    Found 1-bit register for signal <chD_temp<13>>.
    Found 1-bit register for signal <chD_temp<12>>.
    Found 1-bit register for signal <chD_temp<11>>.
    Found 1-bit register for signal <chD_temp<10>>.
    Found 1-bit register for signal <chD_temp<9>>.
    Found 1-bit register for signal <chD_temp<8>>.
    Found 1-bit register for signal <chD_temp<7>>.
    Found 1-bit register for signal <chD_temp<6>>.
    Found 1-bit register for signal <chD_temp<5>>.
    Found 1-bit register for signal <chD_temp<4>>.
    Found 1-bit register for signal <chD_temp<3>>.
    Found 1-bit register for signal <chD_temp<2>>.
    Found 1-bit register for signal <chD_temp<1>>.
    Found 1-bit register for signal <chD_temp<0>>.
    Found 6-bit register for signal <state>.
    Found finite state machine <FSM_10> for signal <channelCNT>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 34                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 42                                             |
    | Inputs             | 7                                              |
    | Outputs            | 36                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <CNT[3]_GND_49_o_add_7_OUT> created at line 163.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred  80 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ADS1015> synthesized.

Synthesizing Unit <i2c_master>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/i2c_master.v".
    Found 1-bit register for signal <i2c_clk>.
    Found 3-bit register for signal <nextstate>.
    Found 1-bit register for signal <speed>.
    Found 8-bit register for signal <in_buffer>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <state_count>.
    Found 3-bit register for signal <bit_count>.
    Found 1-bit register for signal <out_sda>.
    Found 1-bit register for signal <out_scl>.
    Found 1-bit register for signal <buffer<7>>.
    Found 1-bit register for signal <buffer<6>>.
    Found 1-bit register for signal <buffer<5>>.
    Found 1-bit register for signal <buffer<4>>.
    Found 1-bit register for signal <buffer<3>>.
    Found 1-bit register for signal <buffer<2>>.
    Found 1-bit register for signal <buffer<1>>.
    Found 1-bit register for signal <buffer<0>>.
    Found 1-bit register for signal <ack>.
    Found 7-bit register for signal <clk_count>.
    Found 7-bit adder for signal <clk_count[6]_GND_50_o_add_1_OUT> created at line 87.
    Found 6-bit adder for signal <state_count[5]_GND_50_o_add_52_OUT> created at line 244.
    Found 3-bit adder for signal <bit_count[2]_GND_50_o_add_64_OUT> created at line 283.
    Found 1-bit tristate buffer for signal <out_data<7>> created at line 126
    Found 1-bit tristate buffer for signal <out_data<6>> created at line 126
    Found 1-bit tristate buffer for signal <out_data<5>> created at line 126
    Found 1-bit tristate buffer for signal <out_data<4>> created at line 126
    Found 1-bit tristate buffer for signal <out_data<3>> created at line 126
    Found 1-bit tristate buffer for signal <out_data<2>> created at line 126
    Found 1-bit tristate buffer for signal <out_data<1>> created at line 126
    Found 1-bit tristate buffer for signal <out_data<0>> created at line 126
    Found 1-bit tristate buffer for signal <sda> created at line 586
    Found 1-bit tristate buffer for signal <scl> created at line 587
    Found 7-bit comparator lessequal for signal <n0001> created at line 91
    Found 7-bit comparator lessequal for signal <GND_50_o_clk_count[6]_LessThan_5_o> created at line 97
    Found 7-bit comparator lessequal for signal <n0006> created at line 108
    Found 7-bit comparator lessequal for signal <GND_50_o_clk_count[6]_LessThan_8_o> created at line 114
    Found 6-bit comparator greater for signal <n0047> created at line 206
    Found 6-bit comparator greater for signal <n0050> created at line 222
    Found 1-bit comparator equal for signal <out_scl_scl_equal_59_o> created at line 268
    Found 3-bit comparator lessequal for signal <n0064> created at line 275
    Found 6-bit comparator greater for signal <n0098> created at line 421
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred  10 Tristate(s).
Unit <i2c_master> synthesized.

Synthesizing Unit <cal_schedule>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/cal_schedule.v".
        state_idle = 0
        state_1 = 1
        state_2 = 2
        state_3 = 3
        state_4 = 4
        state_5 = 5
    Found 1-bit register for signal <cal_trig>.
    Found 1-bit register for signal <cal_flag>.
    Found 1-bit register for signal <cal_on>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <cal_schedule> synthesized.

Synthesizing Unit <SPI_Master>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/spi.v".
        state_idle = 0
        state_wr1 = 1
        state_wr2 = 2
        state_wr3 = 3
        state_wr4 = 4
        state_wr5 = 5
        state_wr_addr1 = 6
        state_wr_addr2 = 7
        state_wait = 8
        state_wr_data1 = 9
        state_wr_data2 = 10
        state_rd_data1 = 11
        state_rd_data2 = 12
        state_done = 13
        state_wait4 = 14
        state_wait5 = 15
    Found 1-bit register for signal <rdy>.
    Found 1-bit register for signal <SDIO_out>.
    Found 1-bit register for signal <SCLK>.
    Found 8-bit register for signal <data>.
    Found 4-bit register for signal <cnt>.
    Found 8-bit register for signal <data_rx>.
    Found 13-bit register for signal <addr>.
    Found 4-bit register for signal <state>.
INFO:Xst:1799 - State 0010 is never reached in FSM <state>.
INFO:Xst:1799 - State 0011 is never reached in FSM <state>.
INFO:Xst:1799 - State 0100 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101 is never reached in FSM <state>.
INFO:Xst:1799 - State 0110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
INFO:Xst:1799 - State 1010 is never reached in FSM <state>.
INFO:Xst:1799 - State 1101 is never reached in FSM <state>.
INFO:Xst:1799 - State 1100 is never reached in FSM <state>.
INFO:Xst:1799 - State 1011 is never reached in FSM <state>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <SDIO> created at line 62
    Found 4-bit comparator greater for signal <n0014> created at line 112
    Found 4-bit comparator greater for signal <_n0213> created at line 139
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <SPI_Master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 3
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 2
 16-bit adder                                          : 10
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 185
 1-bit register                                        : 38
 10-bit register                                       : 2
 16-bit register                                       : 52
 26-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 73
 4-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 3
 7-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 22
 1-bit comparator equal                                : 1
 16-bit comparator greater                             : 10
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 6-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 4
# Multiplexers                                         : 307
 1-bit 2-to-1 multiplexer                              : 81
 10-bit 2-to-1 multiplexer                             : 3
 10-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 36
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 157
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 14
# Tristates                                            : 11
 1-bit tristate buffer                                 : 11
# FSMs                                                 : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <mb_system.ngc>.
Reading core <push_buttons_3bits_wrapper.ngc>.
Reading core <ethernet_lite_wrapper.ngc>.
Reading core <dip_switches_8bits_wrapper.ngc>.
Reading core <axi_bram_ctrl_0_wrapper.ngc>.
Reading core <rs232_wrapper.ngc>.
Reading core <rs232_usb_wrapper.ngc>.
Reading core <proc_sys_reset_0_wrapper.ngc>.
Reading core <clock_generator_0_wrapper.ngc>.
Reading core <microblaze_0_ilmb_wrapper.ngc>.
Reading core <microblaze_0_dlmb_wrapper.ngc>.
Reading core <mcb_ddr3_wrapper.ngc>.
Reading core <axi4lite_0_wrapper.ngc>.
Reading core <axi4_0_wrapper.ngc>.
Reading core <microblaze_0_wrapper.ngc>.
Reading core <microblaze_0_intc_wrapper.ngc>.
Reading core <microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <debug_module_wrapper.ngc>.
Reading core <axi_timer_0_wrapper.ngc>.
Reading core <linear_flash_wrapper.ngc>.
Reading core <leds_8bits_wrapper.ngc>.
Reading core <microblaze_0_bram_block_wrapper.ngc>.
Reading core <ipcore_dir/ila_trig8.ngc>.
Reading core <ipcore_dir/FIFO_data.ngc>.
Reading core <ipcore_dir/ccd_fifo.ngc>.
Reading core <ipcore_dir/icon.ngc>.
Reading core <ipcore_dir/fifobuf.ngc>.
Reading core <ipcore_dir/fix_float.ngc>.
Reading core <ipcore_dir/SUB_ADD.ngc>.
Reading core <ipcore_dir/DIVD.ngc>.
Reading core <ipcore_dir/MUL.ngc>.
Reading core <ipcore_dir/float_fix.ngc>.
Reading core <ipcore_dir/Sub.ngc>.
Reading core <ipcore_dir/float_square.ngc>.
Reading core <ipcore_dir/DIV.ngc>.
Reading core <ipcore_dir/ADD.ngc>.
Reading core <ipcore_dir/fixN2float.ngc>.
Reading core <ipcore_dir/fix2float.ngc>.
Reading core <ipcore_dir/float_sum.ngc>.
Reading core <ipcore_dir/float_div.ngc>.
Reading core <ipcore_dir/float_sqrt.ngc>.
Loading core <push_buttons_3bits_wrapper> for timing and area information for instance <Push_Buttons_3Bits>.
Loading core <ethernet_lite_wrapper> for timing and area information for instance <Ethernet_Lite>.
Loading core <dip_switches_8bits_wrapper> for timing and area information for instance <DIP_Switches_8Bits>.
Loading core <axi_bram_ctrl_0_wrapper> for timing and area information for instance <axi_bram_ctrl_0>.
Loading core <rs232_wrapper> for timing and area information for instance <RS232>.
Loading core <rs232_usb_wrapper> for timing and area information for instance <RS232_USB>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <mcb_ddr3_wrapper> for timing and area information for instance <MCB_DDR3>.
Loading core <axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <axi4_0_wrapper> for timing and area information for instance <axi4_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_intc_wrapper> for timing and area information for instance <microblaze_0_intc>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <linear_flash_wrapper> for timing and area information for instance <Linear_Flash>.
Loading core <leds_8bits_wrapper> for timing and area information for instance <LEDs_8Bits>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <mb_system> for timing and area information for instance <mb_system_i>.
Loading core <ila_trig8> for timing and area information for instance <ila_trig8_fast_inst>.
Loading core <FIFO_data> for timing and area information for instance <Fast_FIFO_ChAB>.
Loading core <FIFO_data> for timing and area information for instance <Fast_FIFO_ChCD>.
Loading core <ccd_fifo> for timing and area information for instance <Slow_FIFO>.
Loading core <ila_trig8> for timing and area information for instance <ila_trig8_inst>.
Loading core <icon> for timing and area information for instance <icon_test>.
Loading core <fifobuf> for timing and area information for instance <Buffer_ChA>.
Loading core <fifobuf> for timing and area information for instance <Buffer_ChB>.
Loading core <fifobuf> for timing and area information for instance <Buffer_ChC>.
Loading core <fifobuf> for timing and area information for instance <Buffer_ChD>.
Loading core <fix_float> for timing and area information for instance <Dia_float_inst>.
Loading core <SUB_ADD> for timing and area information for instance <sub_add_inst>.
Loading core <DIVD> for timing and area information for instance <divide_inst>.
Loading core <MUL> for timing and area information for instance <multiple_inst>.
Loading core <float_fix> for timing and area information for instance <float_fix_inst>.
Loading core <Sub> for timing and area information for instance <Sub_BL_A>.
Loading core <Sub> for timing and area information for instance <Sub_BL_B>.
Loading core <Sub> for timing and area information for instance <Sub_BL_C>.
Loading core <Sub> for timing and area information for instance <Sub_BL_D>.
Loading core <float_square> for timing and area information for instance <float_mul>.
Loading core <DIV> for timing and area information for instance <divideA>.
Loading core <DIV> for timing and area information for instance <divideB>.
Loading core <DIV> for timing and area information for instance <divideC>.
Loading core <DIV> for timing and area information for instance <divideD>.
Loading core <ADD> for timing and area information for instance <accA>.
Loading core <ADD> for timing and area information for instance <accB>.
Loading core <ADD> for timing and area information for instance <accC>.
Loading core <ADD> for timing and area information for instance <accD>.
Loading core <fixN2float> for timing and area information for instance <fixN2float>.
Loading core <fix2float> for timing and area information for instance <fix2float>.
Loading core <float_square> for timing and area information for instance <float_square>.
Loading core <float_sum> for timing and area information for instance <float_sum>.
Loading core <float_div> for timing and area information for instance <float_div>.
Loading core <float_sqrt> for timing and area information for instance <float_sqrt>.
WARNING:Xst:2404 -  FFs/Latches <op<5:1>> (without init value) have a constant value of 0 in block <position>.

Synthesizing (advanced) Unit <BLR_GAIN>.
The following registers are absorbed into counter <BL_cnt>: 1 register on signal <BL_cnt>.
Unit <BLR_GAIN> synthesized (advanced).

Synthesizing (advanced) Unit <Buf_SigProcs>.
The following registers are absorbed into counter <EVT_CNT>: 1 register on signal <EVT_CNT>.
	The following adders/subtractors are grouped into adder tree <Madd_ChA_Drift_Gain1> :
 	<Madd_X_u_prev[31]_xk1[15]_add_54_OUT> in block <Buf_SigProcs>, 	<Msub_n0266> in block <Buf_SigProcs>, 	<Madd_ChA_Drift_Gain> in block <Buf_SigProcs>.
	Multiplier <Mmult_n0267> in block <Buf_SigProcs> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <Buf_SigProcs> are combined into a MAC<Maddsub_n0267>.
	Multiplier <Mmult_xk2[15]_X_e_prev1[15]_MuLt_55_OUT> in block <Buf_SigProcs> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <Buf_SigProcs> are combined into a MAC<Maddsub_xk2[15]_X_e_prev1[15]_MuLt_55_OUT>.
	Multiplier <Mmult_n0264> in block <Buf_SigProcs> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <Buf_SigProcs> are combined into a MAC<Maddsub_n0264>.
	The following registers are also absorbed by the MAC: <X_u_prev> in block <Buf_SigProcs>.
Unit <Buf_SigProcs> synthesized (advanced).

Synthesizing (advanced) Unit <base_line>.
The following registers are absorbed into counter <CNT>: 1 register on signal <CNT>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <base_line> synthesized (advanced).

Synthesizing (advanced) Unit <deser_fclk_8bit_ddr>.
The following registers are absorbed into counter <count_gclk>: 1 register on signal <count_gclk>.
Unit <deser_fclk_8bit_ddr> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <i2c_master> synthesized (advanced).

Synthesizing (advanced) Unit <trigger>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <int_trig_cnt>: 1 register on signal <int_trig_cnt>.
The following registers are absorbed into counter <trig_delay_cnt>: 1 register on signal <trig_delay_cnt>.
The following registers are absorbed into counter <DT_count>: 1 register on signal <DT_count>.
Unit <trigger> synthesized (advanced).
WARNING:Xst:2677 - Node <SPI_Addr_Reg_13> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_14> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_15> of sequential type is unconnected in block <mbx2_system_top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 3
 16x16-to-32-bit MAC                                   : 3
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 16-bit adder                                          : 5
 17-bit subtractor                                     : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 1
 16-bit down counter                                   : 1
 16-bit up counter                                     : 5
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 3360
 Flip-Flops                                            : 3360
# Comparators                                          : 22
 1-bit comparator equal                                : 1
 16-bit comparator greater                             : 10
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 6-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 4
# Multiplexers                                         : 865
 1-bit 2-to-1 multiplexer                              : 664
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 31
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 139
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SCLK> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_0> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_1> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rx_0> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_2> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rx_1> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_3> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rx_2> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_4> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rx_3> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_5> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rx_4> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_6> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rx_5> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_7> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rx_6> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rx_7> (without init value) has a constant value of 0 in block <SPI_Master>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SPI_Data_Rx_0> in Unit <mbx2_system_top> is equivalent to the following 7 FFs/Latches, which will be removed : <SPI_Data_Rx_1> <SPI_Data_Rx_2> <SPI_Data_Rx_3> <SPI_Data_Rx_4> <SPI_Data_Rx_5> <SPI_Data_Rx_6> <SPI_Data_Rx_7> 
WARNING:Xst:1710 - FF/Latch <SPI_Data_Rx_0> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_0> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_1> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_2> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_3> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_4> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_5> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_6> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_7> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_8> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_9> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_10> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_11> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Addr_Reg_12> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Data_Tx_0> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Data_Tx_1> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Data_Tx_2> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Data_Tx_3> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Data_Tx_4> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Data_Tx_5> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Data_Tx_6> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <SPI_Data_Tx_7> of sequential type is unconnected in block <mbx2_system_top>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/FSM_0> on signal <p_state[1:5]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00000
 00000001 | 00001
 00000010 | 00010
 00000011 | 00011
 00000100 | 00100
 00000101 | 00101
 00000110 | 00110
 00000111 | 00111
 00001000 | 01000
 00001001 | 01001
 00001010 | 01010
 00001011 | 01011
 00001100 | 01100
 00001101 | 01101
 00001110 | 01110
 00001111 | 01111
 00010000 | 10000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/Circular_Buffer/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 010   | 01
 011   | 10
 001   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/Trigger/FSM_3> on signal <delay_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/Trigger/FSM_4> on signal <trig_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/Trigger/FSM_2> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/position_inst/FSM_9> on signal <state[1:15]> with one-hot encoding.
--------------------------
 State | Encoding
--------------------------
 00000 | 000000000000001
 00001 | 000000000000010
 00010 | 000000000000100
 01010 | 000000000001000
 01100 | 000000000010000
 01101 | 000000000100000
 01110 | 000000001000000
 01111 | 000000010000000
 01001 | 000000100000000
 01011 | 000001000000000
 00011 | 000010000000000
 00100 | 000100000000000
 00101 | 001000000000000
 00110 | 010000000000000
 00111 | 100000000000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/BLR_ADJ/FSM_6> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/_i000016/FSM_8> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 01001 | 01001
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01010 | 01010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/BL_cal/FSM_5> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/ChA_Power_inst/FSM_7> on signal <state[1:7]> with one-hot encoding.
Optimizing FSM <Buf_SigProcs_inst/ChB_Power_inst/FSM_7> on signal <state[1:7]> with one-hot encoding.
Optimizing FSM <Buf_SigProcs_inst/ChC_Power_inst/FSM_7> on signal <state[1:7]> with one-hot encoding.
Optimizing FSM <Buf_SigProcs_inst/ChD_Power_inst/FSM_7> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000001
 0011  | 0000010
 0100  | 0000100
 0110  | 0001000
 1001  | 0010000
 1010  | 0100000
 1011  | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/temperature/FSM_11> on signal <state[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000010
 000011 | 000011
 000100 | 000100
 000101 | 000101
 000110 | 000110
 000111 | 000111
 001000 | 001000
 001001 | 001001
 001010 | 001010
 001011 | 001011
 001100 | 001100
 001101 | 001101
 001110 | 001110
 001111 | 001111
 010000 | 010000
 010001 | 010001
 010100 | 010100
 010111 | 010111
 010010 | 010010
 010011 | 010011
 010101 | 010101
 010110 | 010110
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/temperature/FSM_10> on signal <channelCNT[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/cal_schedule_inst/FSM_12> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
WARNING:Xst:1710 - FF/Latch <in_data_3> (without init value) has a constant value of 0 in block <ADS1015>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <in_data_2> in Unit <ADS1015> is equivalent to the following FF/Latch, which will be removed : <in_data_6> 
INFO:Xst:2261 - The FF/Latch <cal_flag> in Unit <cal_schedule> is equivalent to the following FF/Latch, which will be removed : <cal_on> 
WARNING:Xst:1293 - FF/Latch <Buf_SigProcs_inst/temperature/i2c_master_inst/in_buffer_3> has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/temperature/i2c_master_inst/in_buffer_6> in Unit <mbx2_system_top> is equivalent to the following FF/Latch, which will be removed : <Buf_SigProcs_inst/temperature/i2c_master_inst/in_buffer_2> 
WARNING:Xst:2042 - Unit mbx2_system_top: 9 internal tristates are replaced by logic (pull-up yes): Buf_SigProcs_inst/temperature/out_data<0>, Buf_SigProcs_inst/temperature/out_data<1>, Buf_SigProcs_inst/temperature/out_data<2>, Buf_SigProcs_inst/temperature/out_data<3>, Buf_SigProcs_inst/temperature/out_data<4>, Buf_SigProcs_inst/temperature/out_data<5>, Buf_SigProcs_inst/temperature/out_data<6>, Buf_SigProcs_inst/temperature/out_data<7>, N2.

Optimizing unit <mbx2_system_top> ...

Optimizing unit <x4_Channel_buffer> ...

Optimizing unit <trigger> ...

Optimizing unit <position> ...

Optimizing unit <BLR_GAIN> ...

Optimizing unit <Gain_Adjust> ...

Optimizing unit <base_line> ...

Optimizing unit <Power_rms> ...

Optimizing unit <cal_schedule> ...

Optimizing unit <deser_fclk_8bit_ddr> ...
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_31> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_30> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_29> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_28> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_27> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_26> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_25> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_24> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_23> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_22> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_21> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_20> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_19> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_18> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_17> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_16> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_31> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_30> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_29> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_28> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_27> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_26> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_25> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_24> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_23> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_22> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_21> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_20> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_19> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_18> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_17> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_16> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_31> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_30> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_29> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_28> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_27> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_26> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_25> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_24> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_23> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_22> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_21> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_20> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_19> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_18> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_17> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_16> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/BLR_ADJ/busy> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/ChB_Power_inst/RDY> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/ChC_Power_inst/RDY> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/ChD_Power_inst/RDY> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <ADC_des_inst/sync_and_deser_x4CH/frame_sync/sync_ok> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_15> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_14> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_13> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_12> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_11> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_10> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_9> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_8> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_7> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_6> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_10> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_10> <Buf_SigProcs_inst/ChC_Power_inst/count_10> <Buf_SigProcs_inst/ChD_Power_inst/count_10> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_11> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_11> <Buf_SigProcs_inst/ChC_Power_inst/count_11> <Buf_SigProcs_inst/ChD_Power_inst/count_11> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_12> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_12> <Buf_SigProcs_inst/ChC_Power_inst/count_12> <Buf_SigProcs_inst/ChD_Power_inst/count_12> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_13> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_13> <Buf_SigProcs_inst/ChC_Power_inst/count_13> <Buf_SigProcs_inst/ChD_Power_inst/count_13> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_14> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_14> <Buf_SigProcs_inst/ChC_Power_inst/count_14> <Buf_SigProcs_inst/ChD_Power_inst/count_14> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_15> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_15> <Buf_SigProcs_inst/ChC_Power_inst/count_15> <Buf_SigProcs_inst/ChD_Power_inst/count_15> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd1> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd1> <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd1> <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd2> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd2> <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd2> <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd3> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd3> <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd3> <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_0> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_0> <Buf_SigProcs_inst/ChC_Power_inst/N_0> <Buf_SigProcs_inst/ChD_Power_inst/N_0> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd4> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd4> <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd4> <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd4> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_1> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_1> <Buf_SigProcs_inst/ChC_Power_inst/N_1> <Buf_SigProcs_inst/ChD_Power_inst/N_1> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd5> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd5> <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd5> <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd5> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_2> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_2> <Buf_SigProcs_inst/ChC_Power_inst/N_2> <Buf_SigProcs_inst/ChD_Power_inst/N_2> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd6> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd6> <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd6> <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd6> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_3> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_3> <Buf_SigProcs_inst/ChC_Power_inst/N_3> <Buf_SigProcs_inst/ChD_Power_inst/N_3> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd7> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd7> <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd7> <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd7> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_4> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_4> <Buf_SigProcs_inst/ChC_Power_inst/N_4> <Buf_SigProcs_inst/ChD_Power_inst/N_4> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_0> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_0> <Buf_SigProcs_inst/ChC_Power_inst/count_0> <Buf_SigProcs_inst/ChD_Power_inst/count_0> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_1> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_1> <Buf_SigProcs_inst/ChC_Power_inst/count_1> <Buf_SigProcs_inst/ChD_Power_inst/count_1> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_5> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_5> <Buf_SigProcs_inst/ChC_Power_inst/N_5> <Buf_SigProcs_inst/ChD_Power_inst/N_5> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_2> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_2> <Buf_SigProcs_inst/ChC_Power_inst/count_2> <Buf_SigProcs_inst/ChD_Power_inst/count_2> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_6> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_6> <Buf_SigProcs_inst/ChC_Power_inst/N_6> <Buf_SigProcs_inst/ChD_Power_inst/N_6> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_3> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_3> <Buf_SigProcs_inst/ChC_Power_inst/count_3> <Buf_SigProcs_inst/ChD_Power_inst/count_3> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_7> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_7> <Buf_SigProcs_inst/ChC_Power_inst/N_7> <Buf_SigProcs_inst/ChD_Power_inst/N_7> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_4> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_4> <Buf_SigProcs_inst/ChC_Power_inst/count_4> <Buf_SigProcs_inst/ChD_Power_inst/count_4> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_8> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_8> <Buf_SigProcs_inst/ChC_Power_inst/N_8> <Buf_SigProcs_inst/ChD_Power_inst/N_8> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_5> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_5> <Buf_SigProcs_inst/ChC_Power_inst/count_5> <Buf_SigProcs_inst/ChD_Power_inst/count_5> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_9> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_9> <Buf_SigProcs_inst/ChC_Power_inst/N_9> <Buf_SigProcs_inst/ChD_Power_inst/N_9> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_6> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_6> <Buf_SigProcs_inst/ChC_Power_inst/count_6> <Buf_SigProcs_inst/ChD_Power_inst/count_6> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_7> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_7> <Buf_SigProcs_inst/ChC_Power_inst/count_7> <Buf_SigProcs_inst/ChD_Power_inst/count_7> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_8> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_8> <Buf_SigProcs_inst/ChC_Power_inst/count_8> <Buf_SigProcs_inst/ChD_Power_inst/count_8> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/count_9> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/count_9> <Buf_SigProcs_inst/ChC_Power_inst/count_9> <Buf_SigProcs_inst/ChD_Power_inst/count_9> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_10> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_10> <Buf_SigProcs_inst/ChC_Power_inst/N_10> <Buf_SigProcs_inst/ChD_Power_inst/N_10> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_11> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_11> <Buf_SigProcs_inst/ChC_Power_inst/N_11> <Buf_SigProcs_inst/ChD_Power_inst/N_11> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_12> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_12> <Buf_SigProcs_inst/ChC_Power_inst/N_12> <Buf_SigProcs_inst/ChD_Power_inst/N_12> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_13> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_13> <Buf_SigProcs_inst/ChC_Power_inst/N_13> <Buf_SigProcs_inst/ChD_Power_inst/N_13> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_14> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_14> <Buf_SigProcs_inst/ChC_Power_inst/N_14> <Buf_SigProcs_inst/ChD_Power_inst/N_14> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChA_Power_inst/N_15> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChB_Power_inst/N_15> <Buf_SigProcs_inst/ChC_Power_inst/N_15> <Buf_SigProcs_inst/ChD_Power_inst/N_15> 

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mbx2_system_top, actual ratio is 20.
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_USB> is equivalent to the following FF/Latch : <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 12 FFs/Latches : <axi4lite_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_USB> is equivalent to the following FF/Latch : <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 12 FFs/Latches : <axi4lite_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_USB> is equivalent to the following FF/Latch : <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 12 FFs/Latches : <axi4lite_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop AFE_Control_Reg_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop AFE_Control_Reg_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop AFE_Control_Reg_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop AFE_Control_Reg_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop AFE_Control_Reg_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Buf_SigProcs_inst/temperature/i2c_master_inst/out_sda has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Buf_SigProcs_inst/temperature/i2c_master_inst/out_scl has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3319
 Flip-Flops                                            : 3319

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mbx2_system_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 52640
#      GND                         : 84
#      INV                         : 642
#      LUT1                        : 516
#      LUT2                        : 3829
#      LUT3                        : 10113
#      LUT4                        : 3725
#      LUT5                        : 2051
#      LUT6                        : 4747
#      LUT6_2                      : 80
#      MULT_AND                    : 1440
#      MUXCY                       : 12256
#      MUXCY_L                     : 412
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 355
#      MUXF8                       : 55
#      VCC                         : 76
#      XORCY                       : 12256
# FlipFlops/Latches                : 17226
#      FD                          : 892
#      FDC                         : 418
#      FDC_1                       : 5
#      FDCE                        : 213
#      FDE                         : 3821
#      FDE_1                       : 8
#      FDP                         : 99
#      FDPE                        : 20
#      FDR                         : 4660
#      FDRE                        : 2397
#      FDRE_1                      : 1
#      FDS                         : 4558
#      FDSE                        : 132
#      LDC                         : 2
# RAMS                             : 318
#      RAM16X1D                    : 2
#      RAM16X1S                    : 4
#      RAM256X1S                   : 256
#      RAM32M                      : 23
#      RAMB16BWER                  : 32
#      RAMB8BWER                   : 1
# Shift Registers                  : 498
#      SRL16                       : 129
#      SRL16E                      : 34
#      SRLC16E                     : 233
#      SRLC32E                     : 102
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGMUX                     : 1
# IO Buffers                       : 164
#      BUFIO2                      : 1
#      IBUF                        : 29
#      IBUFDS                      : 8
#      IBUFDS_DIFF_OUT             : 1
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 36
#      IOBUFDS                     : 2
#      OBUF                        : 59
#      OBUFT                       : 25
#      OBUFTDS                     : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 10
#      DSP48A1                     : 10
# Others                           : 115
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 2
#      BUFIO2_2CLK                 : 1
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 11
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      ISERDES2                    : 18
#      MCB                         : 1
#      OSERDES2                    : 45
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      PULLUP                      : 2
#      TIMESPEC                    : 3

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:           17174  out of  184304     9%  
 Number of Slice LUTs:                27325  out of  92152    29%  
    Number used as Logic:             25703  out of  92152    27%  
    Number used as Memory:             1622  out of  21680     7%  
       Number used as RAM:             1124
       Number used as SRL:              498

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  36659
   Number with an unused Flip Flop:   19485  out of  36659    53%  
   Number with an unused LUT:          9334  out of  36659    25%  
   Number of fully used LUT-FF pairs:  7840  out of  36659    21%  
   Number of unique control sets:       614

IO Utilization: 
 Number of IOs:                         176
 Number of bonded IOBs:                 174  out of    396    43%  
    IOB Flip Flops/Latches:              52

Specific Feature Utilization:
 Number of Block RAM/FIFO:               33  out of    268    12%  
    Number using Block RAM only:         33
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                     10  out of    180     5%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                        | Clock buffer(FF name)                                                                                                         | Load  |
--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
CLK                                                                                                                 | PLL_ADV:CLKOUT2                                                                                                               | 6009  |
CLK_10MHz                                                                                                           | DCM_SP:CLK0+BUFGMUX                                                                                                           | 11044 |
Buf_SigProcs_inst/temperature/i2c_master_inst/i2c_clk                                                               | NONE(Buf_SigProcs_inst/temperature/i2c_master_inst/bit_count_2)                                                               | 25    |
ADC_des_inst/iob_clk/dclk_dly_p                                                                                     | BUFIO2_2CLK+BUFG                                                                                                              | 418   |
Ethernet_Lite_RX_CLK                                                                                                | IBUF                                                                                                                          | 40    |
Ethernet_Lite_TX_CLK                                                                                                | IBUF                                                                                                                          | 45    |
mb_system_i/debug_module/debug_module/drck_i                                                                        | BUFG                                                                                                                          | 205   |
mb_system_i/debug_module/Ext_JTAG_UPDATE                                                                            | NONE(mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 42    |
mb_system_i/Ethernet_Lite/IP2INTC_Irpt                                                                              | NONE(mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_sync_1)              | 1     |
Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                  | BUFG                                                                                                                          | 229   |
Buf_SigProcs_inst/icon_test/CONTROL1<13>(Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)                                            | 1     |
Buf_SigProcs_inst/icon_test/CONTROL0<13>(Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                 | 1     |
Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT                                                                          | NONE(Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD)                                                                       | 1     |
--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 77.236ns (Maximum Frequency: 12.947MHz)
   Minimum input arrival time before clock: 9.547ns
   Maximum output required time after clock: 9.046ns
   Maximum combinational path delay: 4.372ns

=========================================================================
Timing constraint: TS_D2_TO_T2 = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS" TIG;
  Clock period: 2.583ns (frequency: 387.117MHz)
  Total number of paths / destination ports: 6 / 6
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -12.417ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.203   0.856  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.322          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.583ns (0.972ns logic, 1.611ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: TS_J2_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 2 / 2
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.016ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_J3_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 2 / 2
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.016ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_J4_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 2 / 2
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.016ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 2.583ns (frequency: 387.117MHz)
  Total number of paths / destination ports: 4889 / 504
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.417ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.203   0.856  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.322          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.583ns (0.972ns logic, 1.611ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 2.583ns (frequency: 387.117MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.417ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 15.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.203   0.856  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.322          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.583ns (0.972ns logic, 1.611ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.016ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 7.959ns (frequency: 125.642MHz)
  Total number of paths / destination ports: 800 / 220
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -22.857ns
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      7.959ns (Levels of Logic = 8)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.447   1.414  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>)
     LUT6:I0->O            1   0.203   0.827  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144)
     LUT6:I2->O            1   0.203   0.827  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92)
     LUT6:I2->O            1   0.203   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_4)
     MUXF7:I0->O           1   0.131   0.684  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.203   0.684  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'Buf_SigProcs_inst/ila_trig8_fast_inst:CONTROL<3>'
     begin scope: 'Buf_SigProcs_inst/icon_test:CONTROL1<3>'
     LUT3:I1->O            1   0.203   0.808  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0 (N2)
     LUT6:I3->O            1   0.205   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1 (U0/U_ICON/iTDO_next)
     FDE:D                     0.102          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.959ns (2.716ns logic, 5.243ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 2.583ns (frequency: 387.117MHz)
  Total number of paths / destination ports: 710 / 535
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -12.417ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.203   0.856  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.322          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.583ns (0.972ns logic, 1.611ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ADC_des_inst/iob_clk/dclk_dly_p
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
ADC_des_inst/iob_clk/dclk_dly_p                                   |    5.341|         |         |         |
Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    5.630|         |         |         |
CLK                                                               |    7.292|         |         |         |
CLK_10MHz                                                         |    7.706|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/icon_test/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |         |         |    1.948|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/icon_test/CONTROL1<13>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
ADC_des_inst/iob_clk/dclk_dly_p|         |         |    1.948|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
ADC_des_inst/iob_clk/dclk_dly_p                                   |    4.380|         |         |         |
Buf_SigProcs_inst/icon_test/CONTROL0<13>                          |         |    4.602|         |         |
Buf_SigProcs_inst/icon_test/CONTROL1<13>                          |         |    4.602|         |         |
Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    8.847|         |         |         |
Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT                        |    2.583|         |         |         |
CLK_10MHz                                                         |    4.380|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT|    1.984|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/temperature/i2c_master_inst/i2c_clk
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
Buf_SigProcs_inst/temperature/i2c_master_inst/i2c_clk|    6.106|         |         |         |
CLK_10MHz                                            |    5.046|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
CLK                                         |   20.918|         |         |         |
CLK_10MHz                                   |   11.025|         |         |         |
Ethernet_Lite_RX_CLK                        |         |    1.909|         |         |
Ethernet_Lite_TX_CLK                        |         |    3.282|         |         |
mb_system_i/Ethernet_Lite/IP2INTC_Irpt      |    1.128|         |         |         |
mb_system_i/debug_module/Ext_JTAG_UPDATE    |    3.711|    2.923|         |         |
mb_system_i/debug_module/debug_module/drck_i|    4.486|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_10MHz
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
ADC_des_inst/iob_clk/dclk_dly_p                                   |    4.505|         |         |         |
Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    5.630|         |         |         |
Buf_SigProcs_inst/temperature/i2c_master_inst/i2c_clk             |    6.605|         |         |         |
CLK                                                               |   11.221|         |         |         |
CLK_10MHz                                                         |   77.236|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    4.475|         |    3.737|         |
Ethernet_Lite_RX_CLK|         |         |    2.600|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    4.475|         |    3.053|         |
Ethernet_Lite_TX_CLK|         |    1.601|    2.892|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mb_system_i/Ethernet_Lite/IP2INTC_Irpt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.894|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mb_system_i/debug_module/Ext_JTAG_UPDATE
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
CLK                                         |    1.650|         |         |         |
mb_system_i/debug_module/Ext_JTAG_UPDATE    |         |    4.916|    7.982|         |
mb_system_i/debug_module/debug_module/drck_i|    1.263|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mb_system_i/debug_module/debug_module/drck_i
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
CLK                                         |    6.696|         |         |         |
mb_system_i/debug_module/Ext_JTAG_UPDATE    |         |    5.147|    2.873|         |
mb_system_i/debug_module/debug_module/drck_i|    2.408|    3.840|    3.249|         |
--------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 61.28 secs
 
--> 

Total memory usage is 399844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  242 (   0 filtered)
Number of infos    :  278 (   0 filtered)

