 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : pit_top
Version: G-2012.06-SP2
Date   : Tue Oct  2 04:34:32 2018
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: wb_cyc_i (input port clocked by wb_clk_i)
  Endpoint: wb_ack_o (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.42       0.42 r
  wb_cyc_i (in)                            0.00       0.42 r
  U222/ZN (NAND2_X1)                       0.08       0.49 f
  U203/ZN (NOR2_X4)                        0.13       0.63 r
  wb_ack_o (out)                           0.39       1.01 r
  data arrival time                                   1.01

  clock wb_clk_i (rise edge)               1.67       1.67
  clock network delay (ideal)              0.00       1.67
  clock uncertainty                       -0.05       1.62
  output external delay                   -0.42       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ext_sync_i (input port clocked by wb_clk_i)
  Endpoint: prescale/cnt_n_reg[14]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.42       0.42 r
  ext_sync_i (in)                          0.00       0.42 r
  U269/ZN (AOI22_X1)                       0.07       0.48 f
  U202/ZN (NOR2_X2)                        0.13       0.61 r
  U219/ZN (AND3_X1)                        0.09       0.70 r
  U221/ZN (AND2_X1)                        0.05       0.75 r
  U271/ZN (NAND2_X1)                       0.04       0.78 f
  U272/ZN (NOR2_X1)                        0.05       0.83 r
  U273/ZN (NAND2_X1)                       0.04       0.87 f
  U274/ZN (NOR2_X1)                        0.05       0.92 r
  U275/ZN (NAND2_X1)                       0.04       0.96 f
  U276/ZN (NOR2_X1)                        0.05       1.01 r
  U277/ZN (NAND2_X1)                       0.04       1.05 f
  U278/ZN (NOR2_X1)                        0.05       1.10 r
  U279/ZN (NAND2_X1)                       0.04       1.14 f
  U280/ZN (NOR2_X1)                        0.05       1.19 r
  U308/ZN (NAND2_X1)                       0.03       1.23 f
  U309/Z (XOR2_X1)                         0.07       1.29 f
  prescale/cnt_n_reg[14]/D (DFFR_X1)       0.01       1.30 f
  data arrival time                                   1.30

  clock wb_clk_i (rise edge)               1.67       1.67
  clock network delay (ideal)              0.00       1.67
  clock uncertainty                       -0.05       1.62
  prescale/cnt_n_reg[14]/CK (DFFR_X1)      0.00       1.62 r
  library setup time                      -0.03       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ext_sync_i (input port clocked by wb_clk_i)
  Endpoint: prescale/cnt_n_reg[13]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.42       0.42 r
  ext_sync_i (in)                          0.00       0.42 r
  U269/ZN (AOI22_X1)                       0.07       0.48 f
  U202/ZN (NOR2_X2)                        0.13       0.61 r
  U219/ZN (AND3_X1)                        0.09       0.70 r
  U221/ZN (AND2_X1)                        0.05       0.75 r
  U271/ZN (NAND2_X1)                       0.04       0.78 f
  U272/ZN (NOR2_X1)                        0.05       0.83 r
  U273/ZN (NAND2_X1)                       0.04       0.87 f
  U274/ZN (NOR2_X1)                        0.05       0.92 r
  U275/ZN (NAND2_X1)                       0.04       0.96 f
  U276/ZN (NOR2_X1)                        0.05       1.01 r
  U277/ZN (NAND2_X1)                       0.04       1.05 f
  U278/ZN (NOR2_X1)                        0.05       1.10 r
  U279/ZN (NAND2_X1)                       0.04       1.14 f
  U280/ZN (NOR2_X1)                        0.05       1.19 r
  U281/ZN (XNOR2_X1)                       0.06       1.25 r
  prescale/cnt_n_reg[13]/D (DFFR_X1)       0.01       1.26 r
  data arrival time                                   1.26

  clock wb_clk_i (rise edge)               1.67       1.67
  clock network delay (ideal)              0.00       1.67
  clock uncertainty                       -0.05       1.62
  prescale/cnt_n_reg[13]/CK (DFFR_X1)      0.00       1.62 r
  library setup time                      -0.04       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ext_sync_i (input port clocked by wb_clk_i)
  Endpoint: prescale/cnt_n_reg[12]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.42       0.42 r
  ext_sync_i (in)                          0.00       0.42 r
  U269/ZN (AOI22_X1)                       0.07       0.48 f
  U202/ZN (NOR2_X2)                        0.13       0.61 r
  U219/ZN (AND3_X1)                        0.09       0.70 r
  U221/ZN (AND2_X1)                        0.05       0.75 r
  U271/ZN (NAND2_X1)                       0.04       0.78 f
  U272/ZN (NOR2_X1)                        0.05       0.83 r
  U273/ZN (NAND2_X1)                       0.04       0.87 f
  U274/ZN (NOR2_X1)                        0.05       0.92 r
  U275/ZN (NAND2_X1)                       0.04       0.96 f
  U276/ZN (NOR2_X1)                        0.05       1.01 r
  U277/ZN (NAND2_X1)                       0.04       1.05 f
  U278/ZN (NOR2_X1)                        0.05       1.10 r
  U279/ZN (NAND2_X1)                       0.04       1.14 f
  U283/Z (XOR2_X1)                         0.06       1.21 f
  prescale/cnt_n_reg[12]/D (DFFR_X1)       0.01       1.22 f
  data arrival time                                   1.22

  clock wb_clk_i (rise edge)               1.67       1.67
  clock network delay (ideal)              0.00       1.67
  clock uncertainty                       -0.05       1.62
  prescale/cnt_n_reg[12]/CK (DFFR_X1)      0.00       1.62 r
  library setup time                      -0.03       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ext_sync_i (input port clocked by wb_clk_i)
  Endpoint: prescale/cnt_n_reg[11]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.42       0.42 r
  ext_sync_i (in)                          0.00       0.42 r
  U269/ZN (AOI22_X1)                       0.07       0.48 f
  U202/ZN (NOR2_X2)                        0.13       0.61 r
  U219/ZN (AND3_X1)                        0.09       0.70 r
  U221/ZN (AND2_X1)                        0.05       0.75 r
  U271/ZN (NAND2_X1)                       0.04       0.78 f
  U272/ZN (NOR2_X1)                        0.05       0.83 r
  U273/ZN (NAND2_X1)                       0.04       0.87 f
  U274/ZN (NOR2_X1)                        0.05       0.92 r
  U275/ZN (NAND2_X1)                       0.04       0.96 f
  U276/ZN (NOR2_X1)                        0.05       1.01 r
  U277/ZN (NAND2_X1)                       0.04       1.05 f
  U278/ZN (NOR2_X1)                        0.05       1.10 r
  U285/ZN (XNOR2_X1)                       0.06       1.17 r
  prescale/cnt_n_reg[11]/D (DFFR_X1)       0.01       1.17 r
  data arrival time                                   1.17

  clock wb_clk_i (rise edge)               1.67       1.67
  clock network delay (ideal)              0.00       1.67
  clock uncertainty                       -0.05       1.62
  prescale/cnt_n_reg[11]/CK (DFFR_X1)      0.00       1.62 r
  library setup time                      -0.04       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[8]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U336/ZN (NOR3_X1)                                       0.09       0.17 r
  U218/ZN (INV_X1)                                        0.08       0.26 f
  U215/ZN (OAI222_X1)                                     0.08       0.33 r
  U198/Z (BUF_X1)                                         0.14       0.47 r
  wb_dat_o[8] (out)                                       0.31       0.78 r
  data arrival time                                                  0.78

  clock wb_clk_i (rise edge)                              1.67       1.67
  clock network delay (ideal)                             0.00       1.67
  clock uncertainty                                      -0.05       1.62
  output external delay                                  -0.42       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[9]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U336/ZN (NOR3_X1)                                       0.09       0.17 r
  U218/ZN (INV_X1)                                        0.08       0.26 f
  U216/ZN (OAI222_X1)                                     0.08       0.33 r
  U188/Z (BUF_X1)                                         0.14       0.47 r
  wb_dat_o[9] (out)                                       0.31       0.78 r
  data arrival time                                                  0.78

  clock wb_clk_i (rise edge)                              1.67       1.67
  clock network delay (ideal)                             0.00       1.67
  clock uncertainty                                      -0.05       1.62
  output external delay                                  -0.42       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[10]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U336/ZN (NOR3_X1)                                       0.09       0.17 r
  U218/ZN (INV_X1)                                        0.08       0.26 f
  U213/ZN (OAI222_X1)                                     0.08       0.33 r
  U190/Z (BUF_X1)                                         0.14       0.47 r
  wb_dat_o[10] (out)                                      0.31       0.78 r
  data arrival time                                                  0.78

  clock wb_clk_i (rise edge)                              1.67       1.67
  clock network delay (ideal)                             0.00       1.67
  clock uncertainty                                      -0.05       1.62
  output external delay                                  -0.42       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[11]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U336/ZN (NOR3_X1)                                       0.09       0.17 r
  U218/ZN (INV_X1)                                        0.08       0.26 f
  U217/ZN (OAI222_X1)                                     0.08       0.33 r
  U197/Z (BUF_X1)                                         0.14       0.47 r
  wb_dat_o[11] (out)                                      0.31       0.78 r
  data arrival time                                                  0.78

  clock wb_clk_i (rise edge)                              1.67       1.67
  clock network delay (ideal)                             0.00       1.67
  clock uncertainty                                      -0.05       1.62
  output external delay                                  -0.42       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[15]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U336/ZN (NOR3_X1)                                       0.09       0.17 r
  U218/ZN (INV_X1)                                        0.08       0.26 f
  U214/ZN (OAI222_X1)                                     0.08       0.33 r
  U189/Z (BUF_X1)                                         0.14       0.47 r
  wb_dat_o[15] (out)                                      0.31       0.78 r
  data arrival time                                                  0.78

  clock wb_clk_i (rise edge)                              1.67       1.67
  clock network delay (ideal)                             0.00       1.67
  clock uncertainty                                      -0.05       1.62
  output external delay                                  -0.42       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


1
