

================================================================
== Vitis HLS Report for 'load_input_buffer_c2'
================================================================
* Date:           Sat Nov  4 18:08:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49163|    49163|  0.492 ms|  0.492 ms|  49163|  49163|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_load_input_buffer_c2_Pipeline_BH_fu_72  |load_input_buffer_c2_Pipeline_BH  |    49162|    49162|  0.492 ms|  0.492 ms|  49162|  49162|       no|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    3711|   5057|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    3731|   5114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_load_input_buffer_c2_Pipeline_BH_fu_72  |load_input_buffer_c2_Pipeline_BH  |        0|   1|  3711|  5057|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                       |                                  |        0|   1|  3711|  5057|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |sub_ln76_fu_125_p2  |         -|   0|  0|  25|          18|          18|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  25|          18|          18|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  14|          3|    1|          3|
    |m_axi_i2_ARVALID  |   9|          2|    1|          2|
    |m_axi_i2_RREADY   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  32|          7|    3|          7|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   2|   0|    2|          0|
    |grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg  |   1|   0|    1|          0|
    |sub_ln76_reg_137                                         |  17|   0|   18|          1|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  20|   0|   21|          1|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                        |   in|    1|  ap_ctrl_hs|                                                                 load_input_buffer_c2|  return value|
|ap_rst                                                                                        |   in|    1|  ap_ctrl_hs|                                                                 load_input_buffer_c2|  return value|
|ap_start                                                                                      |   in|    1|  ap_ctrl_hs|                                                                 load_input_buffer_c2|  return value|
|ap_done                                                                                       |  out|    1|  ap_ctrl_hs|                                                                 load_input_buffer_c2|  return value|
|ap_idle                                                                                       |  out|    1|  ap_ctrl_hs|                                                                 load_input_buffer_c2|  return value|
|ap_ready                                                                                      |  out|    1|  ap_ctrl_hs|                                                                 load_input_buffer_c2|  return value|
|m_axi_i2_AWVALID                                                                              |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWREADY                                                                              |   in|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWADDR                                                                               |  out|   64|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWID                                                                                 |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWLEN                                                                                |  out|   32|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWSIZE                                                                               |  out|    3|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWBURST                                                                              |  out|    2|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWLOCK                                                                               |  out|    2|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWCACHE                                                                              |  out|    4|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWPROT                                                                               |  out|    3|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWQOS                                                                                |  out|    4|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWREGION                                                                             |  out|    4|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_AWUSER                                                                               |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_WVALID                                                                               |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_WREADY                                                                               |   in|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_WDATA                                                                                |  out|   16|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_WSTRB                                                                                |  out|    2|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_WLAST                                                                                |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_WID                                                                                  |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_WUSER                                                                                |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARVALID                                                                              |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARREADY                                                                              |   in|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARADDR                                                                               |  out|   64|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARID                                                                                 |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARLEN                                                                                |  out|   32|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARSIZE                                                                               |  out|    3|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARBURST                                                                              |  out|    2|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARLOCK                                                                               |  out|    2|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARCACHE                                                                              |  out|    4|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARPROT                                                                               |  out|    3|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARQOS                                                                                |  out|    4|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARREGION                                                                             |  out|    4|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_ARUSER                                                                               |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_RVALID                                                                               |   in|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_RREADY                                                                               |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_RDATA                                                                                |   in|   16|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_RLAST                                                                                |   in|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_RID                                                                                  |   in|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_RFIFONUM                                                                             |   in|   14|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_RUSER                                                                                |   in|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_RRESP                                                                                |   in|    2|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_BVALID                                                                               |   in|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_BREADY                                                                               |  out|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_BRESP                                                                                |   in|    2|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_BID                                                                                  |   in|    1|       m_axi|                                                                                   i2|       pointer|
|m_axi_i2_BUSER                                                                                |   in|    1|       m_axi|                                                                                   i2|       pointer|
|input_ftmap                                                                                   |   in|   64|     ap_none|                                                                          input_ftmap|        scalar|
|h                                                                                             |   in|    8|     ap_none|                                                                                    h|        scalar|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_d0        |  out|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_d0        |  out|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_d0        |  out|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_d0        |  out|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_d0        |  out|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_d0        |  out|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_d0        |  out|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_d0        |  out|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_d0        |  out|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0    |  out|   13|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0         |  out|    1|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0         |  out|    1|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_d0          |  out|   16|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

