initSidebarItems({"enum":[["TIM1EN_A","TIM1 clock enable"]],"struct":[["ADC1EN_W","Write proxy for field `ADC1EN`"],["SDIOEN_W","Write proxy for field `SDIOEN`"],["SPI1EN_W","Write proxy for field `SPI1EN`"],["SPI4EN_W","Write proxy for field `SPI4EN`"],["SPI5EN_W","Write proxy for field `SPI5EN`"],["SYSCFGEN_W","Write proxy for field `SYSCFGEN`"],["TIM10EN_W","Write proxy for field `TIM10EN`"],["TIM11EN_W","Write proxy for field `TIM11EN`"],["TIM1EN_W","Write proxy for field `TIM1EN`"],["TIM9EN_W","Write proxy for field `TIM9EN`"],["USART1EN_W","Write proxy for field `USART1EN`"],["USART6EN_W","Write proxy for field `USART6EN`"]],"type":[["ADC1EN_A","ADC1 clock enable"],["ADC1EN_R","Reader of field `ADC1EN`"],["R","Reader of register APB2ENR"],["SDIOEN_A","SDIO clock enable"],["SDIOEN_R","Reader of field `SDIOEN`"],["SPI1EN_A","SPI1 clock enable"],["SPI1EN_R","Reader of field `SPI1EN`"],["SPI4EN_A","SPI4 clock enable"],["SPI4EN_R","Reader of field `SPI4EN`"],["SPI5EN_A","SPI5 clock enable"],["SPI5EN_R","Reader of field `SPI5EN`"],["SYSCFGEN_A","System configuration controller clock enable"],["SYSCFGEN_R","Reader of field `SYSCFGEN`"],["TIM10EN_A","TIM10 clock enable"],["TIM10EN_R","Reader of field `TIM10EN`"],["TIM11EN_A","TIM11 clock enable"],["TIM11EN_R","Reader of field `TIM11EN`"],["TIM1EN_R","Reader of field `TIM1EN`"],["TIM9EN_A","TIM9 clock enable"],["TIM9EN_R","Reader of field `TIM9EN`"],["USART1EN_A","USART1 clock enable"],["USART1EN_R","Reader of field `USART1EN`"],["USART6EN_A","USART6 clock enable"],["USART6EN_R","Reader of field `USART6EN`"],["W","Writer for register APB2ENR"]]});