-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed May  1 16:28:07 2024
-- Host        : DESKTOP-7S7UGPP running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/bd/system/ip/system_fft128_0_0/system_fft128_0_0_sim_netlist.vhdl
-- Design      : system_fft128_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_Butterfly is
  port (
    sub_re : out STD_LOGIC_VECTOR ( 14 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_re : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_re_reg[0][14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sub_im : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \mu_do_im_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_im : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_im_reg[0][14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[0][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[0][10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[0][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_re_reg[0][14]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \do_re_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \do_re_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \do_re_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \do_re_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_im_reg[0][2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[0][14]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \do_im_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \do_im_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \do_im_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \do_im_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \do_im_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_Butterfly : entity is "Butterfly";
end system_fft128_0_0_Butterfly;

architecture STRUCTURE of system_fft128_0_0_Butterfly is
  signal \add_im_carry__0_n_0\ : STD_LOGIC;
  signal \add_im_carry__0_n_1\ : STD_LOGIC;
  signal \add_im_carry__0_n_2\ : STD_LOGIC;
  signal \add_im_carry__0_n_3\ : STD_LOGIC;
  signal \add_im_carry__1_n_0\ : STD_LOGIC;
  signal \add_im_carry__1_n_1\ : STD_LOGIC;
  signal \add_im_carry__1_n_2\ : STD_LOGIC;
  signal \add_im_carry__1_n_3\ : STD_LOGIC;
  signal \add_im_carry__2_n_0\ : STD_LOGIC;
  signal \add_im_carry__2_n_1\ : STD_LOGIC;
  signal \add_im_carry__2_n_2\ : STD_LOGIC;
  signal \add_im_carry__2_n_3\ : STD_LOGIC;
  signal add_im_carry_n_0 : STD_LOGIC;
  signal add_im_carry_n_1 : STD_LOGIC;
  signal add_im_carry_n_2 : STD_LOGIC;
  signal add_im_carry_n_3 : STD_LOGIC;
  signal \add_re_carry__0_n_0\ : STD_LOGIC;
  signal \add_re_carry__0_n_1\ : STD_LOGIC;
  signal \add_re_carry__0_n_2\ : STD_LOGIC;
  signal \add_re_carry__0_n_3\ : STD_LOGIC;
  signal \add_re_carry__1_n_0\ : STD_LOGIC;
  signal \add_re_carry__1_n_1\ : STD_LOGIC;
  signal \add_re_carry__1_n_2\ : STD_LOGIC;
  signal \add_re_carry__1_n_3\ : STD_LOGIC;
  signal \add_re_carry__2_n_0\ : STD_LOGIC;
  signal \add_re_carry__2_n_1\ : STD_LOGIC;
  signal \add_re_carry__2_n_2\ : STD_LOGIC;
  signal \add_re_carry__2_n_3\ : STD_LOGIC;
  signal add_re_carry_n_0 : STD_LOGIC;
  signal add_re_carry_n_1 : STD_LOGIC;
  signal add_re_carry_n_2 : STD_LOGIC;
  signal add_re_carry_n_3 : STD_LOGIC;
  signal \sub_im_carry__0_n_0\ : STD_LOGIC;
  signal \sub_im_carry__0_n_1\ : STD_LOGIC;
  signal \sub_im_carry__0_n_2\ : STD_LOGIC;
  signal \sub_im_carry__0_n_3\ : STD_LOGIC;
  signal \sub_im_carry__1_n_0\ : STD_LOGIC;
  signal \sub_im_carry__1_n_1\ : STD_LOGIC;
  signal \sub_im_carry__1_n_2\ : STD_LOGIC;
  signal \sub_im_carry__1_n_3\ : STD_LOGIC;
  signal \sub_im_carry__2_n_0\ : STD_LOGIC;
  signal \sub_im_carry__2_n_1\ : STD_LOGIC;
  signal \sub_im_carry__2_n_2\ : STD_LOGIC;
  signal \sub_im_carry__2_n_3\ : STD_LOGIC;
  signal sub_im_carry_n_0 : STD_LOGIC;
  signal sub_im_carry_n_1 : STD_LOGIC;
  signal sub_im_carry_n_2 : STD_LOGIC;
  signal sub_im_carry_n_3 : STD_LOGIC;
  signal \sub_re_carry__0_n_0\ : STD_LOGIC;
  signal \sub_re_carry__0_n_1\ : STD_LOGIC;
  signal \sub_re_carry__0_n_2\ : STD_LOGIC;
  signal \sub_re_carry__0_n_3\ : STD_LOGIC;
  signal \sub_re_carry__1_n_0\ : STD_LOGIC;
  signal \sub_re_carry__1_n_1\ : STD_LOGIC;
  signal \sub_re_carry__1_n_2\ : STD_LOGIC;
  signal \sub_re_carry__1_n_3\ : STD_LOGIC;
  signal \sub_re_carry__2_n_0\ : STD_LOGIC;
  signal \sub_re_carry__2_n_1\ : STD_LOGIC;
  signal \sub_re_carry__2_n_2\ : STD_LOGIC;
  signal \sub_re_carry__2_n_3\ : STD_LOGIC;
  signal sub_re_carry_n_0 : STD_LOGIC;
  signal sub_re_carry_n_1 : STD_LOGIC;
  signal sub_re_carry_n_2 : STD_LOGIC;
  signal sub_re_carry_n_3 : STD_LOGIC;
  signal NLW_add_im_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_im_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_im_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_re_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_re_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_re_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sub_im_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_im_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_im_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sub_re_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_re_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_re_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
add_im_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_im_carry_n_0,
      CO(2) => add_im_carry_n_1,
      CO(1) => add_im_carry_n_2,
      CO(0) => add_im_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[0][14]_0\(3 downto 0),
      O(3 downto 1) => add_im(2 downto 0),
      O(0) => NLW_add_im_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \do_im_reg[2]\(3 downto 0)
    );
\add_im_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_im_carry_n_0,
      CO(3) => \add_im_carry__0_n_0\,
      CO(2) => \add_im_carry__0_n_1\,
      CO(1) => \add_im_carry__0_n_2\,
      CO(0) => \add_im_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[0][14]_0\(7 downto 4),
      O(3 downto 0) => add_im(6 downto 3),
      S(3 downto 0) => \do_im_reg[6]\(3 downto 0)
    );
\add_im_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_im_carry__0_n_0\,
      CO(3) => \add_im_carry__1_n_0\,
      CO(2) => \add_im_carry__1_n_1\,
      CO(1) => \add_im_carry__1_n_2\,
      CO(0) => \add_im_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[0][14]_0\(11 downto 8),
      O(3 downto 0) => add_im(10 downto 7),
      S(3 downto 0) => \do_im_reg[10]\(3 downto 0)
    );
\add_im_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_im_carry__1_n_0\,
      CO(3) => \add_im_carry__2_n_0\,
      CO(2) => \add_im_carry__2_n_1\,
      CO(1) => \add_im_carry__2_n_2\,
      CO(0) => \add_im_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \do_im_reg[14]\(0),
      DI(2 downto 0) => \buf_im_reg[0][14]_0\(14 downto 12),
      O(3 downto 0) => add_im(14 downto 11),
      S(3 downto 0) => \do_im_reg[14]_0\(3 downto 0)
    );
\add_im_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_im_carry__2_n_0\,
      CO(3 downto 0) => \NLW_add_im_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_im_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \buf_im_reg[0][14]\(0),
      S(3 downto 0) => B"0001"
    );
add_re_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_re_carry_n_0,
      CO(2) => add_re_carry_n_1,
      CO(1) => add_re_carry_n_2,
      CO(0) => add_re_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => add_re(2 downto 0),
      O(0) => NLW_add_re_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \do_re_reg[2]\(3 downto 0)
    );
\add_re_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_re_carry_n_0,
      CO(3) => \add_re_carry__0_n_0\,
      CO(2) => \add_re_carry__0_n_1\,
      CO(1) => \add_re_carry__0_n_2\,
      CO(0) => \add_re_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => add_re(6 downto 3),
      S(3 downto 0) => \do_re_reg[6]\(3 downto 0)
    );
\add_re_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_re_carry__0_n_0\,
      CO(3) => \add_re_carry__1_n_0\,
      CO(2) => \add_re_carry__1_n_1\,
      CO(1) => \add_re_carry__1_n_2\,
      CO(0) => \add_re_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => add_re(10 downto 7),
      S(3 downto 0) => \do_re_reg[10]\(3 downto 0)
    );
\add_re_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_re_carry__1_n_0\,
      CO(3) => \add_re_carry__2_n_0\,
      CO(2) => \add_re_carry__2_n_1\,
      CO(1) => \add_re_carry__2_n_2\,
      CO(0) => \add_re_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => add_re(14 downto 11),
      S(3 downto 0) => \do_re_reg[14]\(3 downto 0)
    );
\add_re_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_re_carry__2_n_0\,
      CO(3 downto 0) => \NLW_add_re_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_re_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \buf_re_reg[0][14]\(0),
      S(3 downto 0) => B"0001"
    );
sub_im_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_im_carry_n_0,
      CO(2) => sub_im_carry_n_1,
      CO(1) => sub_im_carry_n_2,
      CO(0) => sub_im_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \buf_im_reg[0][14]_0\(3 downto 0),
      O(3 downto 1) => sub_im(2 downto 0),
      O(0) => NLW_sub_im_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \buf_im_reg[0][2]\(3 downto 0)
    );
\sub_im_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_im_carry_n_0,
      CO(3) => \sub_im_carry__0_n_0\,
      CO(2) => \sub_im_carry__0_n_1\,
      CO(1) => \sub_im_carry__0_n_2\,
      CO(0) => \sub_im_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[0][14]_0\(7 downto 4),
      O(3 downto 0) => sub_im(6 downto 3),
      S(3 downto 0) => \buf_im_reg[0][6]\(3 downto 0)
    );
\sub_im_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__0_n_0\,
      CO(3) => \sub_im_carry__1_n_0\,
      CO(2) => \sub_im_carry__1_n_1\,
      CO(1) => \sub_im_carry__1_n_2\,
      CO(0) => \sub_im_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[0][14]_0\(11 downto 8),
      O(3 downto 0) => sub_im(10 downto 7),
      S(3 downto 0) => \buf_im_reg[0][10]\(3 downto 0)
    );
\sub_im_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__1_n_0\,
      CO(3) => \sub_im_carry__2_n_0\,
      CO(2) => \sub_im_carry__2_n_1\,
      CO(1) => \sub_im_carry__2_n_2\,
      CO(0) => \sub_im_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \buf_im_reg[0][14]_1\(0),
      DI(2 downto 0) => \buf_im_reg[0][14]_0\(14 downto 12),
      O(3 downto 0) => sub_im(14 downto 11),
      S(3 downto 0) => \buf_im_reg[0][14]_2\(3 downto 0)
    );
\sub_im_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_im_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_im_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \mu_do_im_reg[15]\(0),
      S(3 downto 0) => B"0001"
    );
sub_re_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_re_carry_n_0,
      CO(2) => sub_re_carry_n_1,
      CO(1) => sub_re_carry_n_2,
      CO(0) => sub_re_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => sub_re(2 downto 0),
      O(0) => NLW_sub_re_carry_O_UNCONNECTED(0),
      S(3 downto 0) => S(3 downto 0)
    );
\sub_re_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_re_carry_n_0,
      CO(3) => \sub_re_carry__0_n_0\,
      CO(2) => \sub_re_carry__0_n_1\,
      CO(1) => \sub_re_carry__0_n_2\,
      CO(0) => \sub_re_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => sub_re(6 downto 3),
      S(3 downto 0) => \buf_re_reg[0][6]\(3 downto 0)
    );
\sub_re_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__0_n_0\,
      CO(3) => \sub_re_carry__1_n_0\,
      CO(2) => \sub_re_carry__1_n_1\,
      CO(1) => \sub_re_carry__1_n_2\,
      CO(0) => \sub_re_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => sub_re(10 downto 7),
      S(3 downto 0) => \buf_re_reg[0][10]\(3 downto 0)
    );
\sub_re_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__1_n_0\,
      CO(3) => \sub_re_carry__2_n_0\,
      CO(2) => \sub_re_carry__2_n_1\,
      CO(1) => \sub_re_carry__2_n_2\,
      CO(0) => \sub_re_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \buf_re_reg[0][14]_0\(0),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => sub_re(14 downto 11),
      S(3 downto 0) => \buf_re_reg[0][14]_1\(3 downto 0)
    );
\sub_re_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_re_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_re_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_Butterfly_0 is
  port (
    sub_re : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mu_do_re_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sub_im : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mu_do_im_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_re : out STD_LOGIC_VECTOR ( 14 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_im : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_im_reg[3][14]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[2][0]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[2][3]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[2][7]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[2][11]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[2][11]_srl3_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[2][0]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[2][3]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[2][7]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[2][11]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[2][11]_srl3_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_re_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_im_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_Butterfly_0 : entity is "Butterfly";
end system_fft128_0_0_Butterfly_0;

architecture STRUCTURE of system_fft128_0_0_Butterfly_0 is
  signal \add_im_carry__0_n_0\ : STD_LOGIC;
  signal \add_im_carry__0_n_1\ : STD_LOGIC;
  signal \add_im_carry__0_n_2\ : STD_LOGIC;
  signal \add_im_carry__0_n_3\ : STD_LOGIC;
  signal \add_im_carry__1_n_0\ : STD_LOGIC;
  signal \add_im_carry__1_n_1\ : STD_LOGIC;
  signal \add_im_carry__1_n_2\ : STD_LOGIC;
  signal \add_im_carry__1_n_3\ : STD_LOGIC;
  signal \add_im_carry__2_n_1\ : STD_LOGIC;
  signal \add_im_carry__2_n_2\ : STD_LOGIC;
  signal \add_im_carry__2_n_3\ : STD_LOGIC;
  signal add_im_carry_n_0 : STD_LOGIC;
  signal add_im_carry_n_1 : STD_LOGIC;
  signal add_im_carry_n_2 : STD_LOGIC;
  signal add_im_carry_n_3 : STD_LOGIC;
  signal \add_re_carry__0_n_0\ : STD_LOGIC;
  signal \add_re_carry__0_n_1\ : STD_LOGIC;
  signal \add_re_carry__0_n_2\ : STD_LOGIC;
  signal \add_re_carry__0_n_3\ : STD_LOGIC;
  signal \add_re_carry__1_n_0\ : STD_LOGIC;
  signal \add_re_carry__1_n_1\ : STD_LOGIC;
  signal \add_re_carry__1_n_2\ : STD_LOGIC;
  signal \add_re_carry__1_n_3\ : STD_LOGIC;
  signal \add_re_carry__2_n_1\ : STD_LOGIC;
  signal \add_re_carry__2_n_2\ : STD_LOGIC;
  signal \add_re_carry__2_n_3\ : STD_LOGIC;
  signal add_re_carry_n_0 : STD_LOGIC;
  signal add_re_carry_n_1 : STD_LOGIC;
  signal add_re_carry_n_2 : STD_LOGIC;
  signal add_re_carry_n_3 : STD_LOGIC;
  signal \sub_im_carry__0_n_0\ : STD_LOGIC;
  signal \sub_im_carry__0_n_1\ : STD_LOGIC;
  signal \sub_im_carry__0_n_2\ : STD_LOGIC;
  signal \sub_im_carry__0_n_3\ : STD_LOGIC;
  signal \sub_im_carry__1_n_0\ : STD_LOGIC;
  signal \sub_im_carry__1_n_1\ : STD_LOGIC;
  signal \sub_im_carry__1_n_2\ : STD_LOGIC;
  signal \sub_im_carry__1_n_3\ : STD_LOGIC;
  signal \sub_im_carry__2_n_0\ : STD_LOGIC;
  signal \sub_im_carry__2_n_1\ : STD_LOGIC;
  signal \sub_im_carry__2_n_2\ : STD_LOGIC;
  signal \sub_im_carry__2_n_3\ : STD_LOGIC;
  signal sub_im_carry_n_0 : STD_LOGIC;
  signal sub_im_carry_n_1 : STD_LOGIC;
  signal sub_im_carry_n_2 : STD_LOGIC;
  signal sub_im_carry_n_3 : STD_LOGIC;
  signal \sub_re_carry__0_n_0\ : STD_LOGIC;
  signal \sub_re_carry__0_n_1\ : STD_LOGIC;
  signal \sub_re_carry__0_n_2\ : STD_LOGIC;
  signal \sub_re_carry__0_n_3\ : STD_LOGIC;
  signal \sub_re_carry__1_n_0\ : STD_LOGIC;
  signal \sub_re_carry__1_n_1\ : STD_LOGIC;
  signal \sub_re_carry__1_n_2\ : STD_LOGIC;
  signal \sub_re_carry__1_n_3\ : STD_LOGIC;
  signal \sub_re_carry__2_n_0\ : STD_LOGIC;
  signal \sub_re_carry__2_n_1\ : STD_LOGIC;
  signal \sub_re_carry__2_n_2\ : STD_LOGIC;
  signal \sub_re_carry__2_n_3\ : STD_LOGIC;
  signal sub_re_carry_n_0 : STD_LOGIC;
  signal sub_re_carry_n_1 : STD_LOGIC;
  signal sub_re_carry_n_2 : STD_LOGIC;
  signal sub_re_carry_n_3 : STD_LOGIC;
  signal NLW_add_im_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_re_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sub_im_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_im_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_im_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sub_re_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_re_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_re_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
add_im_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_im_carry_n_0,
      CO(2) => add_im_carry_n_1,
      CO(1) => add_im_carry_n_2,
      CO(0) => add_im_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[2]\(3 downto 0),
      O(3 downto 1) => add_im(2 downto 0),
      O(0) => NLW_add_im_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \bf1_do_im_reg[2]_0\(3 downto 0)
    );
\add_im_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_im_carry_n_0,
      CO(3) => \add_im_carry__0_n_0\,
      CO(2) => \add_im_carry__0_n_1\,
      CO(1) => \add_im_carry__0_n_2\,
      CO(0) => \add_im_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[6]\(3 downto 0),
      O(3 downto 0) => add_im(6 downto 3),
      S(3 downto 0) => \bf1_do_im_reg[6]_0\(3 downto 0)
    );
\add_im_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_im_carry__0_n_0\,
      CO(3) => \add_im_carry__1_n_0\,
      CO(2) => \add_im_carry__1_n_1\,
      CO(1) => \add_im_carry__1_n_2\,
      CO(0) => \add_im_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[10]\(3 downto 0),
      O(3 downto 0) => add_im(10 downto 7),
      S(3 downto 0) => \bf1_do_im_reg[10]_0\(3 downto 0)
    );
\add_im_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_im_carry__1_n_0\,
      CO(3) => \buf_im_reg[3][14]__0\(0),
      CO(2) => \add_im_carry__2_n_1\,
      CO(1) => \add_im_carry__2_n_2\,
      CO(0) => \add_im_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bf1_do_im_reg[14]\(0),
      DI(2 downto 0) => \buf_im_reg[2][11]_srl3_i_1\(2 downto 0),
      O(3 downto 0) => add_im(14 downto 11),
      S(3 downto 0) => \bf1_do_im_reg[14]_0\(3 downto 0)
    );
add_re_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_re_carry_n_0,
      CO(2) => add_re_carry_n_1,
      CO(1) => add_re_carry_n_2,
      CO(0) => add_re_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 1) => add_re(2 downto 0),
      O(0) => NLW_add_re_carry_O_UNCONNECTED(0),
      S(3 downto 0) => S(3 downto 0)
    );
\add_re_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_re_carry_n_0,
      CO(3) => \add_re_carry__0_n_0\,
      CO(2) => \add_re_carry__0_n_1\,
      CO(1) => \add_re_carry__0_n_2\,
      CO(0) => \add_re_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_re_reg[6]\(3 downto 0),
      O(3 downto 0) => add_re(6 downto 3),
      S(3 downto 0) => \bf1_do_re_reg[6]_0\(3 downto 0)
    );
\add_re_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_re_carry__0_n_0\,
      CO(3) => \add_re_carry__1_n_0\,
      CO(2) => \add_re_carry__1_n_1\,
      CO(1) => \add_re_carry__1_n_2\,
      CO(0) => \add_re_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_re_reg[10]\(3 downto 0),
      O(3 downto 0) => add_re(10 downto 7),
      S(3 downto 0) => \bf1_do_re_reg[10]_0\(3 downto 0)
    );
\add_re_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_re_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2) => \add_re_carry__2_n_1\,
      CO(1) => \add_re_carry__2_n_2\,
      CO(0) => \add_re_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bf1_do_re_reg[14]\(0),
      DI(2 downto 0) => \buf_re_reg[2][11]_srl3_i_1\(2 downto 0),
      O(3 downto 0) => add_re(14 downto 11),
      S(3 downto 0) => \bf1_do_re_reg[14]_0\(3 downto 0)
    );
sub_im_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_im_carry_n_0,
      CO(2) => sub_im_carry_n_1,
      CO(1) => sub_im_carry_n_2,
      CO(0) => sub_im_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \bf1_do_im_reg[2]\(3 downto 0),
      O(3 downto 1) => sub_im(2 downto 0),
      O(0) => NLW_sub_im_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \buf_im_reg[2][0]_srl3_i_1\(3 downto 0)
    );
\sub_im_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_im_carry_n_0,
      CO(3) => \sub_im_carry__0_n_0\,
      CO(2) => \sub_im_carry__0_n_1\,
      CO(1) => \sub_im_carry__0_n_2\,
      CO(0) => \sub_im_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[6]\(3 downto 0),
      O(3 downto 0) => sub_im(6 downto 3),
      S(3 downto 0) => \buf_im_reg[2][3]_srl3_i_1\(3 downto 0)
    );
\sub_im_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__0_n_0\,
      CO(3) => \sub_im_carry__1_n_0\,
      CO(2) => \sub_im_carry__1_n_1\,
      CO(1) => \sub_im_carry__1_n_2\,
      CO(0) => \sub_im_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[10]\(3 downto 0),
      O(3 downto 0) => sub_im(10 downto 7),
      S(3 downto 0) => \buf_im_reg[2][7]_srl3_i_1\(3 downto 0)
    );
\sub_im_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__1_n_0\,
      CO(3) => \sub_im_carry__2_n_0\,
      CO(2) => \sub_im_carry__2_n_1\,
      CO(1) => \sub_im_carry__2_n_2\,
      CO(0) => \sub_im_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[2][11]_srl3_i_1\(3 downto 0),
      O(3 downto 0) => \mu_do_im_reg[15]\(3 downto 0),
      S(3 downto 0) => \buf_im_reg[2][11]_srl3_i_1_0\(3 downto 0)
    );
\sub_im_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_im_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_im_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \mu_do_im_reg[15]_0\(0),
      S(3 downto 0) => B"0001"
    );
sub_re_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_re_carry_n_0,
      CO(2) => sub_re_carry_n_1,
      CO(1) => sub_re_carry_n_2,
      CO(0) => sub_re_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 1) => sub_re(2 downto 0),
      O(0) => NLW_sub_re_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \buf_re_reg[2][0]_srl3_i_1\(3 downto 0)
    );
\sub_re_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_re_carry_n_0,
      CO(3) => \sub_re_carry__0_n_0\,
      CO(2) => \sub_re_carry__0_n_1\,
      CO(1) => \sub_re_carry__0_n_2\,
      CO(0) => \sub_re_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_re_reg[6]\(3 downto 0),
      O(3 downto 0) => sub_re(6 downto 3),
      S(3 downto 0) => \buf_re_reg[2][3]_srl3_i_1\(3 downto 0)
    );
\sub_re_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__0_n_0\,
      CO(3) => \sub_re_carry__1_n_0\,
      CO(2) => \sub_re_carry__1_n_1\,
      CO(1) => \sub_re_carry__1_n_2\,
      CO(0) => \sub_re_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_re_reg[10]\(3 downto 0),
      O(3 downto 0) => sub_re(10 downto 7),
      S(3 downto 0) => \buf_re_reg[2][7]_srl3_i_1\(3 downto 0)
    );
\sub_re_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__1_n_0\,
      CO(3) => \sub_re_carry__2_n_0\,
      CO(2) => \sub_re_carry__2_n_1\,
      CO(1) => \sub_re_carry__2_n_2\,
      CO(0) => \sub_re_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_re_reg[2][11]_srl3_i_1\(3 downto 0),
      O(3 downto 0) => \mu_do_re_reg[15]\(3 downto 0),
      S(3 downto 0) => \buf_re_reg[2][11]_srl3_i_1_0\(3 downto 0)
    );
\sub_re_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_re_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_re_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \mu_do_re_reg[15]_0\(0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_Butterfly_1 is
  port (
    sub_re : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mu_do_re_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    sub_im : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mu_do_im_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_re : out STD_LOGIC_VECTOR ( 14 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_im : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_im_reg[15][14]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[14][3]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[14][7]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[14][11]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[14][11]_srl15_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[14][0]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[14][3]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[14][7]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[14][11]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[14][11]_srl15_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_re_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_im_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_Butterfly_1 : entity is "Butterfly";
end system_fft128_0_0_Butterfly_1;

architecture STRUCTURE of system_fft128_0_0_Butterfly_1 is
  signal \add_im_carry__0_n_0\ : STD_LOGIC;
  signal \add_im_carry__0_n_1\ : STD_LOGIC;
  signal \add_im_carry__0_n_2\ : STD_LOGIC;
  signal \add_im_carry__0_n_3\ : STD_LOGIC;
  signal \add_im_carry__1_n_0\ : STD_LOGIC;
  signal \add_im_carry__1_n_1\ : STD_LOGIC;
  signal \add_im_carry__1_n_2\ : STD_LOGIC;
  signal \add_im_carry__1_n_3\ : STD_LOGIC;
  signal \add_im_carry__2_n_1\ : STD_LOGIC;
  signal \add_im_carry__2_n_2\ : STD_LOGIC;
  signal \add_im_carry__2_n_3\ : STD_LOGIC;
  signal add_im_carry_n_0 : STD_LOGIC;
  signal add_im_carry_n_1 : STD_LOGIC;
  signal add_im_carry_n_2 : STD_LOGIC;
  signal add_im_carry_n_3 : STD_LOGIC;
  signal \add_re_carry__0_n_0\ : STD_LOGIC;
  signal \add_re_carry__0_n_1\ : STD_LOGIC;
  signal \add_re_carry__0_n_2\ : STD_LOGIC;
  signal \add_re_carry__0_n_3\ : STD_LOGIC;
  signal \add_re_carry__1_n_0\ : STD_LOGIC;
  signal \add_re_carry__1_n_1\ : STD_LOGIC;
  signal \add_re_carry__1_n_2\ : STD_LOGIC;
  signal \add_re_carry__1_n_3\ : STD_LOGIC;
  signal \add_re_carry__2_n_1\ : STD_LOGIC;
  signal \add_re_carry__2_n_2\ : STD_LOGIC;
  signal \add_re_carry__2_n_3\ : STD_LOGIC;
  signal add_re_carry_n_0 : STD_LOGIC;
  signal add_re_carry_n_1 : STD_LOGIC;
  signal add_re_carry_n_2 : STD_LOGIC;
  signal add_re_carry_n_3 : STD_LOGIC;
  signal \sub_im_carry__0_n_0\ : STD_LOGIC;
  signal \sub_im_carry__0_n_1\ : STD_LOGIC;
  signal \sub_im_carry__0_n_2\ : STD_LOGIC;
  signal \sub_im_carry__0_n_3\ : STD_LOGIC;
  signal \sub_im_carry__1_n_0\ : STD_LOGIC;
  signal \sub_im_carry__1_n_1\ : STD_LOGIC;
  signal \sub_im_carry__1_n_2\ : STD_LOGIC;
  signal \sub_im_carry__1_n_3\ : STD_LOGIC;
  signal \sub_im_carry__2_n_0\ : STD_LOGIC;
  signal \sub_im_carry__2_n_1\ : STD_LOGIC;
  signal \sub_im_carry__2_n_2\ : STD_LOGIC;
  signal \sub_im_carry__2_n_3\ : STD_LOGIC;
  signal sub_im_carry_n_0 : STD_LOGIC;
  signal sub_im_carry_n_1 : STD_LOGIC;
  signal sub_im_carry_n_2 : STD_LOGIC;
  signal sub_im_carry_n_3 : STD_LOGIC;
  signal \sub_re_carry__0_n_0\ : STD_LOGIC;
  signal \sub_re_carry__0_n_1\ : STD_LOGIC;
  signal \sub_re_carry__0_n_2\ : STD_LOGIC;
  signal \sub_re_carry__0_n_3\ : STD_LOGIC;
  signal \sub_re_carry__1_n_0\ : STD_LOGIC;
  signal \sub_re_carry__1_n_1\ : STD_LOGIC;
  signal \sub_re_carry__1_n_2\ : STD_LOGIC;
  signal \sub_re_carry__1_n_3\ : STD_LOGIC;
  signal \sub_re_carry__2_n_0\ : STD_LOGIC;
  signal \sub_re_carry__2_n_1\ : STD_LOGIC;
  signal \sub_re_carry__2_n_2\ : STD_LOGIC;
  signal \sub_re_carry__2_n_3\ : STD_LOGIC;
  signal sub_re_carry_n_0 : STD_LOGIC;
  signal sub_re_carry_n_1 : STD_LOGIC;
  signal sub_re_carry_n_2 : STD_LOGIC;
  signal sub_re_carry_n_3 : STD_LOGIC;
  signal NLW_add_im_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_re_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sub_im_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_im_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_im_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sub_re_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_re_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_re_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
add_im_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_im_carry_n_0,
      CO(2) => add_im_carry_n_1,
      CO(1) => add_im_carry_n_2,
      CO(0) => add_im_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[2]\(3 downto 0),
      O(3 downto 1) => add_im(2 downto 0),
      O(0) => NLW_add_im_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \bf1_do_im_reg[2]_0\(3 downto 0)
    );
\add_im_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_im_carry_n_0,
      CO(3) => \add_im_carry__0_n_0\,
      CO(2) => \add_im_carry__0_n_1\,
      CO(1) => \add_im_carry__0_n_2\,
      CO(0) => \add_im_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[6]\(3 downto 0),
      O(3 downto 0) => add_im(6 downto 3),
      S(3 downto 0) => \bf1_do_im_reg[6]_0\(3 downto 0)
    );
\add_im_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_im_carry__0_n_0\,
      CO(3) => \add_im_carry__1_n_0\,
      CO(2) => \add_im_carry__1_n_1\,
      CO(1) => \add_im_carry__1_n_2\,
      CO(0) => \add_im_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[10]\(3 downto 0),
      O(3 downto 0) => add_im(10 downto 7),
      S(3 downto 0) => \bf1_do_im_reg[10]_0\(3 downto 0)
    );
\add_im_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_im_carry__1_n_0\,
      CO(3) => \buf_im_reg[15][14]__0\(0),
      CO(2) => \add_im_carry__2_n_1\,
      CO(1) => \add_im_carry__2_n_2\,
      CO(0) => \add_im_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bf1_do_im_reg[14]\(0),
      DI(2 downto 0) => \buf_im_reg[14][11]_srl15_i_1\(2 downto 0),
      O(3 downto 0) => add_im(14 downto 11),
      S(3 downto 0) => \bf1_do_im_reg[14]_0\(3 downto 0)
    );
add_re_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_re_carry_n_0,
      CO(2) => add_re_carry_n_1,
      CO(1) => add_re_carry_n_2,
      CO(0) => add_re_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 1) => add_re(2 downto 0),
      O(0) => NLW_add_re_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \bf1_do_re_reg[2]\(3 downto 0)
    );
\add_re_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_re_carry_n_0,
      CO(3) => \add_re_carry__0_n_0\,
      CO(2) => \add_re_carry__0_n_1\,
      CO(1) => \add_re_carry__0_n_2\,
      CO(0) => \add_re_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_re_reg[6]\(3 downto 0),
      O(3 downto 0) => add_re(6 downto 3),
      S(3 downto 0) => \bf1_do_re_reg[6]_0\(3 downto 0)
    );
\add_re_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_re_carry__0_n_0\,
      CO(3) => \add_re_carry__1_n_0\,
      CO(2) => \add_re_carry__1_n_1\,
      CO(1) => \add_re_carry__1_n_2\,
      CO(0) => \add_re_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_re_reg[10]\(3 downto 0),
      O(3 downto 0) => add_re(10 downto 7),
      S(3 downto 0) => \bf1_do_re_reg[10]_0\(3 downto 0)
    );
\add_re_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_re_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2) => \add_re_carry__2_n_1\,
      CO(1) => \add_re_carry__2_n_2\,
      CO(0) => \add_re_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bf1_do_re_reg[14]\(0),
      DI(2 downto 0) => \buf_re_reg[14][11]_srl15_i_1\(2 downto 0),
      O(3 downto 0) => add_re(14 downto 11),
      S(3 downto 0) => \bf1_do_re_reg[14]_0\(3 downto 0)
    );
sub_im_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_im_carry_n_0,
      CO(2) => sub_im_carry_n_1,
      CO(1) => sub_im_carry_n_2,
      CO(0) => sub_im_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \bf1_do_im_reg[2]\(3 downto 0),
      O(3 downto 1) => sub_im(2 downto 0),
      O(0) => NLW_sub_im_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \buf_im_reg[14][0]_srl15_i_1\(3 downto 0)
    );
\sub_im_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_im_carry_n_0,
      CO(3) => \sub_im_carry__0_n_0\,
      CO(2) => \sub_im_carry__0_n_1\,
      CO(1) => \sub_im_carry__0_n_2\,
      CO(0) => \sub_im_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[6]\(3 downto 0),
      O(3 downto 0) => sub_im(6 downto 3),
      S(3 downto 0) => \buf_im_reg[14][3]_srl15_i_1\(3 downto 0)
    );
\sub_im_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__0_n_0\,
      CO(3) => \sub_im_carry__1_n_0\,
      CO(2) => \sub_im_carry__1_n_1\,
      CO(1) => \sub_im_carry__1_n_2\,
      CO(0) => \sub_im_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_im_reg[10]\(3 downto 0),
      O(3 downto 0) => sub_im(10 downto 7),
      S(3 downto 0) => \buf_im_reg[14][7]_srl15_i_1\(3 downto 0)
    );
\sub_im_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__1_n_0\,
      CO(3) => \sub_im_carry__2_n_0\,
      CO(2) => \sub_im_carry__2_n_1\,
      CO(1) => \sub_im_carry__2_n_2\,
      CO(0) => \sub_im_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[14][11]_srl15_i_1\(3 downto 0),
      O(3 downto 0) => \mu_do_im_reg[15]\(3 downto 0),
      S(3 downto 0) => \buf_im_reg[14][11]_srl15_i_1_0\(3 downto 0)
    );
\sub_im_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_im_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_im_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \mu_do_im_reg[15]_0\(0),
      S(3 downto 0) => B"0001"
    );
sub_re_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_re_carry_n_0,
      CO(2) => sub_re_carry_n_1,
      CO(1) => sub_re_carry_n_2,
      CO(0) => sub_re_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 1) => sub_re(2 downto 0),
      O(0) => NLW_sub_re_carry_O_UNCONNECTED(0),
      S(3 downto 0) => S(3 downto 0)
    );
\sub_re_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_re_carry_n_0,
      CO(3) => \sub_re_carry__0_n_0\,
      CO(2) => \sub_re_carry__0_n_1\,
      CO(1) => \sub_re_carry__0_n_2\,
      CO(0) => \sub_re_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_re_reg[6]\(3 downto 0),
      O(3 downto 0) => sub_re(6 downto 3),
      S(3 downto 0) => \buf_re_reg[14][3]_srl15_i_1\(3 downto 0)
    );
\sub_re_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__0_n_0\,
      CO(3) => \sub_re_carry__1_n_0\,
      CO(2) => \sub_re_carry__1_n_1\,
      CO(1) => \sub_re_carry__1_n_2\,
      CO(0) => \sub_re_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bf1_do_re_reg[10]\(3 downto 0),
      O(3 downto 0) => sub_re(10 downto 7),
      S(3 downto 0) => \buf_re_reg[14][7]_srl15_i_1\(3 downto 0)
    );
\sub_re_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__1_n_0\,
      CO(3) => \sub_re_carry__2_n_0\,
      CO(2) => \sub_re_carry__2_n_1\,
      CO(1) => \sub_re_carry__2_n_2\,
      CO(0) => \sub_re_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_re_reg[14][11]_srl15_i_1\(3 downto 0),
      O(3 downto 0) => \mu_do_re_reg[15]\(3 downto 0),
      S(3 downto 0) => \buf_re_reg[14][11]_srl15_i_1_0\(3 downto 0)
    );
\sub_re_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_re_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_re_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_Butterfly_5 is
  port (
    sub_re_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    sub_im_1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \di_im[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_re_2 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_im_3 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_im_reg[63][14]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_re_reg[63]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[31][3]_srl32_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[31][7]_srl32_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    di_re : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_re_reg[31][11]_srl32_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[63]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_im_reg[31][0]_srl32_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[31][3]_srl32_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[31][7]_srl32_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    di_im : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[31][11]_srl32_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_re_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_im_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_Butterfly_5 : entity is "Butterfly";
end system_fft128_0_0_Butterfly_5;

architecture STRUCTURE of system_fft128_0_0_Butterfly_5 is
  signal \add_im_carry__0_n_0\ : STD_LOGIC;
  signal \add_im_carry__0_n_1\ : STD_LOGIC;
  signal \add_im_carry__0_n_2\ : STD_LOGIC;
  signal \add_im_carry__0_n_3\ : STD_LOGIC;
  signal \add_im_carry__1_n_0\ : STD_LOGIC;
  signal \add_im_carry__1_n_1\ : STD_LOGIC;
  signal \add_im_carry__1_n_2\ : STD_LOGIC;
  signal \add_im_carry__1_n_3\ : STD_LOGIC;
  signal \add_im_carry__2_n_1\ : STD_LOGIC;
  signal \add_im_carry__2_n_2\ : STD_LOGIC;
  signal \add_im_carry__2_n_3\ : STD_LOGIC;
  signal add_im_carry_n_0 : STD_LOGIC;
  signal add_im_carry_n_1 : STD_LOGIC;
  signal add_im_carry_n_2 : STD_LOGIC;
  signal add_im_carry_n_3 : STD_LOGIC;
  signal \add_re_carry__0_n_0\ : STD_LOGIC;
  signal \add_re_carry__0_n_1\ : STD_LOGIC;
  signal \add_re_carry__0_n_2\ : STD_LOGIC;
  signal \add_re_carry__0_n_3\ : STD_LOGIC;
  signal \add_re_carry__1_n_0\ : STD_LOGIC;
  signal \add_re_carry__1_n_1\ : STD_LOGIC;
  signal \add_re_carry__1_n_2\ : STD_LOGIC;
  signal \add_re_carry__1_n_3\ : STD_LOGIC;
  signal \add_re_carry__2_n_1\ : STD_LOGIC;
  signal \add_re_carry__2_n_2\ : STD_LOGIC;
  signal \add_re_carry__2_n_3\ : STD_LOGIC;
  signal add_re_carry_n_0 : STD_LOGIC;
  signal add_re_carry_n_1 : STD_LOGIC;
  signal add_re_carry_n_2 : STD_LOGIC;
  signal add_re_carry_n_3 : STD_LOGIC;
  signal \sub_im_carry__0_n_0\ : STD_LOGIC;
  signal \sub_im_carry__0_n_1\ : STD_LOGIC;
  signal \sub_im_carry__0_n_2\ : STD_LOGIC;
  signal \sub_im_carry__0_n_3\ : STD_LOGIC;
  signal \sub_im_carry__1_n_0\ : STD_LOGIC;
  signal \sub_im_carry__1_n_1\ : STD_LOGIC;
  signal \sub_im_carry__1_n_2\ : STD_LOGIC;
  signal \sub_im_carry__1_n_3\ : STD_LOGIC;
  signal \sub_im_carry__2_n_0\ : STD_LOGIC;
  signal \sub_im_carry__2_n_1\ : STD_LOGIC;
  signal \sub_im_carry__2_n_2\ : STD_LOGIC;
  signal \sub_im_carry__2_n_3\ : STD_LOGIC;
  signal sub_im_carry_n_0 : STD_LOGIC;
  signal sub_im_carry_n_1 : STD_LOGIC;
  signal sub_im_carry_n_2 : STD_LOGIC;
  signal sub_im_carry_n_3 : STD_LOGIC;
  signal \sub_re_carry__0_n_0\ : STD_LOGIC;
  signal \sub_re_carry__0_n_1\ : STD_LOGIC;
  signal \sub_re_carry__0_n_2\ : STD_LOGIC;
  signal \sub_re_carry__0_n_3\ : STD_LOGIC;
  signal \sub_re_carry__1_n_0\ : STD_LOGIC;
  signal \sub_re_carry__1_n_1\ : STD_LOGIC;
  signal \sub_re_carry__1_n_2\ : STD_LOGIC;
  signal \sub_re_carry__1_n_3\ : STD_LOGIC;
  signal \sub_re_carry__2_n_0\ : STD_LOGIC;
  signal \sub_re_carry__2_n_1\ : STD_LOGIC;
  signal \sub_re_carry__2_n_2\ : STD_LOGIC;
  signal \sub_re_carry__2_n_3\ : STD_LOGIC;
  signal sub_re_carry_n_0 : STD_LOGIC;
  signal sub_re_carry_n_1 : STD_LOGIC;
  signal sub_re_carry_n_2 : STD_LOGIC;
  signal sub_re_carry_n_3 : STD_LOGIC;
  signal NLW_add_im_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_re_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sub_im_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_im_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_im_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sub_re_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_re_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_re_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
add_im_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_im_carry_n_0,
      CO(2) => add_im_carry_n_1,
      CO(1) => add_im_carry_n_2,
      CO(0) => add_im_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[63]_1\(3 downto 0),
      O(3 downto 1) => add_im_3(2 downto 0),
      O(0) => NLW_add_im_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \bf1_do_im_reg[2]\(3 downto 0)
    );
\add_im_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_im_carry_n_0,
      CO(3) => \add_im_carry__0_n_0\,
      CO(2) => \add_im_carry__0_n_1\,
      CO(1) => \add_im_carry__0_n_2\,
      CO(0) => \add_im_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[63]_1\(7 downto 4),
      O(3 downto 0) => add_im_3(6 downto 3),
      S(3 downto 0) => \bf1_do_im_reg[6]\(3 downto 0)
    );
\add_im_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_im_carry__0_n_0\,
      CO(3) => \add_im_carry__1_n_0\,
      CO(2) => \add_im_carry__1_n_1\,
      CO(1) => \add_im_carry__1_n_2\,
      CO(0) => \add_im_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[63]_1\(11 downto 8),
      O(3 downto 0) => add_im_3(10 downto 7),
      S(3 downto 0) => \bf1_do_im_reg[10]\(3 downto 0)
    );
\add_im_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_im_carry__1_n_0\,
      CO(3) => \buf_im_reg[63][14]__0\(0),
      CO(2) => \add_im_carry__2_n_1\,
      CO(1) => \add_im_carry__2_n_2\,
      CO(0) => \add_im_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bf1_do_im_reg[14]\(0),
      DI(2 downto 0) => \buf_im_reg[63]_1\(14 downto 12),
      O(3 downto 0) => add_im_3(14 downto 11),
      S(3 downto 0) => \bf1_do_im_reg[14]_0\(3 downto 0)
    );
add_re_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_re_carry_n_0,
      CO(2) => add_re_carry_n_1,
      CO(1) => add_re_carry_n_2,
      CO(0) => add_re_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \buf_re_reg[63]_0\(3 downto 0),
      O(3 downto 1) => add_re_2(2 downto 0),
      O(0) => NLW_add_re_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \bf1_do_re_reg[2]\(3 downto 0)
    );
\add_re_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_re_carry_n_0,
      CO(3) => \add_re_carry__0_n_0\,
      CO(2) => \add_re_carry__0_n_1\,
      CO(1) => \add_re_carry__0_n_2\,
      CO(0) => \add_re_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_re_reg[63]_0\(7 downto 4),
      O(3 downto 0) => add_re_2(6 downto 3),
      S(3 downto 0) => \bf1_do_re_reg[6]\(3 downto 0)
    );
\add_re_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_re_carry__0_n_0\,
      CO(3) => \add_re_carry__1_n_0\,
      CO(2) => \add_re_carry__1_n_1\,
      CO(1) => \add_re_carry__1_n_2\,
      CO(0) => \add_re_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_re_reg[63]_0\(11 downto 8),
      O(3 downto 0) => add_re_2(10 downto 7),
      S(3 downto 0) => \bf1_do_re_reg[10]\(3 downto 0)
    );
\add_re_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_re_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2) => \add_re_carry__2_n_1\,
      CO(1) => \add_re_carry__2_n_2\,
      CO(0) => \add_re_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => \buf_re_reg[63]_0\(14 downto 12),
      O(3 downto 0) => add_re_2(14 downto 11),
      S(3 downto 0) => \bf1_do_re_reg[14]\(3 downto 0)
    );
sub_im_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_im_carry_n_0,
      CO(2) => sub_im_carry_n_1,
      CO(1) => sub_im_carry_n_2,
      CO(0) => sub_im_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \buf_im_reg[63]_1\(3 downto 0),
      O(3 downto 1) => sub_im_1(2 downto 0),
      O(0) => NLW_sub_im_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \buf_im_reg[31][0]_srl32_i_1\(3 downto 0)
    );
\sub_im_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_im_carry_n_0,
      CO(3) => \sub_im_carry__0_n_0\,
      CO(2) => \sub_im_carry__0_n_1\,
      CO(1) => \sub_im_carry__0_n_2\,
      CO(0) => \sub_im_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[63]_1\(7 downto 4),
      O(3 downto 0) => sub_im_1(6 downto 3),
      S(3 downto 0) => \buf_im_reg[31][3]_srl32_i_1\(3 downto 0)
    );
\sub_im_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__0_n_0\,
      CO(3) => \sub_im_carry__1_n_0\,
      CO(2) => \sub_im_carry__1_n_1\,
      CO(1) => \sub_im_carry__1_n_2\,
      CO(0) => \sub_im_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_im_reg[63]_1\(11 downto 8),
      O(3 downto 0) => sub_im_1(10 downto 7),
      S(3 downto 0) => \buf_im_reg[31][7]_srl32_i_1\(3 downto 0)
    );
\sub_im_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__1_n_0\,
      CO(3) => \sub_im_carry__2_n_0\,
      CO(2) => \sub_im_carry__2_n_1\,
      CO(1) => \sub_im_carry__2_n_2\,
      CO(0) => \sub_im_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => di_im(0),
      DI(2 downto 0) => \buf_im_reg[63]_1\(14 downto 12),
      O(3 downto 0) => sub_im_1(14 downto 11),
      S(3 downto 0) => \buf_im_reg[31][11]_srl32_i_1\(3 downto 0)
    );
\sub_im_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_im_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_im_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_im_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \di_im[15]\(0),
      S(3 downto 0) => B"0001"
    );
sub_re_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_re_carry_n_0,
      CO(2) => sub_re_carry_n_1,
      CO(1) => sub_re_carry_n_2,
      CO(0) => sub_re_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \buf_re_reg[63]_0\(3 downto 0),
      O(3 downto 1) => sub_re_0(2 downto 0),
      O(0) => NLW_sub_re_carry_O_UNCONNECTED(0),
      S(3 downto 0) => S(3 downto 0)
    );
\sub_re_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_re_carry_n_0,
      CO(3) => \sub_re_carry__0_n_0\,
      CO(2) => \sub_re_carry__0_n_1\,
      CO(1) => \sub_re_carry__0_n_2\,
      CO(0) => \sub_re_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_re_reg[63]_0\(7 downto 4),
      O(3 downto 0) => sub_re_0(6 downto 3),
      S(3 downto 0) => \buf_re_reg[31][3]_srl32_i_1\(3 downto 0)
    );
\sub_re_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__0_n_0\,
      CO(3) => \sub_re_carry__1_n_0\,
      CO(2) => \sub_re_carry__1_n_1\,
      CO(1) => \sub_re_carry__1_n_2\,
      CO(0) => \sub_re_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \buf_re_reg[63]_0\(11 downto 8),
      O(3 downto 0) => sub_re_0(10 downto 7),
      S(3 downto 0) => \buf_re_reg[31][7]_srl32_i_1\(3 downto 0)
    );
\sub_re_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__1_n_0\,
      CO(3) => \sub_re_carry__2_n_0\,
      CO(2) => \sub_re_carry__2_n_1\,
      CO(1) => \sub_re_carry__2_n_2\,
      CO(0) => \sub_re_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => di_re(0),
      DI(2 downto 0) => \buf_re_reg[63]_0\(14 downto 12),
      O(3 downto 0) => sub_re_0(14 downto 11),
      S(3 downto 0) => \buf_re_reg[31][11]_srl32_i_1\(3 downto 0)
    );
\sub_re_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_re_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_re_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_re_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_Butterfly__parameterized0\ is
  port (
    y1_re0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y0_re0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y1_im0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y0_im0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_re0__47_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_re0__47_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_re0__47_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_re0__47_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_re0__47_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry__1_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \y1_im0__47_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_im0__47_carry_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_im0__47_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_im0__47_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y1_im0__47_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_im0__47_carry__1_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_Butterfly__parameterized0\ : entity is "Butterfly";
end \system_fft128_0_0_Butterfly__parameterized0\;

architecture STRUCTURE of \system_fft128_0_0_Butterfly__parameterized0\ is
  signal \add_im__1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \add_re__1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \sub_im__1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \sub_re__1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \y0_im0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y0_im0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y0_im0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_0\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_3\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_0\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_1\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_2\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_3\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_0\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_1\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_2\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_3\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_0\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_1\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_2\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_3\ : STD_LOGIC;
  signal y0_im0_carry_n_0 : STD_LOGIC;
  signal y0_im0_carry_n_1 : STD_LOGIC;
  signal y0_im0_carry_n_2 : STD_LOGIC;
  signal y0_im0_carry_n_3 : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y0_re0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_0\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_3\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_0\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_1\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_2\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_3\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_0\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_1\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_2\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_3\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_0\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_1\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_2\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_3\ : STD_LOGIC;
  signal y0_re0_carry_n_0 : STD_LOGIC;
  signal y0_re0_carry_n_1 : STD_LOGIC;
  signal y0_re0_carry_n_2 : STD_LOGIC;
  signal y0_re0_carry_n_3 : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y1_im0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_0\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_3\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_0\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_1\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_2\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_3\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_0\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_1\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_2\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_3\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_0\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_1\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_2\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_3\ : STD_LOGIC;
  signal y1_im0_carry_n_0 : STD_LOGIC;
  signal y1_im0_carry_n_1 : STD_LOGIC;
  signal y1_im0_carry_n_2 : STD_LOGIC;
  signal y1_im0_carry_n_3 : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y1_re0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_0\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_3\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_0\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_1\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_2\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_3\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_0\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_1\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_2\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_3\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_0\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_1\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_2\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_3\ : STD_LOGIC;
  signal y1_re0_carry_n_0 : STD_LOGIC;
  signal y1_re0_carry_n_1 : STD_LOGIC;
  signal y1_re0_carry_n_2 : STD_LOGIC;
  signal y1_re0_carry_n_3 : STD_LOGIC;
  signal \NLW_y0_im0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y0_im0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y0_im0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y0_re0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y0_re0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y0_re0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y1_im0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y1_im0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y1_im0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y1_re0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y1_re0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y1_re0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\y0_im0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y0_im0__47_carry_n_0\,
      CO(2) => \y0_im0__47_carry_n_1\,
      CO(1) => \y0_im0__47_carry_n_2\,
      CO(0) => \y0_im0__47_carry_n_3\,
      CYINIT => \add_im__1\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(3 downto 0),
      S(3 downto 0) => \add_im__1\(4 downto 1)
    );
\y0_im0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0__47_carry_n_0\,
      CO(3) => \y0_im0__47_carry__0_n_0\,
      CO(2) => \y0_im0__47_carry__0_n_1\,
      CO(1) => \y0_im0__47_carry__0_n_2\,
      CO(0) => \y0_im0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(7 downto 4),
      S(3 downto 0) => \add_im__1\(8 downto 5)
    );
\y0_im0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0__47_carry__0_n_0\,
      CO(3) => \y0_im0__47_carry__1_n_0\,
      CO(2) => \y0_im0__47_carry__1_n_1\,
      CO(1) => \y0_im0__47_carry__1_n_2\,
      CO(0) => \y0_im0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(11 downto 8),
      S(3 downto 0) => \add_im__1\(12 downto 9)
    );
\y0_im0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0__47_carry__1_n_0\,
      CO(3) => \NLW_y0_im0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y0_im0__47_carry__2_n_1\,
      CO(1) => \y0_im0__47_carry__2_n_2\,
      CO(0) => \y0_im0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(15 downto 12),
      S(3 downto 0) => \add_im__1\(16 downto 13)
    );
y0_im0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y0_im0_carry_n_0,
      CO(2) => y0_im0_carry_n_1,
      CO(1) => y0_im0_carry_n_2,
      CO(0) => y0_im0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \y0_im0__47_carry__1_0\(3 downto 0),
      O(3 downto 0) => \add_im__1\(3 downto 0),
      S(3 downto 0) => \y0_im0__47_carry_0\(3 downto 0)
    );
\y0_im0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y0_im0_carry_n_0,
      CO(3) => \y0_im0_carry__0_n_0\,
      CO(2) => \y0_im0_carry__0_n_1\,
      CO(1) => \y0_im0_carry__0_n_2\,
      CO(0) => \y0_im0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \y0_im0__47_carry__1_0\(7 downto 4),
      O(3 downto 0) => \add_im__1\(7 downto 4),
      S(3 downto 0) => \y0_im0__47_carry_1\(3 downto 0)
    );
\y0_im0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0_carry__0_n_0\,
      CO(3) => \y0_im0_carry__1_n_0\,
      CO(2) => \y0_im0_carry__1_n_1\,
      CO(1) => \y0_im0_carry__1_n_2\,
      CO(0) => \y0_im0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \y0_im0__47_carry__1_0\(11 downto 8),
      O(3 downto 0) => \add_im__1\(11 downto 8),
      S(3 downto 0) => \y0_im0__47_carry__0_0\(3 downto 0)
    );
\y0_im0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0_carry__1_n_0\,
      CO(3) => \y0_im0_carry__2_n_0\,
      CO(2) => \y0_im0_carry__2_n_1\,
      CO(1) => \y0_im0_carry__2_n_2\,
      CO(0) => \y0_im0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry__1_1\(0),
      DI(2 downto 0) => \y0_im0__47_carry__1_0\(14 downto 12),
      O(3 downto 0) => \add_im__1\(15 downto 12),
      S(3 downto 0) => \y0_im0__47_carry__1_2\(3 downto 0)
    );
\y0_im0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y0_im0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y0_im0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_im__1\(16),
      S(3 downto 0) => B"0001"
    );
\y0_re0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y0_re0__47_carry_n_0\,
      CO(2) => \y0_re0__47_carry_n_1\,
      CO(1) => \y0_re0__47_carry_n_2\,
      CO(0) => \y0_re0__47_carry_n_3\,
      CYINIT => \add_re__1\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(3 downto 0),
      S(3 downto 0) => \add_re__1\(4 downto 1)
    );
\y0_re0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0__47_carry_n_0\,
      CO(3) => \y0_re0__47_carry__0_n_0\,
      CO(2) => \y0_re0__47_carry__0_n_1\,
      CO(1) => \y0_re0__47_carry__0_n_2\,
      CO(0) => \y0_re0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(7 downto 4),
      S(3 downto 0) => \add_re__1\(8 downto 5)
    );
\y0_re0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0__47_carry__0_n_0\,
      CO(3) => \y0_re0__47_carry__1_n_0\,
      CO(2) => \y0_re0__47_carry__1_n_1\,
      CO(1) => \y0_re0__47_carry__1_n_2\,
      CO(0) => \y0_re0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(11 downto 8),
      S(3 downto 0) => \add_re__1\(12 downto 9)
    );
\y0_re0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0__47_carry__1_n_0\,
      CO(3) => \NLW_y0_re0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y0_re0__47_carry__2_n_1\,
      CO(1) => \y0_re0__47_carry__2_n_2\,
      CO(0) => \y0_re0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(15 downto 12),
      S(3 downto 0) => \add_re__1\(16 downto 13)
    );
y0_re0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y0_re0_carry_n_0,
      CO(2) => y0_re0_carry_n_1,
      CO(1) => y0_re0_carry_n_2,
      CO(0) => y0_re0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => \add_re__1\(3 downto 0),
      S(3 downto 0) => \y0_re0__47_carry_0\(3 downto 0)
    );
\y0_re0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y0_re0_carry_n_0,
      CO(3) => \y0_re0_carry__0_n_0\,
      CO(2) => \y0_re0_carry__0_n_1\,
      CO(1) => \y0_re0_carry__0_n_2\,
      CO(0) => \y0_re0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \add_re__1\(7 downto 4),
      S(3 downto 0) => \y0_re0__47_carry_1\(3 downto 0)
    );
\y0_re0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0_carry__0_n_0\,
      CO(3) => \y0_re0_carry__1_n_0\,
      CO(2) => \y0_re0_carry__1_n_1\,
      CO(1) => \y0_re0_carry__1_n_2\,
      CO(0) => \y0_re0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => \add_re__1\(11 downto 8),
      S(3 downto 0) => \y0_re0__47_carry__0_0\(3 downto 0)
    );
\y0_re0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0_carry__1_n_0\,
      CO(3) => \y0_re0_carry__2_n_0\,
      CO(2) => \y0_re0_carry__2_n_1\,
      CO(1) => \y0_re0_carry__2_n_2\,
      CO(0) => \y0_re0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => \add_re__1\(15 downto 12),
      S(3 downto 0) => \y0_re0__47_carry__1_0\(3 downto 0)
    );
\y0_re0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y0_re0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y0_re0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_re__1\(16),
      S(3 downto 0) => B"0001"
    );
\y1_im0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y1_im0__47_carry_n_0\,
      CO(2) => \y1_im0__47_carry_n_1\,
      CO(1) => \y1_im0__47_carry_n_2\,
      CO(0) => \y1_im0__47_carry_n_3\,
      CYINIT => \sub_im__1\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(3 downto 0),
      S(3 downto 0) => \sub_im__1\(4 downto 1)
    );
\y1_im0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0__47_carry_n_0\,
      CO(3) => \y1_im0__47_carry__0_n_0\,
      CO(2) => \y1_im0__47_carry__0_n_1\,
      CO(1) => \y1_im0__47_carry__0_n_2\,
      CO(0) => \y1_im0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(7 downto 4),
      S(3 downto 0) => \sub_im__1\(8 downto 5)
    );
\y1_im0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0__47_carry__0_n_0\,
      CO(3) => \y1_im0__47_carry__1_n_0\,
      CO(2) => \y1_im0__47_carry__1_n_1\,
      CO(1) => \y1_im0__47_carry__1_n_2\,
      CO(0) => \y1_im0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(11 downto 8),
      S(3 downto 0) => \sub_im__1\(12 downto 9)
    );
\y1_im0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0__47_carry__1_n_0\,
      CO(3) => \NLW_y1_im0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y1_im0__47_carry__2_n_1\,
      CO(1) => \y1_im0__47_carry__2_n_2\,
      CO(0) => \y1_im0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(15 downto 12),
      S(3 downto 0) => \sub_im__1\(16 downto 13)
    );
y1_im0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y1_im0_carry_n_0,
      CO(2) => y1_im0_carry_n_1,
      CO(1) => y1_im0_carry_n_2,
      CO(0) => y1_im0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \y0_im0__47_carry__1_0\(3 downto 0),
      O(3 downto 0) => \sub_im__1\(3 downto 0),
      S(3 downto 0) => \y1_im0__47_carry_0\(3 downto 0)
    );
\y1_im0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y1_im0_carry_n_0,
      CO(3) => \y1_im0_carry__0_n_0\,
      CO(2) => \y1_im0_carry__0_n_1\,
      CO(1) => \y1_im0_carry__0_n_2\,
      CO(0) => \y1_im0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \y0_im0__47_carry__1_0\(7 downto 4),
      O(3 downto 0) => \sub_im__1\(7 downto 4),
      S(3 downto 0) => \y1_im0__47_carry_1\(3 downto 0)
    );
\y1_im0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0_carry__0_n_0\,
      CO(3) => \y1_im0_carry__1_n_0\,
      CO(2) => \y1_im0_carry__1_n_1\,
      CO(1) => \y1_im0_carry__1_n_2\,
      CO(0) => \y1_im0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \y0_im0__47_carry__1_0\(11 downto 8),
      O(3 downto 0) => \sub_im__1\(11 downto 8),
      S(3 downto 0) => \y1_im0__47_carry__0_0\(3 downto 0)
    );
\y1_im0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0_carry__1_n_0\,
      CO(3) => \y1_im0_carry__2_n_0\,
      CO(2) => \y1_im0_carry__2_n_1\,
      CO(1) => \y1_im0_carry__2_n_2\,
      CO(0) => \y1_im0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \y1_im0__47_carry__1_0\(0),
      DI(2 downto 0) => \y0_im0__47_carry__1_0\(14 downto 12),
      O(3 downto 0) => \sub_im__1\(15 downto 12),
      S(3 downto 0) => \y1_im0__47_carry__1_1\(3 downto 0)
    );
\y1_im0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y1_im0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y1_im0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \sub_im__1\(16),
      S(3 downto 0) => B"0001"
    );
\y1_re0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y1_re0__47_carry_n_0\,
      CO(2) => \y1_re0__47_carry_n_1\,
      CO(1) => \y1_re0__47_carry_n_2\,
      CO(0) => \y1_re0__47_carry_n_3\,
      CYINIT => \sub_re__1\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(3 downto 0),
      S(3 downto 0) => \sub_re__1\(4 downto 1)
    );
\y1_re0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0__47_carry_n_0\,
      CO(3) => \y1_re0__47_carry__0_n_0\,
      CO(2) => \y1_re0__47_carry__0_n_1\,
      CO(1) => \y1_re0__47_carry__0_n_2\,
      CO(0) => \y1_re0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(7 downto 4),
      S(3 downto 0) => \sub_re__1\(8 downto 5)
    );
\y1_re0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0__47_carry__0_n_0\,
      CO(3) => \y1_re0__47_carry__1_n_0\,
      CO(2) => \y1_re0__47_carry__1_n_1\,
      CO(1) => \y1_re0__47_carry__1_n_2\,
      CO(0) => \y1_re0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(11 downto 8),
      S(3 downto 0) => \sub_re__1\(12 downto 9)
    );
\y1_re0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0__47_carry__1_n_0\,
      CO(3) => \NLW_y1_re0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y1_re0__47_carry__2_n_1\,
      CO(1) => \y1_re0__47_carry__2_n_2\,
      CO(0) => \y1_re0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(15 downto 12),
      S(3 downto 0) => \sub_re__1\(16 downto 13)
    );
y1_re0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y1_re0_carry_n_0,
      CO(2) => y1_re0_carry_n_1,
      CO(1) => y1_re0_carry_n_2,
      CO(0) => y1_re0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => \sub_re__1\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\y1_re0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y1_re0_carry_n_0,
      CO(3) => \y1_re0_carry__0_n_0\,
      CO(2) => \y1_re0_carry__0_n_1\,
      CO(1) => \y1_re0_carry__0_n_2\,
      CO(0) => \y1_re0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \sub_re__1\(7 downto 4),
      S(3 downto 0) => \y1_re0__47_carry_0\(3 downto 0)
    );
\y1_re0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0_carry__0_n_0\,
      CO(3) => \y1_re0_carry__1_n_0\,
      CO(2) => \y1_re0_carry__1_n_1\,
      CO(1) => \y1_re0_carry__1_n_2\,
      CO(0) => \y1_re0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => \sub_re__1\(11 downto 8),
      S(3 downto 0) => \y1_re0__47_carry__0_0\(3 downto 0)
    );
\y1_re0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0_carry__1_n_0\,
      CO(3) => \y1_re0_carry__2_n_0\,
      CO(2) => \y1_re0_carry__2_n_1\,
      CO(1) => \y1_re0_carry__2_n_2\,
      CO(0) => \y1_re0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \y1_re0__47_carry__1_0\(0),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => \sub_re__1\(15 downto 12),
      S(3 downto 0) => \y1_re0__47_carry__1_1\(3 downto 0)
    );
\y1_re0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y1_re0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y1_re0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \sub_re__1\(16),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_Butterfly__parameterized0_2\ is
  port (
    y1_re0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y0_re0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y1_im0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y0_im0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y0_re0__47_carry_0\ : in STD_LOGIC;
    \y0_re0__47_carry_1\ : in STD_LOGIC;
    \y0_re0__47_carry_2\ : in STD_LOGIC;
    \y0_re0__47_carry_3\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry_4\ : in STD_LOGIC;
    \y0_re0__47_carry_5\ : in STD_LOGIC;
    \y0_re0__47_carry_6\ : in STD_LOGIC;
    \y0_re0__47_carry_7\ : in STD_LOGIC;
    \y1_re0__47_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry__0_0\ : in STD_LOGIC;
    \y0_re0__47_carry__0_1\ : in STD_LOGIC;
    \y0_re0__47_carry__0_2\ : in STD_LOGIC;
    \y0_re0__47_carry__0_3\ : in STD_LOGIC;
    \y1_re0__47_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_re0__47_carry__1_0\ : in STD_LOGIC;
    \y0_re0__47_carry__1_1\ : in STD_LOGIC;
    \y0_re0__47_carry__1_2\ : in STD_LOGIC;
    \y1_re0__47_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_re0__47_carry__1_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_0\ : in STD_LOGIC;
    \y0_im0__47_carry_1\ : in STD_LOGIC;
    \y0_im0__47_carry_2\ : in STD_LOGIC;
    \y0_im0__47_carry_3\ : in STD_LOGIC;
    \y1_im0__47_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_4\ : in STD_LOGIC;
    \y0_im0__47_carry_5\ : in STD_LOGIC;
    \y0_im0__47_carry_6\ : in STD_LOGIC;
    \y0_im0__47_carry_7\ : in STD_LOGIC;
    \y1_im0__47_carry_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry__0_0\ : in STD_LOGIC;
    \y0_im0__47_carry__0_1\ : in STD_LOGIC;
    \y0_im0__47_carry__0_2\ : in STD_LOGIC;
    \y0_im0__47_carry__0_3\ : in STD_LOGIC;
    \y1_im0__47_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_im0__47_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_im0__47_carry__1_0\ : in STD_LOGIC;
    \y0_im0__47_carry__1_1\ : in STD_LOGIC;
    \y0_im0__47_carry__1_2\ : in STD_LOGIC;
    \y1_im0__47_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry__1_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_im0__47_carry__1_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_Butterfly__parameterized0_2\ : entity is "Butterfly";
end \system_fft128_0_0_Butterfly__parameterized0_2\;

architecture STRUCTURE of \system_fft128_0_0_Butterfly__parameterized0_2\ is
  signal \add_im__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \add_re__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \sub_im__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \sub_re__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \y0_im0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y0_im0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y0_im0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_0\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_3\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_0\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_1\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_2\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_3\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_0\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_1\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_2\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_3\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_0\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_1\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_2\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_3\ : STD_LOGIC;
  signal y0_im0_carry_n_0 : STD_LOGIC;
  signal y0_im0_carry_n_1 : STD_LOGIC;
  signal y0_im0_carry_n_2 : STD_LOGIC;
  signal y0_im0_carry_n_3 : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y0_re0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_0\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_3\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_0\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_1\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_2\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_3\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_0\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_1\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_2\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_3\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_0\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_1\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_2\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_3\ : STD_LOGIC;
  signal y0_re0_carry_n_0 : STD_LOGIC;
  signal y0_re0_carry_n_1 : STD_LOGIC;
  signal y0_re0_carry_n_2 : STD_LOGIC;
  signal y0_re0_carry_n_3 : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y1_im0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_0\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_3\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_0\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_1\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_2\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_3\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_0\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_1\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_2\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_3\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_0\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_1\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_2\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_3\ : STD_LOGIC;
  signal y1_im0_carry_n_0 : STD_LOGIC;
  signal y1_im0_carry_n_1 : STD_LOGIC;
  signal y1_im0_carry_n_2 : STD_LOGIC;
  signal y1_im0_carry_n_3 : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y1_re0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_0\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_3\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_0\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_1\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_2\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_3\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_0\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_1\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_2\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_3\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_0\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_1\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_2\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_3\ : STD_LOGIC;
  signal y1_re0_carry_n_0 : STD_LOGIC;
  signal y1_re0_carry_n_1 : STD_LOGIC;
  signal y1_re0_carry_n_2 : STD_LOGIC;
  signal y1_re0_carry_n_3 : STD_LOGIC;
  signal \NLW_y0_im0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y0_im0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y0_im0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y0_re0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y0_re0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y0_re0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y1_im0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y1_im0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y1_im0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y1_re0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y1_re0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y1_re0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\y0_im0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y0_im0__47_carry_n_0\,
      CO(2) => \y0_im0__47_carry_n_1\,
      CO(1) => \y0_im0__47_carry_n_2\,
      CO(0) => \y0_im0__47_carry_n_3\,
      CYINIT => \add_im__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(3 downto 0),
      S(3 downto 0) => \add_im__0\(4 downto 1)
    );
\y0_im0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0__47_carry_n_0\,
      CO(3) => \y0_im0__47_carry__0_n_0\,
      CO(2) => \y0_im0__47_carry__0_n_1\,
      CO(1) => \y0_im0__47_carry__0_n_2\,
      CO(0) => \y0_im0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(7 downto 4),
      S(3 downto 0) => \add_im__0\(8 downto 5)
    );
\y0_im0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0__47_carry__0_n_0\,
      CO(3) => \y0_im0__47_carry__1_n_0\,
      CO(2) => \y0_im0__47_carry__1_n_1\,
      CO(1) => \y0_im0__47_carry__1_n_2\,
      CO(0) => \y0_im0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(11 downto 8),
      S(3 downto 0) => \add_im__0\(12 downto 9)
    );
\y0_im0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0__47_carry__1_n_0\,
      CO(3) => \NLW_y0_im0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y0_im0__47_carry__2_n_1\,
      CO(1) => \y0_im0__47_carry__2_n_2\,
      CO(0) => \y0_im0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(15 downto 12),
      S(3 downto 0) => \add_im__0\(16 downto 13)
    );
y0_im0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y0_im0_carry_n_0,
      CO(2) => y0_im0_carry_n_1,
      CO(1) => y0_im0_carry_n_2,
      CO(0) => y0_im0_carry_n_3,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry_0\,
      DI(2) => \y0_im0__47_carry_1\,
      DI(1) => \y0_im0__47_carry_2\,
      DI(0) => \y0_im0__47_carry_3\,
      O(3 downto 0) => \add_im__0\(3 downto 0),
      S(3 downto 0) => \y0_im0__47_carry_8\(3 downto 0)
    );
\y0_im0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y0_im0_carry_n_0,
      CO(3) => \y0_im0_carry__0_n_0\,
      CO(2) => \y0_im0_carry__0_n_1\,
      CO(1) => \y0_im0_carry__0_n_2\,
      CO(0) => \y0_im0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry_4\,
      DI(2) => \y0_im0__47_carry_5\,
      DI(1) => \y0_im0__47_carry_6\,
      DI(0) => \y0_im0__47_carry_7\,
      O(3 downto 0) => \add_im__0\(7 downto 4),
      S(3 downto 0) => \y0_im0__47_carry_9\(3 downto 0)
    );
\y0_im0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0_carry__0_n_0\,
      CO(3) => \y0_im0_carry__1_n_0\,
      CO(2) => \y0_im0_carry__1_n_1\,
      CO(1) => \y0_im0_carry__1_n_2\,
      CO(0) => \y0_im0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry__0_0\,
      DI(2) => \y0_im0__47_carry__0_1\,
      DI(1) => \y0_im0__47_carry__0_2\,
      DI(0) => \y0_im0__47_carry__0_3\,
      O(3 downto 0) => \add_im__0\(11 downto 8),
      S(3 downto 0) => \y0_im0__47_carry__0_4\(3 downto 0)
    );
\y0_im0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0_carry__1_n_0\,
      CO(3) => \y0_im0_carry__2_n_0\,
      CO(2) => \y0_im0_carry__2_n_1\,
      CO(1) => \y0_im0_carry__2_n_2\,
      CO(0) => \y0_im0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry__1_3\(0),
      DI(2) => \y0_im0__47_carry__1_0\,
      DI(1) => \y0_im0__47_carry__1_1\,
      DI(0) => \y0_im0__47_carry__1_2\,
      O(3 downto 0) => \add_im__0\(15 downto 12),
      S(3 downto 0) => \y0_im0__47_carry__1_4\(3 downto 0)
    );
\y0_im0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y0_im0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y0_im0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_im__0\(16),
      S(3 downto 0) => B"0001"
    );
\y0_re0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y0_re0__47_carry_n_0\,
      CO(2) => \y0_re0__47_carry_n_1\,
      CO(1) => \y0_re0__47_carry_n_2\,
      CO(0) => \y0_re0__47_carry_n_3\,
      CYINIT => \add_re__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(3 downto 0),
      S(3 downto 0) => \add_re__0\(4 downto 1)
    );
\y0_re0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0__47_carry_n_0\,
      CO(3) => \y0_re0__47_carry__0_n_0\,
      CO(2) => \y0_re0__47_carry__0_n_1\,
      CO(1) => \y0_re0__47_carry__0_n_2\,
      CO(0) => \y0_re0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(7 downto 4),
      S(3 downto 0) => \add_re__0\(8 downto 5)
    );
\y0_re0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0__47_carry__0_n_0\,
      CO(3) => \y0_re0__47_carry__1_n_0\,
      CO(2) => \y0_re0__47_carry__1_n_1\,
      CO(1) => \y0_re0__47_carry__1_n_2\,
      CO(0) => \y0_re0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(11 downto 8),
      S(3 downto 0) => \add_re__0\(12 downto 9)
    );
\y0_re0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0__47_carry__1_n_0\,
      CO(3) => \NLW_y0_re0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y0_re0__47_carry__2_n_1\,
      CO(1) => \y0_re0__47_carry__2_n_2\,
      CO(0) => \y0_re0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(15 downto 12),
      S(3 downto 0) => \add_re__0\(16 downto 13)
    );
y0_re0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y0_re0_carry_n_0,
      CO(2) => y0_re0_carry_n_1,
      CO(1) => y0_re0_carry_n_2,
      CO(0) => y0_re0_carry_n_3,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry_0\,
      DI(2) => \y0_re0__47_carry_1\,
      DI(1) => \y0_re0__47_carry_2\,
      DI(0) => \y0_re0__47_carry_3\,
      O(3 downto 0) => \add_re__0\(3 downto 0),
      S(3 downto 0) => \y0_re0__47_carry_8\(3 downto 0)
    );
\y0_re0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y0_re0_carry_n_0,
      CO(3) => \y0_re0_carry__0_n_0\,
      CO(2) => \y0_re0_carry__0_n_1\,
      CO(1) => \y0_re0_carry__0_n_2\,
      CO(0) => \y0_re0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry_4\,
      DI(2) => \y0_re0__47_carry_5\,
      DI(1) => \y0_re0__47_carry_6\,
      DI(0) => \y0_re0__47_carry_7\,
      O(3 downto 0) => \add_re__0\(7 downto 4),
      S(3 downto 0) => \y0_re0__47_carry_9\(3 downto 0)
    );
\y0_re0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0_carry__0_n_0\,
      CO(3) => \y0_re0_carry__1_n_0\,
      CO(2) => \y0_re0_carry__1_n_1\,
      CO(1) => \y0_re0_carry__1_n_2\,
      CO(0) => \y0_re0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry__0_0\,
      DI(2) => \y0_re0__47_carry__0_1\,
      DI(1) => \y0_re0__47_carry__0_2\,
      DI(0) => \y0_re0__47_carry__0_3\,
      O(3 downto 0) => \add_re__0\(11 downto 8),
      S(3 downto 0) => \y0_re0__47_carry__0_4\(3 downto 0)
    );
\y0_re0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0_carry__1_n_0\,
      CO(3) => \y0_re0_carry__2_n_0\,
      CO(2) => \y0_re0_carry__2_n_1\,
      CO(1) => \y0_re0_carry__2_n_2\,
      CO(0) => \y0_re0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \y0_re0__47_carry__1_0\,
      DI(1) => \y0_re0__47_carry__1_1\,
      DI(0) => \y0_re0__47_carry__1_2\,
      O(3 downto 0) => \add_re__0\(15 downto 12),
      S(3 downto 0) => \y0_re0__47_carry__1_3\(3 downto 0)
    );
\y0_re0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y0_re0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y0_re0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_re__0\(16),
      S(3 downto 0) => B"0001"
    );
\y1_im0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y1_im0__47_carry_n_0\,
      CO(2) => \y1_im0__47_carry_n_1\,
      CO(1) => \y1_im0__47_carry_n_2\,
      CO(0) => \y1_im0__47_carry_n_3\,
      CYINIT => \sub_im__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(3 downto 0),
      S(3 downto 0) => \sub_im__0\(4 downto 1)
    );
\y1_im0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0__47_carry_n_0\,
      CO(3) => \y1_im0__47_carry__0_n_0\,
      CO(2) => \y1_im0__47_carry__0_n_1\,
      CO(1) => \y1_im0__47_carry__0_n_2\,
      CO(0) => \y1_im0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(7 downto 4),
      S(3 downto 0) => \sub_im__0\(8 downto 5)
    );
\y1_im0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0__47_carry__0_n_0\,
      CO(3) => \y1_im0__47_carry__1_n_0\,
      CO(2) => \y1_im0__47_carry__1_n_1\,
      CO(1) => \y1_im0__47_carry__1_n_2\,
      CO(0) => \y1_im0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(11 downto 8),
      S(3 downto 0) => \sub_im__0\(12 downto 9)
    );
\y1_im0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0__47_carry__1_n_0\,
      CO(3) => \NLW_y1_im0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y1_im0__47_carry__2_n_1\,
      CO(1) => \y1_im0__47_carry__2_n_2\,
      CO(0) => \y1_im0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(15 downto 12),
      S(3 downto 0) => \sub_im__0\(16 downto 13)
    );
y1_im0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y1_im0_carry_n_0,
      CO(2) => y1_im0_carry_n_1,
      CO(1) => y1_im0_carry_n_2,
      CO(0) => y1_im0_carry_n_3,
      CYINIT => '1',
      DI(3) => \y0_im0__47_carry_0\,
      DI(2) => \y0_im0__47_carry_1\,
      DI(1) => \y0_im0__47_carry_2\,
      DI(0) => \y0_im0__47_carry_3\,
      O(3 downto 0) => \sub_im__0\(3 downto 0),
      S(3 downto 0) => \y1_im0__47_carry_0\(3 downto 0)
    );
\y1_im0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y1_im0_carry_n_0,
      CO(3) => \y1_im0_carry__0_n_0\,
      CO(2) => \y1_im0_carry__0_n_1\,
      CO(1) => \y1_im0_carry__0_n_2\,
      CO(0) => \y1_im0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry_4\,
      DI(2) => \y0_im0__47_carry_5\,
      DI(1) => \y0_im0__47_carry_6\,
      DI(0) => \y0_im0__47_carry_7\,
      O(3 downto 0) => \sub_im__0\(7 downto 4),
      S(3 downto 0) => \y1_im0__47_carry_1\(3 downto 0)
    );
\y1_im0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0_carry__0_n_0\,
      CO(3) => \y1_im0_carry__1_n_0\,
      CO(2) => \y1_im0_carry__1_n_1\,
      CO(1) => \y1_im0_carry__1_n_2\,
      CO(0) => \y1_im0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry__0_0\,
      DI(2) => \y0_im0__47_carry__0_1\,
      DI(1) => \y0_im0__47_carry__0_2\,
      DI(0) => \y0_im0__47_carry__0_3\,
      O(3 downto 0) => \sub_im__0\(11 downto 8),
      S(3 downto 0) => \y1_im0__47_carry__0_0\(3 downto 0)
    );
\y1_im0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0_carry__1_n_0\,
      CO(3) => \y1_im0_carry__2_n_0\,
      CO(2) => \y1_im0_carry__2_n_1\,
      CO(1) => \y1_im0_carry__2_n_2\,
      CO(0) => \y1_im0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \y1_im0__47_carry__1_0\(0),
      DI(2) => \y0_im0__47_carry__1_0\,
      DI(1) => \y0_im0__47_carry__1_1\,
      DI(0) => \y0_im0__47_carry__1_2\,
      O(3 downto 0) => \sub_im__0\(15 downto 12),
      S(3 downto 0) => \y1_im0__47_carry__1_1\(3 downto 0)
    );
\y1_im0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y1_im0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y1_im0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \sub_im__0\(16),
      S(3 downto 0) => B"0001"
    );
\y1_re0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y1_re0__47_carry_n_0\,
      CO(2) => \y1_re0__47_carry_n_1\,
      CO(1) => \y1_re0__47_carry_n_2\,
      CO(0) => \y1_re0__47_carry_n_3\,
      CYINIT => \sub_re__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(3 downto 0),
      S(3 downto 0) => \sub_re__0\(4 downto 1)
    );
\y1_re0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0__47_carry_n_0\,
      CO(3) => \y1_re0__47_carry__0_n_0\,
      CO(2) => \y1_re0__47_carry__0_n_1\,
      CO(1) => \y1_re0__47_carry__0_n_2\,
      CO(0) => \y1_re0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(7 downto 4),
      S(3 downto 0) => \sub_re__0\(8 downto 5)
    );
\y1_re0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0__47_carry__0_n_0\,
      CO(3) => \y1_re0__47_carry__1_n_0\,
      CO(2) => \y1_re0__47_carry__1_n_1\,
      CO(1) => \y1_re0__47_carry__1_n_2\,
      CO(0) => \y1_re0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(11 downto 8),
      S(3 downto 0) => \sub_re__0\(12 downto 9)
    );
\y1_re0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0__47_carry__1_n_0\,
      CO(3) => \NLW_y1_re0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y1_re0__47_carry__2_n_1\,
      CO(1) => \y1_re0__47_carry__2_n_2\,
      CO(0) => \y1_re0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(15 downto 12),
      S(3 downto 0) => \sub_re__0\(16 downto 13)
    );
y1_re0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y1_re0_carry_n_0,
      CO(2) => y1_re0_carry_n_1,
      CO(1) => y1_re0_carry_n_2,
      CO(0) => y1_re0_carry_n_3,
      CYINIT => '1',
      DI(3) => \y0_re0__47_carry_0\,
      DI(2) => \y0_re0__47_carry_1\,
      DI(1) => \y0_re0__47_carry_2\,
      DI(0) => \y0_re0__47_carry_3\,
      O(3 downto 0) => \sub_re__0\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\y1_re0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y1_re0_carry_n_0,
      CO(3) => \y1_re0_carry__0_n_0\,
      CO(2) => \y1_re0_carry__0_n_1\,
      CO(1) => \y1_re0_carry__0_n_2\,
      CO(0) => \y1_re0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry_4\,
      DI(2) => \y0_re0__47_carry_5\,
      DI(1) => \y0_re0__47_carry_6\,
      DI(0) => \y0_re0__47_carry_7\,
      O(3 downto 0) => \sub_re__0\(7 downto 4),
      S(3 downto 0) => \y1_re0__47_carry_0\(3 downto 0)
    );
\y1_re0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0_carry__0_n_0\,
      CO(3) => \y1_re0_carry__1_n_0\,
      CO(2) => \y1_re0_carry__1_n_1\,
      CO(1) => \y1_re0_carry__1_n_2\,
      CO(0) => \y1_re0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry__0_0\,
      DI(2) => \y0_re0__47_carry__0_1\,
      DI(1) => \y0_re0__47_carry__0_2\,
      DI(0) => \y0_re0__47_carry__0_3\,
      O(3 downto 0) => \sub_re__0\(11 downto 8),
      S(3 downto 0) => \y1_re0__47_carry__0_0\(3 downto 0)
    );
\y1_re0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0_carry__1_n_0\,
      CO(3) => \y1_re0_carry__2_n_0\,
      CO(2) => \y1_re0_carry__2_n_1\,
      CO(1) => \y1_re0_carry__2_n_2\,
      CO(0) => \y1_re0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => Q(0),
      DI(2) => \y0_re0__47_carry__1_0\,
      DI(1) => \y0_re0__47_carry__1_1\,
      DI(0) => \y0_re0__47_carry__1_2\,
      O(3 downto 0) => \sub_re__0\(15 downto 12),
      S(3 downto 0) => \y1_re0__47_carry__1_0\(3 downto 0)
    );
\y1_re0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y1_re0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y1_re0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \sub_re__0\(16),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_Butterfly__parameterized0_6\ is
  port (
    y1_re0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y0_re0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y1_im0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y0_im0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y0_re0__47_carry_0\ : in STD_LOGIC;
    \y0_re0__47_carry_1\ : in STD_LOGIC;
    \y0_re0__47_carry_2\ : in STD_LOGIC;
    \y0_re0__47_carry_3\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry_4\ : in STD_LOGIC;
    \y0_re0__47_carry_5\ : in STD_LOGIC;
    \y0_re0__47_carry_6\ : in STD_LOGIC;
    \y0_re0__47_carry_7\ : in STD_LOGIC;
    \y1_re0__47_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry__0_0\ : in STD_LOGIC;
    \y0_re0__47_carry__0_1\ : in STD_LOGIC;
    \y0_re0__47_carry__0_2\ : in STD_LOGIC;
    \y0_re0__47_carry__0_3\ : in STD_LOGIC;
    \y1_re0__47_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_re0__47_carry__1_0\ : in STD_LOGIC;
    \y0_re0__47_carry__1_1\ : in STD_LOGIC;
    \y0_re0__47_carry__1_2\ : in STD_LOGIC;
    \y1_re0__47_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_re0__47_carry__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_re0__47_carry__1_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_0\ : in STD_LOGIC;
    \y0_im0__47_carry_1\ : in STD_LOGIC;
    \y0_im0__47_carry_2\ : in STD_LOGIC;
    \y0_im0__47_carry_3\ : in STD_LOGIC;
    \y1_im0__47_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_4\ : in STD_LOGIC;
    \y0_im0__47_carry_5\ : in STD_LOGIC;
    \y0_im0__47_carry_6\ : in STD_LOGIC;
    \y0_im0__47_carry_7\ : in STD_LOGIC;
    \y1_im0__47_carry_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry__0_0\ : in STD_LOGIC;
    \y0_im0__47_carry__0_1\ : in STD_LOGIC;
    \y0_im0__47_carry__0_2\ : in STD_LOGIC;
    \y0_im0__47_carry__0_3\ : in STD_LOGIC;
    \y1_im0__47_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y1_im0__47_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_im0__47_carry__1_0\ : in STD_LOGIC;
    \y0_im0__47_carry__1_1\ : in STD_LOGIC;
    \y0_im0__47_carry__1_2\ : in STD_LOGIC;
    \y1_im0__47_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y0_im0__47_carry__1_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y0_im0__47_carry__1_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_Butterfly__parameterized0_6\ : entity is "Butterfly";
end \system_fft128_0_0_Butterfly__parameterized0_6\;

architecture STRUCTURE of \system_fft128_0_0_Butterfly__parameterized0_6\ is
  signal add_im : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add_re : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal sub_im : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal sub_re : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \y0_im0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y0_im0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y0_im0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_0\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_1\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_2\ : STD_LOGIC;
  signal \y0_im0__47_carry_n_3\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_0\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_1\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_2\ : STD_LOGIC;
  signal \y0_im0_carry__0_n_3\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_0\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_1\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_2\ : STD_LOGIC;
  signal \y0_im0_carry__1_n_3\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_0\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_1\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_2\ : STD_LOGIC;
  signal \y0_im0_carry__2_n_3\ : STD_LOGIC;
  signal y0_im0_carry_n_0 : STD_LOGIC;
  signal y0_im0_carry_n_1 : STD_LOGIC;
  signal y0_im0_carry_n_2 : STD_LOGIC;
  signal y0_im0_carry_n_3 : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y0_re0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_0\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_1\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_2\ : STD_LOGIC;
  signal \y0_re0__47_carry_n_3\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_0\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_1\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_2\ : STD_LOGIC;
  signal \y0_re0_carry__0_n_3\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_0\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_1\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_2\ : STD_LOGIC;
  signal \y0_re0_carry__1_n_3\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_0\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_1\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_2\ : STD_LOGIC;
  signal \y0_re0_carry__2_n_3\ : STD_LOGIC;
  signal y0_re0_carry_n_0 : STD_LOGIC;
  signal y0_re0_carry_n_1 : STD_LOGIC;
  signal y0_re0_carry_n_2 : STD_LOGIC;
  signal y0_re0_carry_n_3 : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y1_im0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_0\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_1\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_2\ : STD_LOGIC;
  signal \y1_im0__47_carry_n_3\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_0\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_1\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_2\ : STD_LOGIC;
  signal \y1_im0_carry__0_n_3\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_0\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_1\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_2\ : STD_LOGIC;
  signal \y1_im0_carry__1_n_3\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_0\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_1\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_2\ : STD_LOGIC;
  signal \y1_im0_carry__2_n_3\ : STD_LOGIC;
  signal y1_im0_carry_n_0 : STD_LOGIC;
  signal y1_im0_carry_n_1 : STD_LOGIC;
  signal y1_im0_carry_n_2 : STD_LOGIC;
  signal y1_im0_carry_n_3 : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_0\ : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry__0_n_3\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_0\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry__1_n_3\ : STD_LOGIC;
  signal \y1_re0__47_carry__2_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry__2_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry__2_n_3\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_0\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_1\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_2\ : STD_LOGIC;
  signal \y1_re0__47_carry_n_3\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_0\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_1\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_2\ : STD_LOGIC;
  signal \y1_re0_carry__0_n_3\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_0\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_1\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_2\ : STD_LOGIC;
  signal \y1_re0_carry__1_n_3\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_0\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_1\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_2\ : STD_LOGIC;
  signal \y1_re0_carry__2_n_3\ : STD_LOGIC;
  signal y1_re0_carry_n_0 : STD_LOGIC;
  signal y1_re0_carry_n_1 : STD_LOGIC;
  signal y1_re0_carry_n_2 : STD_LOGIC;
  signal y1_re0_carry_n_3 : STD_LOGIC;
  signal \NLW_y0_im0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y0_im0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y0_im0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y0_re0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y0_re0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y0_re0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y1_im0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y1_im0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y1_im0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y1_re0__47_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y1_re0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y1_re0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\y0_im0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y0_im0__47_carry_n_0\,
      CO(2) => \y0_im0__47_carry_n_1\,
      CO(1) => \y0_im0__47_carry_n_2\,
      CO(0) => \y0_im0__47_carry_n_3\,
      CYINIT => add_im(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(3 downto 0),
      S(3 downto 0) => add_im(4 downto 1)
    );
\y0_im0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0__47_carry_n_0\,
      CO(3) => \y0_im0__47_carry__0_n_0\,
      CO(2) => \y0_im0__47_carry__0_n_1\,
      CO(1) => \y0_im0__47_carry__0_n_2\,
      CO(0) => \y0_im0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(7 downto 4),
      S(3 downto 0) => add_im(8 downto 5)
    );
\y0_im0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0__47_carry__0_n_0\,
      CO(3) => \y0_im0__47_carry__1_n_0\,
      CO(2) => \y0_im0__47_carry__1_n_1\,
      CO(1) => \y0_im0__47_carry__1_n_2\,
      CO(0) => \y0_im0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(11 downto 8),
      S(3 downto 0) => add_im(12 downto 9)
    );
\y0_im0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0__47_carry__1_n_0\,
      CO(3) => \NLW_y0_im0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y0_im0__47_carry__2_n_1\,
      CO(1) => \y0_im0__47_carry__2_n_2\,
      CO(0) => \y0_im0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_im0(15 downto 12),
      S(3 downto 0) => add_im(16 downto 13)
    );
y0_im0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y0_im0_carry_n_0,
      CO(2) => y0_im0_carry_n_1,
      CO(1) => y0_im0_carry_n_2,
      CO(0) => y0_im0_carry_n_3,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry_0\,
      DI(2) => \y0_im0__47_carry_1\,
      DI(1) => \y0_im0__47_carry_2\,
      DI(0) => \y0_im0__47_carry_3\,
      O(3 downto 0) => add_im(3 downto 0),
      S(3 downto 0) => \y0_im0__47_carry_8\(3 downto 0)
    );
\y0_im0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y0_im0_carry_n_0,
      CO(3) => \y0_im0_carry__0_n_0\,
      CO(2) => \y0_im0_carry__0_n_1\,
      CO(1) => \y0_im0_carry__0_n_2\,
      CO(0) => \y0_im0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry_4\,
      DI(2) => \y0_im0__47_carry_5\,
      DI(1) => \y0_im0__47_carry_6\,
      DI(0) => \y0_im0__47_carry_7\,
      O(3 downto 0) => add_im(7 downto 4),
      S(3 downto 0) => \y0_im0__47_carry_9\(3 downto 0)
    );
\y0_im0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0_carry__0_n_0\,
      CO(3) => \y0_im0_carry__1_n_0\,
      CO(2) => \y0_im0_carry__1_n_1\,
      CO(1) => \y0_im0_carry__1_n_2\,
      CO(0) => \y0_im0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry__0_0\,
      DI(2) => \y0_im0__47_carry__0_1\,
      DI(1) => \y0_im0__47_carry__0_2\,
      DI(0) => \y0_im0__47_carry__0_3\,
      O(3 downto 0) => add_im(11 downto 8),
      S(3 downto 0) => \y0_im0__47_carry__0_4\(3 downto 0)
    );
\y0_im0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0_carry__1_n_0\,
      CO(3) => \y0_im0_carry__2_n_0\,
      CO(2) => \y0_im0_carry__2_n_1\,
      CO(1) => \y0_im0_carry__2_n_2\,
      CO(0) => \y0_im0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry__1_3\(0),
      DI(2) => \y0_im0__47_carry__1_0\,
      DI(1) => \y0_im0__47_carry__1_1\,
      DI(0) => \y0_im0__47_carry__1_2\,
      O(3 downto 0) => add_im(15 downto 12),
      S(3 downto 0) => \y0_im0__47_carry__1_4\(3 downto 0)
    );
\y0_im0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_im0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y0_im0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y0_im0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => add_im(16),
      S(3 downto 0) => B"0001"
    );
\y0_re0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y0_re0__47_carry_n_0\,
      CO(2) => \y0_re0__47_carry_n_1\,
      CO(1) => \y0_re0__47_carry_n_2\,
      CO(0) => \y0_re0__47_carry_n_3\,
      CYINIT => add_re(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(3 downto 0),
      S(3 downto 0) => add_re(4 downto 1)
    );
\y0_re0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0__47_carry_n_0\,
      CO(3) => \y0_re0__47_carry__0_n_0\,
      CO(2) => \y0_re0__47_carry__0_n_1\,
      CO(1) => \y0_re0__47_carry__0_n_2\,
      CO(0) => \y0_re0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(7 downto 4),
      S(3 downto 0) => add_re(8 downto 5)
    );
\y0_re0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0__47_carry__0_n_0\,
      CO(3) => \y0_re0__47_carry__1_n_0\,
      CO(2) => \y0_re0__47_carry__1_n_1\,
      CO(1) => \y0_re0__47_carry__1_n_2\,
      CO(0) => \y0_re0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(11 downto 8),
      S(3 downto 0) => add_re(12 downto 9)
    );
\y0_re0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0__47_carry__1_n_0\,
      CO(3) => \NLW_y0_re0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y0_re0__47_carry__2_n_1\,
      CO(1) => \y0_re0__47_carry__2_n_2\,
      CO(0) => \y0_re0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y0_re0(15 downto 12),
      S(3 downto 0) => add_re(16 downto 13)
    );
y0_re0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y0_re0_carry_n_0,
      CO(2) => y0_re0_carry_n_1,
      CO(1) => y0_re0_carry_n_2,
      CO(0) => y0_re0_carry_n_3,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry_0\,
      DI(2) => \y0_re0__47_carry_1\,
      DI(1) => \y0_re0__47_carry_2\,
      DI(0) => \y0_re0__47_carry_3\,
      O(3 downto 0) => add_re(3 downto 0),
      S(3 downto 0) => \y0_re0__47_carry_8\(3 downto 0)
    );
\y0_re0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y0_re0_carry_n_0,
      CO(3) => \y0_re0_carry__0_n_0\,
      CO(2) => \y0_re0_carry__0_n_1\,
      CO(1) => \y0_re0_carry__0_n_2\,
      CO(0) => \y0_re0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry_4\,
      DI(2) => \y0_re0__47_carry_5\,
      DI(1) => \y0_re0__47_carry_6\,
      DI(0) => \y0_re0__47_carry_7\,
      O(3 downto 0) => add_re(7 downto 4),
      S(3 downto 0) => \y0_re0__47_carry_9\(3 downto 0)
    );
\y0_re0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0_carry__0_n_0\,
      CO(3) => \y0_re0_carry__1_n_0\,
      CO(2) => \y0_re0_carry__1_n_1\,
      CO(1) => \y0_re0_carry__1_n_2\,
      CO(0) => \y0_re0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry__0_0\,
      DI(2) => \y0_re0__47_carry__0_1\,
      DI(1) => \y0_re0__47_carry__0_2\,
      DI(0) => \y0_re0__47_carry__0_3\,
      O(3 downto 0) => add_re(11 downto 8),
      S(3 downto 0) => \y0_re0__47_carry__0_4\(3 downto 0)
    );
\y0_re0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0_carry__1_n_0\,
      CO(3) => \y0_re0_carry__2_n_0\,
      CO(2) => \y0_re0_carry__2_n_1\,
      CO(1) => \y0_re0_carry__2_n_2\,
      CO(0) => \y0_re0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \y0_re0__47_carry__1_0\,
      DI(1) => \y0_re0__47_carry__1_1\,
      DI(0) => \y0_re0__47_carry__1_2\,
      O(3 downto 0) => add_re(15 downto 12),
      S(3 downto 0) => \y0_re0__47_carry__1_3\(3 downto 0)
    );
\y0_re0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_re0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y0_re0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y0_re0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => add_re(16),
      S(3 downto 0) => B"0001"
    );
\y1_im0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y1_im0__47_carry_n_0\,
      CO(2) => \y1_im0__47_carry_n_1\,
      CO(1) => \y1_im0__47_carry_n_2\,
      CO(0) => \y1_im0__47_carry_n_3\,
      CYINIT => sub_im(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(3 downto 0),
      S(3 downto 0) => sub_im(4 downto 1)
    );
\y1_im0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0__47_carry_n_0\,
      CO(3) => \y1_im0__47_carry__0_n_0\,
      CO(2) => \y1_im0__47_carry__0_n_1\,
      CO(1) => \y1_im0__47_carry__0_n_2\,
      CO(0) => \y1_im0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(7 downto 4),
      S(3 downto 0) => sub_im(8 downto 5)
    );
\y1_im0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0__47_carry__0_n_0\,
      CO(3) => \y1_im0__47_carry__1_n_0\,
      CO(2) => \y1_im0__47_carry__1_n_1\,
      CO(1) => \y1_im0__47_carry__1_n_2\,
      CO(0) => \y1_im0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(11 downto 8),
      S(3 downto 0) => sub_im(12 downto 9)
    );
\y1_im0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0__47_carry__1_n_0\,
      CO(3) => \NLW_y1_im0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y1_im0__47_carry__2_n_1\,
      CO(1) => \y1_im0__47_carry__2_n_2\,
      CO(0) => \y1_im0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_im0(15 downto 12),
      S(3 downto 0) => sub_im(16 downto 13)
    );
y1_im0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y1_im0_carry_n_0,
      CO(2) => y1_im0_carry_n_1,
      CO(1) => y1_im0_carry_n_2,
      CO(0) => y1_im0_carry_n_3,
      CYINIT => '1',
      DI(3) => \y0_im0__47_carry_0\,
      DI(2) => \y0_im0__47_carry_1\,
      DI(1) => \y0_im0__47_carry_2\,
      DI(0) => \y0_im0__47_carry_3\,
      O(3 downto 0) => sub_im(3 downto 0),
      S(3 downto 0) => \y1_im0__47_carry_0\(3 downto 0)
    );
\y1_im0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y1_im0_carry_n_0,
      CO(3) => \y1_im0_carry__0_n_0\,
      CO(2) => \y1_im0_carry__0_n_1\,
      CO(1) => \y1_im0_carry__0_n_2\,
      CO(0) => \y1_im0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry_4\,
      DI(2) => \y0_im0__47_carry_5\,
      DI(1) => \y0_im0__47_carry_6\,
      DI(0) => \y0_im0__47_carry_7\,
      O(3 downto 0) => sub_im(7 downto 4),
      S(3 downto 0) => \y1_im0__47_carry_1\(3 downto 0)
    );
\y1_im0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0_carry__0_n_0\,
      CO(3) => \y1_im0_carry__1_n_0\,
      CO(2) => \y1_im0_carry__1_n_1\,
      CO(1) => \y1_im0_carry__1_n_2\,
      CO(0) => \y1_im0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_im0__47_carry__0_0\,
      DI(2) => \y0_im0__47_carry__0_1\,
      DI(1) => \y0_im0__47_carry__0_2\,
      DI(0) => \y0_im0__47_carry__0_3\,
      O(3 downto 0) => sub_im(11 downto 8),
      S(3 downto 0) => \y1_im0__47_carry__0_0\(3 downto 0)
    );
\y1_im0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0_carry__1_n_0\,
      CO(3) => \y1_im0_carry__2_n_0\,
      CO(2) => \y1_im0_carry__2_n_1\,
      CO(1) => \y1_im0_carry__2_n_2\,
      CO(0) => \y1_im0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \y1_im0__47_carry__1_0\(0),
      DI(2) => \y0_im0__47_carry__1_0\,
      DI(1) => \y0_im0__47_carry__1_1\,
      DI(0) => \y0_im0__47_carry__1_2\,
      O(3 downto 0) => sub_im(15 downto 12),
      S(3 downto 0) => \y1_im0__47_carry__1_1\(3 downto 0)
    );
\y1_im0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_im0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y1_im0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y1_im0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_im(16),
      S(3 downto 0) => B"0001"
    );
\y1_re0__47_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y1_re0__47_carry_n_0\,
      CO(2) => \y1_re0__47_carry_n_1\,
      CO(1) => \y1_re0__47_carry_n_2\,
      CO(0) => \y1_re0__47_carry_n_3\,
      CYINIT => sub_re(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(3 downto 0),
      S(3 downto 0) => sub_re(4 downto 1)
    );
\y1_re0__47_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0__47_carry_n_0\,
      CO(3) => \y1_re0__47_carry__0_n_0\,
      CO(2) => \y1_re0__47_carry__0_n_1\,
      CO(1) => \y1_re0__47_carry__0_n_2\,
      CO(0) => \y1_re0__47_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(7 downto 4),
      S(3 downto 0) => sub_re(8 downto 5)
    );
\y1_re0__47_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0__47_carry__0_n_0\,
      CO(3) => \y1_re0__47_carry__1_n_0\,
      CO(2) => \y1_re0__47_carry__1_n_1\,
      CO(1) => \y1_re0__47_carry__1_n_2\,
      CO(0) => \y1_re0__47_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(11 downto 8),
      S(3 downto 0) => sub_re(12 downto 9)
    );
\y1_re0__47_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0__47_carry__1_n_0\,
      CO(3) => \NLW_y1_re0__47_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y1_re0__47_carry__2_n_1\,
      CO(1) => \y1_re0__47_carry__2_n_2\,
      CO(0) => \y1_re0__47_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y1_re0(15 downto 12),
      S(3 downto 0) => sub_re(16 downto 13)
    );
y1_re0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y1_re0_carry_n_0,
      CO(2) => y1_re0_carry_n_1,
      CO(1) => y1_re0_carry_n_2,
      CO(0) => y1_re0_carry_n_3,
      CYINIT => '1',
      DI(3) => \y0_re0__47_carry_0\,
      DI(2) => \y0_re0__47_carry_1\,
      DI(1) => \y0_re0__47_carry_2\,
      DI(0) => \y0_re0__47_carry_3\,
      O(3 downto 0) => sub_re(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\y1_re0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y1_re0_carry_n_0,
      CO(3) => \y1_re0_carry__0_n_0\,
      CO(2) => \y1_re0_carry__0_n_1\,
      CO(1) => \y1_re0_carry__0_n_2\,
      CO(0) => \y1_re0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry_4\,
      DI(2) => \y0_re0__47_carry_5\,
      DI(1) => \y0_re0__47_carry_6\,
      DI(0) => \y0_re0__47_carry_7\,
      O(3 downto 0) => sub_re(7 downto 4),
      S(3 downto 0) => \y1_re0__47_carry_0\(3 downto 0)
    );
\y1_re0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0_carry__0_n_0\,
      CO(3) => \y1_re0_carry__1_n_0\,
      CO(2) => \y1_re0_carry__1_n_1\,
      CO(1) => \y1_re0_carry__1_n_2\,
      CO(0) => \y1_re0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_re0__47_carry__0_0\,
      DI(2) => \y0_re0__47_carry__0_1\,
      DI(1) => \y0_re0__47_carry__0_2\,
      DI(0) => \y0_re0__47_carry__0_3\,
      O(3 downto 0) => sub_re(11 downto 8),
      S(3 downto 0) => \y1_re0__47_carry__0_0\(3 downto 0)
    );
\y1_re0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0_carry__1_n_0\,
      CO(3) => \y1_re0_carry__2_n_0\,
      CO(2) => \y1_re0_carry__2_n_1\,
      CO(1) => \y1_re0_carry__2_n_2\,
      CO(0) => \y1_re0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => Q(0),
      DI(2) => \y0_re0__47_carry__1_0\,
      DI(1) => \y0_re0__47_carry__1_1\,
      DI(0) => \y0_re0__47_carry__1_2\,
      O(3 downto 0) => sub_re(15 downto 12),
      S(3 downto 0) => \y1_re0__47_carry__1_0\(3 downto 0)
    );
\y1_re0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y1_re0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_y1_re0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y1_re0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_re(16),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_DelayBuffer is
  port (
    \buf_re_reg[63][14]__0_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_im_reg[63][14]__0_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \di_re[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \di_re[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \di_re[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \di_im[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \di_im[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \di_im[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \di_im[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[63][15]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[63][15]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[63][15]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bf1_count_reg[5]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    db1_di_re : out STD_LOGIC_VECTOR ( 4 downto 0 );
    db1_di_im : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_re_reg[63][3]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[63][7]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[63][11]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[63][3]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[63][7]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[63][11]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clock : in STD_LOGIC;
    di_re : in STD_LOGIC_VECTOR ( 15 downto 0 );
    di_im : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_re_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[15][15]__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_re_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sub_re_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_im_reg[31][15]_srl32_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sub_im_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bf1_do_re_reg[15]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_im_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    add_re_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_re_reg[15][15]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[15][11]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_re_reg[15][14]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][15]__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[15][14]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_im_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_DelayBuffer : entity is "DelayBuffer";
end system_fft128_0_0_DelayBuffer;

architecture STRUCTURE of system_fft128_0_0_DelayBuffer is
  signal \bf1_do_im[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \bf1_do_re_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal bf1_sp_im1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \buf_im_reg[31][0]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][10]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][11]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][12]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][13]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][14]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][15]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][1]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][2]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][3]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][4]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][5]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][6]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][7]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][8]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[31][9]_srl32_n_1\ : STD_LOGIC;
  signal \buf_im_reg[62][0]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][10]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][11]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][12]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][13]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][14]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][15]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][1]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][2]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][3]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][4]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][5]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][6]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][7]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][8]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[62][9]_srl31_n_0\ : STD_LOGIC;
  signal \^buf_im_reg[63][14]__0_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \buf_im_reg[63]_1\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \buf_re_reg[31][0]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][10]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][11]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][12]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][13]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][14]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][15]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][1]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][2]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][3]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][4]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][5]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][6]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][7]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][8]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[31][9]_srl32_n_1\ : STD_LOGIC;
  signal \buf_re_reg[62][0]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][10]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][11]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][12]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][13]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][14]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][15]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][1]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][2]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][3]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][4]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][5]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][6]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][7]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][8]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[62][9]_srl31_n_0\ : STD_LOGIC;
  signal \^buf_re_reg[63][14]__0_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \buf_re_reg[63]_0\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal db1_di_im_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal db1_di_re_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_bf1_do_im_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bf1_do_im_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bf1_do_im_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bf1_do_im_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bf1_do_re_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bf1_do_re_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buf_im_reg[31][0]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][10]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][11]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][12]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][13]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][14]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][15]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][1]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][2]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][3]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][4]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][5]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][6]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][7]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][8]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[31][9]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][0]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][10]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][11]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][12]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][13]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][14]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][15]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][1]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][2]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][3]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][4]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][5]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][6]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][7]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][8]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[62][9]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][0]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][10]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][11]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][12]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][13]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][14]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][15]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][1]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][2]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][3]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][4]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][5]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][6]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][7]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][8]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[31][9]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][0]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][10]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][11]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][12]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][13]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][14]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][15]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][1]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][2]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][3]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][4]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][5]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][6]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][7]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][8]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[62][9]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_im_reg[14][11]_srl15_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \buf_im_reg[14][12]_srl15_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \buf_im_reg[14][13]_srl15_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \buf_im_reg[14][14]_srl15_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \buf_im_reg[14][15]_srl15_i_1\ : label is "soft_lutpair18";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buf_im_reg[31][0]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name : string;
  attribute srl_name of \buf_im_reg[31][0]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][0]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][0]_srl32_i_1\ : label is "soft_lutpair0";
  attribute srl_bus_name of \buf_im_reg[31][10]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][10]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][10]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][10]_srl32_i_1\ : label is "soft_lutpair10";
  attribute srl_bus_name of \buf_im_reg[31][11]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][11]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][11]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][11]_srl32_i_1\ : label is "soft_lutpair11";
  attribute srl_bus_name of \buf_im_reg[31][12]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][12]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][12]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][12]_srl32_i_1\ : label is "soft_lutpair12";
  attribute srl_bus_name of \buf_im_reg[31][13]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][13]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][13]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][13]_srl32_i_1\ : label is "soft_lutpair13";
  attribute srl_bus_name of \buf_im_reg[31][14]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][14]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][14]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][14]_srl32_i_1\ : label is "soft_lutpair14";
  attribute srl_bus_name of \buf_im_reg[31][15]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][15]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][15]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][15]_srl32_i_1\ : label is "soft_lutpair15";
  attribute srl_bus_name of \buf_im_reg[31][1]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][1]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][1]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][1]_srl32_i_1\ : label is "soft_lutpair1";
  attribute srl_bus_name of \buf_im_reg[31][2]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][2]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][2]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][2]_srl32_i_1\ : label is "soft_lutpair2";
  attribute srl_bus_name of \buf_im_reg[31][3]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][3]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][3]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][3]_srl32_i_1\ : label is "soft_lutpair3";
  attribute srl_bus_name of \buf_im_reg[31][4]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][4]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][4]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][4]_srl32_i_1\ : label is "soft_lutpair4";
  attribute srl_bus_name of \buf_im_reg[31][5]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][5]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][5]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][5]_srl32_i_1\ : label is "soft_lutpair5";
  attribute srl_bus_name of \buf_im_reg[31][6]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][6]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][6]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][6]_srl32_i_1\ : label is "soft_lutpair6";
  attribute srl_bus_name of \buf_im_reg[31][7]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][7]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][7]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][7]_srl32_i_1\ : label is "soft_lutpair7";
  attribute srl_bus_name of \buf_im_reg[31][8]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][8]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][8]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][8]_srl32_i_1\ : label is "soft_lutpair8";
  attribute srl_bus_name of \buf_im_reg[31][9]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31] ";
  attribute srl_name of \buf_im_reg[31][9]_srl32\ : label is "\inst/SU1/DB1/buf_im_reg[31][9]_srl32 ";
  attribute SOFT_HLUTNM of \buf_im_reg[31][9]_srl32_i_1\ : label is "soft_lutpair9";
  attribute srl_bus_name of \buf_im_reg[62][0]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][0]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][0]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][10]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][10]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][10]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][11]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][11]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][11]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][12]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][12]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][12]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][13]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][13]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][13]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][14]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][14]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][14]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][15]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][15]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][15]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][1]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][1]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][1]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][2]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][2]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][2]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][3]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][3]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][3]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][4]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][4]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][4]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][5]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][5]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][5]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][6]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][6]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][6]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][7]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][7]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][7]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][8]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][8]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][8]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[62][9]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62] ";
  attribute srl_name of \buf_im_reg[62][9]_srl31\ : label is "\inst/SU1/DB1/buf_im_reg[62][9]_srl31 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][11]_srl15_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \buf_re_reg[14][12]_srl15_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \buf_re_reg[14][13]_srl15_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \buf_re_reg[14][14]_srl15_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \buf_re_reg[14][15]_srl15_i_1\ : label is "soft_lutpair16";
  attribute srl_bus_name of \buf_re_reg[31][0]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][0]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][0]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][0]_srl32_i_1\ : label is "soft_lutpair15";
  attribute srl_bus_name of \buf_re_reg[31][10]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][10]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][10]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][10]_srl32_i_1\ : label is "soft_lutpair5";
  attribute srl_bus_name of \buf_re_reg[31][11]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][11]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][11]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][11]_srl32_i_1\ : label is "soft_lutpair4";
  attribute srl_bus_name of \buf_re_reg[31][12]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][12]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][12]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][12]_srl32_i_1\ : label is "soft_lutpair3";
  attribute srl_bus_name of \buf_re_reg[31][13]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][13]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][13]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][13]_srl32_i_1\ : label is "soft_lutpair2";
  attribute srl_bus_name of \buf_re_reg[31][14]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][14]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][14]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][14]_srl32_i_1\ : label is "soft_lutpair1";
  attribute srl_bus_name of \buf_re_reg[31][15]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][15]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][15]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][15]_srl32_i_1\ : label is "soft_lutpair0";
  attribute srl_bus_name of \buf_re_reg[31][1]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][1]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][1]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][1]_srl32_i_1\ : label is "soft_lutpair14";
  attribute srl_bus_name of \buf_re_reg[31][2]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][2]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][2]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][2]_srl32_i_1\ : label is "soft_lutpair13";
  attribute srl_bus_name of \buf_re_reg[31][3]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][3]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][3]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][3]_srl32_i_1\ : label is "soft_lutpair12";
  attribute srl_bus_name of \buf_re_reg[31][4]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][4]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][4]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][4]_srl32_i_1\ : label is "soft_lutpair11";
  attribute srl_bus_name of \buf_re_reg[31][5]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][5]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][5]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][5]_srl32_i_1\ : label is "soft_lutpair10";
  attribute srl_bus_name of \buf_re_reg[31][6]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][6]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][6]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][6]_srl32_i_1\ : label is "soft_lutpair9";
  attribute srl_bus_name of \buf_re_reg[31][7]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][7]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][7]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][7]_srl32_i_1\ : label is "soft_lutpair8";
  attribute srl_bus_name of \buf_re_reg[31][8]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][8]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][8]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][8]_srl32_i_1\ : label is "soft_lutpair7";
  attribute srl_bus_name of \buf_re_reg[31][9]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31] ";
  attribute srl_name of \buf_re_reg[31][9]_srl32\ : label is "\inst/SU1/DB1/buf_re_reg[31][9]_srl32 ";
  attribute SOFT_HLUTNM of \buf_re_reg[31][9]_srl32_i_1\ : label is "soft_lutpair6";
  attribute srl_bus_name of \buf_re_reg[62][0]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][0]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][0]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][10]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][10]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][10]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][11]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][11]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][11]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][12]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][12]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][12]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][13]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][13]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][13]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][14]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][14]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][14]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][15]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][15]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][15]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][1]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][1]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][1]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][2]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][2]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][2]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][3]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][3]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][3]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][4]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][4]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][4]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][5]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][5]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][5]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][6]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][6]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][6]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][7]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][7]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][7]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][8]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][8]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][8]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[62][9]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62] ";
  attribute srl_name of \buf_re_reg[62][9]_srl31\ : label is "\inst/SU1/DB1/buf_re_reg[62][9]_srl31 ";
begin
  \buf_im_reg[63][14]__0_0\(14 downto 0) <= \^buf_im_reg[63][14]__0_0\(14 downto 0);
  \buf_re_reg[63][14]__0_0\(14 downto 0) <= \^buf_re_reg[63][14]__0_0\(14 downto 0);
\add_im_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(7),
      I1 => di_im(7),
      O => \buf_im_reg[63][7]__0_0\(3)
    );
\add_im_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(6),
      I1 => di_im(6),
      O => \buf_im_reg[63][7]__0_0\(2)
    );
\add_im_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(5),
      I1 => di_im(5),
      O => \buf_im_reg[63][7]__0_0\(1)
    );
\add_im_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(4),
      I1 => di_im(4),
      O => \buf_im_reg[63][7]__0_0\(0)
    );
\add_im_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(11),
      I1 => di_im(11),
      O => \buf_im_reg[63][11]__0_0\(3)
    );
\add_im_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(10),
      I1 => di_im(10),
      O => \buf_im_reg[63][11]__0_0\(2)
    );
\add_im_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(9),
      I1 => di_im(9),
      O => \buf_im_reg[63][11]__0_0\(1)
    );
\add_im_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(8),
      I1 => di_im(8),
      O => \buf_im_reg[63][11]__0_0\(0)
    );
\add_im_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \buf_im_reg[63]_1\(15),
      O => \buf_im_reg[63][15]__0_1\(0)
    );
\add_im_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buf_im_reg[63]_1\(15),
      I1 => di_im(15),
      O => \buf_im_reg[63][15]__0_0\(3)
    );
\add_im_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(14),
      I1 => di_im(14),
      O => \buf_im_reg[63][15]__0_0\(2)
    );
\add_im_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(13),
      I1 => di_im(13),
      O => \buf_im_reg[63][15]__0_0\(1)
    );
\add_im_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(12),
      I1 => di_im(12),
      O => \buf_im_reg[63][15]__0_0\(0)
    );
\add_im_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(3),
      I1 => di_im(3),
      O => \buf_im_reg[63][3]__0_0\(3)
    );
\add_im_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(2),
      I1 => di_im(2),
      O => \buf_im_reg[63][3]__0_0\(2)
    );
\add_im_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(1),
      I1 => di_im(1),
      O => \buf_im_reg[63][3]__0_0\(1)
    );
\add_im_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[63][14]__0_0\(0),
      I1 => di_im(0),
      O => \buf_im_reg[63][3]__0_0\(0)
    );
\add_re_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(7),
      I1 => di_re(7),
      O => \buf_re_reg[63][7]__0_0\(3)
    );
\add_re_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(6),
      I1 => di_re(6),
      O => \buf_re_reg[63][7]__0_0\(2)
    );
\add_re_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(5),
      I1 => di_re(5),
      O => \buf_re_reg[63][7]__0_0\(1)
    );
\add_re_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(4),
      I1 => di_re(4),
      O => \buf_re_reg[63][7]__0_0\(0)
    );
\add_re_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(11),
      I1 => di_re(11),
      O => \buf_re_reg[63][11]__0_0\(3)
    );
\add_re_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(10),
      I1 => di_re(10),
      O => \buf_re_reg[63][11]__0_0\(2)
    );
\add_re_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(9),
      I1 => di_re(9),
      O => \buf_re_reg[63][11]__0_0\(1)
    );
\add_re_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(8),
      I1 => di_re(8),
      O => \buf_re_reg[63][11]__0_0\(0)
    );
\add_re_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \buf_re_reg[63]_0\(15),
      O => DI(0)
    );
\add_re_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buf_re_reg[63]_0\(15),
      I1 => di_re(15),
      O => \buf_re_reg[63][15]__0_0\(3)
    );
\add_re_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(14),
      I1 => di_re(14),
      O => \buf_re_reg[63][15]__0_0\(2)
    );
\add_re_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(13),
      I1 => di_re(13),
      O => \buf_re_reg[63][15]__0_0\(1)
    );
\add_re_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(12),
      I1 => di_re(12),
      O => \buf_re_reg[63][15]__0_0\(0)
    );
\add_re_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(3),
      I1 => di_re(3),
      O => \buf_re_reg[63][3]__0_0\(3)
    );
\add_re_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(2),
      I1 => di_re(2),
      O => \buf_re_reg[63][3]__0_0\(2)
    );
\add_re_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(1),
      I1 => di_re(1),
      O => \buf_re_reg[63][3]__0_0\(1)
    );
\add_re_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(0),
      I1 => di_re(0),
      O => \buf_re_reg[63][3]__0_0\(0)
    );
\bf1_do_im[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(0),
      I3 => \^buf_re_reg[63][14]__0_0\(0),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(0),
      O => \bf1_count_reg[5]\(0)
    );
\bf1_do_im[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(10),
      I3 => bf1_sp_im1(10),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(10),
      O => \bf1_count_reg[5]\(10)
    );
\bf1_do_im[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(11),
      I3 => bf1_sp_im1(11),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(11),
      O => \bf1_count_reg[5]\(11)
    );
\bf1_do_im[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(12),
      I3 => bf1_sp_im1(12),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(12),
      O => \bf1_count_reg[5]\(12)
    );
\bf1_do_im[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(12),
      O => \bf1_do_im[12]_i_3__1_n_0\
    );
\bf1_do_im[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(11),
      O => \bf1_do_im[12]_i_4__1_n_0\
    );
\bf1_do_im[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(10),
      O => \bf1_do_im[12]_i_5__1_n_0\
    );
\bf1_do_im[12]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(9),
      O => \bf1_do_im[12]_i_6__1_n_0\
    );
\bf1_do_im[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(13),
      I3 => bf1_sp_im1(13),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(13),
      O => \bf1_count_reg[5]\(13)
    );
\bf1_do_im[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(14),
      I3 => bf1_sp_im1(14),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(14),
      O => \bf1_count_reg[5]\(14)
    );
\bf1_do_im[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF870F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \buf_im_reg[63]_1\(15),
      I3 => bf1_sp_im1(15),
      I4 => \bf1_do_im_reg[15]_i_3_n_3\,
      I5 => \bf1_do_re_reg[15]\(0),
      O => \bf1_count_reg[5]\(15)
    );
\bf1_do_im[15]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \buf_re_reg[63]_0\(15),
      O => \bf1_do_im[15]_i_4__1_n_0\
    );
\bf1_do_im[15]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(14),
      O => \bf1_do_im[15]_i_5__1_n_0\
    );
\bf1_do_im[15]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(13),
      O => \bf1_do_im[15]_i_6__1_n_0\
    );
\bf1_do_im[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(1),
      I3 => bf1_sp_im1(1),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(1),
      O => \bf1_count_reg[5]\(1)
    );
\bf1_do_im[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(2),
      I3 => bf1_sp_im1(2),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(2),
      O => \bf1_count_reg[5]\(2)
    );
\bf1_do_im[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(3),
      I3 => bf1_sp_im1(3),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(3),
      O => \bf1_count_reg[5]\(3)
    );
\bf1_do_im[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(4),
      I3 => bf1_sp_im1(4),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(4),
      O => \bf1_count_reg[5]\(4)
    );
\bf1_do_im[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(0),
      O => \bf1_do_im[4]_i_3__1_n_0\
    );
\bf1_do_im[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(4),
      O => \bf1_do_im[4]_i_4__1_n_0\
    );
\bf1_do_im[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(3),
      O => \bf1_do_im[4]_i_5__1_n_0\
    );
\bf1_do_im[4]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(2),
      O => \bf1_do_im[4]_i_6__1_n_0\
    );
\bf1_do_im[4]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(1),
      O => \bf1_do_im[4]_i_7__1_n_0\
    );
\bf1_do_im[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(5),
      I3 => bf1_sp_im1(5),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(5),
      O => \bf1_count_reg[5]\(5)
    );
\bf1_do_im[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(6),
      I3 => bf1_sp_im1(6),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(6),
      O => \bf1_count_reg[5]\(6)
    );
\bf1_do_im[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(7),
      I3 => bf1_sp_im1(7),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(7),
      O => \bf1_count_reg[5]\(7)
    );
\bf1_do_im[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(8),
      I3 => bf1_sp_im1(8),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(8),
      O => \bf1_count_reg[5]\(8)
    );
\bf1_do_im[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(8),
      O => \bf1_do_im[8]_i_3__1_n_0\
    );
\bf1_do_im[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(7),
      O => \bf1_do_im[8]_i_4__1_n_0\
    );
\bf1_do_im[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(6),
      O => \bf1_do_im[8]_i_5__1_n_0\
    );
\bf1_do_im[8]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[63][14]__0_0\(5),
      O => \bf1_do_im[8]_i_6__1_n_0\
    );
\bf1_do_im[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_im_reg[63][14]__0_0\(9),
      I3 => bf1_sp_im1(9),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_im_3(9),
      O => \bf1_count_reg[5]\(9)
    );
\bf1_do_im_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[8]_i_2_n_0\,
      CO(3) => \bf1_do_im_reg[12]_i_2_n_0\,
      CO(2) => \bf1_do_im_reg[12]_i_2_n_1\,
      CO(1) => \bf1_do_im_reg[12]_i_2_n_2\,
      CO(0) => \bf1_do_im_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bf1_sp_im1(12 downto 9),
      S(3) => \bf1_do_im[12]_i_3__1_n_0\,
      S(2) => \bf1_do_im[12]_i_4__1_n_0\,
      S(1) => \bf1_do_im[12]_i_5__1_n_0\,
      S(0) => \bf1_do_im[12]_i_6__1_n_0\
    );
\bf1_do_im_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_bf1_do_im_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bf1_do_im_reg[15]_i_2_n_2\,
      CO(0) => \bf1_do_im_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_bf1_do_im_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => bf1_sp_im1(15 downto 13),
      S(3) => '0',
      S(2) => \bf1_do_im[15]_i_4__1_n_0\,
      S(1) => \bf1_do_im[15]_i_5__1_n_0\,
      S(0) => \bf1_do_im[15]_i_6__1_n_0\
    );
\bf1_do_im_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[15]\(0),
      CO(3 downto 1) => \NLW_bf1_do_im_reg[15]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bf1_do_im_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bf1_do_im_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\bf1_do_im_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bf1_do_im_reg[4]_i_2_n_0\,
      CO(2) => \bf1_do_im_reg[4]_i_2_n_1\,
      CO(1) => \bf1_do_im_reg[4]_i_2_n_2\,
      CO(0) => \bf1_do_im_reg[4]_i_2_n_3\,
      CYINIT => \bf1_do_im[4]_i_3__1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bf1_sp_im1(4 downto 1),
      S(3) => \bf1_do_im[4]_i_4__1_n_0\,
      S(2) => \bf1_do_im[4]_i_5__1_n_0\,
      S(1) => \bf1_do_im[4]_i_6__1_n_0\,
      S(0) => \bf1_do_im[4]_i_7__1_n_0\
    );
\bf1_do_im_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[4]_i_2_n_0\,
      CO(3) => \bf1_do_im_reg[8]_i_2_n_0\,
      CO(2) => \bf1_do_im_reg[8]_i_2_n_1\,
      CO(1) => \bf1_do_im_reg[8]_i_2_n_2\,
      CO(0) => \bf1_do_im_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bf1_sp_im1(8 downto 5),
      S(3) => \bf1_do_im[8]_i_3__1_n_0\,
      S(2) => \bf1_do_im[8]_i_4__1_n_0\,
      S(1) => \bf1_do_im[8]_i_5__1_n_0\,
      S(0) => \bf1_do_im[8]_i_6__1_n_0\
    );
\bf1_do_re[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(0),
      I3 => \^buf_im_reg[63][14]__0_0\(0),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(0),
      O => D(0)
    );
\bf1_do_re[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(10),
      I3 => \^buf_im_reg[63][14]__0_0\(10),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(10),
      O => D(10)
    );
\bf1_do_re[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(11),
      I3 => \^buf_im_reg[63][14]__0_0\(11),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(11),
      O => D(11)
    );
\bf1_do_re[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(12),
      I3 => \^buf_im_reg[63][14]__0_0\(12),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(12),
      O => D(12)
    );
\bf1_do_re[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(13),
      I3 => \^buf_im_reg[63][14]__0_0\(13),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(13),
      O => D(13)
    );
\bf1_do_re[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(14),
      I3 => \^buf_im_reg[63][14]__0_0\(14),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(14),
      O => D(14)
    );
\bf1_do_re[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF870F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \buf_re_reg[63]_0\(15),
      I3 => \buf_im_reg[63]_1\(15),
      I4 => \bf1_do_re_reg[15]_i_2_n_3\,
      I5 => \bf1_do_re_reg[15]\(0),
      O => D(15)
    );
\bf1_do_re[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(1),
      I3 => \^buf_im_reg[63][14]__0_0\(1),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(1),
      O => D(1)
    );
\bf1_do_re[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(2),
      I3 => \^buf_im_reg[63][14]__0_0\(2),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(2),
      O => D(2)
    );
\bf1_do_re[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(3),
      I3 => \^buf_im_reg[63][14]__0_0\(3),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(3),
      O => D(3)
    );
\bf1_do_re[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(4),
      I3 => \^buf_im_reg[63][14]__0_0\(4),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(4),
      O => D(4)
    );
\bf1_do_re[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(5),
      I3 => \^buf_im_reg[63][14]__0_0\(5),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(5),
      O => D(5)
    );
\bf1_do_re[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(6),
      I3 => \^buf_im_reg[63][14]__0_0\(6),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(6),
      O => D(6)
    );
\bf1_do_re[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(7),
      I3 => \^buf_im_reg[63][14]__0_0\(7),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(7),
      O => D(7)
    );
\bf1_do_re[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(8),
      I3 => \^buf_im_reg[63][14]__0_0\(8),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(8),
      O => D(8)
    );
\bf1_do_re[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]_0\(0),
      I1 => \bf1_do_re_reg[15]_0\(1),
      I2 => \^buf_re_reg[63][14]__0_0\(9),
      I3 => \^buf_im_reg[63][14]__0_0\(9),
      I4 => \bf1_do_re_reg[15]\(0),
      I5 => add_re_2(9),
      O => D(9)
    );
\bf1_do_re_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 1) => \NLW_bf1_do_re_reg[15]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bf1_do_re_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bf1_do_re_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\buf_im_reg[14][11]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[15][14]__0\(0),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => \buf_im_reg[15][15]__0\(11),
      O => db1_di_im(0)
    );
\buf_im_reg[14][12]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[15][14]__0\(1),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => \buf_im_reg[15][15]__0\(12),
      O => db1_di_im(1)
    );
\buf_im_reg[14][13]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[15][14]__0\(2),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => \buf_im_reg[15][15]__0\(13),
      O => db1_di_im(2)
    );
\buf_im_reg[14][14]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[15][14]__0\(3),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => \buf_im_reg[15][15]__0\(14),
      O => db1_di_im(3)
    );
\buf_im_reg[14][15]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0_0\(0),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => \buf_im_reg[15][15]__0\(15),
      O => db1_di_im(4)
    );
\buf_im_reg[31][0]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(0),
      Q => \NLW_buf_im_reg[31][0]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][0]_srl32_n_1\
    );
\buf_im_reg[31][0]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(0),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(0),
      O => db1_di_im_5(0)
    );
\buf_im_reg[31][10]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(10),
      Q => \NLW_buf_im_reg[31][10]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][10]_srl32_n_1\
    );
\buf_im_reg[31][10]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(10),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(10),
      O => db1_di_im_5(10)
    );
\buf_im_reg[31][11]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(11),
      Q => \NLW_buf_im_reg[31][11]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][11]_srl32_n_1\
    );
\buf_im_reg[31][11]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(11),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(11),
      O => db1_di_im_5(11)
    );
\buf_im_reg[31][12]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(12),
      Q => \NLW_buf_im_reg[31][12]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][12]_srl32_n_1\
    );
\buf_im_reg[31][12]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(12),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(12),
      O => db1_di_im_5(12)
    );
\buf_im_reg[31][13]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(13),
      Q => \NLW_buf_im_reg[31][13]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][13]_srl32_n_1\
    );
\buf_im_reg[31][13]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(13),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(13),
      O => db1_di_im_5(13)
    );
\buf_im_reg[31][14]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(14),
      Q => \NLW_buf_im_reg[31][14]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][14]_srl32_n_1\
    );
\buf_im_reg[31][14]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(14),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(14),
      O => db1_di_im_5(14)
    );
\buf_im_reg[31][15]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(15),
      Q => \NLW_buf_im_reg[31][15]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][15]_srl32_n_1\
    );
\buf_im_reg[31][15]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[31][15]_srl32_0\(0),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(15),
      O => db1_di_im_5(15)
    );
\buf_im_reg[31][1]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(1),
      Q => \NLW_buf_im_reg[31][1]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][1]_srl32_n_1\
    );
\buf_im_reg[31][1]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(1),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(1),
      O => db1_di_im_5(1)
    );
\buf_im_reg[31][2]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(2),
      Q => \NLW_buf_im_reg[31][2]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][2]_srl32_n_1\
    );
\buf_im_reg[31][2]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(2),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(2),
      O => db1_di_im_5(2)
    );
\buf_im_reg[31][3]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(3),
      Q => \NLW_buf_im_reg[31][3]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][3]_srl32_n_1\
    );
\buf_im_reg[31][3]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(3),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(3),
      O => db1_di_im_5(3)
    );
\buf_im_reg[31][4]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(4),
      Q => \NLW_buf_im_reg[31][4]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][4]_srl32_n_1\
    );
\buf_im_reg[31][4]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(4),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(4),
      O => db1_di_im_5(4)
    );
\buf_im_reg[31][5]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(5),
      Q => \NLW_buf_im_reg[31][5]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][5]_srl32_n_1\
    );
\buf_im_reg[31][5]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(5),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(5),
      O => db1_di_im_5(5)
    );
\buf_im_reg[31][6]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(6),
      Q => \NLW_buf_im_reg[31][6]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][6]_srl32_n_1\
    );
\buf_im_reg[31][6]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(6),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(6),
      O => db1_di_im_5(6)
    );
\buf_im_reg[31][7]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(7),
      Q => \NLW_buf_im_reg[31][7]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][7]_srl32_n_1\
    );
\buf_im_reg[31][7]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(7),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(7),
      O => db1_di_im_5(7)
    );
\buf_im_reg[31][8]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(8),
      Q => \NLW_buf_im_reg[31][8]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][8]_srl32_n_1\
    );
\buf_im_reg[31][8]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(8),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(8),
      O => db1_di_im_5(8)
    );
\buf_im_reg[31][9]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_im_5(9),
      Q => \NLW_buf_im_reg[31][9]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_im_reg[31][9]_srl32_n_1\
    );
\buf_im_reg[31][9]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im_1(9),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_im(9),
      O => db1_di_im_5(9)
    );
\buf_im_reg[62][0]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][0]_srl32_n_1\,
      Q => \buf_im_reg[62][0]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][0]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][10]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][10]_srl32_n_1\,
      Q => \buf_im_reg[62][10]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][10]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][11]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][11]_srl32_n_1\,
      Q => \buf_im_reg[62][11]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][11]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][12]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][12]_srl32_n_1\,
      Q => \buf_im_reg[62][12]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][12]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][13]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][13]_srl32_n_1\,
      Q => \buf_im_reg[62][13]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][13]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][14]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][14]_srl32_n_1\,
      Q => \buf_im_reg[62][14]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][14]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][15]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][15]_srl32_n_1\,
      Q => \buf_im_reg[62][15]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][15]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][1]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][1]_srl32_n_1\,
      Q => \buf_im_reg[62][1]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][1]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][2]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][2]_srl32_n_1\,
      Q => \buf_im_reg[62][2]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][2]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][3]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][3]_srl32_n_1\,
      Q => \buf_im_reg[62][3]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][3]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][4]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][4]_srl32_n_1\,
      Q => \buf_im_reg[62][4]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][4]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][5]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][5]_srl32_n_1\,
      Q => \buf_im_reg[62][5]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][5]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][6]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][6]_srl32_n_1\,
      Q => \buf_im_reg[62][6]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][6]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][7]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][7]_srl32_n_1\,
      Q => \buf_im_reg[62][7]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][7]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][8]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][8]_srl32_n_1\,
      Q => \buf_im_reg[62][8]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][8]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[62][9]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[31][9]_srl32_n_1\,
      Q => \buf_im_reg[62][9]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[62][9]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[63][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][0]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(0),
      R => '0'
    );
\buf_im_reg[63][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][10]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(10),
      R => '0'
    );
\buf_im_reg[63][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][11]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(11),
      R => '0'
    );
\buf_im_reg[63][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][12]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(12),
      R => '0'
    );
\buf_im_reg[63][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][13]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(13),
      R => '0'
    );
\buf_im_reg[63][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][14]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(14),
      R => '0'
    );
\buf_im_reg[63][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][15]_srl31_n_0\,
      Q => \buf_im_reg[63]_1\(15),
      R => '0'
    );
\buf_im_reg[63][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][1]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(1),
      R => '0'
    );
\buf_im_reg[63][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][2]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(2),
      R => '0'
    );
\buf_im_reg[63][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][3]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(3),
      R => '0'
    );
\buf_im_reg[63][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][4]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(4),
      R => '0'
    );
\buf_im_reg[63][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][5]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(5),
      R => '0'
    );
\buf_im_reg[63][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][6]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(6),
      R => '0'
    );
\buf_im_reg[63][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][7]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(7),
      R => '0'
    );
\buf_im_reg[63][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][8]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(8),
      R => '0'
    );
\buf_im_reg[63][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[62][9]_srl31_n_0\,
      Q => \^buf_im_reg[63][14]__0_0\(9),
      R => '0'
    );
\buf_re_reg[14][11]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[15][14]__0\(0),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => Q(11),
      O => db1_di_re(0)
    );
\buf_re_reg[14][12]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[15][14]__0\(1),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => Q(12),
      O => db1_di_re(1)
    );
\buf_re_reg[14][13]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[15][14]__0\(2),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => Q(13),
      O => db1_di_re(2)
    );
\buf_re_reg[14][14]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[15][14]__0\(3),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => Q(14),
      O => db1_di_re(3)
    );
\buf_re_reg[14][15]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[15][15]__0\(0),
      I1 => \buf_im_reg[15][11]__0\(0),
      I2 => Q(15),
      O => db1_di_re(4)
    );
\buf_re_reg[31][0]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(0),
      Q => \NLW_buf_re_reg[31][0]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][0]_srl32_n_1\
    );
\buf_re_reg[31][0]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(0),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(0),
      O => db1_di_re_4(0)
    );
\buf_re_reg[31][10]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(10),
      Q => \NLW_buf_re_reg[31][10]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][10]_srl32_n_1\
    );
\buf_re_reg[31][10]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(10),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(10),
      O => db1_di_re_4(10)
    );
\buf_re_reg[31][11]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(11),
      Q => \NLW_buf_re_reg[31][11]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][11]_srl32_n_1\
    );
\buf_re_reg[31][11]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(11),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(11),
      O => db1_di_re_4(11)
    );
\buf_re_reg[31][12]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(12),
      Q => \NLW_buf_re_reg[31][12]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][12]_srl32_n_1\
    );
\buf_re_reg[31][12]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(12),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(12),
      O => db1_di_re_4(12)
    );
\buf_re_reg[31][13]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(13),
      Q => \NLW_buf_re_reg[31][13]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][13]_srl32_n_1\
    );
\buf_re_reg[31][13]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(13),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(13),
      O => db1_di_re_4(13)
    );
\buf_re_reg[31][14]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(14),
      Q => \NLW_buf_re_reg[31][14]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][14]_srl32_n_1\
    );
\buf_re_reg[31][14]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(14),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(14),
      O => db1_di_re_4(14)
    );
\buf_re_reg[31][15]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(15),
      Q => \NLW_buf_re_reg[31][15]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][15]_srl32_n_1\
    );
\buf_re_reg[31][15]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(0),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(15),
      O => db1_di_re_4(15)
    );
\buf_re_reg[31][1]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(1),
      Q => \NLW_buf_re_reg[31][1]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][1]_srl32_n_1\
    );
\buf_re_reg[31][1]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(1),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(1),
      O => db1_di_re_4(1)
    );
\buf_re_reg[31][2]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(2),
      Q => \NLW_buf_re_reg[31][2]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][2]_srl32_n_1\
    );
\buf_re_reg[31][2]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(2),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(2),
      O => db1_di_re_4(2)
    );
\buf_re_reg[31][3]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(3),
      Q => \NLW_buf_re_reg[31][3]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][3]_srl32_n_1\
    );
\buf_re_reg[31][3]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(3),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(3),
      O => db1_di_re_4(3)
    );
\buf_re_reg[31][4]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(4),
      Q => \NLW_buf_re_reg[31][4]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][4]_srl32_n_1\
    );
\buf_re_reg[31][4]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(4),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(4),
      O => db1_di_re_4(4)
    );
\buf_re_reg[31][5]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(5),
      Q => \NLW_buf_re_reg[31][5]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][5]_srl32_n_1\
    );
\buf_re_reg[31][5]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(5),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(5),
      O => db1_di_re_4(5)
    );
\buf_re_reg[31][6]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(6),
      Q => \NLW_buf_re_reg[31][6]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][6]_srl32_n_1\
    );
\buf_re_reg[31][6]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(6),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(6),
      O => db1_di_re_4(6)
    );
\buf_re_reg[31][7]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(7),
      Q => \NLW_buf_re_reg[31][7]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][7]_srl32_n_1\
    );
\buf_re_reg[31][7]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(7),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(7),
      O => db1_di_re_4(7)
    );
\buf_re_reg[31][8]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(8),
      Q => \NLW_buf_re_reg[31][8]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][8]_srl32_n_1\
    );
\buf_re_reg[31][8]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(8),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(8),
      O => db1_di_re_4(8)
    );
\buf_re_reg[31][9]_srl32\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => clock,
      D => db1_di_re_4(9),
      Q => \NLW_buf_re_reg[31][9]_srl32_Q_UNCONNECTED\,
      Q31 => \buf_re_reg[31][9]_srl32_n_1\
    );
\buf_re_reg[31][9]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re_0(9),
      I1 => \bf1_do_re_reg[15]\(0),
      I2 => di_re(9),
      O => db1_di_re_4(9)
    );
\buf_re_reg[62][0]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][0]_srl32_n_1\,
      Q => \buf_re_reg[62][0]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][0]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][10]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][10]_srl32_n_1\,
      Q => \buf_re_reg[62][10]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][10]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][11]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][11]_srl32_n_1\,
      Q => \buf_re_reg[62][11]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][11]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][12]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][12]_srl32_n_1\,
      Q => \buf_re_reg[62][12]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][12]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][13]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][13]_srl32_n_1\,
      Q => \buf_re_reg[62][13]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][13]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][14]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][14]_srl32_n_1\,
      Q => \buf_re_reg[62][14]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][14]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][15]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][15]_srl32_n_1\,
      Q => \buf_re_reg[62][15]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][15]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][1]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][1]_srl32_n_1\,
      Q => \buf_re_reg[62][1]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][1]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][2]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][2]_srl32_n_1\,
      Q => \buf_re_reg[62][2]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][2]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][3]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][3]_srl32_n_1\,
      Q => \buf_re_reg[62][3]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][3]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][4]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][4]_srl32_n_1\,
      Q => \buf_re_reg[62][4]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][4]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][5]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][5]_srl32_n_1\,
      Q => \buf_re_reg[62][5]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][5]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][6]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][6]_srl32_n_1\,
      Q => \buf_re_reg[62][6]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][6]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][7]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][7]_srl32_n_1\,
      Q => \buf_re_reg[62][7]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][7]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][8]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][8]_srl32_n_1\,
      Q => \buf_re_reg[62][8]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][8]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[62][9]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[31][9]_srl32_n_1\,
      Q => \buf_re_reg[62][9]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[62][9]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[63][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][0]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(0),
      R => '0'
    );
\buf_re_reg[63][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][10]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(10),
      R => '0'
    );
\buf_re_reg[63][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][11]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(11),
      R => '0'
    );
\buf_re_reg[63][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][12]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(12),
      R => '0'
    );
\buf_re_reg[63][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][13]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(13),
      R => '0'
    );
\buf_re_reg[63][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][14]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(14),
      R => '0'
    );
\buf_re_reg[63][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][15]_srl31_n_0\,
      Q => \buf_re_reg[63]_0\(15),
      R => '0'
    );
\buf_re_reg[63][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][1]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(1),
      R => '0'
    );
\buf_re_reg[63][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][2]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(2),
      R => '0'
    );
\buf_re_reg[63][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][3]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(3),
      R => '0'
    );
\buf_re_reg[63][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][4]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(4),
      R => '0'
    );
\buf_re_reg[63][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][5]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(5),
      R => '0'
    );
\buf_re_reg[63][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][6]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(6),
      R => '0'
    );
\buf_re_reg[63][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][7]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(7),
      R => '0'
    );
\buf_re_reg[63][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][8]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(8),
      R => '0'
    );
\buf_re_reg[63][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[62][9]_srl31_n_0\,
      Q => \^buf_re_reg[63][14]__0_0\(9),
      R => '0'
    );
\sub_im_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(7),
      I1 => \^buf_im_reg[63][14]__0_0\(7),
      O => \di_im[7]\(3)
    );
\sub_im_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(7),
      I1 => \buf_im_reg[15]_3\(7),
      O => \mu_do_im_reg[7]\(3)
    );
\sub_im_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(6),
      I1 => \^buf_im_reg[63][14]__0_0\(6),
      O => \di_im[7]\(2)
    );
\sub_im_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(6),
      I1 => \buf_im_reg[15]_3\(6),
      O => \mu_do_im_reg[7]\(2)
    );
\sub_im_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(5),
      I1 => \^buf_im_reg[63][14]__0_0\(5),
      O => \di_im[7]\(1)
    );
\sub_im_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(5),
      I1 => \buf_im_reg[15]_3\(5),
      O => \mu_do_im_reg[7]\(1)
    );
\sub_im_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(4),
      I1 => \^buf_im_reg[63][14]__0_0\(4),
      O => \di_im[7]\(0)
    );
\sub_im_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(4),
      I1 => \buf_im_reg[15]_3\(4),
      O => \mu_do_im_reg[7]\(0)
    );
\sub_im_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(11),
      I1 => \^buf_im_reg[63][14]__0_0\(11),
      O => \di_im[11]\(3)
    );
\sub_im_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(11),
      I1 => \buf_im_reg[15]_3\(11),
      O => \mu_do_im_reg[11]\(3)
    );
\sub_im_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(10),
      I1 => \^buf_im_reg[63][14]__0_0\(10),
      O => \di_im[11]\(2)
    );
\sub_im_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(10),
      I1 => \buf_im_reg[15]_3\(10),
      O => \mu_do_im_reg[11]\(2)
    );
\sub_im_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(9),
      I1 => \^buf_im_reg[63][14]__0_0\(9),
      O => \di_im[11]\(1)
    );
\sub_im_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(9),
      I1 => \buf_im_reg[15]_3\(9),
      O => \mu_do_im_reg[11]\(1)
    );
\sub_im_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(8),
      I1 => \^buf_im_reg[63][14]__0_0\(8),
      O => \di_im[11]\(0)
    );
\sub_im_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(8),
      I1 => \buf_im_reg[15]_3\(8),
      O => \mu_do_im_reg[11]\(0)
    );
\sub_im_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(15),
      I1 => \buf_im_reg[15]_3\(15),
      O => \mu_do_im_reg[15]\(3)
    );
\sub_im_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(15),
      I1 => \buf_im_reg[63]_1\(15),
      O => \di_im[15]\(3)
    );
\sub_im_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(14),
      I1 => \^buf_im_reg[63][14]__0_0\(14),
      O => \di_im[15]\(2)
    );
\sub_im_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(14),
      I1 => \buf_im_reg[15]_3\(14),
      O => \mu_do_im_reg[15]\(2)
    );
\sub_im_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(13),
      I1 => \^buf_im_reg[63][14]__0_0\(13),
      O => \di_im[15]\(1)
    );
\sub_im_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(13),
      I1 => \buf_im_reg[15]_3\(13),
      O => \mu_do_im_reg[15]\(1)
    );
\sub_im_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(12),
      I1 => \^buf_im_reg[63][14]__0_0\(12),
      O => \di_im[15]\(0)
    );
\sub_im_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(12),
      I1 => \buf_im_reg[15]_3\(12),
      O => \mu_do_im_reg[15]\(0)
    );
\sub_im_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(3),
      I1 => \^buf_im_reg[63][14]__0_0\(3),
      O => \di_im[3]\(3)
    );
\sub_im_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(3),
      I1 => \buf_im_reg[15]_3\(3),
      O => \mu_do_im_reg[3]\(3)
    );
\sub_im_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(2),
      I1 => \^buf_im_reg[63][14]__0_0\(2),
      O => \di_im[3]\(2)
    );
\sub_im_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(2),
      I1 => \buf_im_reg[15]_3\(2),
      O => \mu_do_im_reg[3]\(2)
    );
\sub_im_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(1),
      I1 => \^buf_im_reg[63][14]__0_0\(1),
      O => \di_im[3]\(1)
    );
\sub_im_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(1),
      I1 => \buf_im_reg[15]_3\(1),
      O => \mu_do_im_reg[3]\(1)
    );
\sub_im_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_im(0),
      I1 => \^buf_im_reg[63][14]__0_0\(0),
      O => \di_im[3]\(0)
    );
\sub_im_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[15][15]__0\(0),
      I1 => \buf_im_reg[15]_3\(0),
      O => \mu_do_im_reg[3]\(0)
    );
\sub_re_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(7),
      I1 => \^buf_re_reg[63][14]__0_0\(7),
      O => \di_re[7]\(3)
    );
\sub_re_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \buf_re_reg[15]_2\(7),
      O => \mu_do_re_reg[7]\(3)
    );
\sub_re_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(6),
      I1 => \^buf_re_reg[63][14]__0_0\(6),
      O => \di_re[7]\(2)
    );
\sub_re_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \buf_re_reg[15]_2\(6),
      O => \mu_do_re_reg[7]\(2)
    );
\sub_re_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(5),
      I1 => \^buf_re_reg[63][14]__0_0\(5),
      O => \di_re[7]\(1)
    );
\sub_re_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \buf_re_reg[15]_2\(5),
      O => \mu_do_re_reg[7]\(1)
    );
\sub_re_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(4),
      I1 => \^buf_re_reg[63][14]__0_0\(4),
      O => \di_re[7]\(0)
    );
\sub_re_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \buf_re_reg[15]_2\(4),
      O => \mu_do_re_reg[7]\(0)
    );
\sub_re_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(11),
      I1 => \^buf_re_reg[63][14]__0_0\(11),
      O => \di_re[11]\(3)
    );
\sub_re_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \buf_re_reg[15]_2\(11),
      O => \mu_do_re_reg[11]\(3)
    );
\sub_re_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(10),
      I1 => \^buf_re_reg[63][14]__0_0\(10),
      O => \di_re[11]\(2)
    );
\sub_re_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \buf_re_reg[15]_2\(10),
      O => \mu_do_re_reg[11]\(2)
    );
\sub_re_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(9),
      I1 => \^buf_re_reg[63][14]__0_0\(9),
      O => \di_re[11]\(1)
    );
\sub_re_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \buf_re_reg[15]_2\(9),
      O => \mu_do_re_reg[11]\(1)
    );
\sub_re_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(8),
      I1 => \^buf_re_reg[63][14]__0_0\(8),
      O => \di_re[11]\(0)
    );
\sub_re_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \buf_re_reg[15]_2\(8),
      O => \mu_do_re_reg[11]\(0)
    );
\sub_re_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \buf_re_reg[15]_2\(15),
      O => \mu_do_re_reg[15]\(3)
    );
\sub_re_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(15),
      I1 => \buf_re_reg[63]_0\(15),
      O => \di_re[15]\(3)
    );
\sub_re_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(14),
      I1 => \^buf_re_reg[63][14]__0_0\(14),
      O => \di_re[15]\(2)
    );
\sub_re_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \buf_re_reg[15]_2\(14),
      O => \mu_do_re_reg[15]\(2)
    );
\sub_re_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(13),
      I1 => \^buf_re_reg[63][14]__0_0\(13),
      O => \di_re[15]\(1)
    );
\sub_re_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \buf_re_reg[15]_2\(13),
      O => \mu_do_re_reg[15]\(1)
    );
\sub_re_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(12),
      I1 => \^buf_re_reg[63][14]__0_0\(12),
      O => \di_re[15]\(0)
    );
\sub_re_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \buf_re_reg[15]_2\(12),
      O => \mu_do_re_reg[15]\(0)
    );
\sub_re_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(3),
      I1 => \^buf_re_reg[63][14]__0_0\(3),
      O => S(3)
    );
\sub_re_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \buf_re_reg[15]_2\(3),
      O => \mu_do_re_reg[3]\(3)
    );
\sub_re_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(2),
      I1 => \^buf_re_reg[63][14]__0_0\(2),
      O => S(2)
    );
\sub_re_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \buf_re_reg[15]_2\(2),
      O => \mu_do_re_reg[3]\(2)
    );
\sub_re_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(1),
      I1 => \^buf_re_reg[63][14]__0_0\(1),
      O => S(1)
    );
\sub_re_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \buf_re_reg[15]_2\(1),
      O => \mu_do_re_reg[3]\(1)
    );
\sub_re_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => di_re(0),
      I1 => \^buf_re_reg[63][14]__0_0\(0),
      O => S(0)
    );
\sub_re_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \buf_re_reg[15]_2\(0),
      O => \mu_do_re_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_DelayBuffer__parameterized0\ is
  port (
    \buf_re_reg[31][15]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][14]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][13]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][12]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][11]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][10]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][9]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][8]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][7]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][6]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][5]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][4]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][3]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][2]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][1]__0_0\ : out STD_LOGIC;
    \buf_re_reg[31][0]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][15]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][14]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][13]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][12]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][11]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][10]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][9]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][8]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][7]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][6]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][5]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][4]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][3]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][2]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][1]__0_0\ : out STD_LOGIC;
    \buf_im_reg[31][0]__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[31][15]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[31][15]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[31][3]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[31][7]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[31][11]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[31][3]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[31][7]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[31][11]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[31][15]__0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    db2_di_re : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clock : in STD_LOGIC;
    db2_di_im : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \y0_im0_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_DelayBuffer__parameterized0\ : entity is "DelayBuffer";
end \system_fft128_0_0_DelayBuffer__parameterized0\;

architecture STRUCTURE of \system_fft128_0_0_DelayBuffer__parameterized0\ is
  signal \buf_im_reg[30][0]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][10]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][11]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][12]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][13]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][14]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][15]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][1]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][2]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][3]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][4]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][5]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][6]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][7]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][8]_srl31_n_0\ : STD_LOGIC;
  signal \buf_im_reg[30][9]_srl31_n_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][0]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][10]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][11]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][12]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][13]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][14]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][15]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][1]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][2]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][3]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][4]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][5]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][6]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][7]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][8]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[31][9]__0_0\ : STD_LOGIC;
  signal \buf_re_reg[30][0]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][10]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][11]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][12]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][13]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][14]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][15]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][1]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][2]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][3]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][4]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][5]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][6]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][7]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][8]_srl31_n_0\ : STD_LOGIC;
  signal \buf_re_reg[30][9]_srl31_n_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][0]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][10]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][11]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][12]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][13]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][14]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][15]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][1]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][2]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][3]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][4]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][5]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][6]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][7]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][8]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[31][9]__0_0\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][0]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][10]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][11]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][12]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][13]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][14]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][15]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][1]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][2]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][3]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][4]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][5]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][6]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][7]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][8]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_im_reg[30][9]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][0]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][10]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][11]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][12]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][13]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][14]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][15]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][1]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][2]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][3]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][4]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][5]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][6]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][7]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][8]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buf_re_reg[30][9]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buf_im_reg[30][0]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name : string;
  attribute srl_name of \buf_im_reg[30][0]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][0]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][10]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][10]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][10]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][11]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][11]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][11]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][12]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][12]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][12]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][13]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][13]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][13]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][14]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][14]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][14]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][15]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][15]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][15]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][1]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][1]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][1]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][2]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][2]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][2]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][3]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][3]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][3]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][4]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][4]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][4]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][5]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][5]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][5]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][6]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][6]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][6]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][7]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][7]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][7]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][8]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][8]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][8]_srl31 ";
  attribute srl_bus_name of \buf_im_reg[30][9]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30] ";
  attribute srl_name of \buf_im_reg[30][9]_srl31\ : label is "\inst/SU1/DB2/buf_im_reg[30][9]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][0]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][0]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][0]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][10]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][10]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][10]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][11]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][11]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][11]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][12]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][12]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][12]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][13]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][13]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][13]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][14]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][14]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][14]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][15]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][15]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][15]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][1]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][1]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][1]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][2]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][2]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][2]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][3]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][3]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][3]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][4]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][4]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][4]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][5]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][5]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][5]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][6]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][6]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][6]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][7]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][7]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][7]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][8]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][8]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][8]_srl31 ";
  attribute srl_bus_name of \buf_re_reg[30][9]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30] ";
  attribute srl_name of \buf_re_reg[30][9]_srl31\ : label is "\inst/SU1/DB2/buf_re_reg[30][9]_srl31 ";
begin
  \buf_im_reg[31][0]__0_0\ <= \^buf_im_reg[31][0]__0_0\;
  \buf_im_reg[31][10]__0_0\ <= \^buf_im_reg[31][10]__0_0\;
  \buf_im_reg[31][11]__0_0\ <= \^buf_im_reg[31][11]__0_0\;
  \buf_im_reg[31][12]__0_0\ <= \^buf_im_reg[31][12]__0_0\;
  \buf_im_reg[31][13]__0_0\ <= \^buf_im_reg[31][13]__0_0\;
  \buf_im_reg[31][14]__0_0\ <= \^buf_im_reg[31][14]__0_0\;
  \buf_im_reg[31][15]__0_0\ <= \^buf_im_reg[31][15]__0_0\;
  \buf_im_reg[31][1]__0_0\ <= \^buf_im_reg[31][1]__0_0\;
  \buf_im_reg[31][2]__0_0\ <= \^buf_im_reg[31][2]__0_0\;
  \buf_im_reg[31][3]__0_0\ <= \^buf_im_reg[31][3]__0_0\;
  \buf_im_reg[31][4]__0_0\ <= \^buf_im_reg[31][4]__0_0\;
  \buf_im_reg[31][5]__0_0\ <= \^buf_im_reg[31][5]__0_0\;
  \buf_im_reg[31][6]__0_0\ <= \^buf_im_reg[31][6]__0_0\;
  \buf_im_reg[31][7]__0_0\ <= \^buf_im_reg[31][7]__0_0\;
  \buf_im_reg[31][8]__0_0\ <= \^buf_im_reg[31][8]__0_0\;
  \buf_im_reg[31][9]__0_0\ <= \^buf_im_reg[31][9]__0_0\;
  \buf_re_reg[31][0]__0_0\ <= \^buf_re_reg[31][0]__0_0\;
  \buf_re_reg[31][10]__0_0\ <= \^buf_re_reg[31][10]__0_0\;
  \buf_re_reg[31][11]__0_0\ <= \^buf_re_reg[31][11]__0_0\;
  \buf_re_reg[31][12]__0_0\ <= \^buf_re_reg[31][12]__0_0\;
  \buf_re_reg[31][13]__0_0\ <= \^buf_re_reg[31][13]__0_0\;
  \buf_re_reg[31][14]__0_0\ <= \^buf_re_reg[31][14]__0_0\;
  \buf_re_reg[31][15]__0_0\ <= \^buf_re_reg[31][15]__0_0\;
  \buf_re_reg[31][1]__0_0\ <= \^buf_re_reg[31][1]__0_0\;
  \buf_re_reg[31][2]__0_0\ <= \^buf_re_reg[31][2]__0_0\;
  \buf_re_reg[31][3]__0_0\ <= \^buf_re_reg[31][3]__0_0\;
  \buf_re_reg[31][4]__0_0\ <= \^buf_re_reg[31][4]__0_0\;
  \buf_re_reg[31][5]__0_0\ <= \^buf_re_reg[31][5]__0_0\;
  \buf_re_reg[31][6]__0_0\ <= \^buf_re_reg[31][6]__0_0\;
  \buf_re_reg[31][7]__0_0\ <= \^buf_re_reg[31][7]__0_0\;
  \buf_re_reg[31][8]__0_0\ <= \^buf_re_reg[31][8]__0_0\;
  \buf_re_reg[31][9]__0_0\ <= \^buf_re_reg[31][9]__0_0\;
\buf_im_reg[30][0]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(0),
      Q => \buf_im_reg[30][0]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][0]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][10]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(10),
      Q => \buf_im_reg[30][10]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][10]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][11]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(11),
      Q => \buf_im_reg[30][11]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][11]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][12]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(12),
      Q => \buf_im_reg[30][12]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][12]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][13]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(13),
      Q => \buf_im_reg[30][13]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][13]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][14]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(14),
      Q => \buf_im_reg[30][14]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][14]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][15]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(15),
      Q => \buf_im_reg[30][15]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][15]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][1]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(1),
      Q => \buf_im_reg[30][1]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][1]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][2]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(2),
      Q => \buf_im_reg[30][2]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][2]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][3]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(3),
      Q => \buf_im_reg[30][3]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][3]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][4]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(4),
      Q => \buf_im_reg[30][4]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][4]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][5]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(5),
      Q => \buf_im_reg[30][5]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][5]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][6]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(6),
      Q => \buf_im_reg[30][6]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][6]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][7]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(7),
      Q => \buf_im_reg[30][7]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][7]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][8]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(8),
      Q => \buf_im_reg[30][8]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][8]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[30][9]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_im(9),
      Q => \buf_im_reg[30][9]_srl31_n_0\,
      Q31 => \NLW_buf_im_reg[30][9]_srl31_Q31_UNCONNECTED\
    );
\buf_im_reg[31][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][0]_srl31_n_0\,
      Q => \^buf_im_reg[31][0]__0_0\,
      R => '0'
    );
\buf_im_reg[31][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][10]_srl31_n_0\,
      Q => \^buf_im_reg[31][10]__0_0\,
      R => '0'
    );
\buf_im_reg[31][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][11]_srl31_n_0\,
      Q => \^buf_im_reg[31][11]__0_0\,
      R => '0'
    );
\buf_im_reg[31][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][12]_srl31_n_0\,
      Q => \^buf_im_reg[31][12]__0_0\,
      R => '0'
    );
\buf_im_reg[31][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][13]_srl31_n_0\,
      Q => \^buf_im_reg[31][13]__0_0\,
      R => '0'
    );
\buf_im_reg[31][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][14]_srl31_n_0\,
      Q => \^buf_im_reg[31][14]__0_0\,
      R => '0'
    );
\buf_im_reg[31][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][15]_srl31_n_0\,
      Q => \^buf_im_reg[31][15]__0_0\,
      R => '0'
    );
\buf_im_reg[31][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][1]_srl31_n_0\,
      Q => \^buf_im_reg[31][1]__0_0\,
      R => '0'
    );
\buf_im_reg[31][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][2]_srl31_n_0\,
      Q => \^buf_im_reg[31][2]__0_0\,
      R => '0'
    );
\buf_im_reg[31][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][3]_srl31_n_0\,
      Q => \^buf_im_reg[31][3]__0_0\,
      R => '0'
    );
\buf_im_reg[31][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][4]_srl31_n_0\,
      Q => \^buf_im_reg[31][4]__0_0\,
      R => '0'
    );
\buf_im_reg[31][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][5]_srl31_n_0\,
      Q => \^buf_im_reg[31][5]__0_0\,
      R => '0'
    );
\buf_im_reg[31][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][6]_srl31_n_0\,
      Q => \^buf_im_reg[31][6]__0_0\,
      R => '0'
    );
\buf_im_reg[31][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][7]_srl31_n_0\,
      Q => \^buf_im_reg[31][7]__0_0\,
      R => '0'
    );
\buf_im_reg[31][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][8]_srl31_n_0\,
      Q => \^buf_im_reg[31][8]__0_0\,
      R => '0'
    );
\buf_im_reg[31][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[30][9]_srl31_n_0\,
      Q => \^buf_im_reg[31][9]__0_0\,
      R => '0'
    );
\buf_re_reg[30][0]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(0),
      Q => \buf_re_reg[30][0]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][0]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][10]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(10),
      Q => \buf_re_reg[30][10]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][10]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][11]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(11),
      Q => \buf_re_reg[30][11]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][11]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][12]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(12),
      Q => \buf_re_reg[30][12]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][12]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][13]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(13),
      Q => \buf_re_reg[30][13]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][13]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][14]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(14),
      Q => \buf_re_reg[30][14]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][14]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][15]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(15),
      Q => \buf_re_reg[30][15]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][15]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][1]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(1),
      Q => \buf_re_reg[30][1]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][1]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][2]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(2),
      Q => \buf_re_reg[30][2]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][2]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][3]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(3),
      Q => \buf_re_reg[30][3]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][3]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][4]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(4),
      Q => \buf_re_reg[30][4]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][4]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][5]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(5),
      Q => \buf_re_reg[30][5]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][5]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][6]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(6),
      Q => \buf_re_reg[30][6]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][6]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][7]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(7),
      Q => \buf_re_reg[30][7]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][7]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][8]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(8),
      Q => \buf_re_reg[30][8]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][8]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[30][9]_srl31\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => clock,
      D => db2_di_re(9),
      Q => \buf_re_reg[30][9]_srl31_n_0\,
      Q31 => \NLW_buf_re_reg[30][9]_srl31_Q31_UNCONNECTED\
    );
\buf_re_reg[31][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][0]_srl31_n_0\,
      Q => \^buf_re_reg[31][0]__0_0\,
      R => '0'
    );
\buf_re_reg[31][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][10]_srl31_n_0\,
      Q => \^buf_re_reg[31][10]__0_0\,
      R => '0'
    );
\buf_re_reg[31][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][11]_srl31_n_0\,
      Q => \^buf_re_reg[31][11]__0_0\,
      R => '0'
    );
\buf_re_reg[31][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][12]_srl31_n_0\,
      Q => \^buf_re_reg[31][12]__0_0\,
      R => '0'
    );
\buf_re_reg[31][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][13]_srl31_n_0\,
      Q => \^buf_re_reg[31][13]__0_0\,
      R => '0'
    );
\buf_re_reg[31][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][14]_srl31_n_0\,
      Q => \^buf_re_reg[31][14]__0_0\,
      R => '0'
    );
\buf_re_reg[31][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][15]_srl31_n_0\,
      Q => \^buf_re_reg[31][15]__0_0\,
      R => '0'
    );
\buf_re_reg[31][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][1]_srl31_n_0\,
      Q => \^buf_re_reg[31][1]__0_0\,
      R => '0'
    );
\buf_re_reg[31][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][2]_srl31_n_0\,
      Q => \^buf_re_reg[31][2]__0_0\,
      R => '0'
    );
\buf_re_reg[31][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][3]_srl31_n_0\,
      Q => \^buf_re_reg[31][3]__0_0\,
      R => '0'
    );
\buf_re_reg[31][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][4]_srl31_n_0\,
      Q => \^buf_re_reg[31][4]__0_0\,
      R => '0'
    );
\buf_re_reg[31][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][5]_srl31_n_0\,
      Q => \^buf_re_reg[31][5]__0_0\,
      R => '0'
    );
\buf_re_reg[31][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][6]_srl31_n_0\,
      Q => \^buf_re_reg[31][6]__0_0\,
      R => '0'
    );
\buf_re_reg[31][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][7]_srl31_n_0\,
      Q => \^buf_re_reg[31][7]__0_0\,
      R => '0'
    );
\buf_re_reg[31][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][8]_srl31_n_0\,
      Q => \^buf_re_reg[31][8]__0_0\,
      R => '0'
    );
\buf_re_reg[31][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[30][9]_srl31_n_0\,
      Q => \^buf_re_reg[31][9]__0_0\,
      R => '0'
    );
\y0_im0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][7]__0_0\,
      I1 => \y0_im0_carry__2\(7),
      O => \buf_im_reg[31][7]__0_1\(3)
    );
\y0_im0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][6]__0_0\,
      I1 => \y0_im0_carry__2\(6),
      O => \buf_im_reg[31][7]__0_1\(2)
    );
\y0_im0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][5]__0_0\,
      I1 => \y0_im0_carry__2\(5),
      O => \buf_im_reg[31][7]__0_1\(1)
    );
\y0_im0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][4]__0_0\,
      I1 => \y0_im0_carry__2\(4),
      O => \buf_im_reg[31][7]__0_1\(0)
    );
\y0_im0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][11]__0_0\,
      I1 => \y0_im0_carry__2\(11),
      O => \buf_im_reg[31][11]__0_1\(3)
    );
\y0_im0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][10]__0_0\,
      I1 => \y0_im0_carry__2\(10),
      O => \buf_im_reg[31][11]__0_1\(2)
    );
\y0_im0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][9]__0_0\,
      I1 => \y0_im0_carry__2\(9),
      O => \buf_im_reg[31][11]__0_1\(1)
    );
\y0_im0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][8]__0_0\,
      I1 => \y0_im0_carry__2\(8),
      O => \buf_im_reg[31][11]__0_1\(0)
    );
\y0_im0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_im_reg[31][15]__0_0\,
      O => \buf_im_reg[31][15]__0_2\(0)
    );
\y0_im0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][15]__0_0\,
      I1 => \y0_im0_carry__2\(15),
      O => \buf_im_reg[31][15]__0_1\(3)
    );
\y0_im0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][14]__0_0\,
      I1 => \y0_im0_carry__2\(14),
      O => \buf_im_reg[31][15]__0_1\(2)
    );
\y0_im0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][13]__0_0\,
      I1 => \y0_im0_carry__2\(13),
      O => \buf_im_reg[31][15]__0_1\(1)
    );
\y0_im0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][12]__0_0\,
      I1 => \y0_im0_carry__2\(12),
      O => \buf_im_reg[31][15]__0_1\(0)
    );
y0_im0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][3]__0_0\,
      I1 => \y0_im0_carry__2\(3),
      O => \buf_im_reg[31][3]__0_1\(3)
    );
y0_im0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][2]__0_0\,
      I1 => \y0_im0_carry__2\(2),
      O => \buf_im_reg[31][3]__0_1\(2)
    );
y0_im0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][1]__0_0\,
      I1 => \y0_im0_carry__2\(1),
      O => \buf_im_reg[31][3]__0_1\(1)
    );
y0_im0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[31][0]__0_0\,
      I1 => \y0_im0_carry__2\(0),
      O => \buf_im_reg[31][3]__0_1\(0)
    );
\y0_re0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][7]__0_0\,
      I1 => Q(7),
      O => \buf_re_reg[31][7]__0_1\(3)
    );
\y0_re0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][6]__0_0\,
      I1 => Q(6),
      O => \buf_re_reg[31][7]__0_1\(2)
    );
\y0_re0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][5]__0_0\,
      I1 => Q(5),
      O => \buf_re_reg[31][7]__0_1\(1)
    );
\y0_re0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][4]__0_0\,
      I1 => Q(4),
      O => \buf_re_reg[31][7]__0_1\(0)
    );
\y0_re0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][11]__0_0\,
      I1 => Q(11),
      O => \buf_re_reg[31][11]__0_1\(3)
    );
\y0_re0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][10]__0_0\,
      I1 => Q(10),
      O => \buf_re_reg[31][11]__0_1\(2)
    );
\y0_re0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][9]__0_0\,
      I1 => Q(9),
      O => \buf_re_reg[31][11]__0_1\(1)
    );
\y0_re0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][8]__0_0\,
      I1 => Q(8),
      O => \buf_re_reg[31][11]__0_1\(0)
    );
\y0_re0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[31][15]__0_0\,
      O => DI(0)
    );
\y0_re0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][15]__0_0\,
      I1 => Q(15),
      O => \buf_re_reg[31][15]__0_1\(3)
    );
\y0_re0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][14]__0_0\,
      I1 => Q(14),
      O => \buf_re_reg[31][15]__0_1\(2)
    );
\y0_re0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][13]__0_0\,
      I1 => Q(13),
      O => \buf_re_reg[31][15]__0_1\(1)
    );
\y0_re0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][12]__0_0\,
      I1 => Q(12),
      O => \buf_re_reg[31][15]__0_1\(0)
    );
y0_re0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][3]__0_0\,
      I1 => Q(3),
      O => \buf_re_reg[31][3]__0_1\(3)
    );
y0_re0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][2]__0_0\,
      I1 => Q(2),
      O => \buf_re_reg[31][3]__0_1\(2)
    );
y0_re0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][1]__0_0\,
      I1 => Q(1),
      O => \buf_re_reg[31][3]__0_1\(1)
    );
y0_re0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[31][0]__0_0\,
      I1 => Q(0),
      O => \buf_re_reg[31][3]__0_1\(0)
    );
\y1_im0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(7),
      I1 => \^buf_im_reg[31][7]__0_0\,
      O => \bf1_do_im_reg[7]\(3)
    );
\y1_im0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(6),
      I1 => \^buf_im_reg[31][6]__0_0\,
      O => \bf1_do_im_reg[7]\(2)
    );
\y1_im0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(5),
      I1 => \^buf_im_reg[31][5]__0_0\,
      O => \bf1_do_im_reg[7]\(1)
    );
\y1_im0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(4),
      I1 => \^buf_im_reg[31][4]__0_0\,
      O => \bf1_do_im_reg[7]\(0)
    );
\y1_im0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(11),
      I1 => \^buf_im_reg[31][11]__0_0\,
      O => \bf1_do_im_reg[11]\(3)
    );
\y1_im0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(10),
      I1 => \^buf_im_reg[31][10]__0_0\,
      O => \bf1_do_im_reg[11]\(2)
    );
\y1_im0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(9),
      I1 => \^buf_im_reg[31][9]__0_0\,
      O => \bf1_do_im_reg[11]\(1)
    );
\y1_im0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(8),
      I1 => \^buf_im_reg[31][8]__0_0\,
      O => \bf1_do_im_reg[11]\(0)
    );
\y1_im0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(15),
      I1 => \^buf_im_reg[31][15]__0_0\,
      O => \bf1_do_im_reg[15]\(3)
    );
\y1_im0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(14),
      I1 => \^buf_im_reg[31][14]__0_0\,
      O => \bf1_do_im_reg[15]\(2)
    );
\y1_im0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(13),
      I1 => \^buf_im_reg[31][13]__0_0\,
      O => \bf1_do_im_reg[15]\(1)
    );
\y1_im0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(12),
      I1 => \^buf_im_reg[31][12]__0_0\,
      O => \bf1_do_im_reg[15]\(0)
    );
y1_im0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(3),
      I1 => \^buf_im_reg[31][3]__0_0\,
      O => \bf1_do_im_reg[3]\(3)
    );
y1_im0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(2),
      I1 => \^buf_im_reg[31][2]__0_0\,
      O => \bf1_do_im_reg[3]\(2)
    );
y1_im0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(1),
      I1 => \^buf_im_reg[31][1]__0_0\,
      O => \bf1_do_im_reg[3]\(1)
    );
y1_im0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(0),
      I1 => \^buf_im_reg[31][0]__0_0\,
      O => \bf1_do_im_reg[3]\(0)
    );
\y1_re0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \^buf_re_reg[31][7]__0_0\,
      O => \bf1_do_re_reg[7]\(3)
    );
\y1_re0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \^buf_re_reg[31][6]__0_0\,
      O => \bf1_do_re_reg[7]\(2)
    );
\y1_re0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \^buf_re_reg[31][5]__0_0\,
      O => \bf1_do_re_reg[7]\(1)
    );
\y1_re0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \^buf_re_reg[31][4]__0_0\,
      O => \bf1_do_re_reg[7]\(0)
    );
\y1_re0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \^buf_re_reg[31][11]__0_0\,
      O => \bf1_do_re_reg[11]\(3)
    );
\y1_re0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \^buf_re_reg[31][10]__0_0\,
      O => \bf1_do_re_reg[11]\(2)
    );
\y1_re0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \^buf_re_reg[31][9]__0_0\,
      O => \bf1_do_re_reg[11]\(1)
    );
\y1_re0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \^buf_re_reg[31][8]__0_0\,
      O => \bf1_do_re_reg[11]\(0)
    );
\y1_re0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \^buf_re_reg[31][15]__0_0\,
      O => \bf1_do_re_reg[15]\(3)
    );
\y1_re0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \^buf_re_reg[31][14]__0_0\,
      O => \bf1_do_re_reg[15]\(2)
    );
\y1_re0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \^buf_re_reg[31][13]__0_0\,
      O => \bf1_do_re_reg[15]\(1)
    );
\y1_re0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \^buf_re_reg[31][12]__0_0\,
      O => \bf1_do_re_reg[15]\(0)
    );
y1_re0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \^buf_re_reg[31][3]__0_0\,
      O => S(3)
    );
y1_re0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \^buf_re_reg[31][2]__0_0\,
      O => S(2)
    );
y1_re0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \^buf_re_reg[31][1]__0_0\,
      O => S(1)
    );
y1_re0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \^buf_re_reg[31][0]__0_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_DelayBuffer__parameterized1\ is
  port (
    \buf_re_reg[15][15]__0_0\ : out STD_LOGIC;
    \buf_re_reg[15][14]__0_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_re_reg[15][11]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[15][7]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][15]__0_0\ : out STD_LOGIC;
    \buf_im_reg[15][14]__0_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_im_reg[15][11]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][7]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][3]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[15][15]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][15]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][15]__0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bf1_count_reg[3]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    db1_di_re : out STD_LOGIC_VECTOR ( 4 downto 0 );
    db1_di_im : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \buf_re_reg[15][15]__0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_re_reg[15][3]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[15][7]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[15][11]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][3]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][7]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][11]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[15][15]__0_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clock : in STD_LOGIC;
    \buf_im_reg[15][15]__0_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \buf_re_reg[3][15]__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_re_reg[3]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[3][15]__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[3]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_im_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sub_re : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \bf1_do_re_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sub_im : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \bf1_do_re_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_im : in STD_LOGIC_VECTOR ( 14 downto 0 );
    add_re : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \buf_re_reg[3][15]__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[3][11]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_re_reg[3][14]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][15]__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[3][14]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_im_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_DelayBuffer__parameterized1\ : entity is "DelayBuffer";
end \system_fft128_0_0_DelayBuffer__parameterized1\;

architecture STRUCTURE of \system_fft128_0_0_DelayBuffer__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bf1_do_im[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[15]_i_3__0_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \bf1_do_re_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal bf1_sp_im1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \buf_im_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \buf_im_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^buf_im_reg[15][11]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^buf_im_reg[15][14]__0_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^buf_im_reg[15][15]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[15][3]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^buf_im_reg[15][7]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \buf_re_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \buf_re_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^buf_re_reg[15][11]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^buf_re_reg[15][14]__0_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^buf_re_reg[15][15]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[15][7]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal db1_di_im_1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal db1_di_re_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_bf1_do_im_reg[15]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bf1_do_im_reg[15]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bf1_do_im_reg[15]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bf1_do_im_reg[15]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bf1_do_re_reg[15]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bf1_do_re_reg[15]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buf_im_reg[14][0]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \buf_im_reg[14][0]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_im_reg[14][0]_srl15_i_1\ : label is "soft_lutpair58";
  attribute srl_bus_name of \buf_im_reg[14][10]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][10]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][10]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][10]_srl15_i_1\ : label is "soft_lutpair65";
  attribute srl_bus_name of \buf_im_reg[14][11]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][11]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][11]_srl15 ";
  attribute srl_bus_name of \buf_im_reg[14][12]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][12]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][12]_srl15 ";
  attribute srl_bus_name of \buf_im_reg[14][13]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][13]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][13]_srl15 ";
  attribute srl_bus_name of \buf_im_reg[14][14]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][14]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][14]_srl15 ";
  attribute srl_bus_name of \buf_im_reg[14][15]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][15]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][15]_srl15 ";
  attribute srl_bus_name of \buf_im_reg[14][1]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][1]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][1]_srl15_i_1\ : label is "soft_lutpair59";
  attribute srl_bus_name of \buf_im_reg[14][2]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][2]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][2]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][2]_srl15_i_1\ : label is "soft_lutpair60";
  attribute srl_bus_name of \buf_im_reg[14][3]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][3]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][3]_srl15_i_1\ : label is "soft_lutpair61";
  attribute srl_bus_name of \buf_im_reg[14][4]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][4]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][4]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][4]_srl15_i_1\ : label is "soft_lutpair62";
  attribute srl_bus_name of \buf_im_reg[14][5]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][5]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][5]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][5]_srl15_i_1\ : label is "soft_lutpair63";
  attribute srl_bus_name of \buf_im_reg[14][6]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][6]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][6]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][6]_srl15_i_1\ : label is "soft_lutpair64";
  attribute srl_bus_name of \buf_im_reg[14][7]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][7]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][7]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][7]_srl15_i_1\ : label is "soft_lutpair65";
  attribute srl_bus_name of \buf_im_reg[14][8]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][8]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][8]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][8]_srl15_i_1\ : label is "soft_lutpair66";
  attribute srl_bus_name of \buf_im_reg[14][9]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14] ";
  attribute srl_name of \buf_im_reg[14][9]_srl15\ : label is "\inst/SU2/DB1/buf_im_reg[14][9]_srl15 ";
  attribute SOFT_HLUTNM of \buf_im_reg[14][9]_srl15_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \buf_im_reg[2][11]_srl3_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \buf_im_reg[2][12]_srl3_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \buf_im_reg[2][13]_srl3_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \buf_im_reg[2][14]_srl3_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \buf_im_reg[2][15]_srl3_i_1\ : label is "soft_lutpair69";
  attribute srl_bus_name of \buf_re_reg[14][0]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][0]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][0]_srl15_i_1\ : label is "soft_lutpair64";
  attribute srl_bus_name of \buf_re_reg[14][10]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][10]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][10]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][10]_srl15_i_1\ : label is "soft_lutpair56";
  attribute srl_bus_name of \buf_re_reg[14][11]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][11]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][11]_srl15 ";
  attribute srl_bus_name of \buf_re_reg[14][12]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][12]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][12]_srl15 ";
  attribute srl_bus_name of \buf_re_reg[14][13]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][13]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][13]_srl15 ";
  attribute srl_bus_name of \buf_re_reg[14][14]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][14]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][14]_srl15 ";
  attribute srl_bus_name of \buf_re_reg[14][15]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][15]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][15]_srl15 ";
  attribute srl_bus_name of \buf_re_reg[14][1]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][1]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][1]_srl15_i_1\ : label is "soft_lutpair63";
  attribute srl_bus_name of \buf_re_reg[14][2]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][2]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][2]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][2]_srl15_i_1\ : label is "soft_lutpair62";
  attribute srl_bus_name of \buf_re_reg[14][3]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][3]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][3]_srl15_i_1\ : label is "soft_lutpair61";
  attribute srl_bus_name of \buf_re_reg[14][4]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][4]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][4]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][4]_srl15_i_1\ : label is "soft_lutpair60";
  attribute srl_bus_name of \buf_re_reg[14][5]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][5]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][5]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][5]_srl15_i_1\ : label is "soft_lutpair59";
  attribute srl_bus_name of \buf_re_reg[14][6]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][6]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][6]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][6]_srl15_i_1\ : label is "soft_lutpair58";
  attribute srl_bus_name of \buf_re_reg[14][7]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][7]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][7]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][7]_srl15_i_1\ : label is "soft_lutpair57";
  attribute srl_bus_name of \buf_re_reg[14][8]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][8]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][8]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][8]_srl15_i_1\ : label is "soft_lutpair57";
  attribute srl_bus_name of \buf_re_reg[14][9]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14] ";
  attribute srl_name of \buf_re_reg[14][9]_srl15\ : label is "\inst/SU2/DB1/buf_re_reg[14][9]_srl15 ";
  attribute SOFT_HLUTNM of \buf_re_reg[14][9]_srl15_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \buf_re_reg[2][11]_srl3_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \buf_re_reg[2][12]_srl3_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \buf_re_reg[2][13]_srl3_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \buf_re_reg[2][14]_srl3_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \buf_re_reg[2][15]_srl3_i_1\ : label is "soft_lutpair67";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \buf_im_reg[15][11]__0_0\(3 downto 0) <= \^buf_im_reg[15][11]__0_0\(3 downto 0);
  \buf_im_reg[15][14]__0_0\(2 downto 0) <= \^buf_im_reg[15][14]__0_0\(2 downto 0);
  \buf_im_reg[15][15]__0_0\ <= \^buf_im_reg[15][15]__0_0\;
  \buf_im_reg[15][3]__0_0\(3 downto 0) <= \^buf_im_reg[15][3]__0_0\(3 downto 0);
  \buf_im_reg[15][7]__0_0\(3 downto 0) <= \^buf_im_reg[15][7]__0_0\(3 downto 0);
  \buf_re_reg[15][11]__0_0\(3 downto 0) <= \^buf_re_reg[15][11]__0_0\(3 downto 0);
  \buf_re_reg[15][14]__0_0\(2 downto 0) <= \^buf_re_reg[15][14]__0_0\(2 downto 0);
  \buf_re_reg[15][15]__0_0\ <= \^buf_re_reg[15][15]__0_0\;
  \buf_re_reg[15][7]__0_0\(3 downto 0) <= \^buf_re_reg[15][7]__0_0\(3 downto 0);
\add_im_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][7]__0_0\(3),
      I1 => \add_im_carry__2\(7),
      O => \buf_im_reg[15][7]__0_1\(3)
    );
\add_im_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][7]__0_0\(2),
      I1 => \add_im_carry__2\(6),
      O => \buf_im_reg[15][7]__0_1\(2)
    );
\add_im_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][7]__0_0\(1),
      I1 => \add_im_carry__2\(5),
      O => \buf_im_reg[15][7]__0_1\(1)
    );
\add_im_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][7]__0_0\(0),
      I1 => \add_im_carry__2\(4),
      O => \buf_im_reg[15][7]__0_1\(0)
    );
\add_im_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][11]__0_0\(3),
      I1 => \add_im_carry__2\(11),
      O => \buf_im_reg[15][11]__0_1\(3)
    );
\add_im_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][11]__0_0\(2),
      I1 => \add_im_carry__2\(10),
      O => \buf_im_reg[15][11]__0_1\(2)
    );
\add_im_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][11]__0_0\(1),
      I1 => \add_im_carry__2\(9),
      O => \buf_im_reg[15][11]__0_1\(1)
    );
\add_im_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][11]__0_0\(0),
      I1 => \add_im_carry__2\(8),
      O => \buf_im_reg[15][11]__0_1\(0)
    );
\add_im_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_im_reg[15][15]__0_0\,
      O => \buf_im_reg[15][15]__0_2\(0)
    );
\add_im_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][15]__0_0\,
      I1 => \add_im_carry__2\(15),
      O => \buf_im_reg[15][15]__0_1\(3)
    );
\add_im_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][14]__0_0\(2),
      I1 => \add_im_carry__2\(14),
      O => \buf_im_reg[15][15]__0_1\(2)
    );
\add_im_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][14]__0_0\(1),
      I1 => \add_im_carry__2\(13),
      O => \buf_im_reg[15][15]__0_1\(1)
    );
\add_im_carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][14]__0_0\(0),
      I1 => \add_im_carry__2\(12),
      O => \buf_im_reg[15][15]__0_1\(0)
    );
\add_im_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][3]__0_0\(3),
      I1 => \add_im_carry__2\(3),
      O => \buf_im_reg[15][3]__0_1\(3)
    );
\add_im_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][3]__0_0\(2),
      I1 => \add_im_carry__2\(2),
      O => \buf_im_reg[15][3]__0_1\(2)
    );
\add_im_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][3]__0_0\(1),
      I1 => \add_im_carry__2\(1),
      O => \buf_im_reg[15][3]__0_1\(1)
    );
\add_im_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[15][3]__0_0\(0),
      I1 => \add_im_carry__2\(0),
      O => \buf_im_reg[15][3]__0_1\(0)
    );
\add_re_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][7]__0_0\(3),
      I1 => Q(7),
      O => \buf_re_reg[15][7]__0_1\(3)
    );
\add_re_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][7]__0_0\(2),
      I1 => Q(6),
      O => \buf_re_reg[15][7]__0_1\(2)
    );
\add_re_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][7]__0_0\(1),
      I1 => Q(5),
      O => \buf_re_reg[15][7]__0_1\(1)
    );
\add_re_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][7]__0_0\(0),
      I1 => Q(4),
      O => \buf_re_reg[15][7]__0_1\(0)
    );
\add_re_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][11]__0_0\(3),
      I1 => Q(11),
      O => \buf_re_reg[15][11]__0_1\(3)
    );
\add_re_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][11]__0_0\(2),
      I1 => Q(10),
      O => \buf_re_reg[15][11]__0_1\(2)
    );
\add_re_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][11]__0_0\(1),
      I1 => Q(9),
      O => \buf_re_reg[15][11]__0_1\(1)
    );
\add_re_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][11]__0_0\(0),
      I1 => Q(8),
      O => \buf_re_reg[15][11]__0_1\(0)
    );
\add_re_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][15]__0_0\,
      O => \buf_re_reg[15][15]__0_2\(0)
    );
\add_re_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][15]__0_0\,
      I1 => Q(15),
      O => \buf_re_reg[15][15]__0_1\(3)
    );
\add_re_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][14]__0_0\(2),
      I1 => Q(14),
      O => \buf_re_reg[15][15]__0_1\(2)
    );
\add_re_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][14]__0_0\(1),
      I1 => Q(13),
      O => \buf_re_reg[15][15]__0_1\(1)
    );
\add_re_carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[15][14]__0_0\(0),
      I1 => Q(12),
      O => \buf_re_reg[15][15]__0_1\(0)
    );
\add_re_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => Q(3),
      O => \buf_re_reg[15][3]__0_0\(3)
    );
\add_re_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(2),
      I1 => Q(2),
      O => \buf_re_reg[15][3]__0_0\(2)
    );
\add_re_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => Q(1),
      O => \buf_re_reg[15][3]__0_0\(1)
    );
\add_re_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(0),
      O => \buf_re_reg[15][3]__0_0\(0)
    );
\bf1_do_im[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][3]__0_0\(0),
      I3 => \^di\(0),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(0),
      O => \bf1_count_reg[3]\(0)
    );
\bf1_do_im[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][11]__0_0\(2),
      I3 => bf1_sp_im1(10),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(10),
      O => \bf1_count_reg[3]\(10)
    );
\bf1_do_im[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][11]__0_0\(3),
      I3 => bf1_sp_im1(11),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(11),
      O => \bf1_count_reg[3]\(11)
    );
\bf1_do_im[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][14]__0_0\(0),
      I3 => bf1_sp_im1(12),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(12),
      O => \bf1_count_reg[3]\(12)
    );
\bf1_do_im[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][14]__0_0\(0),
      O => \bf1_do_im[12]_i_3__0_n_0\
    );
\bf1_do_im[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][11]__0_0\(3),
      O => \bf1_do_im[12]_i_4__0_n_0\
    );
\bf1_do_im[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][11]__0_0\(2),
      O => \bf1_do_im[12]_i_5__0_n_0\
    );
\bf1_do_im[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][11]__0_0\(1),
      O => \bf1_do_im[12]_i_6__0_n_0\
    );
\bf1_do_im[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][14]__0_0\(1),
      I3 => bf1_sp_im1(13),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(13),
      O => \bf1_count_reg[3]\(13)
    );
\bf1_do_im[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][14]__0_0\(2),
      I3 => bf1_sp_im1(14),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(14),
      O => \bf1_count_reg[3]\(14)
    );
\bf1_do_im[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF870F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][15]__0_0\,
      I3 => bf1_sp_im1(15),
      I4 => \bf1_do_im_reg[15]_i_3__0_n_3\,
      I5 => \bf1_do_re_reg[14]\(0),
      O => \bf1_count_reg[3]\(15)
    );
\bf1_do_im[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][15]__0_0\,
      O => \bf1_do_im[15]_i_4__0_n_0\
    );
\bf1_do_im[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][14]__0_0\(2),
      O => \bf1_do_im[15]_i_5__0_n_0\
    );
\bf1_do_im[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][14]__0_0\(1),
      O => \bf1_do_im[15]_i_6__0_n_0\
    );
\bf1_do_im[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][3]__0_0\(1),
      I3 => bf1_sp_im1(1),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(1),
      O => \bf1_count_reg[3]\(1)
    );
\bf1_do_im[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][3]__0_0\(2),
      I3 => bf1_sp_im1(2),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(2),
      O => \bf1_count_reg[3]\(2)
    );
\bf1_do_im[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][3]__0_0\(3),
      I3 => bf1_sp_im1(3),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(3),
      O => \bf1_count_reg[3]\(3)
    );
\bf1_do_im[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][7]__0_0\(0),
      I3 => bf1_sp_im1(4),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(4),
      O => \bf1_count_reg[3]\(4)
    );
\bf1_do_im[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \bf1_do_im[4]_i_3__0_n_0\
    );
\bf1_do_im[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][7]__0_0\(0),
      O => \bf1_do_im[4]_i_4__0_n_0\
    );
\bf1_do_im[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(3),
      O => \bf1_do_im[4]_i_5__0_n_0\
    );
\bf1_do_im[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(2),
      O => \bf1_do_im[4]_i_6__0_n_0\
    );
\bf1_do_im[4]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \bf1_do_im[4]_i_7__0_n_0\
    );
\bf1_do_im[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][7]__0_0\(1),
      I3 => bf1_sp_im1(5),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(5),
      O => \bf1_count_reg[3]\(5)
    );
\bf1_do_im[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][7]__0_0\(2),
      I3 => bf1_sp_im1(6),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(6),
      O => \bf1_count_reg[3]\(6)
    );
\bf1_do_im[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][7]__0_0\(3),
      I3 => bf1_sp_im1(7),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(7),
      O => \bf1_count_reg[3]\(7)
    );
\bf1_do_im[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][11]__0_0\(0),
      I3 => bf1_sp_im1(8),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(8),
      O => \bf1_count_reg[3]\(8)
    );
\bf1_do_im[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][11]__0_0\(0),
      O => \bf1_do_im[8]_i_3__0_n_0\
    );
\bf1_do_im[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][7]__0_0\(3),
      O => \bf1_do_im[8]_i_4__0_n_0\
    );
\bf1_do_im[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][7]__0_0\(2),
      O => \bf1_do_im[8]_i_5__0_n_0\
    );
\bf1_do_im[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[15][7]__0_0\(1),
      O => \bf1_do_im[8]_i_6__0_n_0\
    );
\bf1_do_im[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[15][11]__0_0\(1),
      I3 => bf1_sp_im1(9),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_im(9),
      O => \bf1_count_reg[3]\(9)
    );
\bf1_do_im_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[8]_i_2__0_n_0\,
      CO(3) => \bf1_do_im_reg[12]_i_2__0_n_0\,
      CO(2) => \bf1_do_im_reg[12]_i_2__0_n_1\,
      CO(1) => \bf1_do_im_reg[12]_i_2__0_n_2\,
      CO(0) => \bf1_do_im_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bf1_sp_im1(12 downto 9),
      S(3) => \bf1_do_im[12]_i_3__0_n_0\,
      S(2) => \bf1_do_im[12]_i_4__0_n_0\,
      S(1) => \bf1_do_im[12]_i_5__0_n_0\,
      S(0) => \bf1_do_im[12]_i_6__0_n_0\
    );
\bf1_do_im_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[12]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_bf1_do_im_reg[15]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bf1_do_im_reg[15]_i_2__0_n_2\,
      CO(0) => \bf1_do_im_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_bf1_do_im_reg[15]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => bf1_sp_im1(15 downto 13),
      S(3) => '0',
      S(2) => \bf1_do_im[15]_i_4__0_n_0\,
      S(1) => \bf1_do_im[15]_i_5__0_n_0\,
      S(0) => \bf1_do_im[15]_i_6__0_n_0\
    );
\bf1_do_im_reg[15]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[15]\(0),
      CO(3 downto 1) => \NLW_bf1_do_im_reg[15]_i_3__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bf1_do_im_reg[15]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bf1_do_im_reg[15]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\bf1_do_im_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bf1_do_im_reg[4]_i_2__0_n_0\,
      CO(2) => \bf1_do_im_reg[4]_i_2__0_n_1\,
      CO(1) => \bf1_do_im_reg[4]_i_2__0_n_2\,
      CO(0) => \bf1_do_im_reg[4]_i_2__0_n_3\,
      CYINIT => \bf1_do_im[4]_i_3__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bf1_sp_im1(4 downto 1),
      S(3) => \bf1_do_im[4]_i_4__0_n_0\,
      S(2) => \bf1_do_im[4]_i_5__0_n_0\,
      S(1) => \bf1_do_im[4]_i_6__0_n_0\,
      S(0) => \bf1_do_im[4]_i_7__0_n_0\
    );
\bf1_do_im_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[4]_i_2__0_n_0\,
      CO(3) => \bf1_do_im_reg[8]_i_2__0_n_0\,
      CO(2) => \bf1_do_im_reg[8]_i_2__0_n_1\,
      CO(1) => \bf1_do_im_reg[8]_i_2__0_n_2\,
      CO(0) => \bf1_do_im_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bf1_sp_im1(8 downto 5),
      S(3) => \bf1_do_im[8]_i_3__0_n_0\,
      S(2) => \bf1_do_im[8]_i_4__0_n_0\,
      S(1) => \bf1_do_im[8]_i_5__0_n_0\,
      S(0) => \bf1_do_im[8]_i_6__0_n_0\
    );
\bf1_do_re[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^di\(0),
      I3 => \^buf_im_reg[15][3]__0_0\(0),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(0),
      O => D(0)
    );
\bf1_do_re[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][11]__0_0\(2),
      I3 => \^buf_im_reg[15][11]__0_0\(2),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(10),
      O => D(10)
    );
\bf1_do_re[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][11]__0_0\(3),
      I3 => \^buf_im_reg[15][11]__0_0\(3),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(11),
      O => D(11)
    );
\bf1_do_re[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][14]__0_0\(0),
      I3 => \^buf_im_reg[15][14]__0_0\(0),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(12),
      O => D(12)
    );
\bf1_do_re[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][14]__0_0\(1),
      I3 => \^buf_im_reg[15][14]__0_0\(1),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(13),
      O => D(13)
    );
\bf1_do_re[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][14]__0_0\(2),
      I3 => \^buf_im_reg[15][14]__0_0\(2),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(14),
      O => D(14)
    );
\bf1_do_re[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF870F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][15]__0_0\,
      I3 => \^buf_im_reg[15][15]__0_0\,
      I4 => \bf1_do_re_reg[15]_i_2__0_n_3\,
      I5 => \bf1_do_re_reg[14]\(0),
      O => D(15)
    );
\bf1_do_re[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^di\(1),
      I3 => \^buf_im_reg[15][3]__0_0\(1),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(1),
      O => D(1)
    );
\bf1_do_re[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^di\(2),
      I3 => \^buf_im_reg[15][3]__0_0\(2),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(2),
      O => D(2)
    );
\bf1_do_re[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^di\(3),
      I3 => \^buf_im_reg[15][3]__0_0\(3),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(3),
      O => D(3)
    );
\bf1_do_re[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][7]__0_0\(0),
      I3 => \^buf_im_reg[15][7]__0_0\(0),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(4),
      O => D(4)
    );
\bf1_do_re[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][7]__0_0\(1),
      I3 => \^buf_im_reg[15][7]__0_0\(1),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(5),
      O => D(5)
    );
\bf1_do_re[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][7]__0_0\(2),
      I3 => \^buf_im_reg[15][7]__0_0\(2),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(6),
      O => D(6)
    );
\bf1_do_re[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][7]__0_0\(3),
      I3 => \^buf_im_reg[15][7]__0_0\(3),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(7),
      O => D(7)
    );
\bf1_do_re[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][11]__0_0\(0),
      I3 => \^buf_im_reg[15][11]__0_0\(0),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(8),
      O => D(8)
    );
\bf1_do_re[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[15][11]__0_0\(1),
      I3 => \^buf_im_reg[15][11]__0_0\(1),
      I4 => \bf1_do_re_reg[14]\(0),
      I5 => add_re(9),
      O => D(9)
    );
\bf1_do_re_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 1) => \NLW_bf1_do_re_reg[15]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bf1_do_re_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bf1_do_re_reg[15]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\buf_im_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(0),
      Q => \buf_im_reg[14][0]_srl15_n_0\
    );
\buf_im_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(0),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(0),
      O => db1_di_im_1(0)
    );
\buf_im_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(10),
      Q => \buf_im_reg[14][10]_srl15_n_0\
    );
\buf_im_reg[14][10]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(10),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(10),
      O => db1_di_im_1(10)
    );
\buf_im_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[15][15]__0_3\(0),
      Q => \buf_im_reg[14][11]_srl15_n_0\
    );
\buf_im_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[15][15]__0_3\(1),
      Q => \buf_im_reg[14][12]_srl15_n_0\
    );
\buf_im_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[15][15]__0_3\(2),
      Q => \buf_im_reg[14][13]_srl15_n_0\
    );
\buf_im_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[15][15]__0_3\(3),
      Q => \buf_im_reg[14][14]_srl15_n_0\
    );
\buf_im_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[15][15]__0_3\(4),
      Q => \buf_im_reg[14][15]_srl15_n_0\
    );
\buf_im_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(1),
      Q => \buf_im_reg[14][1]_srl15_n_0\
    );
\buf_im_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(1),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(1),
      O => db1_di_im_1(1)
    );
\buf_im_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(2),
      Q => \buf_im_reg[14][2]_srl15_n_0\
    );
\buf_im_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(2),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(2),
      O => db1_di_im_1(2)
    );
\buf_im_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(3),
      Q => \buf_im_reg[14][3]_srl15_n_0\
    );
\buf_im_reg[14][3]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(3),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(3),
      O => db1_di_im_1(3)
    );
\buf_im_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(4),
      Q => \buf_im_reg[14][4]_srl15_n_0\
    );
\buf_im_reg[14][4]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(4),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(4),
      O => db1_di_im_1(4)
    );
\buf_im_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(5),
      Q => \buf_im_reg[14][5]_srl15_n_0\
    );
\buf_im_reg[14][5]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(5),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(5),
      O => db1_di_im_1(5)
    );
\buf_im_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(6),
      Q => \buf_im_reg[14][6]_srl15_n_0\
    );
\buf_im_reg[14][6]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(6),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(6),
      O => db1_di_im_1(6)
    );
\buf_im_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(7),
      Q => \buf_im_reg[14][7]_srl15_n_0\
    );
\buf_im_reg[14][7]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(7),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(7),
      O => db1_di_im_1(7)
    );
\buf_im_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(8),
      Q => \buf_im_reg[14][8]_srl15_n_0\
    );
\buf_im_reg[14][8]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(8),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(8),
      O => db1_di_im_1(8)
    );
\buf_im_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_im_1(9),
      Q => \buf_im_reg[14][9]_srl15_n_0\
    );
\buf_im_reg[14][9]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(9),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => \add_im_carry__2\(9),
      O => db1_di_im_1(9)
    );
\buf_im_reg[15][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][0]_srl15_n_0\,
      Q => \^buf_im_reg[15][3]__0_0\(0),
      R => '0'
    );
\buf_im_reg[15][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][10]_srl15_n_0\,
      Q => \^buf_im_reg[15][11]__0_0\(2),
      R => '0'
    );
\buf_im_reg[15][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][11]_srl15_n_0\,
      Q => \^buf_im_reg[15][11]__0_0\(3),
      R => '0'
    );
\buf_im_reg[15][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][12]_srl15_n_0\,
      Q => \^buf_im_reg[15][14]__0_0\(0),
      R => '0'
    );
\buf_im_reg[15][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][13]_srl15_n_0\,
      Q => \^buf_im_reg[15][14]__0_0\(1),
      R => '0'
    );
\buf_im_reg[15][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][14]_srl15_n_0\,
      Q => \^buf_im_reg[15][14]__0_0\(2),
      R => '0'
    );
\buf_im_reg[15][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][15]_srl15_n_0\,
      Q => \^buf_im_reg[15][15]__0_0\,
      R => '0'
    );
\buf_im_reg[15][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][1]_srl15_n_0\,
      Q => \^buf_im_reg[15][3]__0_0\(1),
      R => '0'
    );
\buf_im_reg[15][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][2]_srl15_n_0\,
      Q => \^buf_im_reg[15][3]__0_0\(2),
      R => '0'
    );
\buf_im_reg[15][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][3]_srl15_n_0\,
      Q => \^buf_im_reg[15][3]__0_0\(3),
      R => '0'
    );
\buf_im_reg[15][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][4]_srl15_n_0\,
      Q => \^buf_im_reg[15][7]__0_0\(0),
      R => '0'
    );
\buf_im_reg[15][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][5]_srl15_n_0\,
      Q => \^buf_im_reg[15][7]__0_0\(1),
      R => '0'
    );
\buf_im_reg[15][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][6]_srl15_n_0\,
      Q => \^buf_im_reg[15][7]__0_0\(2),
      R => '0'
    );
\buf_im_reg[15][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][7]_srl15_n_0\,
      Q => \^buf_im_reg[15][7]__0_0\(3),
      R => '0'
    );
\buf_im_reg[15][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][8]_srl15_n_0\,
      Q => \^buf_im_reg[15][11]__0_0\(0),
      R => '0'
    );
\buf_im_reg[15][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[14][9]_srl15_n_0\,
      Q => \^buf_im_reg[15][11]__0_0\(1),
      R => '0'
    );
\buf_im_reg[2][11]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[3][14]__0\(0),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_im_reg[3][15]__0\(11),
      O => db1_di_im(0)
    );
\buf_im_reg[2][12]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[3][14]__0\(1),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_im_reg[3][15]__0\(12),
      O => db1_di_im(1)
    );
\buf_im_reg[2][13]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[3][14]__0\(2),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_im_reg[3][15]__0\(13),
      O => db1_di_im(2)
    );
\buf_im_reg[2][14]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[3][14]__0\(3),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_im_reg[3][15]__0\(14),
      O => db1_di_im(3)
    );
\buf_im_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0_0\(0),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_im_reg[3][15]__0\(15),
      O => db1_di_im(4)
    );
\buf_re_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(0),
      Q => \buf_re_reg[14][0]_srl15_n_0\
    );
\buf_re_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(0),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(0),
      O => db1_di_re_0(0)
    );
\buf_re_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(10),
      Q => \buf_re_reg[14][10]_srl15_n_0\
    );
\buf_re_reg[14][10]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(10),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(10),
      O => db1_di_re_0(10)
    );
\buf_re_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[15][15]__0_3\(0),
      Q => \buf_re_reg[14][11]_srl15_n_0\
    );
\buf_re_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[15][15]__0_3\(1),
      Q => \buf_re_reg[14][12]_srl15_n_0\
    );
\buf_re_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[15][15]__0_3\(2),
      Q => \buf_re_reg[14][13]_srl15_n_0\
    );
\buf_re_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[15][15]__0_3\(3),
      Q => \buf_re_reg[14][14]_srl15_n_0\
    );
\buf_re_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[15][15]__0_3\(4),
      Q => \buf_re_reg[14][15]_srl15_n_0\
    );
\buf_re_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(1),
      Q => \buf_re_reg[14][1]_srl15_n_0\
    );
\buf_re_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(1),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(1),
      O => db1_di_re_0(1)
    );
\buf_re_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(2),
      Q => \buf_re_reg[14][2]_srl15_n_0\
    );
\buf_re_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(2),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(2),
      O => db1_di_re_0(2)
    );
\buf_re_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(3),
      Q => \buf_re_reg[14][3]_srl15_n_0\
    );
\buf_re_reg[14][3]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(3),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(3),
      O => db1_di_re_0(3)
    );
\buf_re_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(4),
      Q => \buf_re_reg[14][4]_srl15_n_0\
    );
\buf_re_reg[14][4]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(4),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(4),
      O => db1_di_re_0(4)
    );
\buf_re_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(5),
      Q => \buf_re_reg[14][5]_srl15_n_0\
    );
\buf_re_reg[14][5]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(5),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(5),
      O => db1_di_re_0(5)
    );
\buf_re_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(6),
      Q => \buf_re_reg[14][6]_srl15_n_0\
    );
\buf_re_reg[14][6]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(6),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(6),
      O => db1_di_re_0(6)
    );
\buf_re_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(7),
      Q => \buf_re_reg[14][7]_srl15_n_0\
    );
\buf_re_reg[14][7]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(7),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(7),
      O => db1_di_re_0(7)
    );
\buf_re_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(8),
      Q => \buf_re_reg[14][8]_srl15_n_0\
    );
\buf_re_reg[14][8]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(8),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(8),
      O => db1_di_re_0(8)
    );
\buf_re_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clock,
      D => db1_di_re_0(9),
      Q => \buf_re_reg[14][9]_srl15_n_0\
    );
\buf_re_reg[14][9]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(9),
      I1 => \bf1_do_re_reg[14]\(0),
      I2 => Q(9),
      O => db1_di_re_0(9)
    );
\buf_re_reg[15][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][0]_srl15_n_0\,
      Q => \^di\(0),
      R => '0'
    );
\buf_re_reg[15][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][10]_srl15_n_0\,
      Q => \^buf_re_reg[15][11]__0_0\(2),
      R => '0'
    );
\buf_re_reg[15][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][11]_srl15_n_0\,
      Q => \^buf_re_reg[15][11]__0_0\(3),
      R => '0'
    );
\buf_re_reg[15][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][12]_srl15_n_0\,
      Q => \^buf_re_reg[15][14]__0_0\(0),
      R => '0'
    );
\buf_re_reg[15][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][13]_srl15_n_0\,
      Q => \^buf_re_reg[15][14]__0_0\(1),
      R => '0'
    );
\buf_re_reg[15][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][14]_srl15_n_0\,
      Q => \^buf_re_reg[15][14]__0_0\(2),
      R => '0'
    );
\buf_re_reg[15][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][15]_srl15_n_0\,
      Q => \^buf_re_reg[15][15]__0_0\,
      R => '0'
    );
\buf_re_reg[15][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][1]_srl15_n_0\,
      Q => \^di\(1),
      R => '0'
    );
\buf_re_reg[15][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][2]_srl15_n_0\,
      Q => \^di\(2),
      R => '0'
    );
\buf_re_reg[15][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][3]_srl15_n_0\,
      Q => \^di\(3),
      R => '0'
    );
\buf_re_reg[15][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][4]_srl15_n_0\,
      Q => \^buf_re_reg[15][7]__0_0\(0),
      R => '0'
    );
\buf_re_reg[15][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][5]_srl15_n_0\,
      Q => \^buf_re_reg[15][7]__0_0\(1),
      R => '0'
    );
\buf_re_reg[15][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][6]_srl15_n_0\,
      Q => \^buf_re_reg[15][7]__0_0\(2),
      R => '0'
    );
\buf_re_reg[15][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][7]_srl15_n_0\,
      Q => \^buf_re_reg[15][7]__0_0\(3),
      R => '0'
    );
\buf_re_reg[15][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][8]_srl15_n_0\,
      Q => \^buf_re_reg[15][11]__0_0\(0),
      R => '0'
    );
\buf_re_reg[15][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[14][9]_srl15_n_0\,
      Q => \^buf_re_reg[15][11]__0_0\(1),
      R => '0'
    );
\buf_re_reg[2][11]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[3][14]__0\(0),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_re_reg[3][15]__0\(11),
      O => db1_di_re(0)
    );
\buf_re_reg[2][12]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[3][14]__0\(1),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_re_reg[3][15]__0\(12),
      O => db1_di_re(1)
    );
\buf_re_reg[2][13]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[3][14]__0\(2),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_re_reg[3][15]__0\(13),
      O => db1_di_re(2)
    );
\buf_re_reg[2][14]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[3][14]__0\(3),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_re_reg[3][15]__0\(14),
      O => db1_di_re(3)
    );
\buf_re_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0_0\(0),
      I1 => \buf_im_reg[3][11]__0\(0),
      I2 => \buf_re_reg[3][15]__0\(15),
      O => db1_di_re(4)
    );
\sub_im_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(7),
      I1 => \buf_im_reg[3]_5\(7),
      O => \mu_do_im_reg[7]\(3)
    );
\sub_im_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(6),
      I1 => \buf_im_reg[3]_5\(6),
      O => \mu_do_im_reg[7]\(2)
    );
\sub_im_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(5),
      I1 => \buf_im_reg[3]_5\(5),
      O => \mu_do_im_reg[7]\(1)
    );
\sub_im_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(4),
      I1 => \buf_im_reg[3]_5\(4),
      O => \mu_do_im_reg[7]\(0)
    );
\sub_im_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(11),
      I1 => \buf_im_reg[3]_5\(11),
      O => \mu_do_im_reg[11]\(3)
    );
\sub_im_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(10),
      I1 => \buf_im_reg[3]_5\(10),
      O => \mu_do_im_reg[11]\(2)
    );
\sub_im_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(9),
      I1 => \buf_im_reg[3]_5\(9),
      O => \mu_do_im_reg[11]\(1)
    );
\sub_im_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(8),
      I1 => \buf_im_reg[3]_5\(8),
      O => \mu_do_im_reg[11]\(0)
    );
\sub_im_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(15),
      I1 => \buf_im_reg[3]_5\(15),
      O => \mu_do_im_reg[15]\(3)
    );
\sub_im_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(14),
      I1 => \buf_im_reg[3]_5\(14),
      O => \mu_do_im_reg[15]\(2)
    );
\sub_im_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(13),
      I1 => \buf_im_reg[3]_5\(13),
      O => \mu_do_im_reg[15]\(1)
    );
\sub_im_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(12),
      I1 => \buf_im_reg[3]_5\(12),
      O => \mu_do_im_reg[15]\(0)
    );
\sub_im_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(3),
      I1 => \buf_im_reg[3]_5\(3),
      O => \mu_do_im_reg[3]\(3)
    );
\sub_im_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(2),
      I1 => \buf_im_reg[3]_5\(2),
      O => \mu_do_im_reg[3]\(2)
    );
\sub_im_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(1),
      I1 => \buf_im_reg[3]_5\(1),
      O => \mu_do_im_reg[3]\(1)
    );
\sub_im_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_im_reg[3][15]__0\(0),
      I1 => \buf_im_reg[3]_5\(0),
      O => \mu_do_im_reg[3]\(0)
    );
\sub_re_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(7),
      I1 => \buf_re_reg[3]_4\(7),
      O => \mu_do_re_reg[7]\(3)
    );
\sub_re_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(6),
      I1 => \buf_re_reg[3]_4\(6),
      O => \mu_do_re_reg[7]\(2)
    );
\sub_re_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(5),
      I1 => \buf_re_reg[3]_4\(5),
      O => \mu_do_re_reg[7]\(1)
    );
\sub_re_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(4),
      I1 => \buf_re_reg[3]_4\(4),
      O => \mu_do_re_reg[7]\(0)
    );
\sub_re_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(11),
      I1 => \buf_re_reg[3]_4\(11),
      O => \mu_do_re_reg[11]\(3)
    );
\sub_re_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(10),
      I1 => \buf_re_reg[3]_4\(10),
      O => \mu_do_re_reg[11]\(2)
    );
\sub_re_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(9),
      I1 => \buf_re_reg[3]_4\(9),
      O => \mu_do_re_reg[11]\(1)
    );
\sub_re_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(8),
      I1 => \buf_re_reg[3]_4\(8),
      O => \mu_do_re_reg[11]\(0)
    );
\sub_re_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(15),
      I1 => \buf_re_reg[3]_4\(15),
      O => \mu_do_re_reg[15]\(3)
    );
\sub_re_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(14),
      I1 => \buf_re_reg[3]_4\(14),
      O => \mu_do_re_reg[15]\(2)
    );
\sub_re_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(13),
      I1 => \buf_re_reg[3]_4\(13),
      O => \mu_do_re_reg[15]\(1)
    );
\sub_re_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(12),
      I1 => \buf_re_reg[3]_4\(12),
      O => \mu_do_re_reg[15]\(0)
    );
\sub_re_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(3),
      I1 => \buf_re_reg[3]_4\(3),
      O => \mu_do_re_reg[3]\(3)
    );
\sub_re_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(2),
      I1 => \buf_re_reg[3]_4\(2),
      O => \mu_do_re_reg[3]\(2)
    );
\sub_re_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(1),
      I1 => \buf_re_reg[3]_4\(1),
      O => \mu_do_re_reg[3]\(1)
    );
\sub_re_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buf_re_reg[3][15]__0\(0),
      I1 => \buf_re_reg[3]_4\(0),
      O => \mu_do_re_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_DelayBuffer__parameterized2\ is
  port (
    \buf_re_reg[7][15]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][14]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][13]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][12]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][11]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][10]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][9]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][8]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][7]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][6]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][5]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][4]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][3]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][2]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][1]__0_0\ : out STD_LOGIC;
    \buf_re_reg[7][0]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][15]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][14]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][13]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][12]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][11]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][10]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][9]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][8]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][7]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][6]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][5]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][4]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][3]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][2]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][1]__0_0\ : out STD_LOGIC;
    \buf_im_reg[7][0]__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[7][15]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[7][15]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[7][3]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[7][7]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[7][11]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[7][3]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[7][7]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[7][11]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[7][15]__0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    db2_di_re : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clock : in STD_LOGIC;
    db2_di_im : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \y0_im0_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_DelayBuffer__parameterized2\ : entity is "DelayBuffer";
end \system_fft128_0_0_DelayBuffer__parameterized2\;

architecture STRUCTURE of \system_fft128_0_0_DelayBuffer__parameterized2\ is
  signal \buf_im_reg[6][0]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][10]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][11]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][12]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][13]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][14]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][15]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][1]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][2]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][3]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][4]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][5]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][6]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][7]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][8]_srl7_n_0\ : STD_LOGIC;
  signal \buf_im_reg[6][9]_srl7_n_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][0]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][10]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][11]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][12]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][13]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][14]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][15]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][1]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][2]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][3]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][4]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][5]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][6]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][7]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][8]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[7][9]__0_0\ : STD_LOGIC;
  signal \buf_re_reg[6][0]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][10]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][11]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][12]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][13]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][14]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][15]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][1]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][2]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][3]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][4]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][5]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][6]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][7]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][8]_srl7_n_0\ : STD_LOGIC;
  signal \buf_re_reg[6][9]_srl7_n_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][0]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][10]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][11]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][12]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][13]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][14]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][15]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][1]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][2]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][3]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][4]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][5]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][6]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][7]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][8]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[7][9]__0_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buf_im_reg[6][0]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \buf_im_reg[6][0]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][0]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][10]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][10]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][10]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][11]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][11]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][11]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][12]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][12]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][12]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][13]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][13]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][13]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][14]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][14]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][14]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][15]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][15]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][15]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][1]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][1]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][1]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][2]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][2]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][2]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][3]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][3]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][3]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][4]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][4]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][4]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][5]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][5]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][5]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][6]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][6]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][6]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][7]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][7]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][7]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][8]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][8]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][8]_srl7 ";
  attribute srl_bus_name of \buf_im_reg[6][9]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6] ";
  attribute srl_name of \buf_im_reg[6][9]_srl7\ : label is "\inst/SU2/DB2/buf_im_reg[6][9]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][0]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][0]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][0]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][10]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][10]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][10]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][11]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][11]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][11]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][12]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][12]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][12]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][13]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][13]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][13]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][14]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][14]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][14]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][15]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][15]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][15]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][1]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][1]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][1]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][2]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][2]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][2]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][3]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][3]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][3]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][4]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][4]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][4]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][5]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][5]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][5]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][6]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][6]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][6]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][7]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][7]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][7]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][8]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][8]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][8]_srl7 ";
  attribute srl_bus_name of \buf_re_reg[6][9]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6] ";
  attribute srl_name of \buf_re_reg[6][9]_srl7\ : label is "\inst/SU2/DB2/buf_re_reg[6][9]_srl7 ";
begin
  \buf_im_reg[7][0]__0_0\ <= \^buf_im_reg[7][0]__0_0\;
  \buf_im_reg[7][10]__0_0\ <= \^buf_im_reg[7][10]__0_0\;
  \buf_im_reg[7][11]__0_0\ <= \^buf_im_reg[7][11]__0_0\;
  \buf_im_reg[7][12]__0_0\ <= \^buf_im_reg[7][12]__0_0\;
  \buf_im_reg[7][13]__0_0\ <= \^buf_im_reg[7][13]__0_0\;
  \buf_im_reg[7][14]__0_0\ <= \^buf_im_reg[7][14]__0_0\;
  \buf_im_reg[7][15]__0_0\ <= \^buf_im_reg[7][15]__0_0\;
  \buf_im_reg[7][1]__0_0\ <= \^buf_im_reg[7][1]__0_0\;
  \buf_im_reg[7][2]__0_0\ <= \^buf_im_reg[7][2]__0_0\;
  \buf_im_reg[7][3]__0_0\ <= \^buf_im_reg[7][3]__0_0\;
  \buf_im_reg[7][4]__0_0\ <= \^buf_im_reg[7][4]__0_0\;
  \buf_im_reg[7][5]__0_0\ <= \^buf_im_reg[7][5]__0_0\;
  \buf_im_reg[7][6]__0_0\ <= \^buf_im_reg[7][6]__0_0\;
  \buf_im_reg[7][7]__0_0\ <= \^buf_im_reg[7][7]__0_0\;
  \buf_im_reg[7][8]__0_0\ <= \^buf_im_reg[7][8]__0_0\;
  \buf_im_reg[7][9]__0_0\ <= \^buf_im_reg[7][9]__0_0\;
  \buf_re_reg[7][0]__0_0\ <= \^buf_re_reg[7][0]__0_0\;
  \buf_re_reg[7][10]__0_0\ <= \^buf_re_reg[7][10]__0_0\;
  \buf_re_reg[7][11]__0_0\ <= \^buf_re_reg[7][11]__0_0\;
  \buf_re_reg[7][12]__0_0\ <= \^buf_re_reg[7][12]__0_0\;
  \buf_re_reg[7][13]__0_0\ <= \^buf_re_reg[7][13]__0_0\;
  \buf_re_reg[7][14]__0_0\ <= \^buf_re_reg[7][14]__0_0\;
  \buf_re_reg[7][15]__0_0\ <= \^buf_re_reg[7][15]__0_0\;
  \buf_re_reg[7][1]__0_0\ <= \^buf_re_reg[7][1]__0_0\;
  \buf_re_reg[7][2]__0_0\ <= \^buf_re_reg[7][2]__0_0\;
  \buf_re_reg[7][3]__0_0\ <= \^buf_re_reg[7][3]__0_0\;
  \buf_re_reg[7][4]__0_0\ <= \^buf_re_reg[7][4]__0_0\;
  \buf_re_reg[7][5]__0_0\ <= \^buf_re_reg[7][5]__0_0\;
  \buf_re_reg[7][6]__0_0\ <= \^buf_re_reg[7][6]__0_0\;
  \buf_re_reg[7][7]__0_0\ <= \^buf_re_reg[7][7]__0_0\;
  \buf_re_reg[7][8]__0_0\ <= \^buf_re_reg[7][8]__0_0\;
  \buf_re_reg[7][9]__0_0\ <= \^buf_re_reg[7][9]__0_0\;
\buf_im_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(0),
      Q => \buf_im_reg[6][0]_srl7_n_0\
    );
\buf_im_reg[6][10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(10),
      Q => \buf_im_reg[6][10]_srl7_n_0\
    );
\buf_im_reg[6][11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(11),
      Q => \buf_im_reg[6][11]_srl7_n_0\
    );
\buf_im_reg[6][12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(12),
      Q => \buf_im_reg[6][12]_srl7_n_0\
    );
\buf_im_reg[6][13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(13),
      Q => \buf_im_reg[6][13]_srl7_n_0\
    );
\buf_im_reg[6][14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(14),
      Q => \buf_im_reg[6][14]_srl7_n_0\
    );
\buf_im_reg[6][15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(15),
      Q => \buf_im_reg[6][15]_srl7_n_0\
    );
\buf_im_reg[6][1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(1),
      Q => \buf_im_reg[6][1]_srl7_n_0\
    );
\buf_im_reg[6][2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(2),
      Q => \buf_im_reg[6][2]_srl7_n_0\
    );
\buf_im_reg[6][3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(3),
      Q => \buf_im_reg[6][3]_srl7_n_0\
    );
\buf_im_reg[6][4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(4),
      Q => \buf_im_reg[6][4]_srl7_n_0\
    );
\buf_im_reg[6][5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(5),
      Q => \buf_im_reg[6][5]_srl7_n_0\
    );
\buf_im_reg[6][6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(6),
      Q => \buf_im_reg[6][6]_srl7_n_0\
    );
\buf_im_reg[6][7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(7),
      Q => \buf_im_reg[6][7]_srl7_n_0\
    );
\buf_im_reg[6][8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(8),
      Q => \buf_im_reg[6][8]_srl7_n_0\
    );
\buf_im_reg[6][9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_im(9),
      Q => \buf_im_reg[6][9]_srl7_n_0\
    );
\buf_im_reg[7][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][0]_srl7_n_0\,
      Q => \^buf_im_reg[7][0]__0_0\,
      R => '0'
    );
\buf_im_reg[7][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][10]_srl7_n_0\,
      Q => \^buf_im_reg[7][10]__0_0\,
      R => '0'
    );
\buf_im_reg[7][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][11]_srl7_n_0\,
      Q => \^buf_im_reg[7][11]__0_0\,
      R => '0'
    );
\buf_im_reg[7][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][12]_srl7_n_0\,
      Q => \^buf_im_reg[7][12]__0_0\,
      R => '0'
    );
\buf_im_reg[7][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][13]_srl7_n_0\,
      Q => \^buf_im_reg[7][13]__0_0\,
      R => '0'
    );
\buf_im_reg[7][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][14]_srl7_n_0\,
      Q => \^buf_im_reg[7][14]__0_0\,
      R => '0'
    );
\buf_im_reg[7][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][15]_srl7_n_0\,
      Q => \^buf_im_reg[7][15]__0_0\,
      R => '0'
    );
\buf_im_reg[7][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][1]_srl7_n_0\,
      Q => \^buf_im_reg[7][1]__0_0\,
      R => '0'
    );
\buf_im_reg[7][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][2]_srl7_n_0\,
      Q => \^buf_im_reg[7][2]__0_0\,
      R => '0'
    );
\buf_im_reg[7][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][3]_srl7_n_0\,
      Q => \^buf_im_reg[7][3]__0_0\,
      R => '0'
    );
\buf_im_reg[7][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][4]_srl7_n_0\,
      Q => \^buf_im_reg[7][4]__0_0\,
      R => '0'
    );
\buf_im_reg[7][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][5]_srl7_n_0\,
      Q => \^buf_im_reg[7][5]__0_0\,
      R => '0'
    );
\buf_im_reg[7][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][6]_srl7_n_0\,
      Q => \^buf_im_reg[7][6]__0_0\,
      R => '0'
    );
\buf_im_reg[7][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][7]_srl7_n_0\,
      Q => \^buf_im_reg[7][7]__0_0\,
      R => '0'
    );
\buf_im_reg[7][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][8]_srl7_n_0\,
      Q => \^buf_im_reg[7][8]__0_0\,
      R => '0'
    );
\buf_im_reg[7][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[6][9]_srl7_n_0\,
      Q => \^buf_im_reg[7][9]__0_0\,
      R => '0'
    );
\buf_re_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(0),
      Q => \buf_re_reg[6][0]_srl7_n_0\
    );
\buf_re_reg[6][10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(10),
      Q => \buf_re_reg[6][10]_srl7_n_0\
    );
\buf_re_reg[6][11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(11),
      Q => \buf_re_reg[6][11]_srl7_n_0\
    );
\buf_re_reg[6][12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(12),
      Q => \buf_re_reg[6][12]_srl7_n_0\
    );
\buf_re_reg[6][13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(13),
      Q => \buf_re_reg[6][13]_srl7_n_0\
    );
\buf_re_reg[6][14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(14),
      Q => \buf_re_reg[6][14]_srl7_n_0\
    );
\buf_re_reg[6][15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(15),
      Q => \buf_re_reg[6][15]_srl7_n_0\
    );
\buf_re_reg[6][1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(1),
      Q => \buf_re_reg[6][1]_srl7_n_0\
    );
\buf_re_reg[6][2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(2),
      Q => \buf_re_reg[6][2]_srl7_n_0\
    );
\buf_re_reg[6][3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(3),
      Q => \buf_re_reg[6][3]_srl7_n_0\
    );
\buf_re_reg[6][4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(4),
      Q => \buf_re_reg[6][4]_srl7_n_0\
    );
\buf_re_reg[6][5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(5),
      Q => \buf_re_reg[6][5]_srl7_n_0\
    );
\buf_re_reg[6][6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(6),
      Q => \buf_re_reg[6][6]_srl7_n_0\
    );
\buf_re_reg[6][7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(7),
      Q => \buf_re_reg[6][7]_srl7_n_0\
    );
\buf_re_reg[6][8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(8),
      Q => \buf_re_reg[6][8]_srl7_n_0\
    );
\buf_re_reg[6][9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db2_di_re(9),
      Q => \buf_re_reg[6][9]_srl7_n_0\
    );
\buf_re_reg[7][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][0]_srl7_n_0\,
      Q => \^buf_re_reg[7][0]__0_0\,
      R => '0'
    );
\buf_re_reg[7][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][10]_srl7_n_0\,
      Q => \^buf_re_reg[7][10]__0_0\,
      R => '0'
    );
\buf_re_reg[7][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][11]_srl7_n_0\,
      Q => \^buf_re_reg[7][11]__0_0\,
      R => '0'
    );
\buf_re_reg[7][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][12]_srl7_n_0\,
      Q => \^buf_re_reg[7][12]__0_0\,
      R => '0'
    );
\buf_re_reg[7][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][13]_srl7_n_0\,
      Q => \^buf_re_reg[7][13]__0_0\,
      R => '0'
    );
\buf_re_reg[7][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][14]_srl7_n_0\,
      Q => \^buf_re_reg[7][14]__0_0\,
      R => '0'
    );
\buf_re_reg[7][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][15]_srl7_n_0\,
      Q => \^buf_re_reg[7][15]__0_0\,
      R => '0'
    );
\buf_re_reg[7][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][1]_srl7_n_0\,
      Q => \^buf_re_reg[7][1]__0_0\,
      R => '0'
    );
\buf_re_reg[7][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][2]_srl7_n_0\,
      Q => \^buf_re_reg[7][2]__0_0\,
      R => '0'
    );
\buf_re_reg[7][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][3]_srl7_n_0\,
      Q => \^buf_re_reg[7][3]__0_0\,
      R => '0'
    );
\buf_re_reg[7][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][4]_srl7_n_0\,
      Q => \^buf_re_reg[7][4]__0_0\,
      R => '0'
    );
\buf_re_reg[7][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][5]_srl7_n_0\,
      Q => \^buf_re_reg[7][5]__0_0\,
      R => '0'
    );
\buf_re_reg[7][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][6]_srl7_n_0\,
      Q => \^buf_re_reg[7][6]__0_0\,
      R => '0'
    );
\buf_re_reg[7][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][7]_srl7_n_0\,
      Q => \^buf_re_reg[7][7]__0_0\,
      R => '0'
    );
\buf_re_reg[7][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][8]_srl7_n_0\,
      Q => \^buf_re_reg[7][8]__0_0\,
      R => '0'
    );
\buf_re_reg[7][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[6][9]_srl7_n_0\,
      Q => \^buf_re_reg[7][9]__0_0\,
      R => '0'
    );
\y0_im0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][7]__0_0\,
      I1 => \y0_im0_carry__2\(7),
      O => \buf_im_reg[7][7]__0_1\(3)
    );
\y0_im0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][6]__0_0\,
      I1 => \y0_im0_carry__2\(6),
      O => \buf_im_reg[7][7]__0_1\(2)
    );
\y0_im0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][5]__0_0\,
      I1 => \y0_im0_carry__2\(5),
      O => \buf_im_reg[7][7]__0_1\(1)
    );
\y0_im0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][4]__0_0\,
      I1 => \y0_im0_carry__2\(4),
      O => \buf_im_reg[7][7]__0_1\(0)
    );
\y0_im0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][11]__0_0\,
      I1 => \y0_im0_carry__2\(11),
      O => \buf_im_reg[7][11]__0_1\(3)
    );
\y0_im0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][10]__0_0\,
      I1 => \y0_im0_carry__2\(10),
      O => \buf_im_reg[7][11]__0_1\(2)
    );
\y0_im0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][9]__0_0\,
      I1 => \y0_im0_carry__2\(9),
      O => \buf_im_reg[7][11]__0_1\(1)
    );
\y0_im0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][8]__0_0\,
      I1 => \y0_im0_carry__2\(8),
      O => \buf_im_reg[7][11]__0_1\(0)
    );
\y0_im0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_im_reg[7][15]__0_0\,
      O => \buf_im_reg[7][15]__0_2\(0)
    );
\y0_im0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][15]__0_0\,
      I1 => \y0_im0_carry__2\(15),
      O => \buf_im_reg[7][15]__0_1\(3)
    );
\y0_im0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][14]__0_0\,
      I1 => \y0_im0_carry__2\(14),
      O => \buf_im_reg[7][15]__0_1\(2)
    );
\y0_im0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][13]__0_0\,
      I1 => \y0_im0_carry__2\(13),
      O => \buf_im_reg[7][15]__0_1\(1)
    );
\y0_im0_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][12]__0_0\,
      I1 => \y0_im0_carry__2\(12),
      O => \buf_im_reg[7][15]__0_1\(0)
    );
\y0_im0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][3]__0_0\,
      I1 => \y0_im0_carry__2\(3),
      O => \buf_im_reg[7][3]__0_1\(3)
    );
\y0_im0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][2]__0_0\,
      I1 => \y0_im0_carry__2\(2),
      O => \buf_im_reg[7][3]__0_1\(2)
    );
\y0_im0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][1]__0_0\,
      I1 => \y0_im0_carry__2\(1),
      O => \buf_im_reg[7][3]__0_1\(1)
    );
\y0_im0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[7][0]__0_0\,
      I1 => \y0_im0_carry__2\(0),
      O => \buf_im_reg[7][3]__0_1\(0)
    );
\y0_re0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][7]__0_0\,
      I1 => Q(7),
      O => \buf_re_reg[7][7]__0_1\(3)
    );
\y0_re0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][6]__0_0\,
      I1 => Q(6),
      O => \buf_re_reg[7][7]__0_1\(2)
    );
\y0_re0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][5]__0_0\,
      I1 => Q(5),
      O => \buf_re_reg[7][7]__0_1\(1)
    );
\y0_re0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][4]__0_0\,
      I1 => Q(4),
      O => \buf_re_reg[7][7]__0_1\(0)
    );
\y0_re0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][11]__0_0\,
      I1 => Q(11),
      O => \buf_re_reg[7][11]__0_1\(3)
    );
\y0_re0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][10]__0_0\,
      I1 => Q(10),
      O => \buf_re_reg[7][11]__0_1\(2)
    );
\y0_re0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][9]__0_0\,
      I1 => Q(9),
      O => \buf_re_reg[7][11]__0_1\(1)
    );
\y0_re0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][8]__0_0\,
      I1 => Q(8),
      O => \buf_re_reg[7][11]__0_1\(0)
    );
\y0_re0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[7][15]__0_0\,
      O => DI(0)
    );
\y0_re0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][15]__0_0\,
      I1 => Q(15),
      O => \buf_re_reg[7][15]__0_1\(3)
    );
\y0_re0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][14]__0_0\,
      I1 => Q(14),
      O => \buf_re_reg[7][15]__0_1\(2)
    );
\y0_re0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][13]__0_0\,
      I1 => Q(13),
      O => \buf_re_reg[7][15]__0_1\(1)
    );
\y0_re0_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][12]__0_0\,
      I1 => Q(12),
      O => \buf_re_reg[7][15]__0_1\(0)
    );
\y0_re0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][3]__0_0\,
      I1 => Q(3),
      O => \buf_re_reg[7][3]__0_1\(3)
    );
\y0_re0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][2]__0_0\,
      I1 => Q(2),
      O => \buf_re_reg[7][3]__0_1\(2)
    );
\y0_re0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][1]__0_0\,
      I1 => Q(1),
      O => \buf_re_reg[7][3]__0_1\(1)
    );
\y0_re0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[7][0]__0_0\,
      I1 => Q(0),
      O => \buf_re_reg[7][3]__0_1\(0)
    );
\y1_im0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(7),
      I1 => \^buf_im_reg[7][7]__0_0\,
      O => \bf1_do_im_reg[7]\(3)
    );
\y1_im0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(6),
      I1 => \^buf_im_reg[7][6]__0_0\,
      O => \bf1_do_im_reg[7]\(2)
    );
\y1_im0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(5),
      I1 => \^buf_im_reg[7][5]__0_0\,
      O => \bf1_do_im_reg[7]\(1)
    );
\y1_im0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(4),
      I1 => \^buf_im_reg[7][4]__0_0\,
      O => \bf1_do_im_reg[7]\(0)
    );
\y1_im0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(11),
      I1 => \^buf_im_reg[7][11]__0_0\,
      O => \bf1_do_im_reg[11]\(3)
    );
\y1_im0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(10),
      I1 => \^buf_im_reg[7][10]__0_0\,
      O => \bf1_do_im_reg[11]\(2)
    );
\y1_im0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(9),
      I1 => \^buf_im_reg[7][9]__0_0\,
      O => \bf1_do_im_reg[11]\(1)
    );
\y1_im0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(8),
      I1 => \^buf_im_reg[7][8]__0_0\,
      O => \bf1_do_im_reg[11]\(0)
    );
\y1_im0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(15),
      I1 => \^buf_im_reg[7][15]__0_0\,
      O => \bf1_do_im_reg[15]\(3)
    );
\y1_im0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(14),
      I1 => \^buf_im_reg[7][14]__0_0\,
      O => \bf1_do_im_reg[15]\(2)
    );
\y1_im0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(13),
      I1 => \^buf_im_reg[7][13]__0_0\,
      O => \bf1_do_im_reg[15]\(1)
    );
\y1_im0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(12),
      I1 => \^buf_im_reg[7][12]__0_0\,
      O => \bf1_do_im_reg[15]\(0)
    );
\y1_im0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(3),
      I1 => \^buf_im_reg[7][3]__0_0\,
      O => \bf1_do_im_reg[3]\(3)
    );
\y1_im0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(2),
      I1 => \^buf_im_reg[7][2]__0_0\,
      O => \bf1_do_im_reg[3]\(2)
    );
\y1_im0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(1),
      I1 => \^buf_im_reg[7][1]__0_0\,
      O => \bf1_do_im_reg[3]\(1)
    );
\y1_im0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(0),
      I1 => \^buf_im_reg[7][0]__0_0\,
      O => \bf1_do_im_reg[3]\(0)
    );
\y1_re0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \^buf_re_reg[7][7]__0_0\,
      O => \bf1_do_re_reg[7]\(3)
    );
\y1_re0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \^buf_re_reg[7][6]__0_0\,
      O => \bf1_do_re_reg[7]\(2)
    );
\y1_re0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \^buf_re_reg[7][5]__0_0\,
      O => \bf1_do_re_reg[7]\(1)
    );
\y1_re0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \^buf_re_reg[7][4]__0_0\,
      O => \bf1_do_re_reg[7]\(0)
    );
\y1_re0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \^buf_re_reg[7][11]__0_0\,
      O => \bf1_do_re_reg[11]\(3)
    );
\y1_re0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \^buf_re_reg[7][10]__0_0\,
      O => \bf1_do_re_reg[11]\(2)
    );
\y1_re0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \^buf_re_reg[7][9]__0_0\,
      O => \bf1_do_re_reg[11]\(1)
    );
\y1_re0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \^buf_re_reg[7][8]__0_0\,
      O => \bf1_do_re_reg[11]\(0)
    );
\y1_re0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \^buf_re_reg[7][15]__0_0\,
      O => \bf1_do_re_reg[15]\(3)
    );
\y1_re0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \^buf_re_reg[7][14]__0_0\,
      O => \bf1_do_re_reg[15]\(2)
    );
\y1_re0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \^buf_re_reg[7][13]__0_0\,
      O => \bf1_do_re_reg[15]\(1)
    );
\y1_re0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \^buf_re_reg[7][12]__0_0\,
      O => \bf1_do_re_reg[15]\(0)
    );
\y1_re0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \^buf_re_reg[7][3]__0_0\,
      O => S(3)
    );
\y1_re0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \^buf_re_reg[7][2]__0_0\,
      O => S(2)
    );
\y1_re0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \^buf_re_reg[7][1]__0_0\,
      O => S(1)
    );
\y1_re0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \^buf_re_reg[7][0]__0_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_DelayBuffer__parameterized3\ is
  port (
    \buf_re_reg[3][15]__0_0\ : out STD_LOGIC;
    \buf_re_reg[3][14]__0_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_re_reg[3][11]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[3][7]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][15]__0_0\ : out STD_LOGIC;
    \buf_im_reg[3][14]__0_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \buf_im_reg[3][11]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][7]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][3]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[3][15]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][15]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][15]__0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bf1_count_reg[1]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_re_reg[3][15]__0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[3][7]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[3][11]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][3]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][7]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][11]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[3][15]__0_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clock : in STD_LOGIC;
    \buf_im_reg[3][15]__0_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \add_re_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_im_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sub_re : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sub_im : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \bf1_do_re_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_im : in STD_LOGIC_VECTOR ( 14 downto 0 );
    add_re : in STD_LOGIC_VECTOR ( 14 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bf1_do_im_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_DelayBuffer__parameterized3\ : entity is "DelayBuffer";
end \system_fft128_0_0_DelayBuffer__parameterized3\;

architecture STRUCTURE of \system_fft128_0_0_DelayBuffer__parameterized3\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bf1_do_im[12]_i_3_n_0\ : STD_LOGIC;
  signal \bf1_do_im[12]_i_4_n_0\ : STD_LOGIC;
  signal \bf1_do_im[12]_i_5_n_0\ : STD_LOGIC;
  signal \bf1_do_im[12]_i_6_n_0\ : STD_LOGIC;
  signal \bf1_do_im[15]_i_4_n_0\ : STD_LOGIC;
  signal \bf1_do_im[15]_i_5_n_0\ : STD_LOGIC;
  signal \bf1_do_im[15]_i_6_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_3_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_4_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_5_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_6_n_0\ : STD_LOGIC;
  signal \bf1_do_im[4]_i_7_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_3_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_4_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_5_n_0\ : STD_LOGIC;
  signal \bf1_do_im[8]_i_6_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[15]_i_2__1_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[15]_i_2__1_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[15]_i_3__1_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \bf1_do_im_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \bf1_do_re_reg[15]_i_2__1_n_3\ : STD_LOGIC;
  signal bf1_sp_im1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \buf_im_reg[2][0]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][10]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][11]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][12]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][13]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][14]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][15]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][1]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][2]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][3]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][4]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][5]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][6]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][7]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][8]_srl3_n_0\ : STD_LOGIC;
  signal \buf_im_reg[2][9]_srl3_n_0\ : STD_LOGIC;
  signal \^buf_im_reg[3][11]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^buf_im_reg[3][14]__0_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^buf_im_reg[3][15]__0_0\ : STD_LOGIC;
  signal \^buf_im_reg[3][3]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^buf_im_reg[3][7]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \buf_re_reg[2][0]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][10]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][11]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][12]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][13]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][14]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][15]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][1]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][2]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][3]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][4]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][5]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][6]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][7]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][8]_srl3_n_0\ : STD_LOGIC;
  signal \buf_re_reg[2][9]_srl3_n_0\ : STD_LOGIC;
  signal \^buf_re_reg[3][11]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^buf_re_reg[3][14]__0_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^buf_re_reg[3][15]__0_0\ : STD_LOGIC;
  signal \^buf_re_reg[3][7]__0_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal db1_di_im : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal db1_di_re : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_bf1_do_im_reg[15]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bf1_do_im_reg[15]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bf1_do_im_reg[15]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bf1_do_im_reg[15]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bf1_do_re_reg[15]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bf1_do_re_reg[15]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buf_im_reg[2][0]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \buf_im_reg[2][0]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_im_reg[2][0]_srl3_i_1\ : label is "soft_lutpair107";
  attribute srl_bus_name of \buf_im_reg[2][10]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][10]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][10]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][10]_srl3_i_1\ : label is "soft_lutpair116";
  attribute srl_bus_name of \buf_im_reg[2][11]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][11]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][11]_srl3 ";
  attribute srl_bus_name of \buf_im_reg[2][12]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][12]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][12]_srl3 ";
  attribute srl_bus_name of \buf_im_reg[2][13]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][13]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][13]_srl3 ";
  attribute srl_bus_name of \buf_im_reg[2][14]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][14]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][14]_srl3 ";
  attribute srl_bus_name of \buf_im_reg[2][15]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][15]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][15]_srl3 ";
  attribute srl_bus_name of \buf_im_reg[2][1]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][1]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][1]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][1]_srl3_i_1\ : label is "soft_lutpair108";
  attribute srl_bus_name of \buf_im_reg[2][2]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][2]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][2]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][2]_srl3_i_1\ : label is "soft_lutpair109";
  attribute srl_bus_name of \buf_im_reg[2][3]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][3]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][3]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][3]_srl3_i_1\ : label is "soft_lutpair110";
  attribute srl_bus_name of \buf_im_reg[2][4]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][4]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][4]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][4]_srl3_i_1\ : label is "soft_lutpair111";
  attribute srl_bus_name of \buf_im_reg[2][5]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][5]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][5]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][5]_srl3_i_1\ : label is "soft_lutpair112";
  attribute srl_bus_name of \buf_im_reg[2][6]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][6]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][6]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][6]_srl3_i_1\ : label is "soft_lutpair113";
  attribute srl_bus_name of \buf_im_reg[2][7]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][7]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][7]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][7]_srl3_i_1\ : label is "soft_lutpair114";
  attribute srl_bus_name of \buf_im_reg[2][8]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][8]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][8]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][8]_srl3_i_1\ : label is "soft_lutpair115";
  attribute srl_bus_name of \buf_im_reg[2][9]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2] ";
  attribute srl_name of \buf_im_reg[2][9]_srl3\ : label is "\inst/SU3/DB1/buf_im_reg[2][9]_srl3 ";
  attribute SOFT_HLUTNM of \buf_im_reg[2][9]_srl3_i_1\ : label is "soft_lutpair116";
  attribute srl_bus_name of \buf_re_reg[2][0]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][0]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][0]_srl3_i_1\ : label is "soft_lutpair115";
  attribute srl_bus_name of \buf_re_reg[2][10]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][10]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][10]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][10]_srl3_i_1\ : label is "soft_lutpair106";
  attribute srl_bus_name of \buf_re_reg[2][11]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][11]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][11]_srl3 ";
  attribute srl_bus_name of \buf_re_reg[2][12]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][12]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][12]_srl3 ";
  attribute srl_bus_name of \buf_re_reg[2][13]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][13]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][13]_srl3 ";
  attribute srl_bus_name of \buf_re_reg[2][14]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][14]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][14]_srl3 ";
  attribute srl_bus_name of \buf_re_reg[2][15]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][15]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][15]_srl3 ";
  attribute srl_bus_name of \buf_re_reg[2][1]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][1]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][1]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][1]_srl3_i_1\ : label is "soft_lutpair114";
  attribute srl_bus_name of \buf_re_reg[2][2]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][2]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][2]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][2]_srl3_i_1\ : label is "soft_lutpair113";
  attribute srl_bus_name of \buf_re_reg[2][3]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][3]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][3]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][3]_srl3_i_1\ : label is "soft_lutpair112";
  attribute srl_bus_name of \buf_re_reg[2][4]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][4]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][4]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][4]_srl3_i_1\ : label is "soft_lutpair111";
  attribute srl_bus_name of \buf_re_reg[2][5]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][5]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][5]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][5]_srl3_i_1\ : label is "soft_lutpair110";
  attribute srl_bus_name of \buf_re_reg[2][6]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][6]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][6]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][6]_srl3_i_1\ : label is "soft_lutpair109";
  attribute srl_bus_name of \buf_re_reg[2][7]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][7]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][7]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][7]_srl3_i_1\ : label is "soft_lutpair108";
  attribute srl_bus_name of \buf_re_reg[2][8]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][8]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][8]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][8]_srl3_i_1\ : label is "soft_lutpair107";
  attribute srl_bus_name of \buf_re_reg[2][9]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2] ";
  attribute srl_name of \buf_re_reg[2][9]_srl3\ : label is "\inst/SU3/DB1/buf_re_reg[2][9]_srl3 ";
  attribute SOFT_HLUTNM of \buf_re_reg[2][9]_srl3_i_1\ : label is "soft_lutpair106";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \buf_im_reg[3][11]__0_0\(3 downto 0) <= \^buf_im_reg[3][11]__0_0\(3 downto 0);
  \buf_im_reg[3][14]__0_0\(2 downto 0) <= \^buf_im_reg[3][14]__0_0\(2 downto 0);
  \buf_im_reg[3][15]__0_0\ <= \^buf_im_reg[3][15]__0_0\;
  \buf_im_reg[3][3]__0_0\(3 downto 0) <= \^buf_im_reg[3][3]__0_0\(3 downto 0);
  \buf_im_reg[3][7]__0_0\(3 downto 0) <= \^buf_im_reg[3][7]__0_0\(3 downto 0);
  \buf_re_reg[3][11]__0_0\(3 downto 0) <= \^buf_re_reg[3][11]__0_0\(3 downto 0);
  \buf_re_reg[3][14]__0_0\(2 downto 0) <= \^buf_re_reg[3][14]__0_0\(2 downto 0);
  \buf_re_reg[3][15]__0_0\ <= \^buf_re_reg[3][15]__0_0\;
  \buf_re_reg[3][7]__0_0\(3 downto 0) <= \^buf_re_reg[3][7]__0_0\(3 downto 0);
\add_im_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][7]__0_0\(3),
      I1 => \add_im_carry__2\(7),
      O => \buf_im_reg[3][7]__0_1\(3)
    );
\add_im_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][7]__0_0\(2),
      I1 => \add_im_carry__2\(6),
      O => \buf_im_reg[3][7]__0_1\(2)
    );
\add_im_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][7]__0_0\(1),
      I1 => \add_im_carry__2\(5),
      O => \buf_im_reg[3][7]__0_1\(1)
    );
\add_im_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][7]__0_0\(0),
      I1 => \add_im_carry__2\(4),
      O => \buf_im_reg[3][7]__0_1\(0)
    );
\add_im_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][11]__0_0\(3),
      I1 => \add_im_carry__2\(11),
      O => \buf_im_reg[3][11]__0_1\(3)
    );
\add_im_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][11]__0_0\(2),
      I1 => \add_im_carry__2\(10),
      O => \buf_im_reg[3][11]__0_1\(2)
    );
\add_im_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][11]__0_0\(1),
      I1 => \add_im_carry__2\(9),
      O => \buf_im_reg[3][11]__0_1\(1)
    );
\add_im_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][11]__0_0\(0),
      I1 => \add_im_carry__2\(8),
      O => \buf_im_reg[3][11]__0_1\(0)
    );
\add_im_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_im_reg[3][15]__0_0\,
      O => \buf_im_reg[3][15]__0_2\(0)
    );
\add_im_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][15]__0_0\,
      I1 => \add_im_carry__2\(15),
      O => \buf_im_reg[3][15]__0_1\(3)
    );
\add_im_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][14]__0_0\(2),
      I1 => \add_im_carry__2\(14),
      O => \buf_im_reg[3][15]__0_1\(2)
    );
\add_im_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][14]__0_0\(1),
      I1 => \add_im_carry__2\(13),
      O => \buf_im_reg[3][15]__0_1\(1)
    );
\add_im_carry__2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][14]__0_0\(0),
      I1 => \add_im_carry__2\(12),
      O => \buf_im_reg[3][15]__0_1\(0)
    );
\add_im_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][3]__0_0\(3),
      I1 => \add_im_carry__2\(3),
      O => \buf_im_reg[3][3]__0_1\(3)
    );
\add_im_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][3]__0_0\(2),
      I1 => \add_im_carry__2\(2),
      O => \buf_im_reg[3][3]__0_1\(2)
    );
\add_im_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][3]__0_0\(1),
      I1 => \add_im_carry__2\(1),
      O => \buf_im_reg[3][3]__0_1\(1)
    );
\add_im_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[3][3]__0_0\(0),
      I1 => \add_im_carry__2\(0),
      O => \buf_im_reg[3][3]__0_1\(0)
    );
\add_re_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][7]__0_0\(3),
      I1 => \add_re_carry__2\(7),
      O => \buf_re_reg[3][7]__0_1\(3)
    );
\add_re_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][7]__0_0\(2),
      I1 => \add_re_carry__2\(6),
      O => \buf_re_reg[3][7]__0_1\(2)
    );
\add_re_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][7]__0_0\(1),
      I1 => \add_re_carry__2\(5),
      O => \buf_re_reg[3][7]__0_1\(1)
    );
\add_re_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][7]__0_0\(0),
      I1 => \add_re_carry__2\(4),
      O => \buf_re_reg[3][7]__0_1\(0)
    );
\add_re_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][11]__0_0\(3),
      I1 => \add_re_carry__2\(11),
      O => \buf_re_reg[3][11]__0_1\(3)
    );
\add_re_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][11]__0_0\(2),
      I1 => \add_re_carry__2\(10),
      O => \buf_re_reg[3][11]__0_1\(2)
    );
\add_re_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][11]__0_0\(1),
      I1 => \add_re_carry__2\(9),
      O => \buf_re_reg[3][11]__0_1\(1)
    );
\add_re_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][11]__0_0\(0),
      I1 => \add_re_carry__2\(8),
      O => \buf_re_reg[3][11]__0_1\(0)
    );
\add_re_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][15]__0_0\,
      O => \buf_re_reg[3][15]__0_2\(0)
    );
\add_re_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][15]__0_0\,
      I1 => \add_re_carry__2\(15),
      O => \buf_re_reg[3][15]__0_1\(3)
    );
\add_re_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][14]__0_0\(2),
      I1 => \add_re_carry__2\(14),
      O => \buf_re_reg[3][15]__0_1\(2)
    );
\add_re_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][14]__0_0\(1),
      I1 => \add_re_carry__2\(13),
      O => \buf_re_reg[3][15]__0_1\(1)
    );
\add_re_carry__2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[3][14]__0_0\(0),
      I1 => \add_re_carry__2\(12),
      O => \buf_re_reg[3][15]__0_1\(0)
    );
\add_re_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \add_re_carry__2\(3),
      O => S(3)
    );
\add_re_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(2),
      I1 => \add_re_carry__2\(2),
      O => S(2)
    );
\add_re_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \add_re_carry__2\(1),
      O => S(1)
    );
\add_re_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \add_re_carry__2\(0),
      O => S(0)
    );
\bf1_do_im[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][3]__0_0\(0),
      I3 => \^di\(0),
      I4 => Q(0),
      I5 => add_im(0),
      O => \bf1_count_reg[1]\(0)
    );
\bf1_do_im[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][11]__0_0\(2),
      I3 => bf1_sp_im1(10),
      I4 => Q(0),
      I5 => add_im(10),
      O => \bf1_count_reg[1]\(10)
    );
\bf1_do_im[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][11]__0_0\(3),
      I3 => bf1_sp_im1(11),
      I4 => Q(0),
      I5 => add_im(11),
      O => \bf1_count_reg[1]\(11)
    );
\bf1_do_im[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][14]__0_0\(0),
      I3 => bf1_sp_im1(12),
      I4 => Q(0),
      I5 => add_im(12),
      O => \bf1_count_reg[1]\(12)
    );
\bf1_do_im[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][14]__0_0\(0),
      O => \bf1_do_im[12]_i_3_n_0\
    );
\bf1_do_im[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][11]__0_0\(3),
      O => \bf1_do_im[12]_i_4_n_0\
    );
\bf1_do_im[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][11]__0_0\(2),
      O => \bf1_do_im[12]_i_5_n_0\
    );
\bf1_do_im[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][11]__0_0\(1),
      O => \bf1_do_im[12]_i_6_n_0\
    );
\bf1_do_im[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][14]__0_0\(1),
      I3 => bf1_sp_im1(13),
      I4 => Q(0),
      I5 => add_im(13),
      O => \bf1_count_reg[1]\(13)
    );
\bf1_do_im[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][14]__0_0\(2),
      I3 => bf1_sp_im1(14),
      I4 => Q(0),
      I5 => add_im(14),
      O => \bf1_count_reg[1]\(14)
    );
\bf1_do_im[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF870F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][15]__0_0\,
      I3 => bf1_sp_im1(15),
      I4 => \bf1_do_im_reg[15]_i_3__1_n_3\,
      I5 => Q(0),
      O => \bf1_count_reg[1]\(15)
    );
\bf1_do_im[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][15]__0_0\,
      O => \bf1_do_im[15]_i_4_n_0\
    );
\bf1_do_im[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][14]__0_0\(2),
      O => \bf1_do_im[15]_i_5_n_0\
    );
\bf1_do_im[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][14]__0_0\(1),
      O => \bf1_do_im[15]_i_6_n_0\
    );
\bf1_do_im[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][3]__0_0\(1),
      I3 => bf1_sp_im1(1),
      I4 => Q(0),
      I5 => add_im(1),
      O => \bf1_count_reg[1]\(1)
    );
\bf1_do_im[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][3]__0_0\(2),
      I3 => bf1_sp_im1(2),
      I4 => Q(0),
      I5 => add_im(2),
      O => \bf1_count_reg[1]\(2)
    );
\bf1_do_im[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][3]__0_0\(3),
      I3 => bf1_sp_im1(3),
      I4 => Q(0),
      I5 => add_im(3),
      O => \bf1_count_reg[1]\(3)
    );
\bf1_do_im[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][7]__0_0\(0),
      I3 => bf1_sp_im1(4),
      I4 => Q(0),
      I5 => add_im(4),
      O => \bf1_count_reg[1]\(4)
    );
\bf1_do_im[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \bf1_do_im[4]_i_3_n_0\
    );
\bf1_do_im[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][7]__0_0\(0),
      O => \bf1_do_im[4]_i_4_n_0\
    );
\bf1_do_im[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(3),
      O => \bf1_do_im[4]_i_5_n_0\
    );
\bf1_do_im[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(2),
      O => \bf1_do_im[4]_i_6_n_0\
    );
\bf1_do_im[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \bf1_do_im[4]_i_7_n_0\
    );
\bf1_do_im[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][7]__0_0\(1),
      I3 => bf1_sp_im1(5),
      I4 => Q(0),
      I5 => add_im(5),
      O => \bf1_count_reg[1]\(5)
    );
\bf1_do_im[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][7]__0_0\(2),
      I3 => bf1_sp_im1(6),
      I4 => Q(0),
      I5 => add_im(6),
      O => \bf1_count_reg[1]\(6)
    );
\bf1_do_im[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][7]__0_0\(3),
      I3 => bf1_sp_im1(7),
      I4 => Q(0),
      I5 => add_im(7),
      O => \bf1_count_reg[1]\(7)
    );
\bf1_do_im[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][11]__0_0\(0),
      I3 => bf1_sp_im1(8),
      I4 => Q(0),
      I5 => add_im(8),
      O => \bf1_count_reg[1]\(8)
    );
\bf1_do_im[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][11]__0_0\(0),
      O => \bf1_do_im[8]_i_3_n_0\
    );
\bf1_do_im[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][7]__0_0\(3),
      O => \bf1_do_im[8]_i_4_n_0\
    );
\bf1_do_im[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][7]__0_0\(2),
      O => \bf1_do_im[8]_i_5_n_0\
    );
\bf1_do_im[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[3][7]__0_0\(1),
      O => \bf1_do_im[8]_i_6_n_0\
    );
\bf1_do_im[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_im_reg[3][11]__0_0\(1),
      I3 => bf1_sp_im1(9),
      I4 => Q(0),
      I5 => add_im(9),
      O => \bf1_count_reg[1]\(9)
    );
\bf1_do_im_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[8]_i_2__1_n_0\,
      CO(3) => \bf1_do_im_reg[12]_i_2__1_n_0\,
      CO(2) => \bf1_do_im_reg[12]_i_2__1_n_1\,
      CO(1) => \bf1_do_im_reg[12]_i_2__1_n_2\,
      CO(0) => \bf1_do_im_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bf1_sp_im1(12 downto 9),
      S(3) => \bf1_do_im[12]_i_3_n_0\,
      S(2) => \bf1_do_im[12]_i_4_n_0\,
      S(1) => \bf1_do_im[12]_i_5_n_0\,
      S(0) => \bf1_do_im[12]_i_6_n_0\
    );
\bf1_do_im_reg[15]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[12]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_bf1_do_im_reg[15]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bf1_do_im_reg[15]_i_2__1_n_2\,
      CO(0) => \bf1_do_im_reg[15]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_bf1_do_im_reg[15]_i_2__1_O_UNCONNECTED\(3),
      O(2 downto 0) => bf1_sp_im1(15 downto 13),
      S(3) => '0',
      S(2) => \bf1_do_im[15]_i_4_n_0\,
      S(1) => \bf1_do_im[15]_i_5_n_0\,
      S(0) => \bf1_do_im[15]_i_6_n_0\
    );
\bf1_do_im_reg[15]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[15]\(0),
      CO(3 downto 1) => \NLW_bf1_do_im_reg[15]_i_3__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bf1_do_im_reg[15]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bf1_do_im_reg[15]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\bf1_do_im_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bf1_do_im_reg[4]_i_2__1_n_0\,
      CO(2) => \bf1_do_im_reg[4]_i_2__1_n_1\,
      CO(1) => \bf1_do_im_reg[4]_i_2__1_n_2\,
      CO(0) => \bf1_do_im_reg[4]_i_2__1_n_3\,
      CYINIT => \bf1_do_im[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bf1_sp_im1(4 downto 1),
      S(3) => \bf1_do_im[4]_i_4_n_0\,
      S(2) => \bf1_do_im[4]_i_5_n_0\,
      S(1) => \bf1_do_im[4]_i_6_n_0\,
      S(0) => \bf1_do_im[4]_i_7_n_0\
    );
\bf1_do_im_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bf1_do_im_reg[4]_i_2__1_n_0\,
      CO(3) => \bf1_do_im_reg[8]_i_2__1_n_0\,
      CO(2) => \bf1_do_im_reg[8]_i_2__1_n_1\,
      CO(1) => \bf1_do_im_reg[8]_i_2__1_n_2\,
      CO(0) => \bf1_do_im_reg[8]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bf1_sp_im1(8 downto 5),
      S(3) => \bf1_do_im[8]_i_3_n_0\,
      S(2) => \bf1_do_im[8]_i_4_n_0\,
      S(1) => \bf1_do_im[8]_i_5_n_0\,
      S(0) => \bf1_do_im[8]_i_6_n_0\
    );
\bf1_do_re[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^di\(0),
      I3 => \^buf_im_reg[3][3]__0_0\(0),
      I4 => Q(0),
      I5 => add_re(0),
      O => D(0)
    );
\bf1_do_re[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][11]__0_0\(2),
      I3 => \^buf_im_reg[3][11]__0_0\(2),
      I4 => Q(0),
      I5 => add_re(10),
      O => D(10)
    );
\bf1_do_re[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][11]__0_0\(3),
      I3 => \^buf_im_reg[3][11]__0_0\(3),
      I4 => Q(0),
      I5 => add_re(11),
      O => D(11)
    );
\bf1_do_re[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][14]__0_0\(0),
      I3 => \^buf_im_reg[3][14]__0_0\(0),
      I4 => Q(0),
      I5 => add_re(12),
      O => D(12)
    );
\bf1_do_re[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][14]__0_0\(1),
      I3 => \^buf_im_reg[3][14]__0_0\(1),
      I4 => Q(0),
      I5 => add_re(13),
      O => D(13)
    );
\bf1_do_re[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][14]__0_0\(2),
      I3 => \^buf_im_reg[3][14]__0_0\(2),
      I4 => Q(0),
      I5 => add_re(14),
      O => D(14)
    );
\bf1_do_re[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF870F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][15]__0_0\,
      I3 => \^buf_im_reg[3][15]__0_0\,
      I4 => \bf1_do_re_reg[15]_i_2__1_n_3\,
      I5 => Q(0),
      O => D(15)
    );
\bf1_do_re[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^di\(1),
      I3 => \^buf_im_reg[3][3]__0_0\(1),
      I4 => Q(0),
      I5 => add_re(1),
      O => D(1)
    );
\bf1_do_re[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^di\(2),
      I3 => \^buf_im_reg[3][3]__0_0\(2),
      I4 => Q(0),
      I5 => add_re(2),
      O => D(2)
    );
\bf1_do_re[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^di\(3),
      I3 => \^buf_im_reg[3][3]__0_0\(3),
      I4 => Q(0),
      I5 => add_re(3),
      O => D(3)
    );
\bf1_do_re[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][7]__0_0\(0),
      I3 => \^buf_im_reg[3][7]__0_0\(0),
      I4 => Q(0),
      I5 => add_re(4),
      O => D(4)
    );
\bf1_do_re[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][7]__0_0\(1),
      I3 => \^buf_im_reg[3][7]__0_0\(1),
      I4 => Q(0),
      I5 => add_re(5),
      O => D(5)
    );
\bf1_do_re[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][7]__0_0\(2),
      I3 => \^buf_im_reg[3][7]__0_0\(2),
      I4 => Q(0),
      I5 => add_re(6),
      O => D(6)
    );
\bf1_do_re[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][7]__0_0\(3),
      I3 => \^buf_im_reg[3][7]__0_0\(3),
      I4 => Q(0),
      I5 => add_re(7),
      O => D(7)
    );
\bf1_do_re[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][11]__0_0\(0),
      I3 => \^buf_im_reg[3][11]__0_0\(0),
      I4 => Q(0),
      I5 => add_re(8),
      O => D(8)
    );
\bf1_do_re[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \bf1_do_re_reg[15]\(0),
      I1 => \bf1_do_re_reg[15]\(1),
      I2 => \^buf_re_reg[3][11]__0_0\(1),
      I3 => \^buf_im_reg[3][11]__0_0\(1),
      I4 => Q(0),
      I5 => add_re(9),
      O => D(9)
    );
\bf1_do_re_reg[15]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 1) => \NLW_bf1_do_re_reg[15]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bf1_do_re_reg[15]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bf1_do_re_reg[15]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\buf_im_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(0),
      Q => \buf_im_reg[2][0]_srl3_n_0\
    );
\buf_im_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(0),
      I1 => Q(0),
      I2 => \add_im_carry__2\(0),
      O => db1_di_im(0)
    );
\buf_im_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(10),
      Q => \buf_im_reg[2][10]_srl3_n_0\
    );
\buf_im_reg[2][10]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(10),
      I1 => Q(0),
      I2 => \add_im_carry__2\(10),
      O => db1_di_im(10)
    );
\buf_im_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[3][15]__0_3\(0),
      Q => \buf_im_reg[2][11]_srl3_n_0\
    );
\buf_im_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[3][15]__0_3\(1),
      Q => \buf_im_reg[2][12]_srl3_n_0\
    );
\buf_im_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[3][15]__0_3\(2),
      Q => \buf_im_reg[2][13]_srl3_n_0\
    );
\buf_im_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[3][15]__0_3\(3),
      Q => \buf_im_reg[2][14]_srl3_n_0\
    );
\buf_im_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_im_reg[3][15]__0_3\(4),
      Q => \buf_im_reg[2][15]_srl3_n_0\
    );
\buf_im_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(1),
      Q => \buf_im_reg[2][1]_srl3_n_0\
    );
\buf_im_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(1),
      I1 => Q(0),
      I2 => \add_im_carry__2\(1),
      O => db1_di_im(1)
    );
\buf_im_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(2),
      Q => \buf_im_reg[2][2]_srl3_n_0\
    );
\buf_im_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(2),
      I1 => Q(0),
      I2 => \add_im_carry__2\(2),
      O => db1_di_im(2)
    );
\buf_im_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(3),
      Q => \buf_im_reg[2][3]_srl3_n_0\
    );
\buf_im_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(3),
      I1 => Q(0),
      I2 => \add_im_carry__2\(3),
      O => db1_di_im(3)
    );
\buf_im_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(4),
      Q => \buf_im_reg[2][4]_srl3_n_0\
    );
\buf_im_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(4),
      I1 => Q(0),
      I2 => \add_im_carry__2\(4),
      O => db1_di_im(4)
    );
\buf_im_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(5),
      Q => \buf_im_reg[2][5]_srl3_n_0\
    );
\buf_im_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(5),
      I1 => Q(0),
      I2 => \add_im_carry__2\(5),
      O => db1_di_im(5)
    );
\buf_im_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(6),
      Q => \buf_im_reg[2][6]_srl3_n_0\
    );
\buf_im_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(6),
      I1 => Q(0),
      I2 => \add_im_carry__2\(6),
      O => db1_di_im(6)
    );
\buf_im_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(7),
      Q => \buf_im_reg[2][7]_srl3_n_0\
    );
\buf_im_reg[2][7]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(7),
      I1 => Q(0),
      I2 => \add_im_carry__2\(7),
      O => db1_di_im(7)
    );
\buf_im_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(8),
      Q => \buf_im_reg[2][8]_srl3_n_0\
    );
\buf_im_reg[2][8]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(8),
      I1 => Q(0),
      I2 => \add_im_carry__2\(8),
      O => db1_di_im(8)
    );
\buf_im_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_im(9),
      Q => \buf_im_reg[2][9]_srl3_n_0\
    );
\buf_im_reg[2][9]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(9),
      I1 => Q(0),
      I2 => \add_im_carry__2\(9),
      O => db1_di_im(9)
    );
\buf_im_reg[3][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][0]_srl3_n_0\,
      Q => \^buf_im_reg[3][3]__0_0\(0),
      R => '0'
    );
\buf_im_reg[3][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][10]_srl3_n_0\,
      Q => \^buf_im_reg[3][11]__0_0\(2),
      R => '0'
    );
\buf_im_reg[3][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][11]_srl3_n_0\,
      Q => \^buf_im_reg[3][11]__0_0\(3),
      R => '0'
    );
\buf_im_reg[3][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][12]_srl3_n_0\,
      Q => \^buf_im_reg[3][14]__0_0\(0),
      R => '0'
    );
\buf_im_reg[3][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][13]_srl3_n_0\,
      Q => \^buf_im_reg[3][14]__0_0\(1),
      R => '0'
    );
\buf_im_reg[3][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][14]_srl3_n_0\,
      Q => \^buf_im_reg[3][14]__0_0\(2),
      R => '0'
    );
\buf_im_reg[3][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][15]_srl3_n_0\,
      Q => \^buf_im_reg[3][15]__0_0\,
      R => '0'
    );
\buf_im_reg[3][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][1]_srl3_n_0\,
      Q => \^buf_im_reg[3][3]__0_0\(1),
      R => '0'
    );
\buf_im_reg[3][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][2]_srl3_n_0\,
      Q => \^buf_im_reg[3][3]__0_0\(2),
      R => '0'
    );
\buf_im_reg[3][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][3]_srl3_n_0\,
      Q => \^buf_im_reg[3][3]__0_0\(3),
      R => '0'
    );
\buf_im_reg[3][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][4]_srl3_n_0\,
      Q => \^buf_im_reg[3][7]__0_0\(0),
      R => '0'
    );
\buf_im_reg[3][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][5]_srl3_n_0\,
      Q => \^buf_im_reg[3][7]__0_0\(1),
      R => '0'
    );
\buf_im_reg[3][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][6]_srl3_n_0\,
      Q => \^buf_im_reg[3][7]__0_0\(2),
      R => '0'
    );
\buf_im_reg[3][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][7]_srl3_n_0\,
      Q => \^buf_im_reg[3][7]__0_0\(3),
      R => '0'
    );
\buf_im_reg[3][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][8]_srl3_n_0\,
      Q => \^buf_im_reg[3][11]__0_0\(0),
      R => '0'
    );
\buf_im_reg[3][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[2][9]_srl3_n_0\,
      Q => \^buf_im_reg[3][11]__0_0\(1),
      R => '0'
    );
\buf_re_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(0),
      Q => \buf_re_reg[2][0]_srl3_n_0\
    );
\buf_re_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(0),
      I1 => Q(0),
      I2 => \add_re_carry__2\(0),
      O => db1_di_re(0)
    );
\buf_re_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(10),
      Q => \buf_re_reg[2][10]_srl3_n_0\
    );
\buf_re_reg[2][10]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(10),
      I1 => Q(0),
      I2 => \add_re_carry__2\(10),
      O => db1_di_re(10)
    );
\buf_re_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[3][15]__0_3\(0),
      Q => \buf_re_reg[2][11]_srl3_n_0\
    );
\buf_re_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[3][15]__0_3\(1),
      Q => \buf_re_reg[2][12]_srl3_n_0\
    );
\buf_re_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[3][15]__0_3\(2),
      Q => \buf_re_reg[2][13]_srl3_n_0\
    );
\buf_re_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[3][15]__0_3\(3),
      Q => \buf_re_reg[2][14]_srl3_n_0\
    );
\buf_re_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => \buf_re_reg[3][15]__0_3\(4),
      Q => \buf_re_reg[2][15]_srl3_n_0\
    );
\buf_re_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(1),
      Q => \buf_re_reg[2][1]_srl3_n_0\
    );
\buf_re_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(1),
      I1 => Q(0),
      I2 => \add_re_carry__2\(1),
      O => db1_di_re(1)
    );
\buf_re_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(2),
      Q => \buf_re_reg[2][2]_srl3_n_0\
    );
\buf_re_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(2),
      I1 => Q(0),
      I2 => \add_re_carry__2\(2),
      O => db1_di_re(2)
    );
\buf_re_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(3),
      Q => \buf_re_reg[2][3]_srl3_n_0\
    );
\buf_re_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(3),
      I1 => Q(0),
      I2 => \add_re_carry__2\(3),
      O => db1_di_re(3)
    );
\buf_re_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(4),
      Q => \buf_re_reg[2][4]_srl3_n_0\
    );
\buf_re_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(4),
      I1 => Q(0),
      I2 => \add_re_carry__2\(4),
      O => db1_di_re(4)
    );
\buf_re_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(5),
      Q => \buf_re_reg[2][5]_srl3_n_0\
    );
\buf_re_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(5),
      I1 => Q(0),
      I2 => \add_re_carry__2\(5),
      O => db1_di_re(5)
    );
\buf_re_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(6),
      Q => \buf_re_reg[2][6]_srl3_n_0\
    );
\buf_re_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(6),
      I1 => Q(0),
      I2 => \add_re_carry__2\(6),
      O => db1_di_re(6)
    );
\buf_re_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(7),
      Q => \buf_re_reg[2][7]_srl3_n_0\
    );
\buf_re_reg[2][7]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(7),
      I1 => Q(0),
      I2 => \add_re_carry__2\(7),
      O => db1_di_re(7)
    );
\buf_re_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(8),
      Q => \buf_re_reg[2][8]_srl3_n_0\
    );
\buf_re_reg[2][8]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(8),
      I1 => Q(0),
      I2 => \add_re_carry__2\(8),
      O => db1_di_re(8)
    );
\buf_re_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clock,
      D => db1_di_re(9),
      Q => \buf_re_reg[2][9]_srl3_n_0\
    );
\buf_re_reg[2][9]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(9),
      I1 => Q(0),
      I2 => \add_re_carry__2\(9),
      O => db1_di_re(9)
    );
\buf_re_reg[3][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][0]_srl3_n_0\,
      Q => \^di\(0),
      R => '0'
    );
\buf_re_reg[3][10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][10]_srl3_n_0\,
      Q => \^buf_re_reg[3][11]__0_0\(2),
      R => '0'
    );
\buf_re_reg[3][11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][11]_srl3_n_0\,
      Q => \^buf_re_reg[3][11]__0_0\(3),
      R => '0'
    );
\buf_re_reg[3][12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][12]_srl3_n_0\,
      Q => \^buf_re_reg[3][14]__0_0\(0),
      R => '0'
    );
\buf_re_reg[3][13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][13]_srl3_n_0\,
      Q => \^buf_re_reg[3][14]__0_0\(1),
      R => '0'
    );
\buf_re_reg[3][14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][14]_srl3_n_0\,
      Q => \^buf_re_reg[3][14]__0_0\(2),
      R => '0'
    );
\buf_re_reg[3][15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][15]_srl3_n_0\,
      Q => \^buf_re_reg[3][15]__0_0\,
      R => '0'
    );
\buf_re_reg[3][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][1]_srl3_n_0\,
      Q => \^di\(1),
      R => '0'
    );
\buf_re_reg[3][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][2]_srl3_n_0\,
      Q => \^di\(2),
      R => '0'
    );
\buf_re_reg[3][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][3]_srl3_n_0\,
      Q => \^di\(3),
      R => '0'
    );
\buf_re_reg[3][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][4]_srl3_n_0\,
      Q => \^buf_re_reg[3][7]__0_0\(0),
      R => '0'
    );
\buf_re_reg[3][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][5]_srl3_n_0\,
      Q => \^buf_re_reg[3][7]__0_0\(1),
      R => '0'
    );
\buf_re_reg[3][6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][6]_srl3_n_0\,
      Q => \^buf_re_reg[3][7]__0_0\(2),
      R => '0'
    );
\buf_re_reg[3][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][7]_srl3_n_0\,
      Q => \^buf_re_reg[3][7]__0_0\(3),
      R => '0'
    );
\buf_re_reg[3][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][8]_srl3_n_0\,
      Q => \^buf_re_reg[3][11]__0_0\(0),
      R => '0'
    );
\buf_re_reg[3][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg[2][9]_srl3_n_0\,
      Q => \^buf_re_reg[3][11]__0_0\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_DelayBuffer__parameterized4\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bf1_do_re_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_re_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bf1_do_im_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bf1_do_im_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[1][15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[1][15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[1][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[1][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[1][15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \y0_im0_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clock : in STD_LOGIC;
    \buf_im_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_DelayBuffer__parameterized4\ : entity is "DelayBuffer";
end \system_fft128_0_0_DelayBuffer__parameterized4\;

architecture STRUCTURE of \system_fft128_0_0_DelayBuffer__parameterized4\ is
  signal \^buf_im_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_im_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \buf_im_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \^buf_re_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_re_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \buf_re_reg_n_0_[0][9]\ : STD_LOGIC;
begin
  \buf_im_reg[1][15]_0\(15 downto 0) <= \^buf_im_reg[1][15]_0\(15 downto 0);
  \buf_re_reg[1][15]_0\(15 downto 0) <= \^buf_re_reg[1][15]_0\(15 downto 0);
\buf_im_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(0),
      Q => \buf_im_reg_n_0_[0][0]\,
      R => '0'
    );
\buf_im_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(10),
      Q => \buf_im_reg_n_0_[0][10]\,
      R => '0'
    );
\buf_im_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(11),
      Q => \buf_im_reg_n_0_[0][11]\,
      R => '0'
    );
\buf_im_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(12),
      Q => \buf_im_reg_n_0_[0][12]\,
      R => '0'
    );
\buf_im_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(13),
      Q => \buf_im_reg_n_0_[0][13]\,
      R => '0'
    );
\buf_im_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(14),
      Q => \buf_im_reg_n_0_[0][14]\,
      R => '0'
    );
\buf_im_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(15),
      Q => \buf_im_reg_n_0_[0][15]\,
      R => '0'
    );
\buf_im_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(1),
      Q => \buf_im_reg_n_0_[0][1]\,
      R => '0'
    );
\buf_im_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(2),
      Q => \buf_im_reg_n_0_[0][2]\,
      R => '0'
    );
\buf_im_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(3),
      Q => \buf_im_reg_n_0_[0][3]\,
      R => '0'
    );
\buf_im_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(4),
      Q => \buf_im_reg_n_0_[0][4]\,
      R => '0'
    );
\buf_im_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(5),
      Q => \buf_im_reg_n_0_[0][5]\,
      R => '0'
    );
\buf_im_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(6),
      Q => \buf_im_reg_n_0_[0][6]\,
      R => '0'
    );
\buf_im_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(7),
      Q => \buf_im_reg_n_0_[0][7]\,
      R => '0'
    );
\buf_im_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(8),
      Q => \buf_im_reg_n_0_[0][8]\,
      R => '0'
    );
\buf_im_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_0\(9),
      Q => \buf_im_reg_n_0_[0][9]\,
      R => '0'
    );
\buf_im_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][0]\,
      Q => \^buf_im_reg[1][15]_0\(0),
      R => '0'
    );
\buf_im_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][10]\,
      Q => \^buf_im_reg[1][15]_0\(10),
      R => '0'
    );
\buf_im_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][11]\,
      Q => \^buf_im_reg[1][15]_0\(11),
      R => '0'
    );
\buf_im_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][12]\,
      Q => \^buf_im_reg[1][15]_0\(12),
      R => '0'
    );
\buf_im_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][13]\,
      Q => \^buf_im_reg[1][15]_0\(13),
      R => '0'
    );
\buf_im_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][14]\,
      Q => \^buf_im_reg[1][15]_0\(14),
      R => '0'
    );
\buf_im_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][15]\,
      Q => \^buf_im_reg[1][15]_0\(15),
      R => '0'
    );
\buf_im_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][1]\,
      Q => \^buf_im_reg[1][15]_0\(1),
      R => '0'
    );
\buf_im_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][2]\,
      Q => \^buf_im_reg[1][15]_0\(2),
      R => '0'
    );
\buf_im_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][3]\,
      Q => \^buf_im_reg[1][15]_0\(3),
      R => '0'
    );
\buf_im_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][4]\,
      Q => \^buf_im_reg[1][15]_0\(4),
      R => '0'
    );
\buf_im_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][5]\,
      Q => \^buf_im_reg[1][15]_0\(5),
      R => '0'
    );
\buf_im_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][6]\,
      Q => \^buf_im_reg[1][15]_0\(6),
      R => '0'
    );
\buf_im_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][7]\,
      Q => \^buf_im_reg[1][15]_0\(7),
      R => '0'
    );
\buf_im_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][8]\,
      Q => \^buf_im_reg[1][15]_0\(8),
      R => '0'
    );
\buf_im_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg_n_0_[0][9]\,
      Q => \^buf_im_reg[1][15]_0\(9),
      R => '0'
    );
\buf_re_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(0),
      Q => \buf_re_reg_n_0_[0][0]\,
      R => '0'
    );
\buf_re_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(10),
      Q => \buf_re_reg_n_0_[0][10]\,
      R => '0'
    );
\buf_re_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(11),
      Q => \buf_re_reg_n_0_[0][11]\,
      R => '0'
    );
\buf_re_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(12),
      Q => \buf_re_reg_n_0_[0][12]\,
      R => '0'
    );
\buf_re_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(13),
      Q => \buf_re_reg_n_0_[0][13]\,
      R => '0'
    );
\buf_re_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(14),
      Q => \buf_re_reg_n_0_[0][14]\,
      R => '0'
    );
\buf_re_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(15),
      Q => \buf_re_reg_n_0_[0][15]\,
      R => '0'
    );
\buf_re_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(1),
      Q => \buf_re_reg_n_0_[0][1]\,
      R => '0'
    );
\buf_re_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(2),
      Q => \buf_re_reg_n_0_[0][2]\,
      R => '0'
    );
\buf_re_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(3),
      Q => \buf_re_reg_n_0_[0][3]\,
      R => '0'
    );
\buf_re_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(4),
      Q => \buf_re_reg_n_0_[0][4]\,
      R => '0'
    );
\buf_re_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(5),
      Q => \buf_re_reg_n_0_[0][5]\,
      R => '0'
    );
\buf_re_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(6),
      Q => \buf_re_reg_n_0_[0][6]\,
      R => '0'
    );
\buf_re_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(7),
      Q => \buf_re_reg_n_0_[0][7]\,
      R => '0'
    );
\buf_re_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(8),
      Q => \buf_re_reg_n_0_[0][8]\,
      R => '0'
    );
\buf_re_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(9),
      Q => \buf_re_reg_n_0_[0][9]\,
      R => '0'
    );
\buf_re_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][0]\,
      Q => \^buf_re_reg[1][15]_0\(0),
      R => '0'
    );
\buf_re_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][10]\,
      Q => \^buf_re_reg[1][15]_0\(10),
      R => '0'
    );
\buf_re_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][11]\,
      Q => \^buf_re_reg[1][15]_0\(11),
      R => '0'
    );
\buf_re_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][12]\,
      Q => \^buf_re_reg[1][15]_0\(12),
      R => '0'
    );
\buf_re_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][13]\,
      Q => \^buf_re_reg[1][15]_0\(13),
      R => '0'
    );
\buf_re_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][14]\,
      Q => \^buf_re_reg[1][15]_0\(14),
      R => '0'
    );
\buf_re_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][15]\,
      Q => \^buf_re_reg[1][15]_0\(15),
      R => '0'
    );
\buf_re_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][1]\,
      Q => \^buf_re_reg[1][15]_0\(1),
      R => '0'
    );
\buf_re_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][2]\,
      Q => \^buf_re_reg[1][15]_0\(2),
      R => '0'
    );
\buf_re_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][3]\,
      Q => \^buf_re_reg[1][15]_0\(3),
      R => '0'
    );
\buf_re_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][4]\,
      Q => \^buf_re_reg[1][15]_0\(4),
      R => '0'
    );
\buf_re_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][5]\,
      Q => \^buf_re_reg[1][15]_0\(5),
      R => '0'
    );
\buf_re_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][6]\,
      Q => \^buf_re_reg[1][15]_0\(6),
      R => '0'
    );
\buf_re_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][7]\,
      Q => \^buf_re_reg[1][15]_0\(7),
      R => '0'
    );
\buf_re_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][8]\,
      Q => \^buf_re_reg[1][15]_0\(8),
      R => '0'
    );
\buf_re_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_re_reg_n_0_[0][9]\,
      Q => \^buf_re_reg[1][15]_0\(9),
      R => '0'
    );
\y0_im0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(7),
      I1 => \y0_im0_carry__2\(7),
      O => \buf_im_reg[1][7]_0\(3)
    );
\y0_im0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(6),
      I1 => \y0_im0_carry__2\(6),
      O => \buf_im_reg[1][7]_0\(2)
    );
\y0_im0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(5),
      I1 => \y0_im0_carry__2\(5),
      O => \buf_im_reg[1][7]_0\(1)
    );
\y0_im0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(4),
      I1 => \y0_im0_carry__2\(4),
      O => \buf_im_reg[1][7]_0\(0)
    );
\y0_im0_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(11),
      I1 => \y0_im0_carry__2\(11),
      O => \buf_im_reg[1][11]_0\(3)
    );
\y0_im0_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(10),
      I1 => \y0_im0_carry__2\(10),
      O => \buf_im_reg[1][11]_0\(2)
    );
\y0_im0_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(9),
      I1 => \y0_im0_carry__2\(9),
      O => \buf_im_reg[1][11]_0\(1)
    );
\y0_im0_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(8),
      I1 => \y0_im0_carry__2\(8),
      O => \buf_im_reg[1][11]_0\(0)
    );
\y0_im0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(15),
      O => \buf_im_reg[1][15]_2\(0)
    );
\y0_im0_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(15),
      I1 => \y0_im0_carry__2\(15),
      O => \buf_im_reg[1][15]_1\(3)
    );
\y0_im0_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(14),
      I1 => \y0_im0_carry__2\(14),
      O => \buf_im_reg[1][15]_1\(2)
    );
\y0_im0_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(13),
      I1 => \y0_im0_carry__2\(13),
      O => \buf_im_reg[1][15]_1\(1)
    );
\y0_im0_carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(12),
      I1 => \y0_im0_carry__2\(12),
      O => \buf_im_reg[1][15]_1\(0)
    );
\y0_im0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(3),
      I1 => \y0_im0_carry__2\(3),
      O => \buf_im_reg[1][3]_0\(3)
    );
\y0_im0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(2),
      I1 => \y0_im0_carry__2\(2),
      O => \buf_im_reg[1][3]_0\(2)
    );
\y0_im0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(1),
      I1 => \y0_im0_carry__2\(1),
      O => \buf_im_reg[1][3]_0\(1)
    );
\y0_im0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[1][15]_0\(0),
      I1 => \y0_im0_carry__2\(0),
      O => \buf_im_reg[1][3]_0\(0)
    );
\y0_re0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(7),
      I1 => Q(7),
      O => \buf_re_reg[1][7]_0\(3)
    );
\y0_re0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(6),
      I1 => Q(6),
      O => \buf_re_reg[1][7]_0\(2)
    );
\y0_re0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(5),
      I1 => Q(5),
      O => \buf_re_reg[1][7]_0\(1)
    );
\y0_re0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(4),
      I1 => Q(4),
      O => \buf_re_reg[1][7]_0\(0)
    );
\y0_re0_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(11),
      I1 => Q(11),
      O => \buf_re_reg[1][11]_0\(3)
    );
\y0_re0_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(10),
      I1 => Q(10),
      O => \buf_re_reg[1][11]_0\(2)
    );
\y0_re0_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(9),
      I1 => Q(9),
      O => \buf_re_reg[1][11]_0\(1)
    );
\y0_re0_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(8),
      I1 => Q(8),
      O => \buf_re_reg[1][11]_0\(0)
    );
\y0_re0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(15),
      O => DI(0)
    );
\y0_re0_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(15),
      I1 => Q(15),
      O => \buf_re_reg[1][15]_1\(3)
    );
\y0_re0_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(14),
      I1 => Q(14),
      O => \buf_re_reg[1][15]_1\(2)
    );
\y0_re0_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(13),
      I1 => Q(13),
      O => \buf_re_reg[1][15]_1\(1)
    );
\y0_re0_carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(12),
      I1 => Q(12),
      O => \buf_re_reg[1][15]_1\(0)
    );
\y0_re0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(3),
      I1 => Q(3),
      O => \buf_re_reg[1][3]_0\(3)
    );
\y0_re0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(2),
      I1 => Q(2),
      O => \buf_re_reg[1][3]_0\(2)
    );
\y0_re0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(1),
      I1 => Q(1),
      O => \buf_re_reg[1][3]_0\(1)
    );
\y0_re0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_re_reg[1][15]_0\(0),
      I1 => Q(0),
      O => \buf_re_reg[1][3]_0\(0)
    );
\y1_im0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(7),
      I1 => \^buf_im_reg[1][15]_0\(7),
      O => \bf1_do_im_reg[7]\(3)
    );
\y1_im0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(6),
      I1 => \^buf_im_reg[1][15]_0\(6),
      O => \bf1_do_im_reg[7]\(2)
    );
\y1_im0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(5),
      I1 => \^buf_im_reg[1][15]_0\(5),
      O => \bf1_do_im_reg[7]\(1)
    );
\y1_im0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(4),
      I1 => \^buf_im_reg[1][15]_0\(4),
      O => \bf1_do_im_reg[7]\(0)
    );
\y1_im0_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(11),
      I1 => \^buf_im_reg[1][15]_0\(11),
      O => \bf1_do_im_reg[11]\(3)
    );
\y1_im0_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(10),
      I1 => \^buf_im_reg[1][15]_0\(10),
      O => \bf1_do_im_reg[11]\(2)
    );
\y1_im0_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(9),
      I1 => \^buf_im_reg[1][15]_0\(9),
      O => \bf1_do_im_reg[11]\(1)
    );
\y1_im0_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(8),
      I1 => \^buf_im_reg[1][15]_0\(8),
      O => \bf1_do_im_reg[11]\(0)
    );
\y1_im0_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(15),
      I1 => \^buf_im_reg[1][15]_0\(15),
      O => \bf1_do_im_reg[15]\(3)
    );
\y1_im0_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(14),
      I1 => \^buf_im_reg[1][15]_0\(14),
      O => \bf1_do_im_reg[15]\(2)
    );
\y1_im0_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(13),
      I1 => \^buf_im_reg[1][15]_0\(13),
      O => \bf1_do_im_reg[15]\(1)
    );
\y1_im0_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(12),
      I1 => \^buf_im_reg[1][15]_0\(12),
      O => \bf1_do_im_reg[15]\(0)
    );
\y1_im0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(3),
      I1 => \^buf_im_reg[1][15]_0\(3),
      O => \bf1_do_im_reg[3]\(3)
    );
\y1_im0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(2),
      I1 => \^buf_im_reg[1][15]_0\(2),
      O => \bf1_do_im_reg[3]\(2)
    );
\y1_im0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(1),
      I1 => \^buf_im_reg[1][15]_0\(1),
      O => \bf1_do_im_reg[3]\(1)
    );
\y1_im0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y0_im0_carry__2\(0),
      I1 => \^buf_im_reg[1][15]_0\(0),
      O => \bf1_do_im_reg[3]\(0)
    );
\y1_re0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \^buf_re_reg[1][15]_0\(7),
      O => \bf1_do_re_reg[7]\(3)
    );
\y1_re0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \^buf_re_reg[1][15]_0\(6),
      O => \bf1_do_re_reg[7]\(2)
    );
\y1_re0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \^buf_re_reg[1][15]_0\(5),
      O => \bf1_do_re_reg[7]\(1)
    );
\y1_re0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \^buf_re_reg[1][15]_0\(4),
      O => \bf1_do_re_reg[7]\(0)
    );
\y1_re0_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \^buf_re_reg[1][15]_0\(11),
      O => \bf1_do_re_reg[11]\(3)
    );
\y1_re0_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \^buf_re_reg[1][15]_0\(10),
      O => \bf1_do_re_reg[11]\(2)
    );
\y1_re0_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \^buf_re_reg[1][15]_0\(9),
      O => \bf1_do_re_reg[11]\(1)
    );
\y1_re0_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \^buf_re_reg[1][15]_0\(8),
      O => \bf1_do_re_reg[11]\(0)
    );
\y1_re0_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \^buf_re_reg[1][15]_0\(15),
      O => \bf1_do_re_reg[15]\(3)
    );
\y1_re0_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \^buf_re_reg[1][15]_0\(14),
      O => \bf1_do_re_reg[15]\(2)
    );
\y1_re0_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \^buf_re_reg[1][15]_0\(13),
      O => \bf1_do_re_reg[15]\(1)
    );
\y1_re0_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \^buf_re_reg[1][15]_0\(12),
      O => \bf1_do_re_reg[15]\(0)
    );
\y1_re0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \^buf_re_reg[1][15]_0\(3),
      O => S(3)
    );
\y1_re0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \^buf_re_reg[1][15]_0\(2),
      O => S(2)
    );
\y1_re0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \^buf_re_reg[1][15]_0\(1),
      O => S(1)
    );
\y1_re0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \^buf_re_reg[1][15]_0\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_DelayBuffer__parameterized5\ is
  port (
    \buf_re_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_re_reg[0][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[0][15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_re_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_im_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clock : in STD_LOGIC;
    \buf_im_reg[0][15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_DelayBuffer__parameterized5\ : entity is "DelayBuffer";
end \system_fft128_0_0_DelayBuffer__parameterized5\;

architecture STRUCTURE of \system_fft128_0_0_DelayBuffer__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^buf_im_reg[0][15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \buf_im_reg[0][15]_1\(15 downto 0) <= \^buf_im_reg[0][15]_1\(15 downto 0);
\add_im_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(7),
      I1 => \add_im_carry__2\(7),
      O => \buf_im_reg[0][7]_0\(3)
    );
\add_im_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(6),
      I1 => \add_im_carry__2\(6),
      O => \buf_im_reg[0][7]_0\(2)
    );
\add_im_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(5),
      I1 => \add_im_carry__2\(5),
      O => \buf_im_reg[0][7]_0\(1)
    );
\add_im_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(4),
      I1 => \add_im_carry__2\(4),
      O => \buf_im_reg[0][7]_0\(0)
    );
\add_im_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(11),
      I1 => \add_im_carry__2\(11),
      O => \buf_im_reg[0][11]_0\(3)
    );
\add_im_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(10),
      I1 => \add_im_carry__2\(10),
      O => \buf_im_reg[0][11]_0\(2)
    );
\add_im_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(9),
      I1 => \add_im_carry__2\(9),
      O => \buf_im_reg[0][11]_0\(1)
    );
\add_im_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(8),
      I1 => \add_im_carry__2\(8),
      O => \buf_im_reg[0][11]_0\(0)
    );
\add_im_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(15),
      O => \buf_im_reg[0][15]_2\(0)
    );
\add_im_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(15),
      I1 => \add_im_carry__2\(15),
      O => \buf_im_reg[0][15]_0\(3)
    );
\add_im_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(14),
      I1 => \add_im_carry__2\(14),
      O => \buf_im_reg[0][15]_0\(2)
    );
\add_im_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(13),
      I1 => \add_im_carry__2\(13),
      O => \buf_im_reg[0][15]_0\(1)
    );
\add_im_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(12),
      I1 => \add_im_carry__2\(12),
      O => \buf_im_reg[0][15]_0\(0)
    );
add_im_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(3),
      I1 => \add_im_carry__2\(3),
      O => \buf_im_reg[0][3]_0\(3)
    );
add_im_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(2),
      I1 => \add_im_carry__2\(2),
      O => \buf_im_reg[0][3]_0\(2)
    );
add_im_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(1),
      I1 => \add_im_carry__2\(1),
      O => \buf_im_reg[0][3]_0\(1)
    );
add_im_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^buf_im_reg[0][15]_1\(0),
      I1 => \add_im_carry__2\(0),
      O => \buf_im_reg[0][3]_0\(0)
    );
\add_re_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \add_re_carry__2\(7),
      O => \buf_re_reg[0][7]_0\(3)
    );
\add_re_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \add_re_carry__2\(6),
      O => \buf_re_reg[0][7]_0\(2)
    );
\add_re_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \add_re_carry__2\(5),
      O => \buf_re_reg[0][7]_0\(1)
    );
\add_re_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \add_re_carry__2\(4),
      O => \buf_re_reg[0][7]_0\(0)
    );
\add_re_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \add_re_carry__2\(11),
      O => \buf_re_reg[0][11]_0\(3)
    );
\add_re_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \add_re_carry__2\(10),
      O => \buf_re_reg[0][11]_0\(2)
    );
\add_re_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \add_re_carry__2\(9),
      O => \buf_re_reg[0][11]_0\(1)
    );
\add_re_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \add_re_carry__2\(8),
      O => \buf_re_reg[0][11]_0\(0)
    );
\add_re_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => DI(0)
    );
\add_re_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(15),
      I1 => \add_re_carry__2\(15),
      O => \buf_re_reg[0][15]_0\(3)
    );
\add_re_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \add_re_carry__2\(14),
      O => \buf_re_reg[0][15]_0\(2)
    );
\add_re_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \add_re_carry__2\(13),
      O => \buf_re_reg[0][15]_0\(1)
    );
\add_re_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \add_re_carry__2\(12),
      O => \buf_re_reg[0][15]_0\(0)
    );
add_re_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \add_re_carry__2\(3),
      O => \buf_re_reg[0][3]_0\(3)
    );
add_re_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \add_re_carry__2\(2),
      O => \buf_re_reg[0][3]_0\(2)
    );
add_re_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \add_re_carry__2\(1),
      O => \buf_re_reg[0][3]_0\(1)
    );
add_re_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \add_re_carry__2\(0),
      O => \buf_re_reg[0][3]_0\(0)
    );
\buf_im_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(0),
      Q => \^buf_im_reg[0][15]_1\(0),
      R => '0'
    );
\buf_im_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(10),
      Q => \^buf_im_reg[0][15]_1\(10),
      R => '0'
    );
\buf_im_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(11),
      Q => \^buf_im_reg[0][15]_1\(11),
      R => '0'
    );
\buf_im_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(12),
      Q => \^buf_im_reg[0][15]_1\(12),
      R => '0'
    );
\buf_im_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(13),
      Q => \^buf_im_reg[0][15]_1\(13),
      R => '0'
    );
\buf_im_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(14),
      Q => \^buf_im_reg[0][15]_1\(14),
      R => '0'
    );
\buf_im_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(15),
      Q => \^buf_im_reg[0][15]_1\(15),
      R => '0'
    );
\buf_im_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(1),
      Q => \^buf_im_reg[0][15]_1\(1),
      R => '0'
    );
\buf_im_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(2),
      Q => \^buf_im_reg[0][15]_1\(2),
      R => '0'
    );
\buf_im_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(3),
      Q => \^buf_im_reg[0][15]_1\(3),
      R => '0'
    );
\buf_im_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(4),
      Q => \^buf_im_reg[0][15]_1\(4),
      R => '0'
    );
\buf_im_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(5),
      Q => \^buf_im_reg[0][15]_1\(5),
      R => '0'
    );
\buf_im_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(6),
      Q => \^buf_im_reg[0][15]_1\(6),
      R => '0'
    );
\buf_im_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(7),
      Q => \^buf_im_reg[0][15]_1\(7),
      R => '0'
    );
\buf_im_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(8),
      Q => \^buf_im_reg[0][15]_1\(8),
      R => '0'
    );
\buf_im_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \buf_im_reg[0][15]_3\(9),
      Q => \^buf_im_reg[0][15]_1\(9),
      R => '0'
    );
\buf_re_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\buf_re_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\buf_re_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\buf_re_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\buf_re_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\buf_re_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\buf_re_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\buf_re_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\buf_re_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\buf_re_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\buf_re_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\buf_re_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\buf_re_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\buf_re_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\buf_re_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\buf_re_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_Multiply is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aibr_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clock : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aibi_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aibi_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tw_nz_1d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mu_do_im_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_Multiply : entity is "Multiply";
end system_fft128_0_0_Multiply;

architecture STRUCTURE of system_fft128_0_0_Multiply is
  signal aibi_n_100 : STD_LOGIC;
  signal aibi_n_101 : STD_LOGIC;
  signal aibi_n_102 : STD_LOGIC;
  signal aibi_n_103 : STD_LOGIC;
  signal aibi_n_104 : STD_LOGIC;
  signal aibi_n_105 : STD_LOGIC;
  signal aibi_n_74 : STD_LOGIC;
  signal aibi_n_91 : STD_LOGIC;
  signal aibi_n_92 : STD_LOGIC;
  signal aibi_n_93 : STD_LOGIC;
  signal aibi_n_94 : STD_LOGIC;
  signal aibi_n_95 : STD_LOGIC;
  signal aibi_n_96 : STD_LOGIC;
  signal aibi_n_97 : STD_LOGIC;
  signal aibi_n_98 : STD_LOGIC;
  signal aibi_n_99 : STD_LOGIC;
  signal aibr_n_100 : STD_LOGIC;
  signal aibr_n_101 : STD_LOGIC;
  signal aibr_n_102 : STD_LOGIC;
  signal aibr_n_103 : STD_LOGIC;
  signal aibr_n_104 : STD_LOGIC;
  signal aibr_n_105 : STD_LOGIC;
  signal aibr_n_74 : STD_LOGIC;
  signal aibr_n_91 : STD_LOGIC;
  signal aibr_n_92 : STD_LOGIC;
  signal aibr_n_93 : STD_LOGIC;
  signal aibr_n_94 : STD_LOGIC;
  signal aibr_n_95 : STD_LOGIC;
  signal aibr_n_96 : STD_LOGIC;
  signal aibr_n_97 : STD_LOGIC;
  signal aibr_n_98 : STD_LOGIC;
  signal aibr_n_99 : STD_LOGIC;
  signal arbi_n_100 : STD_LOGIC;
  signal arbi_n_101 : STD_LOGIC;
  signal arbi_n_102 : STD_LOGIC;
  signal arbi_n_103 : STD_LOGIC;
  signal arbi_n_104 : STD_LOGIC;
  signal arbi_n_105 : STD_LOGIC;
  signal arbi_n_74 : STD_LOGIC;
  signal arbi_n_91 : STD_LOGIC;
  signal arbi_n_92 : STD_LOGIC;
  signal arbi_n_93 : STD_LOGIC;
  signal arbi_n_94 : STD_LOGIC;
  signal arbi_n_95 : STD_LOGIC;
  signal arbi_n_96 : STD_LOGIC;
  signal arbi_n_97 : STD_LOGIC;
  signal arbi_n_98 : STD_LOGIC;
  signal arbi_n_99 : STD_LOGIC;
  signal arbr_n_100 : STD_LOGIC;
  signal arbr_n_101 : STD_LOGIC;
  signal arbr_n_102 : STD_LOGIC;
  signal arbr_n_103 : STD_LOGIC;
  signal arbr_n_104 : STD_LOGIC;
  signal arbr_n_105 : STD_LOGIC;
  signal arbr_n_74 : STD_LOGIC;
  signal arbr_n_91 : STD_LOGIC;
  signal arbr_n_92 : STD_LOGIC;
  signal arbr_n_93 : STD_LOGIC;
  signal arbr_n_94 : STD_LOGIC;
  signal arbr_n_95 : STD_LOGIC;
  signal arbr_n_96 : STD_LOGIC;
  signal arbr_n_97 : STD_LOGIC;
  signal arbr_n_98 : STD_LOGIC;
  signal arbr_n_99 : STD_LOGIC;
  signal \mu_do_im[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \mu_do_im_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \mu_do_re[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \mu_do_re_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal sc_aibi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sc_aibr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sc_arbi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sc_arbr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_aibi_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aibi_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aibi_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aibi_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_aibi_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_aibr_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aibr_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aibr_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aibr_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_aibr_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_arbi_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arbi_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arbi_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arbi_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_arbi_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_arbr_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arbr_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arbr_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arbr_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_arbr_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mu_do_im_reg[15]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mu_do_re_reg[15]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of aibi : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of aibr : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of arbi : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of arbr : label is "{SYNTH-11 {cell *THIS*}}";
begin
aibi: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => aibi_1(15),
      A(28) => aibi_1(15),
      A(27) => aibi_1(15),
      A(26) => aibi_1(15),
      A(25) => aibi_1(15),
      A(24) => aibi_1(15),
      A(23) => aibi_1(15),
      A(22) => aibi_1(15),
      A(21) => aibi_1(15),
      A(20) => aibi_1(15),
      A(19) => aibi_1(15),
      A(18) => aibi_1(15),
      A(17) => aibi_1(15),
      A(16) => aibi_1(15),
      A(15 downto 0) => aibi_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aibi_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aibi_0(0),
      B(16) => aibi_0(0),
      B(15) => aibi_0(0),
      B(14) => '0',
      B(13) => B(0),
      B(12 downto 11) => B"00",
      B(10) => B(0),
      B(9) => '0',
      B(8) => B(0),
      B(7) => '0',
      B(6) => B(0),
      B(5) => B(0),
      B(4) => B(0),
      B(3) => B(0),
      B(2) => B(0),
      B(1) => B(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aibi_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aibi_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aibi_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aibi_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_aibi_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_aibi_P_UNCONNECTED(47 downto 32),
      P(31) => aibi_n_74,
      P(30 downto 15) => sc_aibi(15 downto 0),
      P(14) => aibi_n_91,
      P(13) => aibi_n_92,
      P(12) => aibi_n_93,
      P(11) => aibi_n_94,
      P(10) => aibi_n_95,
      P(9) => aibi_n_96,
      P(8) => aibi_n_97,
      P(7) => aibi_n_98,
      P(6) => aibi_n_99,
      P(5) => aibi_n_100,
      P(4) => aibi_n_101,
      P(3) => aibi_n_102,
      P(2) => aibi_n_103,
      P(1) => aibi_n_104,
      P(0) => aibi_n_105,
      PATTERNBDETECT => NLW_aibi_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aibi_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_aibi_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aibi_UNDERFLOW_UNCONNECTED
    );
aibr: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => aibi_1(15),
      A(28) => aibi_1(15),
      A(27) => aibi_1(15),
      A(26) => aibi_1(15),
      A(25) => aibi_1(15),
      A(24) => aibi_1(15),
      A(23) => aibi_1(15),
      A(22) => aibi_1(15),
      A(21) => aibi_1(15),
      A(20) => aibi_1(15),
      A(19) => aibi_1(15),
      A(18) => aibi_1(15),
      A(17) => aibi_1(15),
      A(16) => aibi_1(15),
      A(15 downto 0) => aibi_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aibr_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(2),
      B(16) => B(2),
      B(15 downto 14) => B(2 downto 1),
      B(13 downto 12) => B(2 downto 1),
      B(11) => B(1),
      B(10 downto 9) => B(2 downto 1),
      B(8 downto 7) => B(2 downto 1),
      B(6) => B(2),
      B(5) => B(2),
      B(4) => B(2),
      B(3) => B(2),
      B(2) => B(2),
      B(1) => B(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aibr_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aibr_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aibr_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aibr_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_aibr_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_aibr_P_UNCONNECTED(47 downto 32),
      P(31) => aibr_n_74,
      P(30 downto 15) => sc_aibr(15 downto 0),
      P(14) => aibr_n_91,
      P(13) => aibr_n_92,
      P(12) => aibr_n_93,
      P(11) => aibr_n_94,
      P(10) => aibr_n_95,
      P(9) => aibr_n_96,
      P(8) => aibr_n_97,
      P(7) => aibr_n_98,
      P(6) => aibr_n_99,
      P(5) => aibr_n_100,
      P(4) => aibr_n_101,
      P(3) => aibr_n_102,
      P(2) => aibr_n_103,
      P(1) => aibr_n_104,
      P(0) => aibr_n_105,
      PATTERNBDETECT => NLW_aibr_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aibr_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_aibr_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aibr_UNDERFLOW_UNCONNECTED
    );
arbi: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arbi_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aibi_0(0),
      B(16) => aibi_0(0),
      B(15) => aibi_0(0),
      B(14) => '0',
      B(13) => B(0),
      B(12 downto 11) => B"00",
      B(10) => B(0),
      B(9) => '0',
      B(8) => B(0),
      B(7) => '0',
      B(6) => B(0),
      B(5) => B(0),
      B(4) => B(0),
      B(3) => B(0),
      B(2) => B(0),
      B(1) => B(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arbi_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arbi_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arbi_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arbi_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arbi_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_arbi_P_UNCONNECTED(47 downto 32),
      P(31) => arbi_n_74,
      P(30 downto 15) => sc_arbi(15 downto 0),
      P(14) => arbi_n_91,
      P(13) => arbi_n_92,
      P(12) => arbi_n_93,
      P(11) => arbi_n_94,
      P(10) => arbi_n_95,
      P(9) => arbi_n_96,
      P(8) => arbi_n_97,
      P(7) => arbi_n_98,
      P(6) => arbi_n_99,
      P(5) => arbi_n_100,
      P(4) => arbi_n_101,
      P(3) => arbi_n_102,
      P(2) => arbi_n_103,
      P(1) => arbi_n_104,
      P(0) => arbi_n_105,
      PATTERNBDETECT => NLW_arbi_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arbi_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arbi_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arbi_UNDERFLOW_UNCONNECTED
    );
arbr: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arbr_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(2),
      B(16) => B(2),
      B(15 downto 14) => B(2 downto 1),
      B(13 downto 12) => B(2 downto 1),
      B(11) => B(1),
      B(10 downto 9) => B(2 downto 1),
      B(8 downto 7) => B(2 downto 1),
      B(6) => B(2),
      B(5) => B(2),
      B(4) => B(2),
      B(3) => B(2),
      B(2) => B(2),
      B(1) => B(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arbr_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arbr_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arbr_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arbr_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arbr_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_arbr_P_UNCONNECTED(47 downto 32),
      P(31) => arbr_n_74,
      P(30 downto 15) => sc_arbr(15 downto 0),
      P(14) => arbr_n_91,
      P(13) => arbr_n_92,
      P(12) => arbr_n_93,
      P(11) => arbr_n_94,
      P(10) => arbr_n_95,
      P(9) => arbr_n_96,
      P(8) => arbr_n_97,
      P(7) => arbr_n_98,
      P(6) => arbr_n_99,
      P(5) => arbr_n_100,
      P(4) => arbr_n_101,
      P(3) => arbr_n_102,
      P(2) => arbr_n_103,
      P(1) => arbr_n_104,
      P(0) => arbr_n_105,
      PATTERNBDETECT => NLW_arbr_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arbr_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arbr_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arbr_UNDERFLOW_UNCONNECTED
    );
\mu_do_im[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(11),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_2__1_n_0\
    );
\mu_do_im[11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(10),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_3__1_n_0\
    );
\mu_do_im[11]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(9),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_4__1_n_0\
    );
\mu_do_im[11]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(8),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_5__1_n_0\
    );
\mu_do_im[11]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(11),
      I1 => \mu_do_im_reg[15]\(11),
      I2 => tw_nz_1d,
      I3 => sc_arbi(11),
      O => \mu_do_im[11]_i_6__1_n_0\
    );
\mu_do_im[11]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(10),
      I1 => \mu_do_im_reg[15]\(10),
      I2 => tw_nz_1d,
      I3 => sc_arbi(10),
      O => \mu_do_im[11]_i_7__1_n_0\
    );
\mu_do_im[11]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(9),
      I1 => \mu_do_im_reg[15]\(9),
      I2 => tw_nz_1d,
      I3 => sc_arbi(9),
      O => \mu_do_im[11]_i_8__1_n_0\
    );
\mu_do_im[11]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(8),
      I1 => \mu_do_im_reg[15]\(8),
      I2 => tw_nz_1d,
      I3 => sc_arbi(8),
      O => \mu_do_im[11]_i_9__1_n_0\
    );
\mu_do_im[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(14),
      I1 => tw_nz_1d,
      O => \mu_do_im[15]_i_2__1_n_0\
    );
\mu_do_im[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(13),
      I1 => tw_nz_1d,
      O => \mu_do_im[15]_i_3__1_n_0\
    );
\mu_do_im[15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(12),
      I1 => tw_nz_1d,
      O => \mu_do_im[15]_i_4__1_n_0\
    );
\mu_do_im[15]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(15),
      I1 => \mu_do_im_reg[15]\(15),
      I2 => tw_nz_1d,
      I3 => sc_arbi(15),
      O => \mu_do_im[15]_i_5__1_n_0\
    );
\mu_do_im[15]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(14),
      I1 => \mu_do_im_reg[15]\(14),
      I2 => tw_nz_1d,
      I3 => sc_arbi(14),
      O => \mu_do_im[15]_i_6__1_n_0\
    );
\mu_do_im[15]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(13),
      I1 => \mu_do_im_reg[15]\(13),
      I2 => tw_nz_1d,
      I3 => sc_arbi(13),
      O => \mu_do_im[15]_i_7__1_n_0\
    );
\mu_do_im[15]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(12),
      I1 => \mu_do_im_reg[15]\(12),
      I2 => tw_nz_1d,
      I3 => sc_arbi(12),
      O => \mu_do_im[15]_i_8__1_n_0\
    );
\mu_do_im[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(3),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_2__1_n_0\
    );
\mu_do_im[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(2),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_3__1_n_0\
    );
\mu_do_im[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(1),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_4__1_n_0\
    );
\mu_do_im[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(0),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_5__1_n_0\
    );
\mu_do_im[3]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(3),
      I1 => \mu_do_im_reg[15]\(3),
      I2 => tw_nz_1d,
      I3 => sc_arbi(3),
      O => \mu_do_im[3]_i_6__1_n_0\
    );
\mu_do_im[3]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(2),
      I1 => \mu_do_im_reg[15]\(2),
      I2 => tw_nz_1d,
      I3 => sc_arbi(2),
      O => \mu_do_im[3]_i_7__1_n_0\
    );
\mu_do_im[3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(1),
      I1 => \mu_do_im_reg[15]\(1),
      I2 => tw_nz_1d,
      I3 => sc_arbi(1),
      O => \mu_do_im[3]_i_8__1_n_0\
    );
\mu_do_im[3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(0),
      I1 => \mu_do_im_reg[15]\(0),
      I2 => tw_nz_1d,
      I3 => sc_arbi(0),
      O => \mu_do_im[3]_i_9__1_n_0\
    );
\mu_do_im[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(7),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_2__1_n_0\
    );
\mu_do_im[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(6),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_3__1_n_0\
    );
\mu_do_im[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(5),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_4__1_n_0\
    );
\mu_do_im[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(4),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_5__1_n_0\
    );
\mu_do_im[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(7),
      I1 => \mu_do_im_reg[15]\(7),
      I2 => tw_nz_1d,
      I3 => sc_arbi(7),
      O => \mu_do_im[7]_i_6__1_n_0\
    );
\mu_do_im[7]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(6),
      I1 => \mu_do_im_reg[15]\(6),
      I2 => tw_nz_1d,
      I3 => sc_arbi(6),
      O => \mu_do_im[7]_i_7__1_n_0\
    );
\mu_do_im[7]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(5),
      I1 => \mu_do_im_reg[15]\(5),
      I2 => tw_nz_1d,
      I3 => sc_arbi(5),
      O => \mu_do_im[7]_i_8__1_n_0\
    );
\mu_do_im[7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(4),
      I1 => \mu_do_im_reg[15]\(4),
      I2 => tw_nz_1d,
      I3 => sc_arbi(4),
      O => \mu_do_im[7]_i_9__1_n_0\
    );
\mu_do_im_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_im_reg[7]_i_1__1_n_0\,
      CO(3) => \mu_do_im_reg[11]_i_1__1_n_0\,
      CO(2) => \mu_do_im_reg[11]_i_1__1_n_1\,
      CO(1) => \mu_do_im_reg[11]_i_1__1_n_2\,
      CO(0) => \mu_do_im_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_im[11]_i_2__1_n_0\,
      DI(2) => \mu_do_im[11]_i_3__1_n_0\,
      DI(1) => \mu_do_im[11]_i_4__1_n_0\,
      DI(0) => \mu_do_im[11]_i_5__1_n_0\,
      O(3 downto 0) => aibr_0(11 downto 8),
      S(3) => \mu_do_im[11]_i_6__1_n_0\,
      S(2) => \mu_do_im[11]_i_7__1_n_0\,
      S(1) => \mu_do_im[11]_i_8__1_n_0\,
      S(0) => \mu_do_im[11]_i_9__1_n_0\
    );
\mu_do_im_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_im_reg[11]_i_1__1_n_0\,
      CO(3) => \NLW_mu_do_im_reg[15]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \mu_do_im_reg[15]_i_1__1_n_1\,
      CO(1) => \mu_do_im_reg[15]_i_1__1_n_2\,
      CO(0) => \mu_do_im_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mu_do_im[15]_i_2__1_n_0\,
      DI(1) => \mu_do_im[15]_i_3__1_n_0\,
      DI(0) => \mu_do_im[15]_i_4__1_n_0\,
      O(3 downto 0) => aibr_0(15 downto 12),
      S(3) => \mu_do_im[15]_i_5__1_n_0\,
      S(2) => \mu_do_im[15]_i_6__1_n_0\,
      S(1) => \mu_do_im[15]_i_7__1_n_0\,
      S(0) => \mu_do_im[15]_i_8__1_n_0\
    );
\mu_do_im_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mu_do_im_reg[3]_i_1__1_n_0\,
      CO(2) => \mu_do_im_reg[3]_i_1__1_n_1\,
      CO(1) => \mu_do_im_reg[3]_i_1__1_n_2\,
      CO(0) => \mu_do_im_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_im[3]_i_2__1_n_0\,
      DI(2) => \mu_do_im[3]_i_3__1_n_0\,
      DI(1) => \mu_do_im[3]_i_4__1_n_0\,
      DI(0) => \mu_do_im[3]_i_5__1_n_0\,
      O(3 downto 0) => aibr_0(3 downto 0),
      S(3) => \mu_do_im[3]_i_6__1_n_0\,
      S(2) => \mu_do_im[3]_i_7__1_n_0\,
      S(1) => \mu_do_im[3]_i_8__1_n_0\,
      S(0) => \mu_do_im[3]_i_9__1_n_0\
    );
\mu_do_im_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_im_reg[3]_i_1__1_n_0\,
      CO(3) => \mu_do_im_reg[7]_i_1__1_n_0\,
      CO(2) => \mu_do_im_reg[7]_i_1__1_n_1\,
      CO(1) => \mu_do_im_reg[7]_i_1__1_n_2\,
      CO(0) => \mu_do_im_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_im[7]_i_2__1_n_0\,
      DI(2) => \mu_do_im[7]_i_3__1_n_0\,
      DI(1) => \mu_do_im[7]_i_4__1_n_0\,
      DI(0) => \mu_do_im[7]_i_5__1_n_0\,
      O(3 downto 0) => aibr_0(7 downto 4),
      S(3) => \mu_do_im[7]_i_6__1_n_0\,
      S(2) => \mu_do_im[7]_i_7__1_n_0\,
      S(1) => \mu_do_im[7]_i_8__1_n_0\,
      S(0) => \mu_do_im[7]_i_9__1_n_0\
    );
\mu_do_re[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(11),
      O => \mu_do_re[11]_i_2__1_n_0\
    );
\mu_do_re[11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(10),
      O => \mu_do_re[11]_i_3__1_n_0\
    );
\mu_do_re[11]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(9),
      O => \mu_do_re[11]_i_4__1_n_0\
    );
\mu_do_re[11]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(8),
      O => \mu_do_re[11]_i_5__1_n_0\
    );
\mu_do_re[11]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(11),
      I1 => Q(11),
      I2 => tw_nz_1d,
      I3 => sc_arbr(11),
      O => \mu_do_re[11]_i_6__1_n_0\
    );
\mu_do_re[11]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(10),
      I1 => Q(10),
      I2 => tw_nz_1d,
      I3 => sc_arbr(10),
      O => \mu_do_re[11]_i_7__1_n_0\
    );
\mu_do_re[11]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(9),
      I1 => Q(9),
      I2 => tw_nz_1d,
      I3 => sc_arbr(9),
      O => \mu_do_re[11]_i_8__1_n_0\
    );
\mu_do_re[11]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(8),
      I1 => Q(8),
      I2 => tw_nz_1d,
      I3 => sc_arbr(8),
      O => \mu_do_re[11]_i_9__1_n_0\
    );
\mu_do_re[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(14),
      O => \mu_do_re[15]_i_2__1_n_0\
    );
\mu_do_re[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(13),
      O => \mu_do_re[15]_i_3__1_n_0\
    );
\mu_do_re[15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(12),
      O => \mu_do_re[15]_i_4__1_n_0\
    );
\mu_do_re[15]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(15),
      I1 => Q(15),
      I2 => tw_nz_1d,
      I3 => sc_arbr(15),
      O => \mu_do_re[15]_i_5__1_n_0\
    );
\mu_do_re[15]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(14),
      I1 => Q(14),
      I2 => tw_nz_1d,
      I3 => sc_arbr(14),
      O => \mu_do_re[15]_i_6__1_n_0\
    );
\mu_do_re[15]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(13),
      I1 => Q(13),
      I2 => tw_nz_1d,
      I3 => sc_arbr(13),
      O => \mu_do_re[15]_i_7__1_n_0\
    );
\mu_do_re[15]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(12),
      I1 => Q(12),
      I2 => tw_nz_1d,
      I3 => sc_arbr(12),
      O => \mu_do_re[15]_i_8__1_n_0\
    );
\mu_do_re[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(3),
      O => \mu_do_re[3]_i_2__1_n_0\
    );
\mu_do_re[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(2),
      O => \mu_do_re[3]_i_3__1_n_0\
    );
\mu_do_re[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(1),
      O => \mu_do_re[3]_i_4__1_n_0\
    );
\mu_do_re[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(0),
      O => \mu_do_re[3]_i_5__1_n_0\
    );
\mu_do_re[3]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(3),
      I1 => Q(3),
      I2 => tw_nz_1d,
      I3 => sc_arbr(3),
      O => \mu_do_re[3]_i_6__1_n_0\
    );
\mu_do_re[3]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(2),
      I1 => Q(2),
      I2 => tw_nz_1d,
      I3 => sc_arbr(2),
      O => \mu_do_re[3]_i_7__1_n_0\
    );
\mu_do_re[3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(1),
      I1 => Q(1),
      I2 => tw_nz_1d,
      I3 => sc_arbr(1),
      O => \mu_do_re[3]_i_8__1_n_0\
    );
\mu_do_re[3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(0),
      I1 => Q(0),
      I2 => tw_nz_1d,
      I3 => sc_arbr(0),
      O => \mu_do_re[3]_i_9__1_n_0\
    );
\mu_do_re[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(7),
      O => \mu_do_re[7]_i_2__1_n_0\
    );
\mu_do_re[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(6),
      O => \mu_do_re[7]_i_3__1_n_0\
    );
\mu_do_re[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(5),
      O => \mu_do_re[7]_i_4__1_n_0\
    );
\mu_do_re[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(4),
      O => \mu_do_re[7]_i_5__1_n_0\
    );
\mu_do_re[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(7),
      I1 => Q(7),
      I2 => tw_nz_1d,
      I3 => sc_arbr(7),
      O => \mu_do_re[7]_i_6__1_n_0\
    );
\mu_do_re[7]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(6),
      I1 => Q(6),
      I2 => tw_nz_1d,
      I3 => sc_arbr(6),
      O => \mu_do_re[7]_i_7__1_n_0\
    );
\mu_do_re[7]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(5),
      I1 => Q(5),
      I2 => tw_nz_1d,
      I3 => sc_arbr(5),
      O => \mu_do_re[7]_i_8__1_n_0\
    );
\mu_do_re[7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(4),
      I1 => Q(4),
      I2 => tw_nz_1d,
      I3 => sc_arbr(4),
      O => \mu_do_re[7]_i_9__1_n_0\
    );
\mu_do_re_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_re_reg[7]_i_1__1_n_0\,
      CO(3) => \mu_do_re_reg[11]_i_1__1_n_0\,
      CO(2) => \mu_do_re_reg[11]_i_1__1_n_1\,
      CO(1) => \mu_do_re_reg[11]_i_1__1_n_2\,
      CO(0) => \mu_do_re_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_re[11]_i_2__1_n_0\,
      DI(2) => \mu_do_re[11]_i_3__1_n_0\,
      DI(1) => \mu_do_re[11]_i_4__1_n_0\,
      DI(0) => \mu_do_re[11]_i_5__1_n_0\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \mu_do_re[11]_i_6__1_n_0\,
      S(2) => \mu_do_re[11]_i_7__1_n_0\,
      S(1) => \mu_do_re[11]_i_8__1_n_0\,
      S(0) => \mu_do_re[11]_i_9__1_n_0\
    );
\mu_do_re_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_re_reg[11]_i_1__1_n_0\,
      CO(3) => \NLW_mu_do_re_reg[15]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \mu_do_re_reg[15]_i_1__1_n_1\,
      CO(1) => \mu_do_re_reg[15]_i_1__1_n_2\,
      CO(0) => \mu_do_re_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mu_do_re[15]_i_2__1_n_0\,
      DI(1) => \mu_do_re[15]_i_3__1_n_0\,
      DI(0) => \mu_do_re[15]_i_4__1_n_0\,
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \mu_do_re[15]_i_5__1_n_0\,
      S(2) => \mu_do_re[15]_i_6__1_n_0\,
      S(1) => \mu_do_re[15]_i_7__1_n_0\,
      S(0) => \mu_do_re[15]_i_8__1_n_0\
    );
\mu_do_re_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mu_do_re_reg[3]_i_1__1_n_0\,
      CO(2) => \mu_do_re_reg[3]_i_1__1_n_1\,
      CO(1) => \mu_do_re_reg[3]_i_1__1_n_2\,
      CO(0) => \mu_do_re_reg[3]_i_1__1_n_3\,
      CYINIT => tw_nz_1d,
      DI(3) => \mu_do_re[3]_i_2__1_n_0\,
      DI(2) => \mu_do_re[3]_i_3__1_n_0\,
      DI(1) => \mu_do_re[3]_i_4__1_n_0\,
      DI(0) => \mu_do_re[3]_i_5__1_n_0\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \mu_do_re[3]_i_6__1_n_0\,
      S(2) => \mu_do_re[3]_i_7__1_n_0\,
      S(1) => \mu_do_re[3]_i_8__1_n_0\,
      S(0) => \mu_do_re[3]_i_9__1_n_0\
    );
\mu_do_re_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_re_reg[3]_i_1__1_n_0\,
      CO(3) => \mu_do_re_reg[7]_i_1__1_n_0\,
      CO(2) => \mu_do_re_reg[7]_i_1__1_n_1\,
      CO(1) => \mu_do_re_reg[7]_i_1__1_n_2\,
      CO(0) => \mu_do_re_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_re[7]_i_2__1_n_0\,
      DI(2) => \mu_do_re[7]_i_3__1_n_0\,
      DI(1) => \mu_do_re[7]_i_4__1_n_0\,
      DI(0) => \mu_do_re[7]_i_5__1_n_0\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \mu_do_re[7]_i_6__1_n_0\,
      S(2) => \mu_do_re[7]_i_7__1_n_0\,
      S(1) => \mu_do_re[7]_i_8__1_n_0\,
      S(0) => \mu_do_re[7]_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_Multiply_3 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aibr_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clock : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aibi_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aibi_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tw_nz_1d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mu_do_im_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_Multiply_3 : entity is "Multiply";
end system_fft128_0_0_Multiply_3;

architecture STRUCTURE of system_fft128_0_0_Multiply_3 is
  signal aibi_n_100 : STD_LOGIC;
  signal aibi_n_101 : STD_LOGIC;
  signal aibi_n_102 : STD_LOGIC;
  signal aibi_n_103 : STD_LOGIC;
  signal aibi_n_104 : STD_LOGIC;
  signal aibi_n_105 : STD_LOGIC;
  signal aibi_n_74 : STD_LOGIC;
  signal aibi_n_91 : STD_LOGIC;
  signal aibi_n_92 : STD_LOGIC;
  signal aibi_n_93 : STD_LOGIC;
  signal aibi_n_94 : STD_LOGIC;
  signal aibi_n_95 : STD_LOGIC;
  signal aibi_n_96 : STD_LOGIC;
  signal aibi_n_97 : STD_LOGIC;
  signal aibi_n_98 : STD_LOGIC;
  signal aibi_n_99 : STD_LOGIC;
  signal aibr_n_100 : STD_LOGIC;
  signal aibr_n_101 : STD_LOGIC;
  signal aibr_n_102 : STD_LOGIC;
  signal aibr_n_103 : STD_LOGIC;
  signal aibr_n_104 : STD_LOGIC;
  signal aibr_n_105 : STD_LOGIC;
  signal aibr_n_74 : STD_LOGIC;
  signal aibr_n_91 : STD_LOGIC;
  signal aibr_n_92 : STD_LOGIC;
  signal aibr_n_93 : STD_LOGIC;
  signal aibr_n_94 : STD_LOGIC;
  signal aibr_n_95 : STD_LOGIC;
  signal aibr_n_96 : STD_LOGIC;
  signal aibr_n_97 : STD_LOGIC;
  signal aibr_n_98 : STD_LOGIC;
  signal aibr_n_99 : STD_LOGIC;
  signal arbi_n_100 : STD_LOGIC;
  signal arbi_n_101 : STD_LOGIC;
  signal arbi_n_102 : STD_LOGIC;
  signal arbi_n_103 : STD_LOGIC;
  signal arbi_n_104 : STD_LOGIC;
  signal arbi_n_105 : STD_LOGIC;
  signal arbi_n_74 : STD_LOGIC;
  signal arbi_n_91 : STD_LOGIC;
  signal arbi_n_92 : STD_LOGIC;
  signal arbi_n_93 : STD_LOGIC;
  signal arbi_n_94 : STD_LOGIC;
  signal arbi_n_95 : STD_LOGIC;
  signal arbi_n_96 : STD_LOGIC;
  signal arbi_n_97 : STD_LOGIC;
  signal arbi_n_98 : STD_LOGIC;
  signal arbi_n_99 : STD_LOGIC;
  signal arbr_n_100 : STD_LOGIC;
  signal arbr_n_101 : STD_LOGIC;
  signal arbr_n_102 : STD_LOGIC;
  signal arbr_n_103 : STD_LOGIC;
  signal arbr_n_104 : STD_LOGIC;
  signal arbr_n_105 : STD_LOGIC;
  signal arbr_n_74 : STD_LOGIC;
  signal arbr_n_91 : STD_LOGIC;
  signal arbr_n_92 : STD_LOGIC;
  signal arbr_n_93 : STD_LOGIC;
  signal arbr_n_94 : STD_LOGIC;
  signal arbr_n_95 : STD_LOGIC;
  signal arbr_n_96 : STD_LOGIC;
  signal arbr_n_97 : STD_LOGIC;
  signal arbr_n_98 : STD_LOGIC;
  signal arbr_n_99 : STD_LOGIC;
  signal \mu_do_im[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \mu_do_im_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \mu_do_re[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \mu_do_re_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal sc_aibi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sc_aibr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sc_arbi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sc_arbr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_aibi_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aibi_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aibi_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aibi_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_aibi_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_aibr_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aibr_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aibr_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aibr_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_aibr_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_arbi_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arbi_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arbi_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arbi_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_arbi_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_arbr_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arbr_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arbr_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arbr_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_arbr_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mu_do_im_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mu_do_re_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of aibi : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of aibr : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of arbi : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of arbr : label is "{SYNTH-11 {cell *THIS*}}";
begin
aibi: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => aibi_1(15),
      A(28) => aibi_1(15),
      A(27) => aibi_1(15),
      A(26) => aibi_1(15),
      A(25) => aibi_1(15),
      A(24) => aibi_1(15),
      A(23) => aibi_1(15),
      A(22) => aibi_1(15),
      A(21) => aibi_1(15),
      A(20) => aibi_1(15),
      A(19) => aibi_1(15),
      A(18) => aibi_1(15),
      A(17) => aibi_1(15),
      A(16) => aibi_1(15),
      A(15 downto 0) => aibi_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aibi_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aibi_0(15),
      B(16) => aibi_0(15),
      B(15 downto 0) => aibi_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aibi_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aibi_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aibi_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aibi_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_aibi_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_aibi_P_UNCONNECTED(47 downto 32),
      P(31) => aibi_n_74,
      P(30 downto 15) => sc_aibi(15 downto 0),
      P(14) => aibi_n_91,
      P(13) => aibi_n_92,
      P(12) => aibi_n_93,
      P(11) => aibi_n_94,
      P(10) => aibi_n_95,
      P(9) => aibi_n_96,
      P(8) => aibi_n_97,
      P(7) => aibi_n_98,
      P(6) => aibi_n_99,
      P(5) => aibi_n_100,
      P(4) => aibi_n_101,
      P(3) => aibi_n_102,
      P(2) => aibi_n_103,
      P(1) => aibi_n_104,
      P(0) => aibi_n_105,
      PATTERNBDETECT => NLW_aibi_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aibi_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_aibi_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aibi_UNDERFLOW_UNCONNECTED
    );
aibr: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => aibi_1(15),
      A(28) => aibi_1(15),
      A(27) => aibi_1(15),
      A(26) => aibi_1(15),
      A(25) => aibi_1(15),
      A(24) => aibi_1(15),
      A(23) => aibi_1(15),
      A(22) => aibi_1(15),
      A(21) => aibi_1(15),
      A(20) => aibi_1(15),
      A(19) => aibi_1(15),
      A(18) => aibi_1(15),
      A(17) => aibi_1(15),
      A(16) => aibi_1(15),
      A(15 downto 0) => aibi_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aibr_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aibr_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aibr_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aibr_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aibr_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_aibr_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_aibr_P_UNCONNECTED(47 downto 32),
      P(31) => aibr_n_74,
      P(30 downto 15) => sc_aibr(15 downto 0),
      P(14) => aibr_n_91,
      P(13) => aibr_n_92,
      P(12) => aibr_n_93,
      P(11) => aibr_n_94,
      P(10) => aibr_n_95,
      P(9) => aibr_n_96,
      P(8) => aibr_n_97,
      P(7) => aibr_n_98,
      P(6) => aibr_n_99,
      P(5) => aibr_n_100,
      P(4) => aibr_n_101,
      P(3) => aibr_n_102,
      P(2) => aibr_n_103,
      P(1) => aibr_n_104,
      P(0) => aibr_n_105,
      PATTERNBDETECT => NLW_aibr_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aibr_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_aibr_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aibr_UNDERFLOW_UNCONNECTED
    );
arbi: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arbi_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aibi_0(15),
      B(16) => aibi_0(15),
      B(15 downto 0) => aibi_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arbi_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arbi_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arbi_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arbi_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arbi_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_arbi_P_UNCONNECTED(47 downto 32),
      P(31) => arbi_n_74,
      P(30 downto 15) => sc_arbi(15 downto 0),
      P(14) => arbi_n_91,
      P(13) => arbi_n_92,
      P(12) => arbi_n_93,
      P(11) => arbi_n_94,
      P(10) => arbi_n_95,
      P(9) => arbi_n_96,
      P(8) => arbi_n_97,
      P(7) => arbi_n_98,
      P(6) => arbi_n_99,
      P(5) => arbi_n_100,
      P(4) => arbi_n_101,
      P(3) => arbi_n_102,
      P(2) => arbi_n_103,
      P(1) => arbi_n_104,
      P(0) => arbi_n_105,
      PATTERNBDETECT => NLW_arbi_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arbi_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arbi_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arbi_UNDERFLOW_UNCONNECTED
    );
arbr: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arbr_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arbr_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arbr_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arbr_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arbr_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arbr_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_arbr_P_UNCONNECTED(47 downto 32),
      P(31) => arbr_n_74,
      P(30 downto 15) => sc_arbr(15 downto 0),
      P(14) => arbr_n_91,
      P(13) => arbr_n_92,
      P(12) => arbr_n_93,
      P(11) => arbr_n_94,
      P(10) => arbr_n_95,
      P(9) => arbr_n_96,
      P(8) => arbr_n_97,
      P(7) => arbr_n_98,
      P(6) => arbr_n_99,
      P(5) => arbr_n_100,
      P(4) => arbr_n_101,
      P(3) => arbr_n_102,
      P(2) => arbr_n_103,
      P(1) => arbr_n_104,
      P(0) => arbr_n_105,
      PATTERNBDETECT => NLW_arbr_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arbr_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arbr_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arbr_UNDERFLOW_UNCONNECTED
    );
\mu_do_im[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(11),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_2__0_n_0\
    );
\mu_do_im[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(10),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_3__0_n_0\
    );
\mu_do_im[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(9),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_4__0_n_0\
    );
\mu_do_im[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(8),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_5__0_n_0\
    );
\mu_do_im[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(11),
      I1 => \mu_do_im_reg[15]\(11),
      I2 => tw_nz_1d,
      I3 => sc_arbi(11),
      O => \mu_do_im[11]_i_6__0_n_0\
    );
\mu_do_im[11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(10),
      I1 => \mu_do_im_reg[15]\(10),
      I2 => tw_nz_1d,
      I3 => sc_arbi(10),
      O => \mu_do_im[11]_i_7__0_n_0\
    );
\mu_do_im[11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(9),
      I1 => \mu_do_im_reg[15]\(9),
      I2 => tw_nz_1d,
      I3 => sc_arbi(9),
      O => \mu_do_im[11]_i_8__0_n_0\
    );
\mu_do_im[11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(8),
      I1 => \mu_do_im_reg[15]\(8),
      I2 => tw_nz_1d,
      I3 => sc_arbi(8),
      O => \mu_do_im[11]_i_9__0_n_0\
    );
\mu_do_im[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(14),
      I1 => tw_nz_1d,
      O => \mu_do_im[15]_i_2__0_n_0\
    );
\mu_do_im[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(13),
      I1 => tw_nz_1d,
      O => \mu_do_im[15]_i_3__0_n_0\
    );
\mu_do_im[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(12),
      I1 => tw_nz_1d,
      O => \mu_do_im[15]_i_4__0_n_0\
    );
\mu_do_im[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(15),
      I1 => \mu_do_im_reg[15]\(15),
      I2 => tw_nz_1d,
      I3 => sc_arbi(15),
      O => \mu_do_im[15]_i_5__0_n_0\
    );
\mu_do_im[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(14),
      I1 => \mu_do_im_reg[15]\(14),
      I2 => tw_nz_1d,
      I3 => sc_arbi(14),
      O => \mu_do_im[15]_i_6__0_n_0\
    );
\mu_do_im[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(13),
      I1 => \mu_do_im_reg[15]\(13),
      I2 => tw_nz_1d,
      I3 => sc_arbi(13),
      O => \mu_do_im[15]_i_7__0_n_0\
    );
\mu_do_im[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(12),
      I1 => \mu_do_im_reg[15]\(12),
      I2 => tw_nz_1d,
      I3 => sc_arbi(12),
      O => \mu_do_im[15]_i_8__0_n_0\
    );
\mu_do_im[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(3),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_2__0_n_0\
    );
\mu_do_im[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(2),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_3__0_n_0\
    );
\mu_do_im[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(1),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_4__0_n_0\
    );
\mu_do_im[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(0),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_5__0_n_0\
    );
\mu_do_im[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(3),
      I1 => \mu_do_im_reg[15]\(3),
      I2 => tw_nz_1d,
      I3 => sc_arbi(3),
      O => \mu_do_im[3]_i_6__0_n_0\
    );
\mu_do_im[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(2),
      I1 => \mu_do_im_reg[15]\(2),
      I2 => tw_nz_1d,
      I3 => sc_arbi(2),
      O => \mu_do_im[3]_i_7__0_n_0\
    );
\mu_do_im[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(1),
      I1 => \mu_do_im_reg[15]\(1),
      I2 => tw_nz_1d,
      I3 => sc_arbi(1),
      O => \mu_do_im[3]_i_8__0_n_0\
    );
\mu_do_im[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(0),
      I1 => \mu_do_im_reg[15]\(0),
      I2 => tw_nz_1d,
      I3 => sc_arbi(0),
      O => \mu_do_im[3]_i_9__0_n_0\
    );
\mu_do_im[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(7),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_2__0_n_0\
    );
\mu_do_im[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(6),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_3__0_n_0\
    );
\mu_do_im[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(5),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_4__0_n_0\
    );
\mu_do_im[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(4),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_5__0_n_0\
    );
\mu_do_im[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(7),
      I1 => \mu_do_im_reg[15]\(7),
      I2 => tw_nz_1d,
      I3 => sc_arbi(7),
      O => \mu_do_im[7]_i_6__0_n_0\
    );
\mu_do_im[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(6),
      I1 => \mu_do_im_reg[15]\(6),
      I2 => tw_nz_1d,
      I3 => sc_arbi(6),
      O => \mu_do_im[7]_i_7__0_n_0\
    );
\mu_do_im[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(5),
      I1 => \mu_do_im_reg[15]\(5),
      I2 => tw_nz_1d,
      I3 => sc_arbi(5),
      O => \mu_do_im[7]_i_8__0_n_0\
    );
\mu_do_im[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(4),
      I1 => \mu_do_im_reg[15]\(4),
      I2 => tw_nz_1d,
      I3 => sc_arbi(4),
      O => \mu_do_im[7]_i_9__0_n_0\
    );
\mu_do_im_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_im_reg[7]_i_1__0_n_0\,
      CO(3) => \mu_do_im_reg[11]_i_1__0_n_0\,
      CO(2) => \mu_do_im_reg[11]_i_1__0_n_1\,
      CO(1) => \mu_do_im_reg[11]_i_1__0_n_2\,
      CO(0) => \mu_do_im_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_im[11]_i_2__0_n_0\,
      DI(2) => \mu_do_im[11]_i_3__0_n_0\,
      DI(1) => \mu_do_im[11]_i_4__0_n_0\,
      DI(0) => \mu_do_im[11]_i_5__0_n_0\,
      O(3 downto 0) => aibr_0(11 downto 8),
      S(3) => \mu_do_im[11]_i_6__0_n_0\,
      S(2) => \mu_do_im[11]_i_7__0_n_0\,
      S(1) => \mu_do_im[11]_i_8__0_n_0\,
      S(0) => \mu_do_im[11]_i_9__0_n_0\
    );
\mu_do_im_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_im_reg[11]_i_1__0_n_0\,
      CO(3) => \NLW_mu_do_im_reg[15]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \mu_do_im_reg[15]_i_1__0_n_1\,
      CO(1) => \mu_do_im_reg[15]_i_1__0_n_2\,
      CO(0) => \mu_do_im_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mu_do_im[15]_i_2__0_n_0\,
      DI(1) => \mu_do_im[15]_i_3__0_n_0\,
      DI(0) => \mu_do_im[15]_i_4__0_n_0\,
      O(3 downto 0) => aibr_0(15 downto 12),
      S(3) => \mu_do_im[15]_i_5__0_n_0\,
      S(2) => \mu_do_im[15]_i_6__0_n_0\,
      S(1) => \mu_do_im[15]_i_7__0_n_0\,
      S(0) => \mu_do_im[15]_i_8__0_n_0\
    );
\mu_do_im_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mu_do_im_reg[3]_i_1__0_n_0\,
      CO(2) => \mu_do_im_reg[3]_i_1__0_n_1\,
      CO(1) => \mu_do_im_reg[3]_i_1__0_n_2\,
      CO(0) => \mu_do_im_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_im[3]_i_2__0_n_0\,
      DI(2) => \mu_do_im[3]_i_3__0_n_0\,
      DI(1) => \mu_do_im[3]_i_4__0_n_0\,
      DI(0) => \mu_do_im[3]_i_5__0_n_0\,
      O(3 downto 0) => aibr_0(3 downto 0),
      S(3) => \mu_do_im[3]_i_6__0_n_0\,
      S(2) => \mu_do_im[3]_i_7__0_n_0\,
      S(1) => \mu_do_im[3]_i_8__0_n_0\,
      S(0) => \mu_do_im[3]_i_9__0_n_0\
    );
\mu_do_im_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_im_reg[3]_i_1__0_n_0\,
      CO(3) => \mu_do_im_reg[7]_i_1__0_n_0\,
      CO(2) => \mu_do_im_reg[7]_i_1__0_n_1\,
      CO(1) => \mu_do_im_reg[7]_i_1__0_n_2\,
      CO(0) => \mu_do_im_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_im[7]_i_2__0_n_0\,
      DI(2) => \mu_do_im[7]_i_3__0_n_0\,
      DI(1) => \mu_do_im[7]_i_4__0_n_0\,
      DI(0) => \mu_do_im[7]_i_5__0_n_0\,
      O(3 downto 0) => aibr_0(7 downto 4),
      S(3) => \mu_do_im[7]_i_6__0_n_0\,
      S(2) => \mu_do_im[7]_i_7__0_n_0\,
      S(1) => \mu_do_im[7]_i_8__0_n_0\,
      S(0) => \mu_do_im[7]_i_9__0_n_0\
    );
\mu_do_re[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(11),
      O => \mu_do_re[11]_i_2__0_n_0\
    );
\mu_do_re[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(10),
      O => \mu_do_re[11]_i_3__0_n_0\
    );
\mu_do_re[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(9),
      O => \mu_do_re[11]_i_4__0_n_0\
    );
\mu_do_re[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(8),
      O => \mu_do_re[11]_i_5__0_n_0\
    );
\mu_do_re[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(11),
      I1 => Q(11),
      I2 => tw_nz_1d,
      I3 => sc_arbr(11),
      O => \mu_do_re[11]_i_6__0_n_0\
    );
\mu_do_re[11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(10),
      I1 => Q(10),
      I2 => tw_nz_1d,
      I3 => sc_arbr(10),
      O => \mu_do_re[11]_i_7__0_n_0\
    );
\mu_do_re[11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(9),
      I1 => Q(9),
      I2 => tw_nz_1d,
      I3 => sc_arbr(9),
      O => \mu_do_re[11]_i_8__0_n_0\
    );
\mu_do_re[11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(8),
      I1 => Q(8),
      I2 => tw_nz_1d,
      I3 => sc_arbr(8),
      O => \mu_do_re[11]_i_9__0_n_0\
    );
\mu_do_re[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(14),
      O => \mu_do_re[15]_i_2__0_n_0\
    );
\mu_do_re[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(13),
      O => \mu_do_re[15]_i_3__0_n_0\
    );
\mu_do_re[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(12),
      O => \mu_do_re[15]_i_4__0_n_0\
    );
\mu_do_re[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(15),
      I1 => Q(15),
      I2 => tw_nz_1d,
      I3 => sc_arbr(15),
      O => \mu_do_re[15]_i_5__0_n_0\
    );
\mu_do_re[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(14),
      I1 => Q(14),
      I2 => tw_nz_1d,
      I3 => sc_arbr(14),
      O => \mu_do_re[15]_i_6__0_n_0\
    );
\mu_do_re[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(13),
      I1 => Q(13),
      I2 => tw_nz_1d,
      I3 => sc_arbr(13),
      O => \mu_do_re[15]_i_7__0_n_0\
    );
\mu_do_re[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(12),
      I1 => Q(12),
      I2 => tw_nz_1d,
      I3 => sc_arbr(12),
      O => \mu_do_re[15]_i_8__0_n_0\
    );
\mu_do_re[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(3),
      O => \mu_do_re[3]_i_2__0_n_0\
    );
\mu_do_re[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(2),
      O => \mu_do_re[3]_i_3__0_n_0\
    );
\mu_do_re[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(1),
      O => \mu_do_re[3]_i_4__0_n_0\
    );
\mu_do_re[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(0),
      O => \mu_do_re[3]_i_5__0_n_0\
    );
\mu_do_re[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(3),
      I1 => Q(3),
      I2 => tw_nz_1d,
      I3 => sc_arbr(3),
      O => \mu_do_re[3]_i_6__0_n_0\
    );
\mu_do_re[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(2),
      I1 => Q(2),
      I2 => tw_nz_1d,
      I3 => sc_arbr(2),
      O => \mu_do_re[3]_i_7__0_n_0\
    );
\mu_do_re[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(1),
      I1 => Q(1),
      I2 => tw_nz_1d,
      I3 => sc_arbr(1),
      O => \mu_do_re[3]_i_8__0_n_0\
    );
\mu_do_re[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(0),
      I1 => Q(0),
      I2 => tw_nz_1d,
      I3 => sc_arbr(0),
      O => \mu_do_re[3]_i_9__0_n_0\
    );
\mu_do_re[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(7),
      O => \mu_do_re[7]_i_2__0_n_0\
    );
\mu_do_re[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(6),
      O => \mu_do_re[7]_i_3__0_n_0\
    );
\mu_do_re[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(5),
      O => \mu_do_re[7]_i_4__0_n_0\
    );
\mu_do_re[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(4),
      O => \mu_do_re[7]_i_5__0_n_0\
    );
\mu_do_re[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(7),
      I1 => Q(7),
      I2 => tw_nz_1d,
      I3 => sc_arbr(7),
      O => \mu_do_re[7]_i_6__0_n_0\
    );
\mu_do_re[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(6),
      I1 => Q(6),
      I2 => tw_nz_1d,
      I3 => sc_arbr(6),
      O => \mu_do_re[7]_i_7__0_n_0\
    );
\mu_do_re[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(5),
      I1 => Q(5),
      I2 => tw_nz_1d,
      I3 => sc_arbr(5),
      O => \mu_do_re[7]_i_8__0_n_0\
    );
\mu_do_re[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(4),
      I1 => Q(4),
      I2 => tw_nz_1d,
      I3 => sc_arbr(4),
      O => \mu_do_re[7]_i_9__0_n_0\
    );
\mu_do_re_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_re_reg[7]_i_1__0_n_0\,
      CO(3) => \mu_do_re_reg[11]_i_1__0_n_0\,
      CO(2) => \mu_do_re_reg[11]_i_1__0_n_1\,
      CO(1) => \mu_do_re_reg[11]_i_1__0_n_2\,
      CO(0) => \mu_do_re_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_re[11]_i_2__0_n_0\,
      DI(2) => \mu_do_re[11]_i_3__0_n_0\,
      DI(1) => \mu_do_re[11]_i_4__0_n_0\,
      DI(0) => \mu_do_re[11]_i_5__0_n_0\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \mu_do_re[11]_i_6__0_n_0\,
      S(2) => \mu_do_re[11]_i_7__0_n_0\,
      S(1) => \mu_do_re[11]_i_8__0_n_0\,
      S(0) => \mu_do_re[11]_i_9__0_n_0\
    );
\mu_do_re_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_re_reg[11]_i_1__0_n_0\,
      CO(3) => \NLW_mu_do_re_reg[15]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \mu_do_re_reg[15]_i_1__0_n_1\,
      CO(1) => \mu_do_re_reg[15]_i_1__0_n_2\,
      CO(0) => \mu_do_re_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mu_do_re[15]_i_2__0_n_0\,
      DI(1) => \mu_do_re[15]_i_3__0_n_0\,
      DI(0) => \mu_do_re[15]_i_4__0_n_0\,
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \mu_do_re[15]_i_5__0_n_0\,
      S(2) => \mu_do_re[15]_i_6__0_n_0\,
      S(1) => \mu_do_re[15]_i_7__0_n_0\,
      S(0) => \mu_do_re[15]_i_8__0_n_0\
    );
\mu_do_re_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mu_do_re_reg[3]_i_1__0_n_0\,
      CO(2) => \mu_do_re_reg[3]_i_1__0_n_1\,
      CO(1) => \mu_do_re_reg[3]_i_1__0_n_2\,
      CO(0) => \mu_do_re_reg[3]_i_1__0_n_3\,
      CYINIT => tw_nz_1d,
      DI(3) => \mu_do_re[3]_i_2__0_n_0\,
      DI(2) => \mu_do_re[3]_i_3__0_n_0\,
      DI(1) => \mu_do_re[3]_i_4__0_n_0\,
      DI(0) => \mu_do_re[3]_i_5__0_n_0\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \mu_do_re[3]_i_6__0_n_0\,
      S(2) => \mu_do_re[3]_i_7__0_n_0\,
      S(1) => \mu_do_re[3]_i_8__0_n_0\,
      S(0) => \mu_do_re[3]_i_9__0_n_0\
    );
\mu_do_re_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_re_reg[3]_i_1__0_n_0\,
      CO(3) => \mu_do_re_reg[7]_i_1__0_n_0\,
      CO(2) => \mu_do_re_reg[7]_i_1__0_n_1\,
      CO(1) => \mu_do_re_reg[7]_i_1__0_n_2\,
      CO(0) => \mu_do_re_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_re[7]_i_2__0_n_0\,
      DI(2) => \mu_do_re[7]_i_3__0_n_0\,
      DI(1) => \mu_do_re[7]_i_4__0_n_0\,
      DI(0) => \mu_do_re[7]_i_5__0_n_0\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \mu_do_re[7]_i_6__0_n_0\,
      S(2) => \mu_do_re[7]_i_7__0_n_0\,
      S(1) => \mu_do_re[7]_i_8__0_n_0\,
      S(0) => \mu_do_re[7]_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_Multiply_7 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aibr_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clock : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aibi_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aibi_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tw_nz_1d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mu_do_im_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_Multiply_7 : entity is "Multiply";
end system_fft128_0_0_Multiply_7;

architecture STRUCTURE of system_fft128_0_0_Multiply_7 is
  signal aibi_n_100 : STD_LOGIC;
  signal aibi_n_101 : STD_LOGIC;
  signal aibi_n_102 : STD_LOGIC;
  signal aibi_n_103 : STD_LOGIC;
  signal aibi_n_104 : STD_LOGIC;
  signal aibi_n_105 : STD_LOGIC;
  signal aibi_n_74 : STD_LOGIC;
  signal aibi_n_91 : STD_LOGIC;
  signal aibi_n_92 : STD_LOGIC;
  signal aibi_n_93 : STD_LOGIC;
  signal aibi_n_94 : STD_LOGIC;
  signal aibi_n_95 : STD_LOGIC;
  signal aibi_n_96 : STD_LOGIC;
  signal aibi_n_97 : STD_LOGIC;
  signal aibi_n_98 : STD_LOGIC;
  signal aibi_n_99 : STD_LOGIC;
  signal aibr_n_100 : STD_LOGIC;
  signal aibr_n_101 : STD_LOGIC;
  signal aibr_n_102 : STD_LOGIC;
  signal aibr_n_103 : STD_LOGIC;
  signal aibr_n_104 : STD_LOGIC;
  signal aibr_n_105 : STD_LOGIC;
  signal aibr_n_74 : STD_LOGIC;
  signal aibr_n_91 : STD_LOGIC;
  signal aibr_n_92 : STD_LOGIC;
  signal aibr_n_93 : STD_LOGIC;
  signal aibr_n_94 : STD_LOGIC;
  signal aibr_n_95 : STD_LOGIC;
  signal aibr_n_96 : STD_LOGIC;
  signal aibr_n_97 : STD_LOGIC;
  signal aibr_n_98 : STD_LOGIC;
  signal aibr_n_99 : STD_LOGIC;
  signal arbi_n_100 : STD_LOGIC;
  signal arbi_n_101 : STD_LOGIC;
  signal arbi_n_102 : STD_LOGIC;
  signal arbi_n_103 : STD_LOGIC;
  signal arbi_n_104 : STD_LOGIC;
  signal arbi_n_105 : STD_LOGIC;
  signal arbi_n_74 : STD_LOGIC;
  signal arbi_n_91 : STD_LOGIC;
  signal arbi_n_92 : STD_LOGIC;
  signal arbi_n_93 : STD_LOGIC;
  signal arbi_n_94 : STD_LOGIC;
  signal arbi_n_95 : STD_LOGIC;
  signal arbi_n_96 : STD_LOGIC;
  signal arbi_n_97 : STD_LOGIC;
  signal arbi_n_98 : STD_LOGIC;
  signal arbi_n_99 : STD_LOGIC;
  signal arbr_n_100 : STD_LOGIC;
  signal arbr_n_101 : STD_LOGIC;
  signal arbr_n_102 : STD_LOGIC;
  signal arbr_n_103 : STD_LOGIC;
  signal arbr_n_104 : STD_LOGIC;
  signal arbr_n_105 : STD_LOGIC;
  signal arbr_n_74 : STD_LOGIC;
  signal arbr_n_91 : STD_LOGIC;
  signal arbr_n_92 : STD_LOGIC;
  signal arbr_n_93 : STD_LOGIC;
  signal arbr_n_94 : STD_LOGIC;
  signal arbr_n_95 : STD_LOGIC;
  signal arbr_n_96 : STD_LOGIC;
  signal arbr_n_97 : STD_LOGIC;
  signal arbr_n_98 : STD_LOGIC;
  signal arbr_n_99 : STD_LOGIC;
  signal \mu_do_im[11]_i_2_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_3_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_4_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_5_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_6_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_7_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_8_n_0\ : STD_LOGIC;
  signal \mu_do_im[11]_i_9_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_2_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_3_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_4_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_5_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_6_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_7_n_0\ : STD_LOGIC;
  signal \mu_do_im[15]_i_8_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_2_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_3_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_4_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_5_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_6_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_7_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_8_n_0\ : STD_LOGIC;
  signal \mu_do_im[3]_i_9_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_2_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_3_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_4_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_5_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_6_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_7_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_8_n_0\ : STD_LOGIC;
  signal \mu_do_im[7]_i_9_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \mu_do_im_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \mu_do_im_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \mu_do_re[11]_i_2_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_3_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_4_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_5_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_6_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_7_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_8_n_0\ : STD_LOGIC;
  signal \mu_do_re[11]_i_9_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_2_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_3_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_4_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_5_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_6_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_7_n_0\ : STD_LOGIC;
  signal \mu_do_re[15]_i_8_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_2_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_3_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_4_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_5_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_6_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_7_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_8_n_0\ : STD_LOGIC;
  signal \mu_do_re[3]_i_9_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_2_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_3_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_4_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_5_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_6_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_7_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_8_n_0\ : STD_LOGIC;
  signal \mu_do_re[7]_i_9_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \mu_do_re_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \mu_do_re_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sc_aibi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sc_aibr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sc_arbi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sc_arbr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_aibi_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibi_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aibi_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aibi_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aibi_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_aibi_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_aibr_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_aibr_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_aibr_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_aibr_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aibr_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_aibr_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_arbi_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbi_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arbi_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arbi_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arbi_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_arbi_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_arbr_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arbr_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arbr_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arbr_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arbr_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_arbr_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mu_do_im_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mu_do_re_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of aibi : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of aibr : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of arbi : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of arbr : label is "{SYNTH-11 {cell *THIS*}}";
begin
aibi: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => aibi_1(15),
      A(28) => aibi_1(15),
      A(27) => aibi_1(15),
      A(26) => aibi_1(15),
      A(25) => aibi_1(15),
      A(24) => aibi_1(15),
      A(23) => aibi_1(15),
      A(22) => aibi_1(15),
      A(21) => aibi_1(15),
      A(20) => aibi_1(15),
      A(19) => aibi_1(15),
      A(18) => aibi_1(15),
      A(17) => aibi_1(15),
      A(16) => aibi_1(15),
      A(15 downto 0) => aibi_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aibi_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aibi_0(15),
      B(16) => aibi_0(15),
      B(15 downto 0) => aibi_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aibi_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aibi_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aibi_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aibi_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_aibi_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_aibi_P_UNCONNECTED(47 downto 32),
      P(31) => aibi_n_74,
      P(30 downto 15) => sc_aibi(15 downto 0),
      P(14) => aibi_n_91,
      P(13) => aibi_n_92,
      P(12) => aibi_n_93,
      P(11) => aibi_n_94,
      P(10) => aibi_n_95,
      P(9) => aibi_n_96,
      P(8) => aibi_n_97,
      P(7) => aibi_n_98,
      P(6) => aibi_n_99,
      P(5) => aibi_n_100,
      P(4) => aibi_n_101,
      P(3) => aibi_n_102,
      P(2) => aibi_n_103,
      P(1) => aibi_n_104,
      P(0) => aibi_n_105,
      PATTERNBDETECT => NLW_aibi_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aibi_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_aibi_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aibi_UNDERFLOW_UNCONNECTED
    );
aibr: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => aibi_1(15),
      A(28) => aibi_1(15),
      A(27) => aibi_1(15),
      A(26) => aibi_1(15),
      A(25) => aibi_1(15),
      A(24) => aibi_1(15),
      A(23) => aibi_1(15),
      A(22) => aibi_1(15),
      A(21) => aibi_1(15),
      A(20) => aibi_1(15),
      A(19) => aibi_1(15),
      A(18) => aibi_1(15),
      A(17) => aibi_1(15),
      A(16) => aibi_1(15),
      A(15 downto 0) => aibi_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_aibr_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_aibr_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_aibr_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_aibr_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_aibr_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_aibr_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_aibr_P_UNCONNECTED(47 downto 32),
      P(31) => aibr_n_74,
      P(30 downto 15) => sc_aibr(15 downto 0),
      P(14) => aibr_n_91,
      P(13) => aibr_n_92,
      P(12) => aibr_n_93,
      P(11) => aibr_n_94,
      P(10) => aibr_n_95,
      P(9) => aibr_n_96,
      P(8) => aibr_n_97,
      P(7) => aibr_n_98,
      P(6) => aibr_n_99,
      P(5) => aibr_n_100,
      P(4) => aibr_n_101,
      P(3) => aibr_n_102,
      P(2) => aibr_n_103,
      P(1) => aibr_n_104,
      P(0) => aibr_n_105,
      PATTERNBDETECT => NLW_aibr_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_aibr_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_aibr_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_aibr_UNDERFLOW_UNCONNECTED
    );
arbi: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arbi_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => aibi_0(15),
      B(16) => aibi_0(15),
      B(15 downto 0) => aibi_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arbi_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arbi_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arbi_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arbi_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arbi_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_arbi_P_UNCONNECTED(47 downto 32),
      P(31) => arbi_n_74,
      P(30 downto 15) => sc_arbi(15 downto 0),
      P(14) => arbi_n_91,
      P(13) => arbi_n_92,
      P(12) => arbi_n_93,
      P(11) => arbi_n_94,
      P(10) => arbi_n_95,
      P(9) => arbi_n_96,
      P(8) => arbi_n_97,
      P(7) => arbi_n_98,
      P(6) => arbi_n_99,
      P(5) => arbi_n_100,
      P(4) => arbi_n_101,
      P(3) => arbi_n_102,
      P(2) => arbi_n_103,
      P(1) => arbi_n_104,
      P(0) => arbi_n_105,
      PATTERNBDETECT => NLW_arbi_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arbi_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arbi_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arbi_UNDERFLOW_UNCONNECTED
    );
arbr: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arbr_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arbr_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arbr_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arbr_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arbr_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arbr_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_arbr_P_UNCONNECTED(47 downto 32),
      P(31) => arbr_n_74,
      P(30 downto 15) => sc_arbr(15 downto 0),
      P(14) => arbr_n_91,
      P(13) => arbr_n_92,
      P(12) => arbr_n_93,
      P(11) => arbr_n_94,
      P(10) => arbr_n_95,
      P(9) => arbr_n_96,
      P(8) => arbr_n_97,
      P(7) => arbr_n_98,
      P(6) => arbr_n_99,
      P(5) => arbr_n_100,
      P(4) => arbr_n_101,
      P(3) => arbr_n_102,
      P(2) => arbr_n_103,
      P(1) => arbr_n_104,
      P(0) => arbr_n_105,
      PATTERNBDETECT => NLW_arbr_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arbr_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arbr_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arbr_UNDERFLOW_UNCONNECTED
    );
\mu_do_im[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(11),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_2_n_0\
    );
\mu_do_im[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(10),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_3_n_0\
    );
\mu_do_im[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(9),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_4_n_0\
    );
\mu_do_im[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(8),
      I1 => tw_nz_1d,
      O => \mu_do_im[11]_i_5_n_0\
    );
\mu_do_im[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(11),
      I1 => \mu_do_im_reg[15]\(11),
      I2 => tw_nz_1d,
      I3 => sc_arbi(11),
      O => \mu_do_im[11]_i_6_n_0\
    );
\mu_do_im[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(10),
      I1 => \mu_do_im_reg[15]\(10),
      I2 => tw_nz_1d,
      I3 => sc_arbi(10),
      O => \mu_do_im[11]_i_7_n_0\
    );
\mu_do_im[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(9),
      I1 => \mu_do_im_reg[15]\(9),
      I2 => tw_nz_1d,
      I3 => sc_arbi(9),
      O => \mu_do_im[11]_i_8_n_0\
    );
\mu_do_im[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(8),
      I1 => \mu_do_im_reg[15]\(8),
      I2 => tw_nz_1d,
      I3 => sc_arbi(8),
      O => \mu_do_im[11]_i_9_n_0\
    );
\mu_do_im[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(14),
      I1 => tw_nz_1d,
      O => \mu_do_im[15]_i_2_n_0\
    );
\mu_do_im[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(13),
      I1 => tw_nz_1d,
      O => \mu_do_im[15]_i_3_n_0\
    );
\mu_do_im[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(12),
      I1 => tw_nz_1d,
      O => \mu_do_im[15]_i_4_n_0\
    );
\mu_do_im[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(15),
      I1 => \mu_do_im_reg[15]\(15),
      I2 => tw_nz_1d,
      I3 => sc_arbi(15),
      O => \mu_do_im[15]_i_5_n_0\
    );
\mu_do_im[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(14),
      I1 => \mu_do_im_reg[15]\(14),
      I2 => tw_nz_1d,
      I3 => sc_arbi(14),
      O => \mu_do_im[15]_i_6_n_0\
    );
\mu_do_im[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(13),
      I1 => \mu_do_im_reg[15]\(13),
      I2 => tw_nz_1d,
      I3 => sc_arbi(13),
      O => \mu_do_im[15]_i_7_n_0\
    );
\mu_do_im[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(12),
      I1 => \mu_do_im_reg[15]\(12),
      I2 => tw_nz_1d,
      I3 => sc_arbi(12),
      O => \mu_do_im[15]_i_8_n_0\
    );
\mu_do_im[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(3),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_2_n_0\
    );
\mu_do_im[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(2),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_3_n_0\
    );
\mu_do_im[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(1),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_4_n_0\
    );
\mu_do_im[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(0),
      I1 => tw_nz_1d,
      O => \mu_do_im[3]_i_5_n_0\
    );
\mu_do_im[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(3),
      I1 => \mu_do_im_reg[15]\(3),
      I2 => tw_nz_1d,
      I3 => sc_arbi(3),
      O => \mu_do_im[3]_i_6_n_0\
    );
\mu_do_im[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(2),
      I1 => \mu_do_im_reg[15]\(2),
      I2 => tw_nz_1d,
      I3 => sc_arbi(2),
      O => \mu_do_im[3]_i_7_n_0\
    );
\mu_do_im[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(1),
      I1 => \mu_do_im_reg[15]\(1),
      I2 => tw_nz_1d,
      I3 => sc_arbi(1),
      O => \mu_do_im[3]_i_8_n_0\
    );
\mu_do_im[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(0),
      I1 => \mu_do_im_reg[15]\(0),
      I2 => tw_nz_1d,
      I3 => sc_arbi(0),
      O => \mu_do_im[3]_i_9_n_0\
    );
\mu_do_im[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(7),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_2_n_0\
    );
\mu_do_im[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(6),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_3_n_0\
    );
\mu_do_im[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(5),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_4_n_0\
    );
\mu_do_im[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_aibr(4),
      I1 => tw_nz_1d,
      O => \mu_do_im[7]_i_5_n_0\
    );
\mu_do_im[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(7),
      I1 => \mu_do_im_reg[15]\(7),
      I2 => tw_nz_1d,
      I3 => sc_arbi(7),
      O => \mu_do_im[7]_i_6_n_0\
    );
\mu_do_im[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(6),
      I1 => \mu_do_im_reg[15]\(6),
      I2 => tw_nz_1d,
      I3 => sc_arbi(6),
      O => \mu_do_im[7]_i_7_n_0\
    );
\mu_do_im[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(5),
      I1 => \mu_do_im_reg[15]\(5),
      I2 => tw_nz_1d,
      I3 => sc_arbi(5),
      O => \mu_do_im[7]_i_8_n_0\
    );
\mu_do_im[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => sc_aibr(4),
      I1 => \mu_do_im_reg[15]\(4),
      I2 => tw_nz_1d,
      I3 => sc_arbi(4),
      O => \mu_do_im[7]_i_9_n_0\
    );
\mu_do_im_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_im_reg[7]_i_1_n_0\,
      CO(3) => \mu_do_im_reg[11]_i_1_n_0\,
      CO(2) => \mu_do_im_reg[11]_i_1_n_1\,
      CO(1) => \mu_do_im_reg[11]_i_1_n_2\,
      CO(0) => \mu_do_im_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_im[11]_i_2_n_0\,
      DI(2) => \mu_do_im[11]_i_3_n_0\,
      DI(1) => \mu_do_im[11]_i_4_n_0\,
      DI(0) => \mu_do_im[11]_i_5_n_0\,
      O(3 downto 0) => aibr_0(11 downto 8),
      S(3) => \mu_do_im[11]_i_6_n_0\,
      S(2) => \mu_do_im[11]_i_7_n_0\,
      S(1) => \mu_do_im[11]_i_8_n_0\,
      S(0) => \mu_do_im[11]_i_9_n_0\
    );
\mu_do_im_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_im_reg[11]_i_1_n_0\,
      CO(3) => \NLW_mu_do_im_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mu_do_im_reg[15]_i_1_n_1\,
      CO(1) => \mu_do_im_reg[15]_i_1_n_2\,
      CO(0) => \mu_do_im_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mu_do_im[15]_i_2_n_0\,
      DI(1) => \mu_do_im[15]_i_3_n_0\,
      DI(0) => \mu_do_im[15]_i_4_n_0\,
      O(3 downto 0) => aibr_0(15 downto 12),
      S(3) => \mu_do_im[15]_i_5_n_0\,
      S(2) => \mu_do_im[15]_i_6_n_0\,
      S(1) => \mu_do_im[15]_i_7_n_0\,
      S(0) => \mu_do_im[15]_i_8_n_0\
    );
\mu_do_im_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mu_do_im_reg[3]_i_1_n_0\,
      CO(2) => \mu_do_im_reg[3]_i_1_n_1\,
      CO(1) => \mu_do_im_reg[3]_i_1_n_2\,
      CO(0) => \mu_do_im_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_im[3]_i_2_n_0\,
      DI(2) => \mu_do_im[3]_i_3_n_0\,
      DI(1) => \mu_do_im[3]_i_4_n_0\,
      DI(0) => \mu_do_im[3]_i_5_n_0\,
      O(3 downto 0) => aibr_0(3 downto 0),
      S(3) => \mu_do_im[3]_i_6_n_0\,
      S(2) => \mu_do_im[3]_i_7_n_0\,
      S(1) => \mu_do_im[3]_i_8_n_0\,
      S(0) => \mu_do_im[3]_i_9_n_0\
    );
\mu_do_im_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_im_reg[3]_i_1_n_0\,
      CO(3) => \mu_do_im_reg[7]_i_1_n_0\,
      CO(2) => \mu_do_im_reg[7]_i_1_n_1\,
      CO(1) => \mu_do_im_reg[7]_i_1_n_2\,
      CO(0) => \mu_do_im_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_im[7]_i_2_n_0\,
      DI(2) => \mu_do_im[7]_i_3_n_0\,
      DI(1) => \mu_do_im[7]_i_4_n_0\,
      DI(0) => \mu_do_im[7]_i_5_n_0\,
      O(3 downto 0) => aibr_0(7 downto 4),
      S(3) => \mu_do_im[7]_i_6_n_0\,
      S(2) => \mu_do_im[7]_i_7_n_0\,
      S(1) => \mu_do_im[7]_i_8_n_0\,
      S(0) => \mu_do_im[7]_i_9_n_0\
    );
\mu_do_re[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(11),
      O => \mu_do_re[11]_i_2_n_0\
    );
\mu_do_re[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(10),
      O => \mu_do_re[11]_i_3_n_0\
    );
\mu_do_re[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(9),
      O => \mu_do_re[11]_i_4_n_0\
    );
\mu_do_re[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(8),
      O => \mu_do_re[11]_i_5_n_0\
    );
\mu_do_re[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(11),
      I1 => Q(11),
      I2 => tw_nz_1d,
      I3 => sc_arbr(11),
      O => \mu_do_re[11]_i_6_n_0\
    );
\mu_do_re[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(10),
      I1 => Q(10),
      I2 => tw_nz_1d,
      I3 => sc_arbr(10),
      O => \mu_do_re[11]_i_7_n_0\
    );
\mu_do_re[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(9),
      I1 => Q(9),
      I2 => tw_nz_1d,
      I3 => sc_arbr(9),
      O => \mu_do_re[11]_i_8_n_0\
    );
\mu_do_re[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(8),
      I1 => Q(8),
      I2 => tw_nz_1d,
      I3 => sc_arbr(8),
      O => \mu_do_re[11]_i_9_n_0\
    );
\mu_do_re[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(14),
      O => \mu_do_re[15]_i_2_n_0\
    );
\mu_do_re[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(13),
      O => \mu_do_re[15]_i_3_n_0\
    );
\mu_do_re[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(12),
      O => \mu_do_re[15]_i_4_n_0\
    );
\mu_do_re[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(15),
      I1 => Q(15),
      I2 => tw_nz_1d,
      I3 => sc_arbr(15),
      O => \mu_do_re[15]_i_5_n_0\
    );
\mu_do_re[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(14),
      I1 => Q(14),
      I2 => tw_nz_1d,
      I3 => sc_arbr(14),
      O => \mu_do_re[15]_i_6_n_0\
    );
\mu_do_re[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(13),
      I1 => Q(13),
      I2 => tw_nz_1d,
      I3 => sc_arbr(13),
      O => \mu_do_re[15]_i_7_n_0\
    );
\mu_do_re[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(12),
      I1 => Q(12),
      I2 => tw_nz_1d,
      I3 => sc_arbr(12),
      O => \mu_do_re[15]_i_8_n_0\
    );
\mu_do_re[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(3),
      O => \mu_do_re[3]_i_2_n_0\
    );
\mu_do_re[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(2),
      O => \mu_do_re[3]_i_3_n_0\
    );
\mu_do_re[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(1),
      O => \mu_do_re[3]_i_4_n_0\
    );
\mu_do_re[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(0),
      O => \mu_do_re[3]_i_5_n_0\
    );
\mu_do_re[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(3),
      I1 => Q(3),
      I2 => tw_nz_1d,
      I3 => sc_arbr(3),
      O => \mu_do_re[3]_i_6_n_0\
    );
\mu_do_re[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(2),
      I1 => Q(2),
      I2 => tw_nz_1d,
      I3 => sc_arbr(2),
      O => \mu_do_re[3]_i_7_n_0\
    );
\mu_do_re[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(1),
      I1 => Q(1),
      I2 => tw_nz_1d,
      I3 => sc_arbr(1),
      O => \mu_do_re[3]_i_8_n_0\
    );
\mu_do_re[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(0),
      I1 => Q(0),
      I2 => tw_nz_1d,
      I3 => sc_arbr(0),
      O => \mu_do_re[3]_i_9_n_0\
    );
\mu_do_re[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(7),
      O => \mu_do_re[7]_i_2_n_0\
    );
\mu_do_re[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(6),
      O => \mu_do_re[7]_i_3_n_0\
    );
\mu_do_re[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(5),
      O => \mu_do_re[7]_i_4_n_0\
    );
\mu_do_re[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tw_nz_1d,
      I1 => sc_aibi(4),
      O => \mu_do_re[7]_i_5_n_0\
    );
\mu_do_re[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(7),
      I1 => Q(7),
      I2 => tw_nz_1d,
      I3 => sc_arbr(7),
      O => \mu_do_re[7]_i_6_n_0\
    );
\mu_do_re[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(6),
      I1 => Q(6),
      I2 => tw_nz_1d,
      I3 => sc_arbr(6),
      O => \mu_do_re[7]_i_7_n_0\
    );
\mu_do_re[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(5),
      I1 => Q(5),
      I2 => tw_nz_1d,
      I3 => sc_arbr(5),
      O => \mu_do_re[7]_i_8_n_0\
    );
\mu_do_re[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sc_aibi(4),
      I1 => Q(4),
      I2 => tw_nz_1d,
      I3 => sc_arbr(4),
      O => \mu_do_re[7]_i_9_n_0\
    );
\mu_do_re_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_re_reg[7]_i_1_n_0\,
      CO(3) => \mu_do_re_reg[11]_i_1_n_0\,
      CO(2) => \mu_do_re_reg[11]_i_1_n_1\,
      CO(1) => \mu_do_re_reg[11]_i_1_n_2\,
      CO(0) => \mu_do_re_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_re[11]_i_2_n_0\,
      DI(2) => \mu_do_re[11]_i_3_n_0\,
      DI(1) => \mu_do_re[11]_i_4_n_0\,
      DI(0) => \mu_do_re[11]_i_5_n_0\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \mu_do_re[11]_i_6_n_0\,
      S(2) => \mu_do_re[11]_i_7_n_0\,
      S(1) => \mu_do_re[11]_i_8_n_0\,
      S(0) => \mu_do_re[11]_i_9_n_0\
    );
\mu_do_re_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_re_reg[11]_i_1_n_0\,
      CO(3) => \NLW_mu_do_re_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mu_do_re_reg[15]_i_1_n_1\,
      CO(1) => \mu_do_re_reg[15]_i_1_n_2\,
      CO(0) => \mu_do_re_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mu_do_re[15]_i_2_n_0\,
      DI(1) => \mu_do_re[15]_i_3_n_0\,
      DI(0) => \mu_do_re[15]_i_4_n_0\,
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \mu_do_re[15]_i_5_n_0\,
      S(2) => \mu_do_re[15]_i_6_n_0\,
      S(1) => \mu_do_re[15]_i_7_n_0\,
      S(0) => \mu_do_re[15]_i_8_n_0\
    );
\mu_do_re_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mu_do_re_reg[3]_i_1_n_0\,
      CO(2) => \mu_do_re_reg[3]_i_1_n_1\,
      CO(1) => \mu_do_re_reg[3]_i_1_n_2\,
      CO(0) => \mu_do_re_reg[3]_i_1_n_3\,
      CYINIT => tw_nz_1d,
      DI(3) => \mu_do_re[3]_i_2_n_0\,
      DI(2) => \mu_do_re[3]_i_3_n_0\,
      DI(1) => \mu_do_re[3]_i_4_n_0\,
      DI(0) => \mu_do_re[3]_i_5_n_0\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \mu_do_re[3]_i_6_n_0\,
      S(2) => \mu_do_re[3]_i_7_n_0\,
      S(1) => \mu_do_re[3]_i_8_n_0\,
      S(0) => \mu_do_re[3]_i_9_n_0\
    );
\mu_do_re_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mu_do_re_reg[3]_i_1_n_0\,
      CO(3) => \mu_do_re_reg[7]_i_1_n_0\,
      CO(2) => \mu_do_re_reg[7]_i_1_n_1\,
      CO(1) => \mu_do_re_reg[7]_i_1_n_2\,
      CO(0) => \mu_do_re_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mu_do_re[7]_i_2_n_0\,
      DI(2) => \mu_do_re[7]_i_3_n_0\,
      DI(1) => \mu_do_re[7]_i_4_n_0\,
      DI(0) => \mu_do_re[7]_i_5_n_0\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \mu_do_re[7]_i_6_n_0\,
      S(2) => \mu_do_re[7]_i_7_n_0\,
      S(1) => \mu_do_re[7]_i_8_n_0\,
      S(0) => \mu_do_re[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_Twiddle is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bf2_count_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ff_im_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ff_im_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bf2_count_reg[6]\ : out STD_LOGIC;
    ff_im_reg_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ff_im_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_im_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_im_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_re_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ff_re_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_re_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_re_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ff_im_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_im_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_im_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_re_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ff_re_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_re_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_re_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_im_reg_9 : out STD_LOGIC;
    ff_re_reg_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ff_addr_reg[4]\ : in STD_LOGIC;
    arbr : in STD_LOGIC_VECTOR ( 0 to 0 );
    aibi : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    aibi_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_Twiddle : entity is "Twiddle";
end system_fft128_0_0_Twiddle;

architecture STRUCTURE of system_fft128_0_0_Twiddle is
  signal \^doado\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^bf2_count_reg[4]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bf2_count_reg[6]\ : STD_LOGIC;
  signal \^ff_im_reg_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ff_im_reg_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ff_re_reg\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal tw_addr_tc : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ff_im_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ff_im_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ff_re_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ff_re_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ff_im_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ff_im_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ff_im_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ff_im_reg : label is "TW/ff_im";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ff_im_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ff_im_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ff_im_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ff_im_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ff_im_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ff_im_reg : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ff_im_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ff_im_reg : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ff_re_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS of ff_re_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ff_re_reg : label is 1024;
  attribute RTL_RAM_NAME of ff_re_reg : label is "TW/ff_re";
  attribute bram_addr_begin of ff_re_reg : label is 0;
  attribute bram_addr_end of ff_re_reg : label is 1023;
  attribute bram_slice_begin of ff_re_reg : label is 0;
  attribute bram_slice_end of ff_re_reg : label is 15;
  attribute ram_addr_begin of ff_re_reg : label is 0;
  attribute ram_addr_end of ff_re_reg : label is 1023;
  attribute ram_slice_begin of ff_re_reg : label is 0;
  attribute ram_slice_end of ff_re_reg : label is 15;
begin
  DOADO(14 downto 0) <= \^doado\(14 downto 0);
  DOBDO(15 downto 0) <= \^dobdo\(15 downto 0);
  \bf2_count_reg[4]\(2 downto 0) <= \^bf2_count_reg[4]\(2 downto 0);
  \bf2_count_reg[6]\ <= \^bf2_count_reg[6]\;
  ff_im_reg_0(15 downto 0) <= \^ff_im_reg_0\(15 downto 0);
  ff_im_reg_1(15 downto 0) <= \^ff_im_reg_1\(15 downto 0);
aibi_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ff_re_reg\(15),
      I1 => O(0),
      I2 => aibi(2),
      I3 => arbr(0),
      I4 => aibi_0,
      I5 => \^ff_im_reg_0\(15),
      O => ff_re_reg_8(0)
    );
arbr_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr(0),
      I1 => \^ff_im_reg_0\(15),
      I2 => aibi(1),
      I3 => O(0),
      I4 => aibi(0),
      I5 => \^ff_re_reg\(15),
      O => ff_im_reg_9
    );
\ff_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5FF7800F000F000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(5),
      O => \^bf2_count_reg[4]\(1)
    );
\ff_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \ff_addr_reg[4]\,
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(3),
      I4 => Q(5),
      O => \^bf2_count_reg[4]\(2)
    );
ff_im_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"809E8276858389BE8F1D95929D0EA57EAECCB8E3C3A9CF04DAD8E707F3740000",
      INIT_01 => X"FFFFE707FFFFCF04C3A9B8E3FFFFA57EFFFF95928F1D89BEFFFF8276FFFF8000",
      INIT_02 => X"FFFFFFFF7A7DFFFFFFFF6A6EFFFFFFFF5134FFFFFFFF30FCFFFFFFFF0C8CFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"000000",
      ADDRARDADDR(7 downto 5) => tw_addr_tc(3 downto 1),
      ADDRARDADDR(4) => \^bf2_count_reg[4]\(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 8) => B"000000",
      ADDRBWRADDR(7 downto 6) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      CLKARDCLK => clock,
      CLKBWRCLK => clock,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ff_im_reg_0\(15 downto 0),
      DOBDO(15 downto 0) => \^ff_im_reg_1\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ff_im_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ff_im_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
ff_re_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0C8C18F9252830FC3C57471D51345A8262F26A6E70E376427A7D7D8A7F620000",
      INIT_01 => X"FFFF8276FFFF89BE8F1D9592FFFFA57EFFFFB8E3C3A9CF04FFFFE707FFFF0000",
      INIT_02 => X"FFFFFFFFDAD8FFFFFFFFB8E3FFFFFFFF9D0EFFFFFFFF89BEFFFFFFFF809EFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"000000",
      ADDRARDADDR(7 downto 5) => tw_addr_tc(3 downto 1),
      ADDRARDADDR(4) => \^bf2_count_reg[4]\(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 8) => B"000000",
      ADDRBWRADDR(7 downto 6) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      CLKARDCLK => clock,
      CLKBWRCLK => clock,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => \^ff_re_reg\(15),
      DOADO(14 downto 0) => \^doado\(14 downto 0),
      DOBDO(15 downto 0) => \^dobdo\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ff_re_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ff_re_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
ff_re_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^bf2_count_reg[4]\(2),
      I1 => \^bf2_count_reg[6]\,
      I2 => \^bf2_count_reg[4]\(1),
      O => tw_addr_tc(3)
    );
ff_re_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"596A4848B7C048C0"
    )
        port map (
      I0 => \^bf2_count_reg[4]\(2),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(5),
      I5 => Q(0),
      O => tw_addr_tc(2)
    );
ff_re_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FC060C0"
    )
        port map (
      I0 => \^bf2_count_reg[4]\(2),
      I1 => Q(5),
      I2 => Q(0),
      I3 => Q(6),
      I4 => Q(1),
      O => tw_addr_tc(1)
    );
ff_re_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      O => \^bf2_count_reg[4]\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(7),
      O => ff_re_reg_5(3)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(7),
      O => ff_re_reg_1(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(6),
      O => ff_re_reg_5(2)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(6),
      O => ff_re_reg_1(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(5),
      O => ff_re_reg_5(1)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(5),
      O => ff_re_reg_1(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(4),
      O => ff_re_reg_5(0)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(4),
      O => ff_re_reg_1(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(11),
      O => ff_re_reg_6(3)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(11),
      O => ff_re_reg_2(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(10),
      O => ff_re_reg_6(2)
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(10),
      O => ff_re_reg_2(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(9),
      O => ff_re_reg_6(1)
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(9),
      O => ff_re_reg_2(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(8),
      O => ff_re_reg_6(0)
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(8),
      O => ff_re_reg_2(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_re_reg\(15),
      O => ff_re_reg_7(3)
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(15),
      O => ff_re_reg_3(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(14),
      O => ff_re_reg_7(2)
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(14),
      O => ff_re_reg_3(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(13),
      O => ff_re_reg_7(1)
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(13),
      O => ff_re_reg_3(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(12),
      O => ff_re_reg_7(0)
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(12),
      O => ff_re_reg_3(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(3),
      O => ff_re_reg_4(2)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(3),
      O => ff_re_reg_0(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(2),
      O => ff_re_reg_4(1)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(2),
      O => ff_re_reg_0(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(1),
      O => ff_re_reg_4(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(1),
      O => ff_re_reg_0(0)
    );
\mx_re0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(7),
      O => ff_im_reg_6(3)
    );
\mx_re0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(7),
      O => ff_im_reg_3(3)
    );
\mx_re0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(6),
      O => ff_im_reg_6(2)
    );
\mx_re0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(6),
      O => ff_im_reg_3(2)
    );
\mx_re0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(5),
      O => ff_im_reg_6(1)
    );
\mx_re0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(5),
      O => ff_im_reg_3(1)
    );
\mx_re0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(4),
      O => ff_im_reg_6(0)
    );
\mx_re0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(4),
      O => ff_im_reg_3(0)
    );
\mx_re0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(11),
      O => ff_im_reg_7(3)
    );
\mx_re0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(11),
      O => ff_im_reg_4(3)
    );
\mx_re0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(10),
      O => ff_im_reg_7(2)
    );
\mx_re0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(10),
      O => ff_im_reg_4(2)
    );
\mx_re0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(9),
      O => ff_im_reg_7(1)
    );
\mx_re0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(9),
      O => ff_im_reg_4(1)
    );
\mx_re0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(8),
      O => ff_im_reg_7(0)
    );
\mx_re0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(8),
      O => ff_im_reg_4(0)
    );
\mx_re0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(15),
      O => ff_im_reg_8(3)
    );
\mx_re0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(15),
      O => ff_im_reg_5(3)
    );
\mx_re0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(14),
      O => ff_im_reg_8(2)
    );
\mx_re0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(14),
      O => ff_im_reg_5(2)
    );
\mx_re0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(13),
      O => ff_im_reg_8(1)
    );
\mx_re0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(13),
      O => ff_im_reg_5(1)
    );
\mx_re0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(12),
      O => ff_im_reg_8(0)
    );
\mx_re0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(12),
      O => ff_im_reg_5(0)
    );
mx_re0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(3),
      O => S(2)
    );
\mx_re0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(3),
      O => ff_im_reg_2(2)
    );
mx_re0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(2),
      O => S(1)
    );
\mx_re0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(2),
      O => ff_im_reg_2(1)
    );
mx_re0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_0\(1),
      O => S(0)
    );
\mx_re0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ff_im_reg_1\(1),
      O => ff_im_reg_2(0)
    );
tw_nz_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAF8A8"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(5),
      I4 => Q(0),
      O => \^bf2_count_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_TwiddleConvert8 is
  port (
    B : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ff_addr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_TwiddleConvert8 : entity is "TwiddleConvert8";
end system_fft128_0_0_TwiddleConvert8;

architecture STRUCTURE of system_fft128_0_0_TwiddleConvert8 is
  signal \^b\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tw_addr : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tw_addr__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ff_addr[4]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ff_addr[5]_i_1__1\ : label is "soft_lutpair117";
begin
  B(2 downto 0) <= \^b\(2 downto 0);
\aibi_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^b\(0),
      I1 => sel0(1),
      O => \ff_addr_reg[4]_0\(0)
    );
\arbr_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b\(0),
      I1 => sel0(1),
      O => \^b\(2)
    );
\arbr_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^b\(0),
      I1 => sel0(1),
      O => \^b\(1)
    );
\ff_addr[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \tw_addr__0\(4)
    );
\ff_addr[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => tw_addr(5)
    );
\ff_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \tw_addr__0\(4),
      Q => \^b\(0),
      R => '0'
    );
\ff_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => tw_addr(5),
      Q => sel0(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_TwiddleConvert8_4 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ff_addr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \arbr_i_47__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_41__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_33__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_25__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    arbr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_41__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_33__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_25__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aibi : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clock : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_TwiddleConvert8_4 : entity is "TwiddleConvert8";
end system_fft128_0_0_TwiddleConvert8_4;

architecture STRUCTURE of system_fft128_0_0_TwiddleConvert8_4 is
  signal \aibi_i_49__0_n_0\ : STD_LOGIC;
  signal \arbr_i_17__0_n_0\ : STD_LOGIC;
  signal \arbr_i_18__0_n_0\ : STD_LOGIC;
  signal \arbr_i_19__0_n_0\ : STD_LOGIC;
  signal \arbr_i_20__0_n_0\ : STD_LOGIC;
  signal \arbr_i_21__0_n_0\ : STD_LOGIC;
  signal \arbr_i_22__0_n_0\ : STD_LOGIC;
  signal \arbr_i_23__0_n_0\ : STD_LOGIC;
  signal \arbr_i_24__0_n_0\ : STD_LOGIC;
  signal \arbr_i_25__0_n_0\ : STD_LOGIC;
  signal \arbr_i_26__0_n_0\ : STD_LOGIC;
  signal \arbr_i_27__0_n_0\ : STD_LOGIC;
  signal \arbr_i_28__0_n_0\ : STD_LOGIC;
  signal \arbr_i_29__0_n_0\ : STD_LOGIC;
  signal \arbr_i_30__0_n_0\ : STD_LOGIC;
  signal \arbr_i_31__0_n_0\ : STD_LOGIC;
  signal \arbr_i_32__0_n_0\ : STD_LOGIC;
  signal \arbr_i_33__0_n_0\ : STD_LOGIC;
  signal \arbr_i_34__0_n_0\ : STD_LOGIC;
  signal \arbr_i_35__0_n_0\ : STD_LOGIC;
  signal \arbr_i_36__0_n_0\ : STD_LOGIC;
  signal \arbr_i_37__0_n_0\ : STD_LOGIC;
  signal \arbr_i_38__0_n_0\ : STD_LOGIC;
  signal \arbr_i_39__0_n_0\ : STD_LOGIC;
  signal \arbr_i_40__0_n_0\ : STD_LOGIC;
  signal \arbr_i_41__0_n_0\ : STD_LOGIC;
  signal \arbr_i_42__0_n_0\ : STD_LOGIC;
  signal \arbr_i_43__0_n_0\ : STD_LOGIC;
  signal \arbr_i_44__0_n_0\ : STD_LOGIC;
  signal \arbr_i_45__0_n_0\ : STD_LOGIC;
  signal \arbr_i_46__0_n_0\ : STD_LOGIC;
  signal \arbr_i_47__0_n_0\ : STD_LOGIC;
  signal \mx_im__50\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mx_re0_carry__0_n_0\ : STD_LOGIC;
  signal \mx_re0_carry__0_n_1\ : STD_LOGIC;
  signal \mx_re0_carry__0_n_2\ : STD_LOGIC;
  signal \mx_re0_carry__0_n_3\ : STD_LOGIC;
  signal \mx_re0_carry__1_n_0\ : STD_LOGIC;
  signal \mx_re0_carry__1_n_1\ : STD_LOGIC;
  signal \mx_re0_carry__1_n_2\ : STD_LOGIC;
  signal \mx_re0_carry__1_n_3\ : STD_LOGIC;
  signal \mx_re0_carry__2_n_1\ : STD_LOGIC;
  signal \mx_re0_carry__2_n_2\ : STD_LOGIC;
  signal \mx_re0_carry__2_n_3\ : STD_LOGIC;
  signal mx_re0_carry_n_0 : STD_LOGIC;
  signal mx_re0_carry_n_1 : STD_LOGIC;
  signal mx_re0_carry_n_2 : STD_LOGIC;
  signal mx_re0_carry_n_3 : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tw_addr : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \tw_addr__0\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \NLW_mx_re0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mx_re0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arbr_i_17__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \arbr_i_20__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \arbr_i_22__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \arbr_i_24__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \arbr_i_26__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \arbr_i_28__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \arbr_i_30__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \arbr_i_32__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \arbr_i_34__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \arbr_i_36__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \arbr_i_38__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \arbr_i_40__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \arbr_i_42__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \arbr_i_44__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ff_addr[3]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ff_addr[4]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ff_addr[5]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ff_addr[6]_i_1__0\ : label is "soft_lutpair73";
begin
\aibi_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \mx_im__50\(6),
      O => \ff_addr_reg[5]_0\(6)
    );
\aibi_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \mx_im__50\(5),
      O => \ff_addr_reg[5]_0\(5)
    );
\aibi_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \mx_im__50\(4),
      O => \ff_addr_reg[5]_0\(4)
    );
\aibi_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \mx_im__50\(3),
      O => \ff_addr_reg[5]_0\(3)
    );
\aibi_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \mx_im__50\(2),
      O => \ff_addr_reg[5]_0\(2)
    );
\aibi_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \mx_im__50\(1),
      O => \ff_addr_reg[5]_0\(1)
    );
aibi_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mx_im__50\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      O => \ff_addr_reg[5]_0\(0)
    );
\aibi_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFAAAC"
    )
        port map (
      I0 => \mx_im__50\(15),
      I1 => sel0(1),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => sel0(0),
      O => \ff_addr_reg[5]_0\(15)
    );
aibi_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mx_im__50\(14),
      I1 => sel0(6),
      I2 => sel0(5),
      O => \ff_addr_reg[5]_0\(14)
    );
\aibi_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(14),
      I1 => p_0_in1_in(15),
      I2 => sel0(2),
      I3 => p_2_in(15),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(14),
      O => \mx_im__50\(15)
    );
\aibi_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(13),
      I1 => p_0_in1_in(14),
      I2 => sel0(2),
      I3 => p_2_in(14),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(13),
      O => \mx_im__50\(14)
    );
\aibi_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(12),
      I1 => p_0_in1_in(13),
      I2 => sel0(2),
      I3 => p_2_in(13),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(12),
      O => \mx_im__50\(13)
    );
\aibi_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(11),
      I1 => p_0_in1_in(12),
      I2 => sel0(2),
      I3 => p_2_in(12),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(11),
      O => \mx_im__50\(12)
    );
\aibi_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(10),
      I1 => p_0_in1_in(11),
      I2 => sel0(2),
      I3 => p_2_in(11),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(10),
      O => \mx_im__50\(11)
    );
\aibi_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(9),
      I1 => p_0_in1_in(10),
      I2 => sel0(2),
      I3 => p_2_in(10),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(9),
      O => \mx_im__50\(10)
    );
\aibi_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(8),
      I1 => p_0_in1_in(9),
      I2 => sel0(2),
      I3 => p_2_in(9),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(8),
      O => \mx_im__50\(9)
    );
\aibi_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \mx_im__50\(13),
      O => \ff_addr_reg[5]_0\(13)
    );
aibi_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mx_im__50\(12),
      I1 => sel0(6),
      I2 => sel0(5),
      O => \ff_addr_reg[5]_0\(12)
    );
\aibi_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => p_0_in1_in(8),
      I2 => sel0(2),
      I3 => p_2_in(8),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(7),
      O => \mx_im__50\(8)
    );
\aibi_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => p_0_in1_in(7),
      I2 => sel0(2),
      I3 => p_2_in(7),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(6),
      O => \mx_im__50\(7)
    );
\aibi_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => p_0_in1_in(6),
      I2 => sel0(2),
      I3 => p_2_in(6),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(5),
      O => \mx_im__50\(6)
    );
\aibi_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => p_0_in1_in(5),
      I2 => sel0(2),
      I3 => p_2_in(5),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(4),
      O => \mx_im__50\(5)
    );
\aibi_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => p_0_in1_in(4),
      I2 => sel0(2),
      I3 => p_2_in(4),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(3),
      O => \mx_im__50\(4)
    );
\aibi_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => p_0_in1_in(3),
      I2 => sel0(2),
      I3 => p_2_in(3),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(2),
      O => \mx_im__50\(3)
    );
\aibi_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => p_0_in1_in(2),
      I2 => sel0(2),
      I3 => p_2_in(2),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(1),
      O => \mx_im__50\(2)
    );
\aibi_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => p_0_in1_in(1),
      I2 => sel0(2),
      I3 => p_2_in(1),
      I4 => \aibi_i_49__0_n_0\,
      I5 => aibi(0),
      O => \mx_im__50\(1)
    );
\aibi_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr(0),
      I1 => p_0_in1_in(0),
      I2 => sel0(2),
      I3 => p_2_in(0),
      I4 => \aibi_i_49__0_n_0\,
      I5 => \arbr_i_47__0_0\(0),
      O => \mx_im__50\(0)
    );
\aibi_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      O => \aibi_i_49__0_n_0\
    );
aibi_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mx_im__50\(11),
      I1 => sel0(6),
      I2 => sel0(5),
      O => \ff_addr_reg[5]_0\(11)
    );
\aibi_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \mx_im__50\(10),
      O => \ff_addr_reg[5]_0\(10)
    );
aibi_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mx_im__50\(9),
      I1 => sel0(6),
      I2 => sel0(5),
      O => \ff_addr_reg[5]_0\(9)
    );
\aibi_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \mx_im__50\(8),
      O => \ff_addr_reg[5]_0\(8)
    );
aibi_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mx_im__50\(7),
      I1 => sel0(6),
      I2 => sel0(5),
      O => \ff_addr_reg[5]_0\(7)
    );
\arbr_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00B8B80000"
    )
        port map (
      I0 => \arbr_i_36__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_37__0_n_0\,
      I3 => sel0(1),
      I4 => \arbr_i_19__0_n_0\,
      I5 => sel0(0),
      O => B(6)
    );
\arbr_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00B8B80000"
    )
        port map (
      I0 => \arbr_i_38__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_39__0_n_0\,
      I3 => sel0(1),
      I4 => \arbr_i_19__0_n_0\,
      I5 => sel0(0),
      O => B(5)
    );
\arbr_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00B8B80000"
    )
        port map (
      I0 => \arbr_i_40__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_41__0_n_0\,
      I3 => sel0(1),
      I4 => \arbr_i_19__0_n_0\,
      I5 => sel0(0),
      O => B(4)
    );
\arbr_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00B8B80000"
    )
        port map (
      I0 => \arbr_i_42__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_43__0_n_0\,
      I3 => sel0(1),
      I4 => \arbr_i_19__0_n_0\,
      I5 => sel0(0),
      O => B(3)
    );
\arbr_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00B8B80000"
    )
        port map (
      I0 => \arbr_i_44__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_45__0_n_0\,
      I3 => sel0(1),
      I4 => \arbr_i_19__0_n_0\,
      I5 => sel0(0),
      O => B(2)
    );
\arbr_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAD0FAFADAD05050"
    )
        port map (
      I0 => \arbr_i_19__0_n_0\,
      I1 => aibi(0),
      I2 => sel0(0),
      I3 => p_2_in(1),
      I4 => sel0(2),
      I5 => \arbr_i_46__0_n_0\,
      O => B(1)
    );
arbr_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \arbr_i_47__0_n_0\,
      I1 => sel0(2),
      I2 => p_2_in(0),
      I3 => sel0(0),
      I4 => \arbr_i_47__0_0\(0),
      I5 => \arbr_i_19__0_n_0\,
      O => B(0)
    );
\arbr_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(14),
      I1 => sel0(0),
      I2 => p_2_in(15),
      O => \arbr_i_17__0_n_0\
    );
\arbr_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(15),
      I1 => aibi(14),
      I2 => sel0(1),
      I3 => p_0_in1_in(15),
      I4 => sel0(0),
      I5 => DOBDO(14),
      O => \arbr_i_18__0_n_0\
    );
\arbr_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(6),
      O => \arbr_i_19__0_n_0\
    );
\arbr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00B8B80000"
    )
        port map (
      I0 => \arbr_i_17__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_18__0_n_0\,
      I3 => sel0(1),
      I4 => \arbr_i_19__0_n_0\,
      I5 => sel0(0),
      O => B(15)
    );
\arbr_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(13),
      I1 => sel0(0),
      I2 => p_2_in(14),
      O => \arbr_i_20__0_n_0\
    );
\arbr_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(14),
      I1 => aibi(13),
      I2 => sel0(1),
      I3 => p_0_in1_in(14),
      I4 => sel0(0),
      I5 => DOBDO(13),
      O => \arbr_i_21__0_n_0\
    );
\arbr_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(12),
      I1 => sel0(0),
      I2 => p_2_in(13),
      O => \arbr_i_22__0_n_0\
    );
\arbr_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(13),
      I1 => aibi(12),
      I2 => sel0(1),
      I3 => p_0_in1_in(13),
      I4 => sel0(0),
      I5 => DOBDO(12),
      O => \arbr_i_23__0_n_0\
    );
\arbr_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(11),
      I1 => sel0(0),
      I2 => p_2_in(12),
      O => \arbr_i_24__0_n_0\
    );
\arbr_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(12),
      I1 => aibi(11),
      I2 => sel0(1),
      I3 => p_0_in1_in(12),
      I4 => sel0(0),
      I5 => DOBDO(11),
      O => \arbr_i_25__0_n_0\
    );
\arbr_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(10),
      I1 => sel0(0),
      I2 => p_2_in(11),
      O => \arbr_i_26__0_n_0\
    );
\arbr_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(11),
      I1 => aibi(10),
      I2 => sel0(1),
      I3 => p_0_in1_in(11),
      I4 => sel0(0),
      I5 => DOBDO(10),
      O => \arbr_i_27__0_n_0\
    );
\arbr_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(9),
      I1 => sel0(0),
      I2 => p_2_in(10),
      O => \arbr_i_28__0_n_0\
    );
\arbr_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(10),
      I1 => aibi(9),
      I2 => sel0(1),
      I3 => p_0_in1_in(10),
      I4 => sel0(0),
      I5 => DOBDO(9),
      O => \arbr_i_29__0_n_0\
    );
\arbr_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \arbr_i_20__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_21__0_n_0\,
      I3 => \arbr_i_19__0_n_0\,
      I4 => sel0(0),
      I5 => sel0(1),
      O => B(14)
    );
\arbr_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(8),
      I1 => sel0(0),
      I2 => p_2_in(9),
      O => \arbr_i_30__0_n_0\
    );
\arbr_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(9),
      I1 => aibi(8),
      I2 => sel0(1),
      I3 => p_0_in1_in(9),
      I4 => sel0(0),
      I5 => DOBDO(8),
      O => \arbr_i_31__0_n_0\
    );
\arbr_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(7),
      I1 => sel0(0),
      I2 => p_2_in(8),
      O => \arbr_i_32__0_n_0\
    );
\arbr_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(8),
      I1 => aibi(7),
      I2 => sel0(1),
      I3 => p_0_in1_in(8),
      I4 => sel0(0),
      I5 => DOBDO(7),
      O => \arbr_i_33__0_n_0\
    );
\arbr_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(6),
      I1 => sel0(0),
      I2 => p_2_in(7),
      O => \arbr_i_34__0_n_0\
    );
\arbr_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(7),
      I1 => aibi(6),
      I2 => sel0(1),
      I3 => p_0_in1_in(7),
      I4 => sel0(0),
      I5 => DOBDO(6),
      O => \arbr_i_35__0_n_0\
    );
\arbr_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(5),
      I1 => sel0(0),
      I2 => p_2_in(6),
      O => \arbr_i_36__0_n_0\
    );
\arbr_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(6),
      I1 => aibi(5),
      I2 => sel0(1),
      I3 => p_0_in1_in(6),
      I4 => sel0(0),
      I5 => DOBDO(5),
      O => \arbr_i_37__0_n_0\
    );
\arbr_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(4),
      I1 => sel0(0),
      I2 => p_2_in(5),
      O => \arbr_i_38__0_n_0\
    );
\arbr_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(5),
      I1 => aibi(4),
      I2 => sel0(1),
      I3 => p_0_in1_in(5),
      I4 => sel0(0),
      I5 => DOBDO(4),
      O => \arbr_i_39__0_n_0\
    );
\arbr_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00B8B80000"
    )
        port map (
      I0 => \arbr_i_22__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_23__0_n_0\,
      I3 => sel0(1),
      I4 => \arbr_i_19__0_n_0\,
      I5 => sel0(0),
      O => B(13)
    );
\arbr_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(3),
      I1 => sel0(0),
      I2 => p_2_in(4),
      O => \arbr_i_40__0_n_0\
    );
\arbr_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(4),
      I1 => aibi(3),
      I2 => sel0(1),
      I3 => p_0_in1_in(4),
      I4 => sel0(0),
      I5 => DOBDO(3),
      O => \arbr_i_41__0_n_0\
    );
\arbr_i_42__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(2),
      I1 => sel0(0),
      I2 => p_2_in(3),
      O => \arbr_i_42__0_n_0\
    );
\arbr_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(3),
      I1 => aibi(2),
      I2 => sel0(1),
      I3 => p_0_in1_in(3),
      I4 => sel0(0),
      I5 => DOBDO(2),
      O => \arbr_i_43__0_n_0\
    );
\arbr_i_44__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => aibi(1),
      I1 => sel0(0),
      I2 => p_2_in(2),
      O => \arbr_i_44__0_n_0\
    );
\arbr_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(2),
      I1 => aibi(1),
      I2 => sel0(1),
      I3 => p_0_in1_in(2),
      I4 => sel0(0),
      I5 => DOBDO(1),
      O => \arbr_i_45__0_n_0\
    );
\arbr_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(1),
      I1 => aibi(0),
      I2 => sel0(1),
      I3 => p_0_in1_in(1),
      I4 => sel0(0),
      I5 => DOBDO(0),
      O => \arbr_i_46__0_n_0\
    );
\arbr_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(0),
      I1 => \arbr_i_47__0_0\(0),
      I2 => sel0(1),
      I3 => p_0_in1_in(0),
      I4 => sel0(0),
      I5 => arbr(0),
      O => \arbr_i_47__0_n_0\
    );
\arbr_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \arbr_i_24__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_25__0_n_0\,
      I3 => \arbr_i_19__0_n_0\,
      I4 => sel0(0),
      I5 => sel0(1),
      O => B(12)
    );
\arbr_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \arbr_i_26__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_27__0_n_0\,
      I3 => \arbr_i_19__0_n_0\,
      I4 => sel0(0),
      I5 => sel0(1),
      O => B(11)
    );
\arbr_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00B8B80000"
    )
        port map (
      I0 => \arbr_i_28__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_29__0_n_0\,
      I3 => sel0(1),
      I4 => \arbr_i_19__0_n_0\,
      I5 => sel0(0),
      O => B(10)
    );
\arbr_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \arbr_i_30__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_31__0_n_0\,
      I3 => \arbr_i_19__0_n_0\,
      I4 => sel0(0),
      I5 => sel0(1),
      O => B(9)
    );
\arbr_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00B8B80000"
    )
        port map (
      I0 => \arbr_i_32__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_33__0_n_0\,
      I3 => sel0(1),
      I4 => \arbr_i_19__0_n_0\,
      I5 => sel0(0),
      O => B(8)
    );
\arbr_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \arbr_i_34__0_n_0\,
      I1 => sel0(2),
      I2 => \arbr_i_35__0_n_0\,
      I3 => \arbr_i_19__0_n_0\,
      I4 => sel0(0),
      I5 => sel0(1),
      O => B(7)
    );
\ff_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(1),
      O => \tw_addr__0\(3)
    );
\ff_addr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FC0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      O => \tw_addr__0\(4)
    );
\ff_addr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F008000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => tw_addr(5)
    );
\ff_addr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => tw_addr(6)
    );
\ff_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => ADDRBWRADDR(0),
      Q => sel0(5),
      R => '0'
    );
\ff_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \tw_addr__0\(3),
      Q => sel0(6),
      R => '0'
    );
\ff_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \tw_addr__0\(4),
      Q => sel0(0),
      R => '0'
    );
\ff_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => tw_addr(5),
      Q => sel0(1),
      R => '0'
    );
\ff_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => tw_addr(6),
      Q => sel0(2),
      R => '0'
    );
mx_re0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mx_re0_carry_n_0,
      CO(2) => mx_re0_carry_n_1,
      CO(1) => mx_re0_carry_n_2,
      CO(0) => mx_re0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => p_0_in1_in(3 downto 0),
      S(3 downto 0) => \arbr_i_47__0_0\(3 downto 0)
    );
\mx_re0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mx_re0_carry_n_0,
      CO(3) => \mx_re0_carry__0_n_0\,
      CO(2) => \mx_re0_carry__0_n_1\,
      CO(1) => \mx_re0_carry__0_n_2\,
      CO(0) => \mx_re0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in1_in(7 downto 4),
      S(3 downto 0) => \arbr_i_41__0_0\(3 downto 0)
    );
\mx_re0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_carry__0_n_0\,
      CO(3) => \mx_re0_carry__1_n_0\,
      CO(2) => \mx_re0_carry__1_n_1\,
      CO(1) => \mx_re0_carry__1_n_2\,
      CO(0) => \mx_re0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in1_in(11 downto 8),
      S(3 downto 0) => \arbr_i_33__0_0\(3 downto 0)
    );
\mx_re0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_carry__1_n_0\,
      CO(3) => \NLW_mx_re0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \mx_re0_carry__2_n_1\,
      CO(1) => \mx_re0_carry__2_n_2\,
      CO(0) => \mx_re0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in1_in(15 downto 12),
      S(3 downto 0) => \arbr_i_25__0_0\(3 downto 0)
    );
\mx_re0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mx_re0_inferred__0/i__carry_n_0\,
      CO(2) => \mx_re0_inferred__0/i__carry_n_1\,
      CO(1) => \mx_re0_inferred__0/i__carry_n_2\,
      CO(0) => \mx_re0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => p_2_in(3 downto 0),
      S(3 downto 0) => arbr(3 downto 0)
    );
\mx_re0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_inferred__0/i__carry_n_0\,
      CO(3) => \mx_re0_inferred__0/i__carry__0_n_0\,
      CO(2) => \mx_re0_inferred__0/i__carry__0_n_1\,
      CO(1) => \mx_re0_inferred__0/i__carry__0_n_2\,
      CO(0) => \mx_re0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(7 downto 4),
      S(3 downto 0) => \arbr_i_41__0_1\(3 downto 0)
    );
\mx_re0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_inferred__0/i__carry__0_n_0\,
      CO(3) => \mx_re0_inferred__0/i__carry__1_n_0\,
      CO(2) => \mx_re0_inferred__0/i__carry__1_n_1\,
      CO(1) => \mx_re0_inferred__0/i__carry__1_n_2\,
      CO(0) => \mx_re0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(11 downto 8),
      S(3 downto 0) => \arbr_i_33__0_1\(3 downto 0)
    );
\mx_re0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_inferred__0/i__carry__1_n_0\,
      CO(3) => \NLW_mx_re0_inferred__0/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \mx_re0_inferred__0/i__carry__2_n_1\,
      CO(1) => \mx_re0_inferred__0/i__carry__2_n_2\,
      CO(0) => \mx_re0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(15 downto 12),
      S(3 downto 0) => \arbr_i_25__0_1\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_TwiddleConvert8_8 is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ff_re_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ff_addr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bf2_count_reg[1]\ : out STD_LOGIC;
    \ff_addr_reg[4]_0\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    arbr_i_41_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    arbr_i_33_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    arbr_i_25_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    arbr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    arbr_i_41_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    arbr_i_33_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    arbr_i_25_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aibi : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ff_addr_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ff_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    arbr_0 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    arbr_1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_TwiddleConvert8_8 : entity is "TwiddleConvert8";
end system_fft128_0_0_TwiddleConvert8_8;

architecture STRUCTURE of system_fft128_0_0_TwiddleConvert8_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal arbr_i_17_n_0 : STD_LOGIC;
  signal arbr_i_19_n_0 : STD_LOGIC;
  signal arbr_i_20_n_0 : STD_LOGIC;
  signal arbr_i_21_n_0 : STD_LOGIC;
  signal arbr_i_22_n_0 : STD_LOGIC;
  signal arbr_i_23_n_0 : STD_LOGIC;
  signal arbr_i_24_n_0 : STD_LOGIC;
  signal arbr_i_25_n_0 : STD_LOGIC;
  signal arbr_i_26_n_0 : STD_LOGIC;
  signal arbr_i_27_n_0 : STD_LOGIC;
  signal arbr_i_28_n_0 : STD_LOGIC;
  signal arbr_i_29_n_0 : STD_LOGIC;
  signal arbr_i_30_n_0 : STD_LOGIC;
  signal arbr_i_31_n_0 : STD_LOGIC;
  signal arbr_i_32_n_0 : STD_LOGIC;
  signal arbr_i_33_n_0 : STD_LOGIC;
  signal arbr_i_34_n_0 : STD_LOGIC;
  signal arbr_i_35_n_0 : STD_LOGIC;
  signal arbr_i_36_n_0 : STD_LOGIC;
  signal arbr_i_37_n_0 : STD_LOGIC;
  signal arbr_i_38_n_0 : STD_LOGIC;
  signal arbr_i_39_n_0 : STD_LOGIC;
  signal arbr_i_40_n_0 : STD_LOGIC;
  signal arbr_i_41_n_0 : STD_LOGIC;
  signal arbr_i_42_n_0 : STD_LOGIC;
  signal arbr_i_43_n_0 : STD_LOGIC;
  signal arbr_i_44_n_0 : STD_LOGIC;
  signal arbr_i_45_n_0 : STD_LOGIC;
  signal arbr_i_46_n_0 : STD_LOGIC;
  signal arbr_i_47_n_0 : STD_LOGIC;
  signal \^bf2_count_reg[1]\ : STD_LOGIC;
  signal \^ff_addr_reg[4]_0\ : STD_LOGIC;
  signal \^ff_re_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mx_im__50\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \mx_re0_carry__0_n_0\ : STD_LOGIC;
  signal \mx_re0_carry__0_n_1\ : STD_LOGIC;
  signal \mx_re0_carry__0_n_2\ : STD_LOGIC;
  signal \mx_re0_carry__0_n_3\ : STD_LOGIC;
  signal \mx_re0_carry__1_n_0\ : STD_LOGIC;
  signal \mx_re0_carry__1_n_1\ : STD_LOGIC;
  signal \mx_re0_carry__1_n_2\ : STD_LOGIC;
  signal \mx_re0_carry__1_n_3\ : STD_LOGIC;
  signal \mx_re0_carry__2_n_1\ : STD_LOGIC;
  signal \mx_re0_carry__2_n_2\ : STD_LOGIC;
  signal \mx_re0_carry__2_n_3\ : STD_LOGIC;
  signal mx_re0_carry_n_0 : STD_LOGIC;
  signal mx_re0_carry_n_1 : STD_LOGIC;
  signal mx_re0_carry_n_2 : STD_LOGIC;
  signal mx_re0_carry_n_3 : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \mx_re0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal tw_addr : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \tw_addr__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_mx_re0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mx_re0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of arbr_i_17 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of arbr_i_20 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of arbr_i_22 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of arbr_i_24 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of arbr_i_26 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of arbr_i_28 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of arbr_i_30 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of arbr_i_32 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of arbr_i_34 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of arbr_i_36 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of arbr_i_38 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of arbr_i_40 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of arbr_i_42 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of arbr_i_44 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ff_addr[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ff_addr[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ff_addr[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ff_addr[6]_i_1\ : label is "soft_lutpair21";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \bf2_count_reg[1]\ <= \^bf2_count_reg[1]\;
  \ff_addr_reg[4]_0\ <= \^ff_addr_reg[4]_0\;
  ff_re_reg(0) <= \^ff_re_reg\(0);
aibi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FACA"
    )
        port map (
      I0 => aibi(0),
      I1 => \^q\(1),
      I2 => arbr_i_19_n_0,
      I3 => \^q\(0),
      O => \ff_addr_reg[5]_0\(15)
    );
aibi_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \mx_im__50\(6),
      O => \ff_addr_reg[5]_0\(6)
    );
aibi_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \mx_im__50\(5),
      O => \ff_addr_reg[5]_0\(5)
    );
aibi_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \mx_im__50\(4),
      O => \ff_addr_reg[5]_0\(4)
    );
aibi_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \mx_im__50\(3),
      O => \ff_addr_reg[5]_0\(3)
    );
aibi_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \mx_im__50\(2),
      O => \ff_addr_reg[5]_0\(2)
    );
aibi_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \mx_im__50\(1),
      O => \ff_addr_reg[5]_0\(1)
    );
\aibi_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \mx_im__50\(0),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(6),
      O => \ff_addr_reg[5]_0\(0)
    );
\aibi_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \mx_im__50\(14),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(6),
      O => \ff_addr_reg[5]_0\(14)
    );
aibi_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \mx_im__50\(13),
      O => \ff_addr_reg[5]_0\(13)
    );
aibi_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(13),
      I1 => p_0_in1_in(14),
      I2 => \^q\(2),
      I3 => p_2_in(14),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(13),
      O => \mx_im__50\(14)
    );
aibi_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(12),
      I1 => p_0_in1_in(13),
      I2 => \^q\(2),
      I3 => p_2_in(13),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(12),
      O => \mx_im__50\(13)
    );
aibi_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(11),
      I1 => p_0_in1_in(12),
      I2 => \^q\(2),
      I3 => p_2_in(12),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(11),
      O => \mx_im__50\(12)
    );
aibi_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(10),
      I1 => p_0_in1_in(11),
      I2 => \^q\(2),
      I3 => p_2_in(11),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(10),
      O => \mx_im__50\(11)
    );
aibi_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(9),
      I1 => p_0_in1_in(10),
      I2 => \^q\(2),
      I3 => p_2_in(10),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(9),
      O => \mx_im__50\(10)
    );
aibi_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(8),
      I1 => p_0_in1_in(9),
      I2 => \^q\(2),
      I3 => p_2_in(9),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(8),
      O => \mx_im__50\(9)
    );
aibi_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(7),
      I1 => p_0_in1_in(8),
      I2 => \^q\(2),
      I3 => p_2_in(8),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(7),
      O => \mx_im__50\(8)
    );
aibi_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(6),
      I1 => p_0_in1_in(7),
      I2 => \^q\(2),
      I3 => p_2_in(7),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(6),
      O => \mx_im__50\(7)
    );
aibi_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(5),
      I1 => p_0_in1_in(6),
      I2 => \^q\(2),
      I3 => p_2_in(6),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(5),
      O => \mx_im__50\(6)
    );
aibi_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(4),
      I1 => p_0_in1_in(5),
      I2 => \^q\(2),
      I3 => p_2_in(5),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(4),
      O => \mx_im__50\(5)
    );
aibi_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(3),
      I1 => p_0_in1_in(4),
      I2 => \^q\(2),
      I3 => p_2_in(4),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(3),
      O => \mx_im__50\(4)
    );
aibi_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(2),
      I1 => p_0_in1_in(3),
      I2 => \^q\(2),
      I3 => p_2_in(3),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(2),
      O => \mx_im__50\(3)
    );
aibi_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(1),
      I1 => p_0_in1_in(2),
      I2 => \^q\(2),
      I3 => p_2_in(2),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(1),
      O => \mx_im__50\(2)
    );
aibi_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr_1(0),
      I1 => p_0_in1_in(1),
      I2 => \^q\(2),
      I3 => p_2_in(1),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => DOADO(0),
      O => \mx_im__50\(1)
    );
aibi_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => arbr(0),
      I1 => p_0_in1_in(0),
      I2 => \^q\(2),
      I3 => p_2_in(0),
      I4 => \^ff_addr_reg[4]_0\,
      I5 => S(0),
      O => \mx_im__50\(0)
    );
aibi_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \^ff_addr_reg[4]_0\
    );
\aibi_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \mx_im__50\(12),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(6),
      O => \ff_addr_reg[5]_0\(12)
    );
\aibi_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \mx_im__50\(11),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(6),
      O => \ff_addr_reg[5]_0\(11)
    );
aibi_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \mx_im__50\(10),
      O => \ff_addr_reg[5]_0\(10)
    );
\aibi_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \mx_im__50\(9),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(6),
      O => \ff_addr_reg[5]_0\(9)
    );
aibi_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \mx_im__50\(8),
      O => \ff_addr_reg[5]_0\(8)
    );
\aibi_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \mx_im__50\(7),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(6),
      O => \ff_addr_reg[5]_0\(7)
    );
arbr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => arbr_i_17_n_0,
      I1 => \^q\(2),
      I2 => arbr_0,
      I3 => \^q\(1),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(0),
      O => B(15)
    );
arbr_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => arbr_i_36_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_37_n_0,
      I3 => \^q\(1),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(0),
      O => B(6)
    );
arbr_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => arbr_i_38_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_39_n_0,
      I3 => \^q\(1),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(0),
      O => B(5)
    );
arbr_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => arbr_i_40_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_41_n_0,
      I3 => \^q\(1),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(0),
      O => B(4)
    );
arbr_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => arbr_i_42_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_43_n_0,
      I3 => \^q\(1),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(0),
      O => B(3)
    );
arbr_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => arbr_i_44_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_45_n_0,
      I3 => \^q\(1),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(0),
      O => B(2)
    );
arbr_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0F5F5E5E0A0A0"
    )
        port map (
      I0 => arbr_i_19_n_0,
      I1 => DOADO(0),
      I2 => \^q\(0),
      I3 => p_2_in(1),
      I4 => \^q\(2),
      I5 => arbr_i_46_n_0,
      O => B(1)
    );
\arbr_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => arbr_i_47_n_0,
      I1 => \^q\(2),
      I2 => p_2_in(0),
      I3 => \^q\(0),
      I4 => S(0),
      I5 => arbr_i_19_n_0,
      O => B(0)
    );
arbr_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(14),
      I1 => \^q\(0),
      I2 => \^ff_re_reg\(0),
      O => arbr_i_17_n_0
    );
arbr_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      O => arbr_i_19_n_0
    );
arbr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B8FF00B8B8"
    )
        port map (
      I0 => arbr_i_20_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_21_n_0,
      I3 => \^q\(0),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(1),
      O => B(14)
    );
arbr_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(13),
      I1 => \^q\(0),
      I2 => p_2_in(14),
      O => arbr_i_20_n_0
    );
arbr_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(14),
      I1 => DOADO(13),
      I2 => \^q\(1),
      I3 => p_0_in1_in(14),
      I4 => \^q\(0),
      I5 => arbr_1(13),
      O => arbr_i_21_n_0
    );
arbr_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(12),
      I1 => \^q\(0),
      I2 => p_2_in(13),
      O => arbr_i_22_n_0
    );
arbr_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(13),
      I1 => DOADO(12),
      I2 => \^q\(1),
      I3 => p_0_in1_in(13),
      I4 => \^q\(0),
      I5 => arbr_1(12),
      O => arbr_i_23_n_0
    );
arbr_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(11),
      I1 => \^q\(0),
      I2 => p_2_in(12),
      O => arbr_i_24_n_0
    );
arbr_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(12),
      I1 => DOADO(11),
      I2 => \^q\(1),
      I3 => p_0_in1_in(12),
      I4 => \^q\(0),
      I5 => arbr_1(11),
      O => arbr_i_25_n_0
    );
arbr_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(10),
      I1 => \^q\(0),
      I2 => p_2_in(11),
      O => arbr_i_26_n_0
    );
arbr_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(11),
      I1 => DOADO(10),
      I2 => \^q\(1),
      I3 => p_0_in1_in(11),
      I4 => \^q\(0),
      I5 => arbr_1(10),
      O => arbr_i_27_n_0
    );
arbr_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(9),
      I1 => \^q\(0),
      I2 => p_2_in(10),
      O => arbr_i_28_n_0
    );
arbr_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(10),
      I1 => DOADO(9),
      I2 => \^q\(1),
      I3 => p_0_in1_in(10),
      I4 => \^q\(0),
      I5 => arbr_1(9),
      O => arbr_i_29_n_0
    );
arbr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => arbr_i_22_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_23_n_0,
      I3 => \^q\(1),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(0),
      O => B(13)
    );
arbr_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(8),
      I1 => \^q\(0),
      I2 => p_2_in(9),
      O => arbr_i_30_n_0
    );
arbr_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(9),
      I1 => DOADO(8),
      I2 => \^q\(1),
      I3 => p_0_in1_in(9),
      I4 => \^q\(0),
      I5 => arbr_1(8),
      O => arbr_i_31_n_0
    );
arbr_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => \^q\(0),
      I2 => p_2_in(8),
      O => arbr_i_32_n_0
    );
arbr_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(8),
      I1 => DOADO(7),
      I2 => \^q\(1),
      I3 => p_0_in1_in(8),
      I4 => \^q\(0),
      I5 => arbr_1(7),
      O => arbr_i_33_n_0
    );
arbr_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => \^q\(0),
      I2 => p_2_in(7),
      O => arbr_i_34_n_0
    );
arbr_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(7),
      I1 => DOADO(6),
      I2 => \^q\(1),
      I3 => p_0_in1_in(7),
      I4 => \^q\(0),
      I5 => arbr_1(6),
      O => arbr_i_35_n_0
    );
arbr_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => \^q\(0),
      I2 => p_2_in(6),
      O => arbr_i_36_n_0
    );
arbr_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(6),
      I1 => DOADO(5),
      I2 => \^q\(1),
      I3 => p_0_in1_in(6),
      I4 => \^q\(0),
      I5 => arbr_1(5),
      O => arbr_i_37_n_0
    );
arbr_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => \^q\(0),
      I2 => p_2_in(5),
      O => arbr_i_38_n_0
    );
arbr_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(5),
      I1 => DOADO(4),
      I2 => \^q\(1),
      I3 => p_0_in1_in(5),
      I4 => \^q\(0),
      I5 => arbr_1(4),
      O => arbr_i_39_n_0
    );
arbr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B8FF00B8B8"
    )
        port map (
      I0 => arbr_i_24_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_25_n_0,
      I3 => \^q\(0),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(1),
      O => B(12)
    );
arbr_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => \^q\(0),
      I2 => p_2_in(4),
      O => arbr_i_40_n_0
    );
arbr_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(4),
      I1 => DOADO(3),
      I2 => \^q\(1),
      I3 => p_0_in1_in(4),
      I4 => \^q\(0),
      I5 => arbr_1(3),
      O => arbr_i_41_n_0
    );
arbr_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => \^q\(0),
      I2 => p_2_in(3),
      O => arbr_i_42_n_0
    );
arbr_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(3),
      I1 => DOADO(2),
      I2 => \^q\(1),
      I3 => p_0_in1_in(3),
      I4 => \^q\(0),
      I5 => arbr_1(2),
      O => arbr_i_43_n_0
    );
arbr_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => \^q\(0),
      I2 => p_2_in(2),
      O => arbr_i_44_n_0
    );
arbr_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(2),
      I1 => DOADO(1),
      I2 => \^q\(1),
      I3 => p_0_in1_in(2),
      I4 => \^q\(0),
      I5 => arbr_1(1),
      O => arbr_i_45_n_0
    );
arbr_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(1),
      I1 => DOADO(0),
      I2 => \^q\(1),
      I3 => p_0_in1_in(1),
      I4 => \^q\(0),
      I5 => arbr_1(0),
      O => arbr_i_46_n_0
    );
arbr_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(0),
      I1 => S(0),
      I2 => \^q\(1),
      I3 => p_0_in1_in(0),
      I4 => \^q\(0),
      I5 => arbr(0),
      O => arbr_i_47_n_0
    );
arbr_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B8FF00B8B8"
    )
        port map (
      I0 => arbr_i_26_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_27_n_0,
      I3 => \^q\(0),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(1),
      O => B(11)
    );
arbr_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => arbr_i_28_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_29_n_0,
      I3 => \^q\(1),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(0),
      O => B(10)
    );
arbr_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B8FF00B8B8"
    )
        port map (
      I0 => arbr_i_30_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_31_n_0,
      I3 => \^q\(0),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(1),
      O => B(9)
    );
arbr_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => arbr_i_32_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_33_n_0,
      I3 => \^q\(1),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(0),
      O => B(8)
    );
arbr_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B8FF00B8B8"
    )
        port map (
      I0 => arbr_i_34_n_0,
      I1 => \^q\(2),
      I2 => arbr_i_35_n_0,
      I3 => \^q\(0),
      I4 => arbr_i_19_n_0,
      I5 => \^q\(1),
      O => B(7)
    );
\ff_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \ff_addr_reg[2]_0\(1),
      I1 => \ff_addr_reg[2]_0\(6),
      I2 => \ff_addr_reg[2]_0\(0),
      I3 => \ff_addr_reg[2]_0\(5),
      O => \tw_addr__0\(1)
    );
\ff_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40C0C0"
    )
        port map (
      I0 => \ff_addr_reg[2]_0\(0),
      I1 => \ff_addr_reg[2]_0\(5),
      I2 => \ff_addr_reg[2]_0\(1),
      I3 => \ff_addr_reg[2]_0\(2),
      I4 => \ff_addr_reg[2]_0\(6),
      O => \tw_addr__0\(2)
    );
\ff_addr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1CA07000"
    )
        port map (
      I0 => \ff_addr_reg[2]_0\(6),
      I1 => \ff_addr_reg[2]_0\(3),
      I2 => \ff_addr_reg[2]_0\(4),
      I3 => \ff_addr_reg[2]_0\(5),
      I4 => \^bf2_count_reg[1]\,
      O => tw_addr(5)
    );
\ff_addr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8000000"
    )
        port map (
      I0 => \ff_addr_reg[2]_0\(6),
      I1 => \ff_addr_reg[2]_0\(3),
      I2 => \^bf2_count_reg[1]\,
      I3 => \ff_addr_reg[2]_0\(4),
      I4 => \ff_addr_reg[2]_0\(5),
      O => tw_addr(6)
    );
\ff_addr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA00800000000000"
    )
        port map (
      I0 => \ff_addr_reg[2]_0\(1),
      I1 => \ff_addr_reg[2]_0\(0),
      I2 => \ff_addr_reg[2]_0\(3),
      I3 => \ff_addr_reg[2]_0\(6),
      I4 => \ff_addr_reg[2]_0\(2),
      I5 => \ff_addr_reg[2]_0\(5),
      O => \^bf2_count_reg[1]\
    );
\ff_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \ff_addr_reg[4]_1\(0),
      Q => sel0(3),
      R => '0'
    );
\ff_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \tw_addr__0\(1),
      Q => sel0(4),
      R => '0'
    );
\ff_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \tw_addr__0\(2),
      Q => sel0(5),
      R => '0'
    );
\ff_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \ff_addr_reg[4]_1\(1),
      Q => sel0(6),
      R => '0'
    );
\ff_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \ff_addr_reg[4]_1\(2),
      Q => \^q\(0),
      R => '0'
    );
\ff_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => tw_addr(5),
      Q => \^q\(1),
      R => '0'
    );
\ff_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => tw_addr(6),
      Q => \^q\(2),
      R => '0'
    );
mx_re0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mx_re0_carry_n_0,
      CO(2) => mx_re0_carry_n_1,
      CO(1) => mx_re0_carry_n_2,
      CO(0) => mx_re0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => p_0_in1_in(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\mx_re0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mx_re0_carry_n_0,
      CO(3) => \mx_re0_carry__0_n_0\,
      CO(2) => \mx_re0_carry__0_n_1\,
      CO(1) => \mx_re0_carry__0_n_2\,
      CO(0) => \mx_re0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in1_in(7 downto 4),
      S(3 downto 0) => arbr_i_41_0(3 downto 0)
    );
\mx_re0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_carry__0_n_0\,
      CO(3) => \mx_re0_carry__1_n_0\,
      CO(2) => \mx_re0_carry__1_n_1\,
      CO(1) => \mx_re0_carry__1_n_2\,
      CO(0) => \mx_re0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in1_in(11 downto 8),
      S(3 downto 0) => arbr_i_33_0(3 downto 0)
    );
\mx_re0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_carry__1_n_0\,
      CO(3) => \NLW_mx_re0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \mx_re0_carry__2_n_1\,
      CO(1) => \mx_re0_carry__2_n_2\,
      CO(0) => \mx_re0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => O(0),
      O(2 downto 0) => p_0_in1_in(14 downto 12),
      S(3 downto 0) => arbr_i_25_0(3 downto 0)
    );
\mx_re0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mx_re0_inferred__0/i__carry_n_0\,
      CO(2) => \mx_re0_inferred__0/i__carry_n_1\,
      CO(1) => \mx_re0_inferred__0/i__carry_n_2\,
      CO(0) => \mx_re0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => p_2_in(3 downto 0),
      S(3 downto 0) => arbr(3 downto 0)
    );
\mx_re0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_inferred__0/i__carry_n_0\,
      CO(3) => \mx_re0_inferred__0/i__carry__0_n_0\,
      CO(2) => \mx_re0_inferred__0/i__carry__0_n_1\,
      CO(1) => \mx_re0_inferred__0/i__carry__0_n_2\,
      CO(0) => \mx_re0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(7 downto 4),
      S(3 downto 0) => arbr_i_41_1(3 downto 0)
    );
\mx_re0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_inferred__0/i__carry__0_n_0\,
      CO(3) => \mx_re0_inferred__0/i__carry__1_n_0\,
      CO(2) => \mx_re0_inferred__0/i__carry__1_n_1\,
      CO(1) => \mx_re0_inferred__0/i__carry__1_n_2\,
      CO(0) => \mx_re0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(11 downto 8),
      S(3 downto 0) => arbr_i_33_1(3 downto 0)
    );
\mx_re0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mx_re0_inferred__0/i__carry__1_n_0\,
      CO(3) => \NLW_mx_re0_inferred__0/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \mx_re0_inferred__0/i__carry__2_n_1\,
      CO(1) => \mx_re0_inferred__0/i__carry__2_n_2\,
      CO(0) => \mx_re0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \^ff_re_reg\(0),
      O(2 downto 0) => p_2_in(14 downto 12),
      S(3 downto 0) => arbr_i_25_1(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_SdfUnit is
  port (
    su1_do_en : out STD_LOGIC;
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ff_im_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mu_do_re_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mu_do_im_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    db1_di_re : out STD_LOGIC_VECTOR ( 4 downto 0 );
    db1_di_im : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ff_im_reg_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ff_im_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_im_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_im_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_re_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ff_re_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_re_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ff_re_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    di_re : in STD_LOGIC_VECTOR ( 15 downto 0 );
    di_im : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_re_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    di_en : in STD_LOGIC;
    \buf_im_reg[15][11]__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_re_reg[15][14]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[15][15]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[15][14]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_SdfUnit : entity is "SdfUnit";
end system_fft128_0_0_SdfUnit;

architecture STRUCTURE of system_fft128_0_0_SdfUnit is
  signal BF1_n_15 : STD_LOGIC;
  signal BF1_n_31 : STD_LOGIC;
  signal BF1_n_47 : STD_LOGIC;
  signal BF1_n_63 : STD_LOGIC;
  signal DB1_n_100 : STD_LOGIC;
  signal DB1_n_101 : STD_LOGIC;
  signal DB1_n_102 : STD_LOGIC;
  signal DB1_n_145 : STD_LOGIC;
  signal DB1_n_146 : STD_LOGIC;
  signal DB1_n_147 : STD_LOGIC;
  signal DB1_n_148 : STD_LOGIC;
  signal DB1_n_149 : STD_LOGIC;
  signal DB1_n_150 : STD_LOGIC;
  signal DB1_n_151 : STD_LOGIC;
  signal DB1_n_152 : STD_LOGIC;
  signal DB1_n_153 : STD_LOGIC;
  signal DB1_n_154 : STD_LOGIC;
  signal DB1_n_155 : STD_LOGIC;
  signal DB1_n_156 : STD_LOGIC;
  signal DB1_n_157 : STD_LOGIC;
  signal DB1_n_158 : STD_LOGIC;
  signal DB1_n_159 : STD_LOGIC;
  signal DB1_n_160 : STD_LOGIC;
  signal DB1_n_161 : STD_LOGIC;
  signal DB1_n_162 : STD_LOGIC;
  signal DB1_n_163 : STD_LOGIC;
  signal DB1_n_164 : STD_LOGIC;
  signal DB1_n_165 : STD_LOGIC;
  signal DB1_n_166 : STD_LOGIC;
  signal DB1_n_167 : STD_LOGIC;
  signal DB1_n_168 : STD_LOGIC;
  signal DB1_n_169 : STD_LOGIC;
  signal DB1_n_30 : STD_LOGIC;
  signal DB1_n_31 : STD_LOGIC;
  signal DB1_n_32 : STD_LOGIC;
  signal DB1_n_33 : STD_LOGIC;
  signal DB1_n_34 : STD_LOGIC;
  signal DB1_n_35 : STD_LOGIC;
  signal DB1_n_36 : STD_LOGIC;
  signal DB1_n_37 : STD_LOGIC;
  signal DB1_n_38 : STD_LOGIC;
  signal DB1_n_39 : STD_LOGIC;
  signal DB1_n_40 : STD_LOGIC;
  signal DB1_n_41 : STD_LOGIC;
  signal DB1_n_42 : STD_LOGIC;
  signal DB1_n_43 : STD_LOGIC;
  signal DB1_n_44 : STD_LOGIC;
  signal DB1_n_45 : STD_LOGIC;
  signal DB1_n_46 : STD_LOGIC;
  signal DB1_n_47 : STD_LOGIC;
  signal DB1_n_48 : STD_LOGIC;
  signal DB1_n_49 : STD_LOGIC;
  signal DB1_n_50 : STD_LOGIC;
  signal DB1_n_51 : STD_LOGIC;
  signal DB1_n_52 : STD_LOGIC;
  signal DB1_n_53 : STD_LOGIC;
  signal DB1_n_54 : STD_LOGIC;
  signal DB1_n_55 : STD_LOGIC;
  signal DB1_n_56 : STD_LOGIC;
  signal DB1_n_57 : STD_LOGIC;
  signal DB1_n_58 : STD_LOGIC;
  signal DB1_n_59 : STD_LOGIC;
  signal DB1_n_60 : STD_LOGIC;
  signal DB1_n_61 : STD_LOGIC;
  signal DB1_n_94 : STD_LOGIC;
  signal DB1_n_95 : STD_LOGIC;
  signal DB1_n_96 : STD_LOGIC;
  signal DB1_n_97 : STD_LOGIC;
  signal DB1_n_98 : STD_LOGIC;
  signal DB1_n_99 : STD_LOGIC;
  signal DB2_n_0 : STD_LOGIC;
  signal DB2_n_1 : STD_LOGIC;
  signal DB2_n_10 : STD_LOGIC;
  signal DB2_n_11 : STD_LOGIC;
  signal DB2_n_12 : STD_LOGIC;
  signal DB2_n_13 : STD_LOGIC;
  signal DB2_n_14 : STD_LOGIC;
  signal DB2_n_15 : STD_LOGIC;
  signal DB2_n_16 : STD_LOGIC;
  signal DB2_n_17 : STD_LOGIC;
  signal DB2_n_18 : STD_LOGIC;
  signal DB2_n_19 : STD_LOGIC;
  signal DB2_n_2 : STD_LOGIC;
  signal DB2_n_20 : STD_LOGIC;
  signal DB2_n_21 : STD_LOGIC;
  signal DB2_n_22 : STD_LOGIC;
  signal DB2_n_23 : STD_LOGIC;
  signal DB2_n_24 : STD_LOGIC;
  signal DB2_n_25 : STD_LOGIC;
  signal DB2_n_26 : STD_LOGIC;
  signal DB2_n_27 : STD_LOGIC;
  signal DB2_n_28 : STD_LOGIC;
  signal DB2_n_29 : STD_LOGIC;
  signal DB2_n_3 : STD_LOGIC;
  signal DB2_n_30 : STD_LOGIC;
  signal DB2_n_31 : STD_LOGIC;
  signal DB2_n_32 : STD_LOGIC;
  signal DB2_n_33 : STD_LOGIC;
  signal DB2_n_34 : STD_LOGIC;
  signal DB2_n_35 : STD_LOGIC;
  signal DB2_n_36 : STD_LOGIC;
  signal DB2_n_37 : STD_LOGIC;
  signal DB2_n_38 : STD_LOGIC;
  signal DB2_n_39 : STD_LOGIC;
  signal DB2_n_4 : STD_LOGIC;
  signal DB2_n_40 : STD_LOGIC;
  signal DB2_n_41 : STD_LOGIC;
  signal DB2_n_42 : STD_LOGIC;
  signal DB2_n_43 : STD_LOGIC;
  signal DB2_n_44 : STD_LOGIC;
  signal DB2_n_45 : STD_LOGIC;
  signal DB2_n_46 : STD_LOGIC;
  signal DB2_n_47 : STD_LOGIC;
  signal DB2_n_48 : STD_LOGIC;
  signal DB2_n_49 : STD_LOGIC;
  signal DB2_n_5 : STD_LOGIC;
  signal DB2_n_50 : STD_LOGIC;
  signal DB2_n_51 : STD_LOGIC;
  signal DB2_n_52 : STD_LOGIC;
  signal DB2_n_53 : STD_LOGIC;
  signal DB2_n_54 : STD_LOGIC;
  signal DB2_n_55 : STD_LOGIC;
  signal DB2_n_56 : STD_LOGIC;
  signal DB2_n_57 : STD_LOGIC;
  signal DB2_n_58 : STD_LOGIC;
  signal DB2_n_59 : STD_LOGIC;
  signal DB2_n_6 : STD_LOGIC;
  signal DB2_n_60 : STD_LOGIC;
  signal DB2_n_61 : STD_LOGIC;
  signal DB2_n_62 : STD_LOGIC;
  signal DB2_n_63 : STD_LOGIC;
  signal DB2_n_64 : STD_LOGIC;
  signal DB2_n_65 : STD_LOGIC;
  signal DB2_n_66 : STD_LOGIC;
  signal DB2_n_67 : STD_LOGIC;
  signal DB2_n_68 : STD_LOGIC;
  signal DB2_n_69 : STD_LOGIC;
  signal DB2_n_7 : STD_LOGIC;
  signal DB2_n_70 : STD_LOGIC;
  signal DB2_n_71 : STD_LOGIC;
  signal DB2_n_72 : STD_LOGIC;
  signal DB2_n_73 : STD_LOGIC;
  signal DB2_n_74 : STD_LOGIC;
  signal DB2_n_75 : STD_LOGIC;
  signal DB2_n_76 : STD_LOGIC;
  signal DB2_n_77 : STD_LOGIC;
  signal DB2_n_78 : STD_LOGIC;
  signal DB2_n_79 : STD_LOGIC;
  signal DB2_n_8 : STD_LOGIC;
  signal DB2_n_80 : STD_LOGIC;
  signal DB2_n_81 : STD_LOGIC;
  signal DB2_n_82 : STD_LOGIC;
  signal DB2_n_83 : STD_LOGIC;
  signal DB2_n_84 : STD_LOGIC;
  signal DB2_n_85 : STD_LOGIC;
  signal DB2_n_86 : STD_LOGIC;
  signal DB2_n_87 : STD_LOGIC;
  signal DB2_n_88 : STD_LOGIC;
  signal DB2_n_89 : STD_LOGIC;
  signal DB2_n_9 : STD_LOGIC;
  signal DB2_n_90 : STD_LOGIC;
  signal DB2_n_91 : STD_LOGIC;
  signal DB2_n_92 : STD_LOGIC;
  signal DB2_n_93 : STD_LOGIC;
  signal DB2_n_94 : STD_LOGIC;
  signal DB2_n_95 : STD_LOGIC;
  signal DB2_n_96 : STD_LOGIC;
  signal DB2_n_97 : STD_LOGIC;
  signal MU_n_0 : STD_LOGIC;
  signal MU_n_1 : STD_LOGIC;
  signal MU_n_10 : STD_LOGIC;
  signal MU_n_11 : STD_LOGIC;
  signal MU_n_12 : STD_LOGIC;
  signal MU_n_13 : STD_LOGIC;
  signal MU_n_14 : STD_LOGIC;
  signal MU_n_15 : STD_LOGIC;
  signal MU_n_16 : STD_LOGIC;
  signal MU_n_17 : STD_LOGIC;
  signal MU_n_18 : STD_LOGIC;
  signal MU_n_19 : STD_LOGIC;
  signal MU_n_2 : STD_LOGIC;
  signal MU_n_20 : STD_LOGIC;
  signal MU_n_21 : STD_LOGIC;
  signal MU_n_22 : STD_LOGIC;
  signal MU_n_23 : STD_LOGIC;
  signal MU_n_24 : STD_LOGIC;
  signal MU_n_25 : STD_LOGIC;
  signal MU_n_26 : STD_LOGIC;
  signal MU_n_27 : STD_LOGIC;
  signal MU_n_28 : STD_LOGIC;
  signal MU_n_29 : STD_LOGIC;
  signal MU_n_3 : STD_LOGIC;
  signal MU_n_30 : STD_LOGIC;
  signal MU_n_31 : STD_LOGIC;
  signal MU_n_4 : STD_LOGIC;
  signal MU_n_5 : STD_LOGIC;
  signal MU_n_6 : STD_LOGIC;
  signal MU_n_7 : STD_LOGIC;
  signal MU_n_8 : STD_LOGIC;
  signal MU_n_9 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TC_n_10 : STD_LOGIC;
  signal TC_n_11 : STD_LOGIC;
  signal TC_n_12 : STD_LOGIC;
  signal TC_n_13 : STD_LOGIC;
  signal TC_n_14 : STD_LOGIC;
  signal TC_n_15 : STD_LOGIC;
  signal TC_n_16 : STD_LOGIC;
  signal TC_n_17 : STD_LOGIC;
  signal TC_n_2 : STD_LOGIC;
  signal TC_n_21 : STD_LOGIC;
  signal TC_n_22 : STD_LOGIC;
  signal TC_n_23 : STD_LOGIC;
  signal TC_n_24 : STD_LOGIC;
  signal TC_n_25 : STD_LOGIC;
  signal TC_n_26 : STD_LOGIC;
  signal TC_n_27 : STD_LOGIC;
  signal TC_n_28 : STD_LOGIC;
  signal TC_n_29 : STD_LOGIC;
  signal TC_n_3 : STD_LOGIC;
  signal TC_n_30 : STD_LOGIC;
  signal TC_n_31 : STD_LOGIC;
  signal TC_n_32 : STD_LOGIC;
  signal TC_n_33 : STD_LOGIC;
  signal TC_n_34 : STD_LOGIC;
  signal TC_n_35 : STD_LOGIC;
  signal TC_n_36 : STD_LOGIC;
  signal TC_n_37 : STD_LOGIC;
  signal TC_n_38 : STD_LOGIC;
  signal TC_n_4 : STD_LOGIC;
  signal TC_n_5 : STD_LOGIC;
  signal TC_n_6 : STD_LOGIC;
  signal TC_n_7 : STD_LOGIC;
  signal TC_n_8 : STD_LOGIC;
  signal TC_n_9 : STD_LOGIC;
  signal TW_n_100 : STD_LOGIC;
  signal TW_n_101 : STD_LOGIC;
  signal TW_n_102 : STD_LOGIC;
  signal TW_n_103 : STD_LOGIC;
  signal TW_n_104 : STD_LOGIC;
  signal TW_n_105 : STD_LOGIC;
  signal TW_n_106 : STD_LOGIC;
  signal TW_n_107 : STD_LOGIC;
  signal TW_n_108 : STD_LOGIC;
  signal TW_n_109 : STD_LOGIC;
  signal TW_n_110 : STD_LOGIC;
  signal TW_n_111 : STD_LOGIC;
  signal TW_n_112 : STD_LOGIC;
  signal TW_n_113 : STD_LOGIC;
  signal TW_n_114 : STD_LOGIC;
  signal TW_n_115 : STD_LOGIC;
  signal TW_n_116 : STD_LOGIC;
  signal TW_n_117 : STD_LOGIC;
  signal TW_n_118 : STD_LOGIC;
  signal TW_n_119 : STD_LOGIC;
  signal TW_n_120 : STD_LOGIC;
  signal TW_n_121 : STD_LOGIC;
  signal TW_n_122 : STD_LOGIC;
  signal TW_n_123 : STD_LOGIC;
  signal TW_n_124 : STD_LOGIC;
  signal TW_n_125 : STD_LOGIC;
  signal TW_n_126 : STD_LOGIC;
  signal TW_n_127 : STD_LOGIC;
  signal TW_n_66 : STD_LOGIC;
  signal TW_n_97 : STD_LOGIC;
  signal TW_n_98 : STD_LOGIC;
  signal TW_n_99 : STD_LOGIC;
  signal add_im_3 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal add_re_2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal bf1_bf : STD_LOGIC;
  signal \bf1_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \bf1_count_reg__0\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \bf1_count_reg__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bf1_do_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_do_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_sp_en : STD_LOGIC;
  signal bf1_sp_en_i_1_n_0 : STD_LOGIC;
  signal bf1_sp_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_sp_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_start : STD_LOGIC;
  signal bf2_bf : STD_LOGIC;
  signal \bf2_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \bf2_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bf2_ct_en : STD_LOGIC;
  signal bf2_ct_en_1d : STD_LOGIC;
  signal bf2_ct_en_i_1_n_0 : STD_LOGIC;
  signal bf2_ct_en_i_3_n_0 : STD_LOGIC;
  signal bf2_do_en : STD_LOGIC;
  signal bf2_do_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_do_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_sp_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_sp_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_start : STD_LOGIC;
  signal \buf_im_reg[63]_1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \buf_re_reg[63]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal db2_di_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal db2_di_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[5]\ : STD_LOGIC;
  signal ff_im_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ff_re_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^mu_do_im_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mx_im__50\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^su1_do_en\ : STD_LOGIC;
  signal sub_im_1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_re_0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \tw_addr__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tw_nz : STD_LOGIC;
  signal tw_nz_1d : STD_LOGIC;
  signal tw_nz_i_1_n_0 : STD_LOGIC;
  signal tw_nz_i_3_n_0 : STD_LOGIC;
  signal y0_im0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y0_re0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y1_im0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y1_re0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bf1_count[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bf1_count[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bf1_count[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bf1_count[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bf1_count[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bf1_count[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \bf1_count[6]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bf2_count[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bf2_count[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bf2_count[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bf2_count[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bf2_count[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bf2_count[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bf2_count[6]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of bf2_ct_en_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of bf2_ct_en_i_3 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \buf_im_reg[30][0]_srl31_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \buf_im_reg[30][10]_srl31_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \buf_im_reg[30][11]_srl31_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \buf_im_reg[30][12]_srl31_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \buf_im_reg[30][13]_srl31_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \buf_im_reg[30][14]_srl31_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \buf_im_reg[30][15]_srl31_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \buf_im_reg[30][1]_srl31_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \buf_im_reg[30][2]_srl31_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \buf_im_reg[30][3]_srl31_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \buf_im_reg[30][4]_srl31_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \buf_im_reg[30][5]_srl31_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \buf_im_reg[30][6]_srl31_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \buf_im_reg[30][7]_srl31_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \buf_im_reg[30][8]_srl31_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \buf_im_reg[30][9]_srl31_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \buf_re_reg[30][0]_srl31_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \buf_re_reg[30][10]_srl31_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \buf_re_reg[30][11]_srl31_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \buf_re_reg[30][12]_srl31_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \buf_re_reg[30][13]_srl31_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \buf_re_reg[30][14]_srl31_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \buf_re_reg[30][15]_srl31_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \buf_re_reg[30][1]_srl31_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \buf_re_reg[30][2]_srl31_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \buf_re_reg[30][3]_srl31_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \buf_re_reg[30][4]_srl31_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \buf_re_reg[30][5]_srl31_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \buf_re_reg[30][6]_srl31_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \buf_re_reg[30][7]_srl31_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \buf_re_reg[30][8]_srl31_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \buf_re_reg[30][9]_srl31_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \di_count[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \di_count[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \di_count[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \di_count[3]_i_1\ : label is "soft_lutpair31";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \mu_do_im_reg[15]_0\(15 downto 0) <= \^mu_do_im_reg[15]_0\(15 downto 0);
  su1_do_en <= \^su1_do_en\;
BF1: entity work.system_fft128_0_0_Butterfly_5
     port map (
      CO(0) => BF1_n_47,
      DI(0) => DB1_n_145,
      O(0) => BF1_n_15,
      S(3) => DB1_n_30,
      S(2) => DB1_n_31,
      S(1) => DB1_n_32,
      S(0) => DB1_n_33,
      add_im_3(14 downto 0) => add_im_3(15 downto 1),
      add_re_2(14 downto 0) => add_re_2(15 downto 1),
      \bf1_do_im_reg[10]\(3) => DB1_n_166,
      \bf1_do_im_reg[10]\(2) => DB1_n_167,
      \bf1_do_im_reg[10]\(1) => DB1_n_168,
      \bf1_do_im_reg[10]\(0) => DB1_n_169,
      \bf1_do_im_reg[14]\(0) => DB1_n_102,
      \bf1_do_im_reg[14]_0\(3) => DB1_n_98,
      \bf1_do_im_reg[14]_0\(2) => DB1_n_99,
      \bf1_do_im_reg[14]_0\(1) => DB1_n_100,
      \bf1_do_im_reg[14]_0\(0) => DB1_n_101,
      \bf1_do_im_reg[2]\(3) => DB1_n_158,
      \bf1_do_im_reg[2]\(2) => DB1_n_159,
      \bf1_do_im_reg[2]\(1) => DB1_n_160,
      \bf1_do_im_reg[2]\(0) => DB1_n_161,
      \bf1_do_im_reg[6]\(3) => DB1_n_162,
      \bf1_do_im_reg[6]\(2) => DB1_n_163,
      \bf1_do_im_reg[6]\(1) => DB1_n_164,
      \bf1_do_im_reg[6]\(0) => DB1_n_165,
      \bf1_do_re_reg[10]\(3) => DB1_n_154,
      \bf1_do_re_reg[10]\(2) => DB1_n_155,
      \bf1_do_re_reg[10]\(1) => DB1_n_156,
      \bf1_do_re_reg[10]\(0) => DB1_n_157,
      \bf1_do_re_reg[14]\(3) => DB1_n_94,
      \bf1_do_re_reg[14]\(2) => DB1_n_95,
      \bf1_do_re_reg[14]\(1) => DB1_n_96,
      \bf1_do_re_reg[14]\(0) => DB1_n_97,
      \bf1_do_re_reg[2]\(3) => DB1_n_146,
      \bf1_do_re_reg[2]\(2) => DB1_n_147,
      \bf1_do_re_reg[2]\(1) => DB1_n_148,
      \bf1_do_re_reg[2]\(0) => DB1_n_149,
      \bf1_do_re_reg[6]\(3) => DB1_n_150,
      \bf1_do_re_reg[6]\(2) => DB1_n_151,
      \bf1_do_re_reg[6]\(1) => DB1_n_152,
      \bf1_do_re_reg[6]\(0) => DB1_n_153,
      \buf_im_reg[31][0]_srl32_i_1\(3) => DB1_n_46,
      \buf_im_reg[31][0]_srl32_i_1\(2) => DB1_n_47,
      \buf_im_reg[31][0]_srl32_i_1\(1) => DB1_n_48,
      \buf_im_reg[31][0]_srl32_i_1\(0) => DB1_n_49,
      \buf_im_reg[31][11]_srl32_i_1\(3) => DB1_n_58,
      \buf_im_reg[31][11]_srl32_i_1\(2) => DB1_n_59,
      \buf_im_reg[31][11]_srl32_i_1\(1) => DB1_n_60,
      \buf_im_reg[31][11]_srl32_i_1\(0) => DB1_n_61,
      \buf_im_reg[31][3]_srl32_i_1\(3) => DB1_n_50,
      \buf_im_reg[31][3]_srl32_i_1\(2) => DB1_n_51,
      \buf_im_reg[31][3]_srl32_i_1\(1) => DB1_n_52,
      \buf_im_reg[31][3]_srl32_i_1\(0) => DB1_n_53,
      \buf_im_reg[31][7]_srl32_i_1\(3) => DB1_n_54,
      \buf_im_reg[31][7]_srl32_i_1\(2) => DB1_n_55,
      \buf_im_reg[31][7]_srl32_i_1\(1) => DB1_n_56,
      \buf_im_reg[31][7]_srl32_i_1\(0) => DB1_n_57,
      \buf_im_reg[63][14]__0\(0) => BF1_n_63,
      \buf_im_reg[63]_1\(14 downto 0) => \buf_im_reg[63]_1\(14 downto 0),
      \buf_re_reg[31][11]_srl32_i_1\(3) => DB1_n_42,
      \buf_re_reg[31][11]_srl32_i_1\(2) => DB1_n_43,
      \buf_re_reg[31][11]_srl32_i_1\(1) => DB1_n_44,
      \buf_re_reg[31][11]_srl32_i_1\(0) => DB1_n_45,
      \buf_re_reg[31][3]_srl32_i_1\(3) => DB1_n_34,
      \buf_re_reg[31][3]_srl32_i_1\(2) => DB1_n_35,
      \buf_re_reg[31][3]_srl32_i_1\(1) => DB1_n_36,
      \buf_re_reg[31][3]_srl32_i_1\(0) => DB1_n_37,
      \buf_re_reg[31][7]_srl32_i_1\(3) => DB1_n_38,
      \buf_re_reg[31][7]_srl32_i_1\(2) => DB1_n_39,
      \buf_re_reg[31][7]_srl32_i_1\(1) => DB1_n_40,
      \buf_re_reg[31][7]_srl32_i_1\(0) => DB1_n_41,
      \buf_re_reg[63]_0\(14 downto 0) => \buf_re_reg[63]_0\(14 downto 0),
      di_im(0) => di_im(15),
      \di_im[15]\(0) => BF1_n_31,
      di_re(0) => di_re(15),
      sub_im_1(14 downto 0) => sub_im_1(15 downto 1),
      sub_re_0(14 downto 0) => sub_re_0(15 downto 1)
    );
BF2: entity work.\system_fft128_0_0_Butterfly__parameterized0_6\
     port map (
      DI(0) => DB2_n_96,
      Q(0) => bf1_do_re(15),
      S(3) => DB2_n_32,
      S(2) => DB2_n_33,
      S(1) => DB2_n_34,
      S(0) => DB2_n_35,
      y0_im0(15 downto 0) => y0_im0(16 downto 1),
      \y0_im0__47_carry_0\ => DB2_n_28,
      \y0_im0__47_carry_1\ => DB2_n_29,
      \y0_im0__47_carry_2\ => DB2_n_30,
      \y0_im0__47_carry_3\ => DB2_n_31,
      \y0_im0__47_carry_4\ => DB2_n_24,
      \y0_im0__47_carry_5\ => DB2_n_25,
      \y0_im0__47_carry_6\ => DB2_n_26,
      \y0_im0__47_carry_7\ => DB2_n_27,
      \y0_im0__47_carry_8\(3) => DB2_n_84,
      \y0_im0__47_carry_8\(2) => DB2_n_85,
      \y0_im0__47_carry_8\(1) => DB2_n_86,
      \y0_im0__47_carry_8\(0) => DB2_n_87,
      \y0_im0__47_carry_9\(3) => DB2_n_88,
      \y0_im0__47_carry_9\(2) => DB2_n_89,
      \y0_im0__47_carry_9\(1) => DB2_n_90,
      \y0_im0__47_carry_9\(0) => DB2_n_91,
      \y0_im0__47_carry__0_0\ => DB2_n_20,
      \y0_im0__47_carry__0_1\ => DB2_n_21,
      \y0_im0__47_carry__0_2\ => DB2_n_22,
      \y0_im0__47_carry__0_3\ => DB2_n_23,
      \y0_im0__47_carry__0_4\(3) => DB2_n_92,
      \y0_im0__47_carry__0_4\(2) => DB2_n_93,
      \y0_im0__47_carry__0_4\(1) => DB2_n_94,
      \y0_im0__47_carry__0_4\(0) => DB2_n_95,
      \y0_im0__47_carry__1_0\ => DB2_n_17,
      \y0_im0__47_carry__1_1\ => DB2_n_18,
      \y0_im0__47_carry__1_2\ => DB2_n_19,
      \y0_im0__47_carry__1_3\(0) => DB2_n_97,
      \y0_im0__47_carry__1_4\(3) => DB2_n_68,
      \y0_im0__47_carry__1_4\(2) => DB2_n_69,
      \y0_im0__47_carry__1_4\(1) => DB2_n_70,
      \y0_im0__47_carry__1_4\(0) => DB2_n_71,
      y0_re0(15 downto 0) => y0_re0(16 downto 1),
      \y0_re0__47_carry_0\ => DB2_n_12,
      \y0_re0__47_carry_1\ => DB2_n_13,
      \y0_re0__47_carry_2\ => DB2_n_14,
      \y0_re0__47_carry_3\ => DB2_n_15,
      \y0_re0__47_carry_4\ => DB2_n_8,
      \y0_re0__47_carry_5\ => DB2_n_9,
      \y0_re0__47_carry_6\ => DB2_n_10,
      \y0_re0__47_carry_7\ => DB2_n_11,
      \y0_re0__47_carry_8\(3) => DB2_n_72,
      \y0_re0__47_carry_8\(2) => DB2_n_73,
      \y0_re0__47_carry_8\(1) => DB2_n_74,
      \y0_re0__47_carry_8\(0) => DB2_n_75,
      \y0_re0__47_carry_9\(3) => DB2_n_76,
      \y0_re0__47_carry_9\(2) => DB2_n_77,
      \y0_re0__47_carry_9\(1) => DB2_n_78,
      \y0_re0__47_carry_9\(0) => DB2_n_79,
      \y0_re0__47_carry__0_0\ => DB2_n_4,
      \y0_re0__47_carry__0_1\ => DB2_n_5,
      \y0_re0__47_carry__0_2\ => DB2_n_6,
      \y0_re0__47_carry__0_3\ => DB2_n_7,
      \y0_re0__47_carry__0_4\(3) => DB2_n_80,
      \y0_re0__47_carry__0_4\(2) => DB2_n_81,
      \y0_re0__47_carry__0_4\(1) => DB2_n_82,
      \y0_re0__47_carry__0_4\(0) => DB2_n_83,
      \y0_re0__47_carry__1_0\ => DB2_n_1,
      \y0_re0__47_carry__1_1\ => DB2_n_2,
      \y0_re0__47_carry__1_2\ => DB2_n_3,
      \y0_re0__47_carry__1_3\(3) => DB2_n_64,
      \y0_re0__47_carry__1_3\(2) => DB2_n_65,
      \y0_re0__47_carry__1_3\(1) => DB2_n_66,
      \y0_re0__47_carry__1_3\(0) => DB2_n_67,
      y1_im0(15 downto 0) => y1_im0(16 downto 1),
      \y1_im0__47_carry_0\(3) => DB2_n_48,
      \y1_im0__47_carry_0\(2) => DB2_n_49,
      \y1_im0__47_carry_0\(1) => DB2_n_50,
      \y1_im0__47_carry_0\(0) => DB2_n_51,
      \y1_im0__47_carry_1\(3) => DB2_n_52,
      \y1_im0__47_carry_1\(2) => DB2_n_53,
      \y1_im0__47_carry_1\(1) => DB2_n_54,
      \y1_im0__47_carry_1\(0) => DB2_n_55,
      \y1_im0__47_carry__0_0\(3) => DB2_n_56,
      \y1_im0__47_carry__0_0\(2) => DB2_n_57,
      \y1_im0__47_carry__0_0\(1) => DB2_n_58,
      \y1_im0__47_carry__0_0\(0) => DB2_n_59,
      \y1_im0__47_carry__1_0\(0) => bf1_do_im(15),
      \y1_im0__47_carry__1_1\(3) => DB2_n_60,
      \y1_im0__47_carry__1_1\(2) => DB2_n_61,
      \y1_im0__47_carry__1_1\(1) => DB2_n_62,
      \y1_im0__47_carry__1_1\(0) => DB2_n_63,
      y1_re0(15 downto 0) => y1_re0(16 downto 1),
      \y1_re0__47_carry_0\(3) => DB2_n_36,
      \y1_re0__47_carry_0\(2) => DB2_n_37,
      \y1_re0__47_carry_0\(1) => DB2_n_38,
      \y1_re0__47_carry_0\(0) => DB2_n_39,
      \y1_re0__47_carry__0_0\(3) => DB2_n_40,
      \y1_re0__47_carry__0_0\(2) => DB2_n_41,
      \y1_re0__47_carry__0_0\(1) => DB2_n_42,
      \y1_re0__47_carry__0_0\(0) => DB2_n_43,
      \y1_re0__47_carry__1_0\(3) => DB2_n_44,
      \y1_re0__47_carry__1_0\(2) => DB2_n_45,
      \y1_re0__47_carry__1_0\(1) => DB2_n_46,
      \y1_re0__47_carry__1_0\(0) => DB2_n_47
    );
DB1: entity work.system_fft128_0_0_DelayBuffer
     port map (
      CO(0) => BF1_n_47,
      D(15 downto 0) => bf1_sp_re(15 downto 0),
      DI(0) => DB1_n_145,
      O(0) => BF1_n_15,
      Q(15 downto 0) => \^q\(15 downto 0),
      S(3) => DB1_n_30,
      S(2) => DB1_n_31,
      S(1) => DB1_n_32,
      S(0) => DB1_n_33,
      add_im_3(14 downto 0) => add_im_3(15 downto 1),
      add_re_2(14 downto 0) => add_re_2(15 downto 1),
      \bf1_count_reg[5]\(15 downto 0) => bf1_sp_im(15 downto 0),
      \bf1_do_im_reg[15]\(0) => BF1_n_63,
      \bf1_do_re_reg[15]\(0) => bf1_bf,
      \bf1_do_re_reg[15]_0\(1) => \bf1_count_reg__0__0\(6),
      \bf1_do_re_reg[15]_0\(0) => \bf1_count_reg__0\(5),
      \buf_im_reg[15][11]__0\(0) => \buf_im_reg[15][11]__0\(1),
      \buf_im_reg[15][14]__0\(3 downto 0) => \buf_im_reg[15][14]__0\(3 downto 0),
      \buf_im_reg[15][15]__0\(15 downto 0) => \^mu_do_im_reg[15]_0\(15 downto 0),
      \buf_im_reg[15][15]__0_0\(0) => \buf_im_reg[15][15]__0\(0),
      \buf_im_reg[15]_3\(15 downto 0) => \buf_im_reg[15]_3\(15 downto 0),
      \buf_im_reg[31][15]_srl32_0\(0) => BF1_n_31,
      \buf_im_reg[63][11]__0_0\(3) => DB1_n_166,
      \buf_im_reg[63][11]__0_0\(2) => DB1_n_167,
      \buf_im_reg[63][11]__0_0\(1) => DB1_n_168,
      \buf_im_reg[63][11]__0_0\(0) => DB1_n_169,
      \buf_im_reg[63][14]__0_0\(14 downto 0) => \buf_im_reg[63]_1\(14 downto 0),
      \buf_im_reg[63][15]__0_0\(3) => DB1_n_98,
      \buf_im_reg[63][15]__0_0\(2) => DB1_n_99,
      \buf_im_reg[63][15]__0_0\(1) => DB1_n_100,
      \buf_im_reg[63][15]__0_0\(0) => DB1_n_101,
      \buf_im_reg[63][15]__0_1\(0) => DB1_n_102,
      \buf_im_reg[63][3]__0_0\(3) => DB1_n_158,
      \buf_im_reg[63][3]__0_0\(2) => DB1_n_159,
      \buf_im_reg[63][3]__0_0\(1) => DB1_n_160,
      \buf_im_reg[63][3]__0_0\(0) => DB1_n_161,
      \buf_im_reg[63][7]__0_0\(3) => DB1_n_162,
      \buf_im_reg[63][7]__0_0\(2) => DB1_n_163,
      \buf_im_reg[63][7]__0_0\(1) => DB1_n_164,
      \buf_im_reg[63][7]__0_0\(0) => DB1_n_165,
      \buf_re_reg[15][14]__0\(3 downto 0) => \buf_re_reg[15][14]__0\(3 downto 0),
      \buf_re_reg[15][15]__0\(0) => O(0),
      \buf_re_reg[15]_2\(15 downto 0) => \buf_re_reg[15]_2\(15 downto 0),
      \buf_re_reg[63][11]__0_0\(3) => DB1_n_154,
      \buf_re_reg[63][11]__0_0\(2) => DB1_n_155,
      \buf_re_reg[63][11]__0_0\(1) => DB1_n_156,
      \buf_re_reg[63][11]__0_0\(0) => DB1_n_157,
      \buf_re_reg[63][14]__0_0\(14 downto 0) => \buf_re_reg[63]_0\(14 downto 0),
      \buf_re_reg[63][15]__0_0\(3) => DB1_n_94,
      \buf_re_reg[63][15]__0_0\(2) => DB1_n_95,
      \buf_re_reg[63][15]__0_0\(1) => DB1_n_96,
      \buf_re_reg[63][15]__0_0\(0) => DB1_n_97,
      \buf_re_reg[63][3]__0_0\(3) => DB1_n_146,
      \buf_re_reg[63][3]__0_0\(2) => DB1_n_147,
      \buf_re_reg[63][3]__0_0\(1) => DB1_n_148,
      \buf_re_reg[63][3]__0_0\(0) => DB1_n_149,
      \buf_re_reg[63][7]__0_0\(3) => DB1_n_150,
      \buf_re_reg[63][7]__0_0\(2) => DB1_n_151,
      \buf_re_reg[63][7]__0_0\(1) => DB1_n_152,
      \buf_re_reg[63][7]__0_0\(0) => DB1_n_153,
      clock => clock,
      db1_di_im(4 downto 0) => db1_di_im(4 downto 0),
      db1_di_re(4 downto 0) => db1_di_re(4 downto 0),
      di_im(15 downto 0) => di_im(15 downto 0),
      \di_im[11]\(3) => DB1_n_54,
      \di_im[11]\(2) => DB1_n_55,
      \di_im[11]\(1) => DB1_n_56,
      \di_im[11]\(0) => DB1_n_57,
      \di_im[15]\(3) => DB1_n_58,
      \di_im[15]\(2) => DB1_n_59,
      \di_im[15]\(1) => DB1_n_60,
      \di_im[15]\(0) => DB1_n_61,
      \di_im[3]\(3) => DB1_n_46,
      \di_im[3]\(2) => DB1_n_47,
      \di_im[3]\(1) => DB1_n_48,
      \di_im[3]\(0) => DB1_n_49,
      \di_im[7]\(3) => DB1_n_50,
      \di_im[7]\(2) => DB1_n_51,
      \di_im[7]\(1) => DB1_n_52,
      \di_im[7]\(0) => DB1_n_53,
      di_re(15 downto 0) => di_re(15 downto 0),
      \di_re[11]\(3) => DB1_n_38,
      \di_re[11]\(2) => DB1_n_39,
      \di_re[11]\(1) => DB1_n_40,
      \di_re[11]\(0) => DB1_n_41,
      \di_re[15]\(3) => DB1_n_42,
      \di_re[15]\(2) => DB1_n_43,
      \di_re[15]\(1) => DB1_n_44,
      \di_re[15]\(0) => DB1_n_45,
      \di_re[7]\(3) => DB1_n_34,
      \di_re[7]\(2) => DB1_n_35,
      \di_re[7]\(1) => DB1_n_36,
      \di_re[7]\(0) => DB1_n_37,
      \mu_do_im_reg[11]\(3 downto 0) => \mu_do_im_reg[11]_0\(3 downto 0),
      \mu_do_im_reg[15]\(3 downto 0) => \mu_do_im_reg[15]_1\(3 downto 0),
      \mu_do_im_reg[3]\(3 downto 0) => \mu_do_im_reg[3]_0\(3 downto 0),
      \mu_do_im_reg[7]\(3 downto 0) => \mu_do_im_reg[7]_0\(3 downto 0),
      \mu_do_re_reg[11]\(3 downto 0) => \mu_do_re_reg[11]_0\(3 downto 0),
      \mu_do_re_reg[15]\(3 downto 0) => \mu_do_re_reg[15]_0\(3 downto 0),
      \mu_do_re_reg[3]\(3 downto 0) => S(3 downto 0),
      \mu_do_re_reg[7]\(3 downto 0) => \mu_do_re_reg[7]_0\(3 downto 0),
      sub_im_1(14 downto 0) => sub_im_1(15 downto 1),
      sub_re_0(14 downto 0) => sub_re_0(15 downto 1)
    );
DB2: entity work.\system_fft128_0_0_DelayBuffer__parameterized0\
     port map (
      DI(0) => DB2_n_96,
      Q(15 downto 0) => bf1_do_re(15 downto 0),
      S(3) => DB2_n_32,
      S(2) => DB2_n_33,
      S(1) => DB2_n_34,
      S(0) => DB2_n_35,
      \bf1_do_im_reg[11]\(3) => DB2_n_56,
      \bf1_do_im_reg[11]\(2) => DB2_n_57,
      \bf1_do_im_reg[11]\(1) => DB2_n_58,
      \bf1_do_im_reg[11]\(0) => DB2_n_59,
      \bf1_do_im_reg[15]\(3) => DB2_n_60,
      \bf1_do_im_reg[15]\(2) => DB2_n_61,
      \bf1_do_im_reg[15]\(1) => DB2_n_62,
      \bf1_do_im_reg[15]\(0) => DB2_n_63,
      \bf1_do_im_reg[3]\(3) => DB2_n_48,
      \bf1_do_im_reg[3]\(2) => DB2_n_49,
      \bf1_do_im_reg[3]\(1) => DB2_n_50,
      \bf1_do_im_reg[3]\(0) => DB2_n_51,
      \bf1_do_im_reg[7]\(3) => DB2_n_52,
      \bf1_do_im_reg[7]\(2) => DB2_n_53,
      \bf1_do_im_reg[7]\(1) => DB2_n_54,
      \bf1_do_im_reg[7]\(0) => DB2_n_55,
      \bf1_do_re_reg[11]\(3) => DB2_n_40,
      \bf1_do_re_reg[11]\(2) => DB2_n_41,
      \bf1_do_re_reg[11]\(1) => DB2_n_42,
      \bf1_do_re_reg[11]\(0) => DB2_n_43,
      \bf1_do_re_reg[15]\(3) => DB2_n_44,
      \bf1_do_re_reg[15]\(2) => DB2_n_45,
      \bf1_do_re_reg[15]\(1) => DB2_n_46,
      \bf1_do_re_reg[15]\(0) => DB2_n_47,
      \bf1_do_re_reg[7]\(3) => DB2_n_36,
      \bf1_do_re_reg[7]\(2) => DB2_n_37,
      \bf1_do_re_reg[7]\(1) => DB2_n_38,
      \bf1_do_re_reg[7]\(0) => DB2_n_39,
      \buf_im_reg[31][0]__0_0\ => DB2_n_31,
      \buf_im_reg[31][10]__0_0\ => DB2_n_21,
      \buf_im_reg[31][11]__0_0\ => DB2_n_20,
      \buf_im_reg[31][11]__0_1\(3) => DB2_n_92,
      \buf_im_reg[31][11]__0_1\(2) => DB2_n_93,
      \buf_im_reg[31][11]__0_1\(1) => DB2_n_94,
      \buf_im_reg[31][11]__0_1\(0) => DB2_n_95,
      \buf_im_reg[31][12]__0_0\ => DB2_n_19,
      \buf_im_reg[31][13]__0_0\ => DB2_n_18,
      \buf_im_reg[31][14]__0_0\ => DB2_n_17,
      \buf_im_reg[31][15]__0_0\ => DB2_n_16,
      \buf_im_reg[31][15]__0_1\(3) => DB2_n_68,
      \buf_im_reg[31][15]__0_1\(2) => DB2_n_69,
      \buf_im_reg[31][15]__0_1\(1) => DB2_n_70,
      \buf_im_reg[31][15]__0_1\(0) => DB2_n_71,
      \buf_im_reg[31][15]__0_2\(0) => DB2_n_97,
      \buf_im_reg[31][1]__0_0\ => DB2_n_30,
      \buf_im_reg[31][2]__0_0\ => DB2_n_29,
      \buf_im_reg[31][3]__0_0\ => DB2_n_28,
      \buf_im_reg[31][3]__0_1\(3) => DB2_n_84,
      \buf_im_reg[31][3]__0_1\(2) => DB2_n_85,
      \buf_im_reg[31][3]__0_1\(1) => DB2_n_86,
      \buf_im_reg[31][3]__0_1\(0) => DB2_n_87,
      \buf_im_reg[31][4]__0_0\ => DB2_n_27,
      \buf_im_reg[31][5]__0_0\ => DB2_n_26,
      \buf_im_reg[31][6]__0_0\ => DB2_n_25,
      \buf_im_reg[31][7]__0_0\ => DB2_n_24,
      \buf_im_reg[31][7]__0_1\(3) => DB2_n_88,
      \buf_im_reg[31][7]__0_1\(2) => DB2_n_89,
      \buf_im_reg[31][7]__0_1\(1) => DB2_n_90,
      \buf_im_reg[31][7]__0_1\(0) => DB2_n_91,
      \buf_im_reg[31][8]__0_0\ => DB2_n_23,
      \buf_im_reg[31][9]__0_0\ => DB2_n_22,
      \buf_re_reg[31][0]__0_0\ => DB2_n_15,
      \buf_re_reg[31][10]__0_0\ => DB2_n_5,
      \buf_re_reg[31][11]__0_0\ => DB2_n_4,
      \buf_re_reg[31][11]__0_1\(3) => DB2_n_80,
      \buf_re_reg[31][11]__0_1\(2) => DB2_n_81,
      \buf_re_reg[31][11]__0_1\(1) => DB2_n_82,
      \buf_re_reg[31][11]__0_1\(0) => DB2_n_83,
      \buf_re_reg[31][12]__0_0\ => DB2_n_3,
      \buf_re_reg[31][13]__0_0\ => DB2_n_2,
      \buf_re_reg[31][14]__0_0\ => DB2_n_1,
      \buf_re_reg[31][15]__0_0\ => DB2_n_0,
      \buf_re_reg[31][15]__0_1\(3) => DB2_n_64,
      \buf_re_reg[31][15]__0_1\(2) => DB2_n_65,
      \buf_re_reg[31][15]__0_1\(1) => DB2_n_66,
      \buf_re_reg[31][15]__0_1\(0) => DB2_n_67,
      \buf_re_reg[31][1]__0_0\ => DB2_n_14,
      \buf_re_reg[31][2]__0_0\ => DB2_n_13,
      \buf_re_reg[31][3]__0_0\ => DB2_n_12,
      \buf_re_reg[31][3]__0_1\(3) => DB2_n_72,
      \buf_re_reg[31][3]__0_1\(2) => DB2_n_73,
      \buf_re_reg[31][3]__0_1\(1) => DB2_n_74,
      \buf_re_reg[31][3]__0_1\(0) => DB2_n_75,
      \buf_re_reg[31][4]__0_0\ => DB2_n_11,
      \buf_re_reg[31][5]__0_0\ => DB2_n_10,
      \buf_re_reg[31][6]__0_0\ => DB2_n_9,
      \buf_re_reg[31][7]__0_0\ => DB2_n_8,
      \buf_re_reg[31][7]__0_1\(3) => DB2_n_76,
      \buf_re_reg[31][7]__0_1\(2) => DB2_n_77,
      \buf_re_reg[31][7]__0_1\(1) => DB2_n_78,
      \buf_re_reg[31][7]__0_1\(0) => DB2_n_79,
      \buf_re_reg[31][8]__0_0\ => DB2_n_7,
      \buf_re_reg[31][9]__0_0\ => DB2_n_6,
      clock => clock,
      db2_di_im(15 downto 0) => db2_di_im(15 downto 0),
      db2_di_re(15 downto 0) => db2_di_re(15 downto 0),
      \y0_im0_carry__2\(15 downto 0) => bf1_do_im(15 downto 0)
    );
MU: entity work.system_fft128_0_0_Multiply_7
     port map (
      A(15 downto 0) => bf2_sp_re(15 downto 0),
      B(15) => TC_n_21,
      B(14) => TC_n_22,
      B(13) => TC_n_23,
      B(12) => TC_n_24,
      B(11) => TC_n_25,
      B(10) => TC_n_26,
      B(9) => TC_n_27,
      B(8) => TC_n_28,
      B(7) => TC_n_29,
      B(6) => TC_n_30,
      B(5) => TC_n_31,
      B(4) => TC_n_32,
      B(3) => TC_n_33,
      B(2) => TC_n_34,
      B(1) => TC_n_35,
      B(0) => TC_n_36,
      Q(15 downto 0) => bf2_do_re(15 downto 0),
      aibi_0(15) => TC_n_2,
      aibi_0(14) => TC_n_3,
      aibi_0(13) => TC_n_4,
      aibi_0(12) => TC_n_5,
      aibi_0(11) => TC_n_6,
      aibi_0(10) => TC_n_7,
      aibi_0(9) => TC_n_8,
      aibi_0(8) => TC_n_9,
      aibi_0(7) => TC_n_10,
      aibi_0(6) => TC_n_11,
      aibi_0(5) => TC_n_12,
      aibi_0(4) => TC_n_13,
      aibi_0(3) => TC_n_14,
      aibi_0(2) => TC_n_15,
      aibi_0(1) => TC_n_16,
      aibi_0(0) => TC_n_17,
      aibi_1(15 downto 0) => bf2_sp_im(15 downto 0),
      aibr_0(15) => MU_n_16,
      aibr_0(14) => MU_n_17,
      aibr_0(13) => MU_n_18,
      aibr_0(12) => MU_n_19,
      aibr_0(11) => MU_n_20,
      aibr_0(10) => MU_n_21,
      aibr_0(9) => MU_n_22,
      aibr_0(8) => MU_n_23,
      aibr_0(7) => MU_n_24,
      aibr_0(6) => MU_n_25,
      aibr_0(5) => MU_n_26,
      aibr_0(4) => MU_n_27,
      aibr_0(3) => MU_n_28,
      aibr_0(2) => MU_n_29,
      aibr_0(1) => MU_n_30,
      aibr_0(0) => MU_n_31,
      clock => clock,
      \mu_do_im_reg[15]\(15 downto 0) => bf2_do_im(15 downto 0),
      \out\(15) => MU_n_0,
      \out\(14) => MU_n_1,
      \out\(13) => MU_n_2,
      \out\(12) => MU_n_3,
      \out\(11) => MU_n_4,
      \out\(10) => MU_n_5,
      \out\(9) => MU_n_6,
      \out\(8) => MU_n_7,
      \out\(7) => MU_n_8,
      \out\(6) => MU_n_9,
      \out\(5) => MU_n_10,
      \out\(4) => MU_n_11,
      \out\(3) => MU_n_12,
      \out\(2) => MU_n_13,
      \out\(1) => MU_n_14,
      \out\(0) => MU_n_15,
      tw_nz_1d => tw_nz_1d
    );
TC: entity work.system_fft128_0_0_TwiddleConvert8_8
     port map (
      B(15) => TC_n_21,
      B(14) => TC_n_22,
      B(13) => TC_n_23,
      B(12) => TC_n_24,
      B(11) => TC_n_25,
      B(10) => TC_n_26,
      B(9) => TC_n_27,
      B(8) => TC_n_28,
      B(7) => TC_n_29,
      B(6) => TC_n_30,
      B(5) => TC_n_31,
      B(4) => TC_n_32,
      B(3) => TC_n_33,
      B(2) => TC_n_34,
      B(1) => TC_n_35,
      B(0) => TC_n_36,
      DOADO(14 downto 0) => ff_im_reg(15 downto 1),
      O(0) => p_0_in1_in(15),
      Q(2 downto 0) => sel0(2 downto 0),
      S(3) => TW_n_97,
      S(2) => TW_n_98,
      S(1) => TW_n_99,
      S(0) => ff_im_reg(0),
      aibi(0) => \mx_im__50\(15),
      arbr(3) => TW_n_112,
      arbr(2) => TW_n_113,
      arbr(1) => TW_n_114,
      arbr(0) => ff_re_reg(0),
      arbr_0 => TW_n_127,
      arbr_1(13 downto 0) => ff_re_reg(14 downto 1),
      arbr_i_25_0(3) => TW_n_108,
      arbr_i_25_0(2) => TW_n_109,
      arbr_i_25_0(1) => TW_n_110,
      arbr_i_25_0(0) => TW_n_111,
      arbr_i_25_1(3) => TW_n_123,
      arbr_i_25_1(2) => TW_n_124,
      arbr_i_25_1(1) => TW_n_125,
      arbr_i_25_1(0) => TW_n_126,
      arbr_i_33_0(3) => TW_n_104,
      arbr_i_33_0(2) => TW_n_105,
      arbr_i_33_0(1) => TW_n_106,
      arbr_i_33_0(0) => TW_n_107,
      arbr_i_33_1(3) => TW_n_119,
      arbr_i_33_1(2) => TW_n_120,
      arbr_i_33_1(1) => TW_n_121,
      arbr_i_33_1(0) => TW_n_122,
      arbr_i_41_0(3) => TW_n_100,
      arbr_i_41_0(2) => TW_n_101,
      arbr_i_41_0(1) => TW_n_102,
      arbr_i_41_0(0) => TW_n_103,
      arbr_i_41_1(3) => TW_n_115,
      arbr_i_41_1(2) => TW_n_116,
      arbr_i_41_1(1) => TW_n_117,
      arbr_i_41_1(0) => TW_n_118,
      \bf2_count_reg[1]\ => TC_n_37,
      clock => clock,
      \ff_addr_reg[2]_0\(6 downto 0) => \bf2_count_reg__0\(6 downto 0),
      \ff_addr_reg[4]_0\ => TC_n_38,
      \ff_addr_reg[4]_1\(2 downto 1) => \tw_addr__0\(4 downto 3),
      \ff_addr_reg[4]_1\(0) => \tw_addr__0\(0),
      \ff_addr_reg[5]_0\(15) => TC_n_2,
      \ff_addr_reg[5]_0\(14) => TC_n_3,
      \ff_addr_reg[5]_0\(13) => TC_n_4,
      \ff_addr_reg[5]_0\(12) => TC_n_5,
      \ff_addr_reg[5]_0\(11) => TC_n_6,
      \ff_addr_reg[5]_0\(10) => TC_n_7,
      \ff_addr_reg[5]_0\(9) => TC_n_8,
      \ff_addr_reg[5]_0\(8) => TC_n_9,
      \ff_addr_reg[5]_0\(7) => TC_n_10,
      \ff_addr_reg[5]_0\(6) => TC_n_11,
      \ff_addr_reg[5]_0\(5) => TC_n_12,
      \ff_addr_reg[5]_0\(4) => TC_n_13,
      \ff_addr_reg[5]_0\(3) => TC_n_14,
      \ff_addr_reg[5]_0\(2) => TC_n_15,
      \ff_addr_reg[5]_0\(1) => TC_n_16,
      \ff_addr_reg[5]_0\(0) => TC_n_17,
      ff_re_reg(0) => p_2_in(15)
    );
TW: entity work.system_fft128_0_0_Twiddle
     port map (
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DOADO(14 downto 0) => ff_re_reg(14 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      O(0) => p_0_in1_in(15),
      Q(6 downto 0) => \bf2_count_reg__0\(6 downto 0),
      S(2) => TW_n_97,
      S(1) => TW_n_98,
      S(0) => TW_n_99,
      aibi(2 downto 0) => sel0(2 downto 0),
      aibi_0 => TC_n_38,
      arbr(0) => p_2_in(15),
      \bf2_count_reg[4]\(2 downto 1) => \tw_addr__0\(4 downto 3),
      \bf2_count_reg[4]\(0) => \tw_addr__0\(0),
      \bf2_count_reg[6]\ => TW_n_66,
      clock => clock,
      \ff_addr_reg[4]\ => TC_n_37,
      ff_im_reg_0(15 downto 0) => ff_im_reg(15 downto 0),
      ff_im_reg_1(15 downto 0) => ff_im_reg_0(15 downto 0),
      ff_im_reg_2(2 downto 0) => ff_im_reg_1(2 downto 0),
      ff_im_reg_3(3 downto 0) => ff_im_reg_2(3 downto 0),
      ff_im_reg_4(3 downto 0) => ff_im_reg_3(3 downto 0),
      ff_im_reg_5(3 downto 0) => ff_im_reg_4(3 downto 0),
      ff_im_reg_6(3) => TW_n_100,
      ff_im_reg_6(2) => TW_n_101,
      ff_im_reg_6(1) => TW_n_102,
      ff_im_reg_6(0) => TW_n_103,
      ff_im_reg_7(3) => TW_n_104,
      ff_im_reg_7(2) => TW_n_105,
      ff_im_reg_7(1) => TW_n_106,
      ff_im_reg_7(0) => TW_n_107,
      ff_im_reg_8(3) => TW_n_108,
      ff_im_reg_8(2) => TW_n_109,
      ff_im_reg_8(1) => TW_n_110,
      ff_im_reg_8(0) => TW_n_111,
      ff_im_reg_9 => TW_n_127,
      ff_re_reg_0(2 downto 0) => ff_re_reg_0(2 downto 0),
      ff_re_reg_1(3 downto 0) => ff_re_reg_1(3 downto 0),
      ff_re_reg_2(3 downto 0) => ff_re_reg_2(3 downto 0),
      ff_re_reg_3(3 downto 0) => ff_re_reg_3(3 downto 0),
      ff_re_reg_4(2) => TW_n_112,
      ff_re_reg_4(1) => TW_n_113,
      ff_re_reg_4(0) => TW_n_114,
      ff_re_reg_5(3) => TW_n_115,
      ff_re_reg_5(2) => TW_n_116,
      ff_re_reg_5(1) => TW_n_117,
      ff_re_reg_5(0) => TW_n_118,
      ff_re_reg_6(3) => TW_n_119,
      ff_re_reg_6(2) => TW_n_120,
      ff_re_reg_6(1) => TW_n_121,
      ff_re_reg_6(0) => TW_n_122,
      ff_re_reg_7(3) => TW_n_123,
      ff_re_reg_7(2) => TW_n_124,
      ff_re_reg_7(1) => TW_n_125,
      ff_re_reg_7(0) => TW_n_126,
      ff_re_reg_8(0) => \mx_im__50\(15)
    );
aibi_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(16),
      I1 => bf2_bf,
      I2 => DB2_n_16,
      O => bf2_sp_im(15)
    );
aibi_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(15),
      I1 => bf2_bf,
      I2 => DB2_n_17,
      O => bf2_sp_im(14)
    );
aibi_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(14),
      I1 => bf2_bf,
      I2 => DB2_n_18,
      O => bf2_sp_im(13)
    );
aibi_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(13),
      I1 => bf2_bf,
      I2 => DB2_n_19,
      O => bf2_sp_im(12)
    );
aibi_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(12),
      I1 => bf2_bf,
      I2 => DB2_n_20,
      O => bf2_sp_im(11)
    );
aibi_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(11),
      I1 => bf2_bf,
      I2 => DB2_n_21,
      O => bf2_sp_im(10)
    );
aibi_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(10),
      I1 => bf2_bf,
      I2 => DB2_n_22,
      O => bf2_sp_im(9)
    );
aibi_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(9),
      I1 => bf2_bf,
      I2 => DB2_n_23,
      O => bf2_sp_im(8)
    );
aibi_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(8),
      I1 => bf2_bf,
      I2 => DB2_n_24,
      O => bf2_sp_im(7)
    );
aibi_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(7),
      I1 => bf2_bf,
      I2 => DB2_n_25,
      O => bf2_sp_im(6)
    );
aibi_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(6),
      I1 => bf2_bf,
      I2 => DB2_n_26,
      O => bf2_sp_im(5)
    );
aibi_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(5),
      I1 => bf2_bf,
      I2 => DB2_n_27,
      O => bf2_sp_im(4)
    );
aibi_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(4),
      I1 => bf2_bf,
      I2 => DB2_n_28,
      O => bf2_sp_im(3)
    );
aibi_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(3),
      I1 => bf2_bf,
      I2 => DB2_n_29,
      O => bf2_sp_im(2)
    );
aibi_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(2),
      I1 => bf2_bf,
      I2 => DB2_n_30,
      O => bf2_sp_im(1)
    );
aibi_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(1),
      I1 => bf2_bf,
      I2 => DB2_n_31,
      O => bf2_sp_im(0)
    );
\bf1_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bf1_sp_en,
      I1 => \bf1_count_reg__0__0\(0),
      O => \p_0_in__1\(0)
    );
\bf1_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => bf1_sp_en,
      I1 => \bf1_count_reg__0__0\(0),
      I2 => \bf1_count_reg__0__0\(1),
      O => \p_0_in__1\(1)
    );
\bf1_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(1),
      I1 => \bf1_count_reg__0__0\(0),
      I2 => bf1_sp_en,
      I3 => \bf1_count_reg__0__0\(2),
      O => \p_0_in__1\(2)
    );
\bf1_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(0),
      I1 => \bf1_count_reg__0__0\(1),
      I2 => \bf1_count_reg__0__0\(2),
      I3 => bf1_sp_en,
      I4 => \bf1_count_reg__0__0\(3),
      O => \p_0_in__1\(3)
    );
\bf1_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(3),
      I1 => \bf1_count_reg__0__0\(2),
      I2 => \bf1_count_reg__0__0\(1),
      I3 => \bf1_count_reg__0__0\(0),
      I4 => bf1_sp_en,
      I5 => \bf1_count_reg__0__0\(4),
      O => \p_0_in__1\(4)
    );
\bf1_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \bf1_count[6]_i_2_n_0\,
      I1 => \bf1_count_reg__0__0\(4),
      I2 => bf1_sp_en,
      I3 => \bf1_count_reg__0\(5),
      O => \p_0_in__1\(5)
    );
\bf1_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(4),
      I1 => \bf1_count[6]_i_2_n_0\,
      I2 => \bf1_count_reg__0\(5),
      I3 => bf1_sp_en,
      I4 => \bf1_count_reg__0__0\(6),
      O => \p_0_in__1\(6)
    );
\bf1_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(3),
      I1 => \bf1_count_reg__0__0\(2),
      I2 => \bf1_count_reg__0__0\(1),
      I3 => \bf1_count_reg__0__0\(0),
      O => \bf1_count[6]_i_2_n_0\
    );
\bf1_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__1\(0),
      Q => \bf1_count_reg__0__0\(0)
    );
\bf1_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__1\(1),
      Q => \bf1_count_reg__0__0\(1)
    );
\bf1_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__1\(2),
      Q => \bf1_count_reg__0__0\(2)
    );
\bf1_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__1\(3),
      Q => \bf1_count_reg__0__0\(3)
    );
\bf1_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__1\(4),
      Q => \bf1_count_reg__0__0\(4)
    );
\bf1_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__1\(5),
      Q => \bf1_count_reg__0\(5)
    );
\bf1_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__1\(6),
      Q => \bf1_count_reg__0__0\(6)
    );
\bf1_do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(0),
      Q => bf1_do_im(0),
      R => '0'
    );
\bf1_do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(10),
      Q => bf1_do_im(10),
      R => '0'
    );
\bf1_do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(11),
      Q => bf1_do_im(11),
      R => '0'
    );
\bf1_do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(12),
      Q => bf1_do_im(12),
      R => '0'
    );
\bf1_do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(13),
      Q => bf1_do_im(13),
      R => '0'
    );
\bf1_do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(14),
      Q => bf1_do_im(14),
      R => '0'
    );
\bf1_do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(15),
      Q => bf1_do_im(15),
      R => '0'
    );
\bf1_do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(1),
      Q => bf1_do_im(1),
      R => '0'
    );
\bf1_do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(2),
      Q => bf1_do_im(2),
      R => '0'
    );
\bf1_do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(3),
      Q => bf1_do_im(3),
      R => '0'
    );
\bf1_do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(4),
      Q => bf1_do_im(4),
      R => '0'
    );
\bf1_do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(5),
      Q => bf1_do_im(5),
      R => '0'
    );
\bf1_do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(6),
      Q => bf1_do_im(6),
      R => '0'
    );
\bf1_do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(7),
      Q => bf1_do_im(7),
      R => '0'
    );
\bf1_do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(8),
      Q => bf1_do_im(8),
      R => '0'
    );
\bf1_do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(9),
      Q => bf1_do_im(9),
      R => '0'
    );
\bf1_do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(0),
      Q => bf1_do_re(0),
      R => '0'
    );
\bf1_do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(10),
      Q => bf1_do_re(10),
      R => '0'
    );
\bf1_do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(11),
      Q => bf1_do_re(11),
      R => '0'
    );
\bf1_do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(12),
      Q => bf1_do_re(12),
      R => '0'
    );
\bf1_do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(13),
      Q => bf1_do_re(13),
      R => '0'
    );
\bf1_do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(14),
      Q => bf1_do_re(14),
      R => '0'
    );
\bf1_do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(15),
      Q => bf1_do_re(15),
      R => '0'
    );
\bf1_do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(1),
      Q => bf1_do_re(1),
      R => '0'
    );
\bf1_do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(2),
      Q => bf1_do_re(2),
      R => '0'
    );
\bf1_do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(3),
      Q => bf1_do_re(3),
      R => '0'
    );
\bf1_do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(4),
      Q => bf1_do_re(4),
      R => '0'
    );
\bf1_do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(5),
      Q => bf1_do_re(5),
      R => '0'
    );
\bf1_do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(6),
      Q => bf1_do_re(6),
      R => '0'
    );
\bf1_do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(7),
      Q => bf1_do_re(7),
      R => '0'
    );
\bf1_do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(8),
      Q => bf1_do_re(8),
      R => '0'
    );
\bf1_do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(9),
      Q => bf1_do_re(9),
      R => '0'
    );
bf1_sp_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => \bf1_count[6]_i_2_n_0\,
      I1 => \bf1_count_reg__0__0\(6),
      I2 => \bf1_count_reg__0\(5),
      I3 => \bf1_count_reg__0__0\(4),
      I4 => bf1_start,
      I5 => bf1_sp_en,
      O => bf1_sp_en_i_1_n_0
    );
bf1_sp_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \di_count_reg_n_0_[5]\,
      I1 => bf1_bf,
      I2 => \di_count_reg_n_0_[3]\,
      I3 => \di_count_reg_n_0_[4]\,
      I4 => \di_count[6]_i_2_n_0\,
      O => bf1_start
    );
bf1_sp_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf1_sp_en_i_1_n_0,
      Q => bf1_sp_en
    );
bf2_bf_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \bf1_count_reg__0\(5),
      Q => bf2_bf,
      R => '0'
    );
\bf2_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bf2_ct_en,
      I1 => \bf2_count_reg__0\(0),
      O => p_0_in(0)
    );
\bf2_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => bf2_ct_en,
      I1 => \bf2_count_reg__0\(0),
      I2 => \bf2_count_reg__0\(1),
      O => p_0_in(1)
    );
\bf2_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \bf2_count_reg__0\(1),
      I1 => \bf2_count_reg__0\(0),
      I2 => bf2_ct_en,
      I3 => \bf2_count_reg__0\(2),
      O => p_0_in(2)
    );
\bf2_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \bf2_count_reg__0\(0),
      I1 => \bf2_count_reg__0\(1),
      I2 => \bf2_count_reg__0\(2),
      I3 => bf2_ct_en,
      I4 => \bf2_count_reg__0\(3),
      O => p_0_in(3)
    );
\bf2_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \bf2_count_reg__0\(3),
      I1 => \bf2_count_reg__0\(2),
      I2 => \bf2_count_reg__0\(1),
      I3 => \bf2_count_reg__0\(0),
      I4 => bf2_ct_en,
      I5 => \bf2_count_reg__0\(4),
      O => p_0_in(4)
    );
\bf2_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \bf2_count[6]_i_2_n_0\,
      I1 => \bf2_count_reg__0\(4),
      I2 => bf2_ct_en,
      I3 => \bf2_count_reg__0\(5),
      O => p_0_in(5)
    );
\bf2_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \bf2_count_reg__0\(4),
      I1 => \bf2_count_reg__0\(5),
      I2 => \bf2_count[6]_i_2_n_0\,
      I3 => bf2_ct_en,
      I4 => \bf2_count_reg__0\(6),
      O => p_0_in(6)
    );
\bf2_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \bf2_count_reg__0\(3),
      I1 => \bf2_count_reg__0\(2),
      I2 => \bf2_count_reg__0\(1),
      I3 => \bf2_count_reg__0\(0),
      O => \bf2_count[6]_i_2_n_0\
    );
\bf2_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => p_0_in(0),
      Q => \bf2_count_reg__0\(0)
    );
\bf2_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => p_0_in(1),
      Q => \bf2_count_reg__0\(1)
    );
\bf2_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => p_0_in(2),
      Q => \bf2_count_reg__0\(2)
    );
\bf2_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => p_0_in(3),
      Q => \bf2_count_reg__0\(3)
    );
\bf2_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => p_0_in(4),
      Q => \bf2_count_reg__0\(4)
    );
\bf2_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => p_0_in(5),
      Q => \bf2_count_reg__0\(5)
    );
\bf2_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => p_0_in(6),
      Q => \bf2_count_reg__0\(6)
    );
bf2_ct_en_1d_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_ct_en,
      Q => bf2_ct_en_1d,
      R => '0'
    );
bf2_ct_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => bf2_start,
      I1 => bf2_ct_en_i_3_n_0,
      I2 => \bf2_count_reg__0\(4),
      I3 => \bf2_count_reg__0\(3),
      I4 => \bf2_count_reg__0\(2),
      I5 => bf2_ct_en,
      O => bf2_ct_en_i_1_n_0
    );
bf2_ct_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bf1_count_reg__0\(5),
      I1 => \bf1_count_reg__0__0\(6),
      I2 => bf1_sp_en,
      I3 => \bf1_count_reg__0__0\(4),
      I4 => \bf1_count[6]_i_2_n_0\,
      O => bf2_start
    );
bf2_ct_en_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \bf2_count_reg__0\(1),
      I1 => \bf2_count_reg__0\(5),
      I2 => \bf2_count_reg__0\(0),
      I3 => \bf2_count_reg__0\(6),
      O => bf2_ct_en_i_3_n_0
    );
bf2_ct_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf2_ct_en_i_1_n_0,
      Q => bf2_ct_en
    );
bf2_do_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf2_ct_en_1d,
      Q => bf2_do_en
    );
\bf2_do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(0),
      Q => bf2_do_im(0),
      R => '0'
    );
\bf2_do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(10),
      Q => bf2_do_im(10),
      R => '0'
    );
\bf2_do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(11),
      Q => bf2_do_im(11),
      R => '0'
    );
\bf2_do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(12),
      Q => bf2_do_im(12),
      R => '0'
    );
\bf2_do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(13),
      Q => bf2_do_im(13),
      R => '0'
    );
\bf2_do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(14),
      Q => bf2_do_im(14),
      R => '0'
    );
\bf2_do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(15),
      Q => bf2_do_im(15),
      R => '0'
    );
\bf2_do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(1),
      Q => bf2_do_im(1),
      R => '0'
    );
\bf2_do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(2),
      Q => bf2_do_im(2),
      R => '0'
    );
\bf2_do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(3),
      Q => bf2_do_im(3),
      R => '0'
    );
\bf2_do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(4),
      Q => bf2_do_im(4),
      R => '0'
    );
\bf2_do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(5),
      Q => bf2_do_im(5),
      R => '0'
    );
\bf2_do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(6),
      Q => bf2_do_im(6),
      R => '0'
    );
\bf2_do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(7),
      Q => bf2_do_im(7),
      R => '0'
    );
\bf2_do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(8),
      Q => bf2_do_im(8),
      R => '0'
    );
\bf2_do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(9),
      Q => bf2_do_im(9),
      R => '0'
    );
\bf2_do_re[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(1),
      I1 => bf2_bf,
      I2 => DB2_n_15,
      O => bf2_sp_re(0)
    );
\bf2_do_re[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(11),
      I1 => bf2_bf,
      I2 => DB2_n_5,
      O => bf2_sp_re(10)
    );
\bf2_do_re[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(12),
      I1 => bf2_bf,
      I2 => DB2_n_4,
      O => bf2_sp_re(11)
    );
\bf2_do_re[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(13),
      I1 => bf2_bf,
      I2 => DB2_n_3,
      O => bf2_sp_re(12)
    );
\bf2_do_re[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(14),
      I1 => bf2_bf,
      I2 => DB2_n_2,
      O => bf2_sp_re(13)
    );
\bf2_do_re[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(15),
      I1 => bf2_bf,
      I2 => DB2_n_1,
      O => bf2_sp_re(14)
    );
\bf2_do_re[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(16),
      I1 => bf2_bf,
      I2 => DB2_n_0,
      O => bf2_sp_re(15)
    );
\bf2_do_re[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(2),
      I1 => bf2_bf,
      I2 => DB2_n_14,
      O => bf2_sp_re(1)
    );
\bf2_do_re[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(3),
      I1 => bf2_bf,
      I2 => DB2_n_13,
      O => bf2_sp_re(2)
    );
\bf2_do_re[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(4),
      I1 => bf2_bf,
      I2 => DB2_n_12,
      O => bf2_sp_re(3)
    );
\bf2_do_re[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(5),
      I1 => bf2_bf,
      I2 => DB2_n_11,
      O => bf2_sp_re(4)
    );
\bf2_do_re[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(6),
      I1 => bf2_bf,
      I2 => DB2_n_10,
      O => bf2_sp_re(5)
    );
\bf2_do_re[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(7),
      I1 => bf2_bf,
      I2 => DB2_n_9,
      O => bf2_sp_re(6)
    );
\bf2_do_re[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(8),
      I1 => bf2_bf,
      I2 => DB2_n_8,
      O => bf2_sp_re(7)
    );
\bf2_do_re[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(9),
      I1 => bf2_bf,
      I2 => DB2_n_7,
      O => bf2_sp_re(8)
    );
\bf2_do_re[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(10),
      I1 => bf2_bf,
      I2 => DB2_n_6,
      O => bf2_sp_re(9)
    );
\bf2_do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(0),
      Q => bf2_do_re(0),
      R => '0'
    );
\bf2_do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(10),
      Q => bf2_do_re(10),
      R => '0'
    );
\bf2_do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(11),
      Q => bf2_do_re(11),
      R => '0'
    );
\bf2_do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(12),
      Q => bf2_do_re(12),
      R => '0'
    );
\bf2_do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(13),
      Q => bf2_do_re(13),
      R => '0'
    );
\bf2_do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(14),
      Q => bf2_do_re(14),
      R => '0'
    );
\bf2_do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(15),
      Q => bf2_do_re(15),
      R => '0'
    );
\bf2_do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(1),
      Q => bf2_do_re(1),
      R => '0'
    );
\bf2_do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(2),
      Q => bf2_do_re(2),
      R => '0'
    );
\bf2_do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(3),
      Q => bf2_do_re(3),
      R => '0'
    );
\bf2_do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(4),
      Q => bf2_do_re(4),
      R => '0'
    );
\bf2_do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(5),
      Q => bf2_do_re(5),
      R => '0'
    );
\bf2_do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(6),
      Q => bf2_do_re(6),
      R => '0'
    );
\bf2_do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(7),
      Q => bf2_do_re(7),
      R => '0'
    );
\bf2_do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(8),
      Q => bf2_do_re(8),
      R => '0'
    );
\bf2_do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(9),
      Q => bf2_do_re(9),
      R => '0'
    );
\buf_im_reg[30][0]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(1),
      I1 => bf2_bf,
      I2 => bf1_do_im(0),
      O => db2_di_im(0)
    );
\buf_im_reg[30][10]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(11),
      I1 => bf2_bf,
      I2 => bf1_do_im(10),
      O => db2_di_im(10)
    );
\buf_im_reg[30][11]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(12),
      I1 => bf2_bf,
      I2 => bf1_do_im(11),
      O => db2_di_im(11)
    );
\buf_im_reg[30][12]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(13),
      I1 => bf2_bf,
      I2 => bf1_do_im(12),
      O => db2_di_im(12)
    );
\buf_im_reg[30][13]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(14),
      I1 => bf2_bf,
      I2 => bf1_do_im(13),
      O => db2_di_im(13)
    );
\buf_im_reg[30][14]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(15),
      I1 => bf2_bf,
      I2 => bf1_do_im(14),
      O => db2_di_im(14)
    );
\buf_im_reg[30][15]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(16),
      I1 => bf2_bf,
      I2 => bf1_do_im(15),
      O => db2_di_im(15)
    );
\buf_im_reg[30][1]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(2),
      I1 => bf2_bf,
      I2 => bf1_do_im(1),
      O => db2_di_im(1)
    );
\buf_im_reg[30][2]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(3),
      I1 => bf2_bf,
      I2 => bf1_do_im(2),
      O => db2_di_im(2)
    );
\buf_im_reg[30][3]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(4),
      I1 => bf2_bf,
      I2 => bf1_do_im(3),
      O => db2_di_im(3)
    );
\buf_im_reg[30][4]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(5),
      I1 => bf2_bf,
      I2 => bf1_do_im(4),
      O => db2_di_im(4)
    );
\buf_im_reg[30][5]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(6),
      I1 => bf2_bf,
      I2 => bf1_do_im(5),
      O => db2_di_im(5)
    );
\buf_im_reg[30][6]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(7),
      I1 => bf2_bf,
      I2 => bf1_do_im(6),
      O => db2_di_im(6)
    );
\buf_im_reg[30][7]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(8),
      I1 => bf2_bf,
      I2 => bf1_do_im(7),
      O => db2_di_im(7)
    );
\buf_im_reg[30][8]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(9),
      I1 => bf2_bf,
      I2 => bf1_do_im(8),
      O => db2_di_im(8)
    );
\buf_im_reg[30][9]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(10),
      I1 => bf2_bf,
      I2 => bf1_do_im(9),
      O => db2_di_im(9)
    );
\buf_re_reg[30][0]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(1),
      I1 => bf2_bf,
      I2 => bf1_do_re(0),
      O => db2_di_re(0)
    );
\buf_re_reg[30][10]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(11),
      I1 => bf2_bf,
      I2 => bf1_do_re(10),
      O => db2_di_re(10)
    );
\buf_re_reg[30][11]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(12),
      I1 => bf2_bf,
      I2 => bf1_do_re(11),
      O => db2_di_re(11)
    );
\buf_re_reg[30][12]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(13),
      I1 => bf2_bf,
      I2 => bf1_do_re(12),
      O => db2_di_re(12)
    );
\buf_re_reg[30][13]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(14),
      I1 => bf2_bf,
      I2 => bf1_do_re(13),
      O => db2_di_re(13)
    );
\buf_re_reg[30][14]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(15),
      I1 => bf2_bf,
      I2 => bf1_do_re(14),
      O => db2_di_re(14)
    );
\buf_re_reg[30][15]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(16),
      I1 => bf2_bf,
      I2 => bf1_do_re(15),
      O => db2_di_re(15)
    );
\buf_re_reg[30][1]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(2),
      I1 => bf2_bf,
      I2 => bf1_do_re(1),
      O => db2_di_re(1)
    );
\buf_re_reg[30][2]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(3),
      I1 => bf2_bf,
      I2 => bf1_do_re(2),
      O => db2_di_re(2)
    );
\buf_re_reg[30][3]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(4),
      I1 => bf2_bf,
      I2 => bf1_do_re(3),
      O => db2_di_re(3)
    );
\buf_re_reg[30][4]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(5),
      I1 => bf2_bf,
      I2 => bf1_do_re(4),
      O => db2_di_re(4)
    );
\buf_re_reg[30][5]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(6),
      I1 => bf2_bf,
      I2 => bf1_do_re(5),
      O => db2_di_re(5)
    );
\buf_re_reg[30][6]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(7),
      I1 => bf2_bf,
      I2 => bf1_do_re(6),
      O => db2_di_re(6)
    );
\buf_re_reg[30][7]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(8),
      I1 => bf2_bf,
      I2 => bf1_do_re(7),
      O => db2_di_re(7)
    );
\buf_re_reg[30][8]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(9),
      I1 => bf2_bf,
      I2 => bf1_do_re(8),
      O => db2_di_re(8)
    );
\buf_re_reg[30][9]_srl31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(10),
      I1 => bf2_bf,
      I2 => bf1_do_re(9),
      O => db2_di_re(9)
    );
\di_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => di_en,
      I1 => \di_count_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\di_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^su1_do_en\,
      I1 => \buf_im_reg[15][11]__0\(0),
      O => D(0)
    );
\di_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => di_en,
      I1 => \di_count_reg_n_0_[0]\,
      I2 => \di_count_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\di_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \di_count_reg_n_0_[1]\,
      I1 => \di_count_reg_n_0_[0]\,
      I2 => di_en,
      I3 => \di_count_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\di_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \di_count_reg_n_0_[0]\,
      I1 => \di_count_reg_n_0_[1]\,
      I2 => \di_count_reg_n_0_[2]\,
      I3 => di_en,
      I4 => \di_count_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\di_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \di_count_reg_n_0_[3]\,
      I1 => \di_count_reg_n_0_[2]\,
      I2 => \di_count_reg_n_0_[1]\,
      I3 => \di_count_reg_n_0_[0]\,
      I4 => di_en,
      I5 => \di_count_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\di_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF004000"
    )
        port map (
      I0 => \di_count[6]_i_2_n_0\,
      I1 => \di_count_reg_n_0_[3]\,
      I2 => \di_count_reg_n_0_[4]\,
      I3 => di_en,
      I4 => \di_count_reg_n_0_[5]\,
      O => \p_0_in__0\(5)
    );
\di_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000008000000"
    )
        port map (
      I0 => \di_count_reg_n_0_[4]\,
      I1 => \di_count_reg_n_0_[3]\,
      I2 => \di_count[6]_i_2_n_0\,
      I3 => \di_count_reg_n_0_[5]\,
      I4 => di_en,
      I5 => bf1_bf,
      O => \p_0_in__0\(6)
    );
\di_count[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \di_count_reg_n_0_[0]\,
      I1 => \di_count_reg_n_0_[1]\,
      I2 => \di_count_reg_n_0_[2]\,
      O => \di_count[6]_i_2_n_0\
    );
\di_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__0\(0),
      Q => \di_count_reg_n_0_[0]\
    );
\di_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__0\(1),
      Q => \di_count_reg_n_0_[1]\
    );
\di_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__0\(2),
      Q => \di_count_reg_n_0_[2]\
    );
\di_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__0\(3),
      Q => \di_count_reg_n_0_[3]\
    );
\di_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__0\(4),
      Q => \di_count_reg_n_0_[4]\
    );
\di_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__0\(5),
      Q => \di_count_reg_n_0_[5]\
    );
\di_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__0\(6),
      Q => bf1_bf
    );
mu_do_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf2_do_en,
      Q => \^su1_do_en\
    );
\mu_do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_31,
      Q => \^mu_do_im_reg[15]_0\(0),
      R => '0'
    );
\mu_do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_21,
      Q => \^mu_do_im_reg[15]_0\(10),
      R => '0'
    );
\mu_do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_20,
      Q => \^mu_do_im_reg[15]_0\(11),
      R => '0'
    );
\mu_do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_19,
      Q => \^mu_do_im_reg[15]_0\(12),
      R => '0'
    );
\mu_do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_18,
      Q => \^mu_do_im_reg[15]_0\(13),
      R => '0'
    );
\mu_do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_17,
      Q => \^mu_do_im_reg[15]_0\(14),
      R => '0'
    );
\mu_do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_16,
      Q => \^mu_do_im_reg[15]_0\(15),
      R => '0'
    );
\mu_do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_30,
      Q => \^mu_do_im_reg[15]_0\(1),
      R => '0'
    );
\mu_do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_29,
      Q => \^mu_do_im_reg[15]_0\(2),
      R => '0'
    );
\mu_do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_28,
      Q => \^mu_do_im_reg[15]_0\(3),
      R => '0'
    );
\mu_do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_27,
      Q => \^mu_do_im_reg[15]_0\(4),
      R => '0'
    );
\mu_do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_26,
      Q => \^mu_do_im_reg[15]_0\(5),
      R => '0'
    );
\mu_do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_25,
      Q => \^mu_do_im_reg[15]_0\(6),
      R => '0'
    );
\mu_do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_24,
      Q => \^mu_do_im_reg[15]_0\(7),
      R => '0'
    );
\mu_do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_23,
      Q => \^mu_do_im_reg[15]_0\(8),
      R => '0'
    );
\mu_do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_22,
      Q => \^mu_do_im_reg[15]_0\(9),
      R => '0'
    );
\mu_do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_15,
      Q => \^q\(0),
      R => '0'
    );
\mu_do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_5,
      Q => \^q\(10),
      R => '0'
    );
\mu_do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_4,
      Q => \^q\(11),
      R => '0'
    );
\mu_do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_3,
      Q => \^q\(12),
      R => '0'
    );
\mu_do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_2,
      Q => \^q\(13),
      R => '0'
    );
\mu_do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_1,
      Q => \^q\(14),
      R => '0'
    );
\mu_do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_0,
      Q => \^q\(15),
      R => '0'
    );
\mu_do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_14,
      Q => \^q\(1),
      R => '0'
    );
\mu_do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_13,
      Q => \^q\(2),
      R => '0'
    );
\mu_do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_12,
      Q => \^q\(3),
      R => '0'
    );
\mu_do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_11,
      Q => \^q\(4),
      R => '0'
    );
\mu_do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_10,
      Q => \^q\(5),
      R => '0'
    );
\mu_do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_9,
      Q => \^q\(6),
      R => '0'
    );
\mu_do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_8,
      Q => \^q\(7),
      R => '0'
    );
\mu_do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_7,
      Q => \^q\(8),
      R => '0'
    );
\mu_do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_6,
      Q => \^q\(9),
      R => '0'
    );
tw_nz_1d_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => tw_nz,
      Q => tw_nz_1d,
      R => '0'
    );
tw_nz_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \tw_addr__0\(4),
      I1 => TW_n_66,
      I2 => \bf2_count_reg__0\(4),
      I3 => \bf2_count_reg__0\(5),
      I4 => tw_nz_i_3_n_0,
      I5 => \tw_addr__0\(3),
      O => tw_nz_i_1_n_0
    );
tw_nz_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8A08800"
    )
        port map (
      I0 => TC_n_37,
      I1 => \bf2_count_reg__0\(5),
      I2 => \bf2_count_reg__0\(4),
      I3 => \bf2_count_reg__0\(3),
      I4 => \bf2_count_reg__0\(6),
      O => tw_nz_i_3_n_0
    );
tw_nz_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => tw_nz_i_1_n_0,
      Q => tw_nz,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_SdfUnit2 is
  port (
    do_en : out STD_LOGIC;
    bf_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    do_re : out STD_LOGIC_VECTOR ( 15 downto 0 );
    do_im : out STD_LOGIC_VECTOR ( 15 downto 0 );
    su3_do_en : in STD_LOGIC;
    clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    bf_en0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[0][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[0][10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_re_reg[0][14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[0][14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_SdfUnit2 : entity is "SdfUnit2";
end system_fft128_0_0_SdfUnit2;

architecture STRUCTURE of system_fft128_0_0_SdfUnit2 is
  signal DB_n_0 : STD_LOGIC;
  signal DB_n_1 : STD_LOGIC;
  signal DB_n_2 : STD_LOGIC;
  signal DB_n_20 : STD_LOGIC;
  signal DB_n_21 : STD_LOGIC;
  signal DB_n_22 : STD_LOGIC;
  signal DB_n_23 : STD_LOGIC;
  signal DB_n_3 : STD_LOGIC;
  signal DB_n_40 : STD_LOGIC;
  signal DB_n_41 : STD_LOGIC;
  signal DB_n_42 : STD_LOGIC;
  signal DB_n_43 : STD_LOGIC;
  signal DB_n_44 : STD_LOGIC;
  signal DB_n_45 : STD_LOGIC;
  signal DB_n_46 : STD_LOGIC;
  signal DB_n_47 : STD_LOGIC;
  signal DB_n_48 : STD_LOGIC;
  signal DB_n_49 : STD_LOGIC;
  signal DB_n_50 : STD_LOGIC;
  signal DB_n_51 : STD_LOGIC;
  signal DB_n_52 : STD_LOGIC;
  signal DB_n_53 : STD_LOGIC;
  signal DB_n_54 : STD_LOGIC;
  signal DB_n_55 : STD_LOGIC;
  signal DB_n_56 : STD_LOGIC;
  signal DB_n_57 : STD_LOGIC;
  signal DB_n_58 : STD_LOGIC;
  signal DB_n_59 : STD_LOGIC;
  signal DB_n_60 : STD_LOGIC;
  signal DB_n_61 : STD_LOGIC;
  signal DB_n_62 : STD_LOGIC;
  signal DB_n_63 : STD_LOGIC;
  signal DB_n_64 : STD_LOGIC;
  signal DB_n_65 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_im : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \add_im__0\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal add_re : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \add_re__0\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^bf_en\ : STD_LOGIC;
  signal bf_sp_en : STD_LOGIC;
  signal bf_sp_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf_sp_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^buf_im_reg[0][15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal db_di_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal db_di_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sub_im : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sub_im__0\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal sub_re : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sub_re__0\ : STD_LOGIC_VECTOR ( 16 to 16 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_im[0][0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \buf_im[0][10]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \buf_im[0][11]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \buf_im[0][12]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \buf_im[0][13]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \buf_im[0][14]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \buf_im[0][15]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \buf_im[0][1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \buf_im[0][2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \buf_im[0][3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \buf_im[0][4]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \buf_im[0][5]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \buf_im[0][6]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \buf_im[0][7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \buf_im[0][8]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \buf_im[0][9]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \buf_re[0][0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \buf_re[0][10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \buf_re[0][11]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \buf_re[0][12]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \buf_re[0][13]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \buf_re[0][14]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \buf_re[0][15]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \buf_re[0][1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \buf_re[0][2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \buf_re[0][3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \buf_re[0][4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \buf_re[0][5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \buf_re[0][6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \buf_re[0][7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \buf_re[0][8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \buf_re[0][9]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \do_im[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \do_im[10]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \do_im[11]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \do_im[12]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \do_im[13]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \do_im[14]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \do_im[15]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \do_im[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \do_im[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \do_im[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \do_im[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \do_im[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \do_im[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \do_im[7]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \do_im[8]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \do_im[9]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \do_re[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \do_re[10]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \do_re[11]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \do_re[12]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \do_re[13]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \do_re[14]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \do_re[15]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \do_re[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \do_re[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \do_re[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \do_re[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \do_re[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \do_re[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \do_re[7]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \do_re[8]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \do_re[9]_i_1\ : label is "soft_lutpair155";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  bf_en <= \^bf_en\;
  \buf_im_reg[0][15]\(15 downto 0) <= \^buf_im_reg[0][15]\(15 downto 0);
BF: entity work.system_fft128_0_0_Butterfly
     port map (
      DI(0) => DB_n_64,
      O(0) => \sub_re__0\(16),
      Q(14 downto 0) => \^q\(14 downto 0),
      S(3 downto 0) => S(3 downto 0),
      add_im(14 downto 0) => add_im(15 downto 1),
      add_re(14 downto 0) => add_re(15 downto 1),
      \buf_im_reg[0][10]\(3 downto 0) => \buf_im_reg[0][10]\(3 downto 0),
      \buf_im_reg[0][14]\(0) => \add_im__0\(16),
      \buf_im_reg[0][14]_0\(14 downto 0) => \^buf_im_reg[0][15]\(14 downto 0),
      \buf_im_reg[0][14]_1\(0) => \buf_im_reg[0][15]_0\(15),
      \buf_im_reg[0][14]_2\(3 downto 0) => \buf_im_reg[0][14]\(3 downto 0),
      \buf_im_reg[0][2]\(3 downto 0) => \buf_im_reg[0][2]\(3 downto 0),
      \buf_im_reg[0][6]\(3 downto 0) => \buf_im_reg[0][6]\(3 downto 0),
      \buf_re_reg[0][10]\(3 downto 0) => \buf_re_reg[0][10]\(3 downto 0),
      \buf_re_reg[0][14]\(0) => \add_re__0\(16),
      \buf_re_reg[0][14]_0\(0) => \buf_re_reg[0][15]\(15),
      \buf_re_reg[0][14]_1\(3 downto 0) => \buf_re_reg[0][14]\(3 downto 0),
      \buf_re_reg[0][6]\(3 downto 0) => \buf_re_reg[0][6]\(3 downto 0),
      \do_im_reg[10]\(3) => DB_n_60,
      \do_im_reg[10]\(2) => DB_n_61,
      \do_im_reg[10]\(1) => DB_n_62,
      \do_im_reg[10]\(0) => DB_n_63,
      \do_im_reg[14]\(0) => DB_n_65,
      \do_im_reg[14]_0\(3) => DB_n_20,
      \do_im_reg[14]_0\(2) => DB_n_21,
      \do_im_reg[14]_0\(1) => DB_n_22,
      \do_im_reg[14]_0\(0) => DB_n_23,
      \do_im_reg[2]\(3) => DB_n_52,
      \do_im_reg[2]\(2) => DB_n_53,
      \do_im_reg[2]\(1) => DB_n_54,
      \do_im_reg[2]\(0) => DB_n_55,
      \do_im_reg[6]\(3) => DB_n_56,
      \do_im_reg[6]\(2) => DB_n_57,
      \do_im_reg[6]\(1) => DB_n_58,
      \do_im_reg[6]\(0) => DB_n_59,
      \do_re_reg[10]\(3) => DB_n_48,
      \do_re_reg[10]\(2) => DB_n_49,
      \do_re_reg[10]\(1) => DB_n_50,
      \do_re_reg[10]\(0) => DB_n_51,
      \do_re_reg[14]\(3) => DB_n_0,
      \do_re_reg[14]\(2) => DB_n_1,
      \do_re_reg[14]\(1) => DB_n_2,
      \do_re_reg[14]\(0) => DB_n_3,
      \do_re_reg[2]\(3) => DB_n_40,
      \do_re_reg[2]\(2) => DB_n_41,
      \do_re_reg[2]\(1) => DB_n_42,
      \do_re_reg[2]\(0) => DB_n_43,
      \do_re_reg[6]\(3) => DB_n_44,
      \do_re_reg[6]\(2) => DB_n_45,
      \do_re_reg[6]\(1) => DB_n_46,
      \do_re_reg[6]\(0) => DB_n_47,
      \mu_do_im_reg[15]\(0) => \sub_im__0\(16),
      sub_im(14 downto 0) => sub_im(15 downto 1),
      sub_re(14 downto 0) => sub_re(15 downto 1)
    );
DB: entity work.\system_fft128_0_0_DelayBuffer__parameterized5\
     port map (
      D(15 downto 0) => db_di_re(15 downto 0),
      DI(0) => DB_n_64,
      Q(15 downto 0) => \^q\(15 downto 0),
      \add_im_carry__2\(15 downto 0) => \buf_im_reg[0][15]_0\(15 downto 0),
      \add_re_carry__2\(15 downto 0) => \buf_re_reg[0][15]\(15 downto 0),
      \buf_im_reg[0][11]_0\(3) => DB_n_60,
      \buf_im_reg[0][11]_0\(2) => DB_n_61,
      \buf_im_reg[0][11]_0\(1) => DB_n_62,
      \buf_im_reg[0][11]_0\(0) => DB_n_63,
      \buf_im_reg[0][15]_0\(3) => DB_n_20,
      \buf_im_reg[0][15]_0\(2) => DB_n_21,
      \buf_im_reg[0][15]_0\(1) => DB_n_22,
      \buf_im_reg[0][15]_0\(0) => DB_n_23,
      \buf_im_reg[0][15]_1\(15 downto 0) => \^buf_im_reg[0][15]\(15 downto 0),
      \buf_im_reg[0][15]_2\(0) => DB_n_65,
      \buf_im_reg[0][15]_3\(15 downto 0) => db_di_im(15 downto 0),
      \buf_im_reg[0][3]_0\(3) => DB_n_52,
      \buf_im_reg[0][3]_0\(2) => DB_n_53,
      \buf_im_reg[0][3]_0\(1) => DB_n_54,
      \buf_im_reg[0][3]_0\(0) => DB_n_55,
      \buf_im_reg[0][7]_0\(3) => DB_n_56,
      \buf_im_reg[0][7]_0\(2) => DB_n_57,
      \buf_im_reg[0][7]_0\(1) => DB_n_58,
      \buf_im_reg[0][7]_0\(0) => DB_n_59,
      \buf_re_reg[0][11]_0\(3) => DB_n_48,
      \buf_re_reg[0][11]_0\(2) => DB_n_49,
      \buf_re_reg[0][11]_0\(1) => DB_n_50,
      \buf_re_reg[0][11]_0\(0) => DB_n_51,
      \buf_re_reg[0][15]_0\(3) => DB_n_0,
      \buf_re_reg[0][15]_0\(2) => DB_n_1,
      \buf_re_reg[0][15]_0\(1) => DB_n_2,
      \buf_re_reg[0][15]_0\(0) => DB_n_3,
      \buf_re_reg[0][3]_0\(3) => DB_n_40,
      \buf_re_reg[0][3]_0\(2) => DB_n_41,
      \buf_re_reg[0][3]_0\(1) => DB_n_42,
      \buf_re_reg[0][3]_0\(0) => DB_n_43,
      \buf_re_reg[0][7]_0\(3) => DB_n_44,
      \buf_re_reg[0][7]_0\(2) => DB_n_45,
      \buf_re_reg[0][7]_0\(1) => DB_n_46,
      \buf_re_reg[0][7]_0\(0) => DB_n_47,
      clock => clock
    );
bf_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf_en0,
      Q => \^bf_en\
    );
bf_sp_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => su3_do_en,
      Q => bf_sp_en
    );
\buf_im[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(1),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(0),
      O => db_di_im(0)
    );
\buf_im[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(11),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(10),
      O => db_di_im(10)
    );
\buf_im[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(12),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(11),
      O => db_di_im(11)
    );
\buf_im[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(13),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(12),
      O => db_di_im(12)
    );
\buf_im[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(14),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(13),
      O => db_di_im(13)
    );
\buf_im[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(15),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(14),
      O => db_di_im(14)
    );
\buf_im[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sub_im__0\(16),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(15),
      O => db_di_im(15)
    );
\buf_im[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(2),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(1),
      O => db_di_im(1)
    );
\buf_im[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(3),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(2),
      O => db_di_im(2)
    );
\buf_im[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(4),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(3),
      O => db_di_im(3)
    );
\buf_im[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(5),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(4),
      O => db_di_im(4)
    );
\buf_im[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(6),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(5),
      O => db_di_im(5)
    );
\buf_im[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(7),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(6),
      O => db_di_im(6)
    );
\buf_im[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(8),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(7),
      O => db_di_im(7)
    );
\buf_im[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(9),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(8),
      O => db_di_im(8)
    );
\buf_im[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_im(10),
      I1 => \^bf_en\,
      I2 => \buf_im_reg[0][15]_0\(9),
      O => db_di_im(9)
    );
\buf_re[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(1),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(0),
      O => db_di_re(0)
    );
\buf_re[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(11),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(10),
      O => db_di_re(10)
    );
\buf_re[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(12),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(11),
      O => db_di_re(11)
    );
\buf_re[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(13),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(12),
      O => db_di_re(12)
    );
\buf_re[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(14),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(13),
      O => db_di_re(13)
    );
\buf_re[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(15),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(14),
      O => db_di_re(14)
    );
\buf_re[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sub_re__0\(16),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(15),
      O => db_di_re(15)
    );
\buf_re[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(2),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(1),
      O => db_di_re(1)
    );
\buf_re[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(3),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(2),
      O => db_di_re(2)
    );
\buf_re[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(4),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(3),
      O => db_di_re(3)
    );
\buf_re[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(5),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(4),
      O => db_di_re(4)
    );
\buf_re[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(6),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(5),
      O => db_di_re(5)
    );
\buf_re[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(7),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(6),
      O => db_di_re(6)
    );
\buf_re[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(8),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(7),
      O => db_di_re(7)
    );
\buf_re[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(9),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(8),
      O => db_di_re(8)
    );
\buf_re[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_re(10),
      I1 => \^bf_en\,
      I2 => \buf_re_reg[0][15]\(9),
      O => db_di_re(9)
    );
do_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf_sp_en,
      Q => do_en
    );
\do_im[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(1),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(0),
      O => bf_sp_im(0)
    );
\do_im[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(11),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(10),
      O => bf_sp_im(10)
    );
\do_im[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(12),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(11),
      O => bf_sp_im(11)
    );
\do_im[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(13),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(12),
      O => bf_sp_im(12)
    );
\do_im[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(14),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(13),
      O => bf_sp_im(13)
    );
\do_im[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(15),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(14),
      O => bf_sp_im(14)
    );
\do_im[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \add_im__0\(16),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(15),
      O => bf_sp_im(15)
    );
\do_im[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(2),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(1),
      O => bf_sp_im(1)
    );
\do_im[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(3),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(2),
      O => bf_sp_im(2)
    );
\do_im[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(4),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(3),
      O => bf_sp_im(3)
    );
\do_im[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(5),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(4),
      O => bf_sp_im(4)
    );
\do_im[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(6),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(5),
      O => bf_sp_im(5)
    );
\do_im[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(7),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(6),
      O => bf_sp_im(6)
    );
\do_im[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(8),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(7),
      O => bf_sp_im(7)
    );
\do_im[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(9),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(8),
      O => bf_sp_im(8)
    );
\do_im[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_im(10),
      I1 => \^bf_en\,
      I2 => \^buf_im_reg[0][15]\(9),
      O => bf_sp_im(9)
    );
\do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(0),
      Q => do_im(0),
      R => '0'
    );
\do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(10),
      Q => do_im(10),
      R => '0'
    );
\do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(11),
      Q => do_im(11),
      R => '0'
    );
\do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(12),
      Q => do_im(12),
      R => '0'
    );
\do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(13),
      Q => do_im(13),
      R => '0'
    );
\do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(14),
      Q => do_im(14),
      R => '0'
    );
\do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(15),
      Q => do_im(15),
      R => '0'
    );
\do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(1),
      Q => do_im(1),
      R => '0'
    );
\do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(2),
      Q => do_im(2),
      R => '0'
    );
\do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(3),
      Q => do_im(3),
      R => '0'
    );
\do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(4),
      Q => do_im(4),
      R => '0'
    );
\do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(5),
      Q => do_im(5),
      R => '0'
    );
\do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(6),
      Q => do_im(6),
      R => '0'
    );
\do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(7),
      Q => do_im(7),
      R => '0'
    );
\do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(8),
      Q => do_im(8),
      R => '0'
    );
\do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_im(9),
      Q => do_im(9),
      R => '0'
    );
\do_re[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(1),
      I1 => \^bf_en\,
      I2 => \^q\(0),
      O => bf_sp_re(0)
    );
\do_re[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(11),
      I1 => \^bf_en\,
      I2 => \^q\(10),
      O => bf_sp_re(10)
    );
\do_re[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(12),
      I1 => \^bf_en\,
      I2 => \^q\(11),
      O => bf_sp_re(11)
    );
\do_re[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(13),
      I1 => \^bf_en\,
      I2 => \^q\(12),
      O => bf_sp_re(12)
    );
\do_re[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(14),
      I1 => \^bf_en\,
      I2 => \^q\(13),
      O => bf_sp_re(13)
    );
\do_re[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(15),
      I1 => \^bf_en\,
      I2 => \^q\(14),
      O => bf_sp_re(14)
    );
\do_re[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \add_re__0\(16),
      I1 => \^bf_en\,
      I2 => \^q\(15),
      O => bf_sp_re(15)
    );
\do_re[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(2),
      I1 => \^bf_en\,
      I2 => \^q\(1),
      O => bf_sp_re(1)
    );
\do_re[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(3),
      I1 => \^bf_en\,
      I2 => \^q\(2),
      O => bf_sp_re(2)
    );
\do_re[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(4),
      I1 => \^bf_en\,
      I2 => \^q\(3),
      O => bf_sp_re(3)
    );
\do_re[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(5),
      I1 => \^bf_en\,
      I2 => \^q\(4),
      O => bf_sp_re(4)
    );
\do_re[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(6),
      I1 => \^bf_en\,
      I2 => \^q\(5),
      O => bf_sp_re(5)
    );
\do_re[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(7),
      I1 => \^bf_en\,
      I2 => \^q\(6),
      O => bf_sp_re(6)
    );
\do_re[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(8),
      I1 => \^bf_en\,
      I2 => \^q\(7),
      O => bf_sp_re(7)
    );
\do_re[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(9),
      I1 => \^bf_en\,
      I2 => \^q\(8),
      O => bf_sp_re(8)
    );
\do_re[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_re(10),
      I1 => \^bf_en\,
      I2 => \^q\(9),
      O => bf_sp_re(9)
    );
\do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(0),
      Q => do_re(0),
      R => '0'
    );
\do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(10),
      Q => do_re(10),
      R => '0'
    );
\do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(11),
      Q => do_re(11),
      R => '0'
    );
\do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(12),
      Q => do_re(12),
      R => '0'
    );
\do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(13),
      Q => do_re(13),
      R => '0'
    );
\do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(14),
      Q => do_re(14),
      R => '0'
    );
\do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(15),
      Q => do_re(15),
      R => '0'
    );
\do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(1),
      Q => do_re(1),
      R => '0'
    );
\do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(2),
      Q => do_re(2),
      R => '0'
    );
\do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(3),
      Q => do_re(3),
      R => '0'
    );
\do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(4),
      Q => do_re(4),
      R => '0'
    );
\do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(5),
      Q => do_re(5),
      R => '0'
    );
\do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(6),
      Q => do_re(6),
      R => '0'
    );
\do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(7),
      Q => do_re(7),
      R => '0'
    );
\do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(8),
      Q => do_re(8),
      R => '0'
    );
\do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf_sp_re(9),
      Q => do_re(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_SdfUnit__parameterized0\ is
  port (
    \buf_re_reg[15]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[15]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    su2_do_en : out STD_LOGIC;
    \mu_do_re_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mu_do_im_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mu_do_re_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mu_do_re_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mu_do_im_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \di_count_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mu_do_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    db1_di_re : out STD_LOGIC_VECTOR ( 4 downto 0 );
    db1_di_im : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \buf_re_reg[15][15]__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clock : in STD_LOGIC;
    \buf_im_reg[15][15]__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[14][3]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[14][7]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_re_reg[14][11]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[14][0]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[14][3]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[14][7]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[14][11]_srl15_i_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[14][11]_srl15_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_47__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_41__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_33__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_25__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    arbr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_41__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_33__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arbr_i_25__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[3]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[3]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    su1_do_en : in STD_LOGIC;
    \buf_im_reg[3][11]__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \buf_re_reg[3][15]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_re_reg[3][14]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[3][15]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_im_reg[3][14]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aibi : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_SdfUnit__parameterized0\ : entity is "SdfUnit";
end \system_fft128_0_0_SdfUnit__parameterized0\;

architecture STRUCTURE of \system_fft128_0_0_SdfUnit__parameterized0\ is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BF1_n_47 : STD_LOGIC;
  signal BF1_n_63 : STD_LOGIC;
  signal DB1_n_115 : STD_LOGIC;
  signal DB1_n_116 : STD_LOGIC;
  signal DB1_n_117 : STD_LOGIC;
  signal DB1_n_118 : STD_LOGIC;
  signal DB1_n_119 : STD_LOGIC;
  signal DB1_n_120 : STD_LOGIC;
  signal DB1_n_121 : STD_LOGIC;
  signal DB1_n_122 : STD_LOGIC;
  signal DB1_n_123 : STD_LOGIC;
  signal DB1_n_124 : STD_LOGIC;
  signal DB1_n_125 : STD_LOGIC;
  signal DB1_n_126 : STD_LOGIC;
  signal DB1_n_127 : STD_LOGIC;
  signal DB1_n_128 : STD_LOGIC;
  signal DB1_n_129 : STD_LOGIC;
  signal DB1_n_130 : STD_LOGIC;
  signal DB1_n_131 : STD_LOGIC;
  signal DB1_n_132 : STD_LOGIC;
  signal DB1_n_133 : STD_LOGIC;
  signal DB1_n_134 : STD_LOGIC;
  signal DB1_n_135 : STD_LOGIC;
  signal DB1_n_136 : STD_LOGIC;
  signal DB1_n_137 : STD_LOGIC;
  signal DB1_n_138 : STD_LOGIC;
  signal DB1_n_139 : STD_LOGIC;
  signal DB1_n_64 : STD_LOGIC;
  signal DB1_n_65 : STD_LOGIC;
  signal DB1_n_66 : STD_LOGIC;
  signal DB1_n_67 : STD_LOGIC;
  signal DB1_n_68 : STD_LOGIC;
  signal DB1_n_69 : STD_LOGIC;
  signal DB1_n_70 : STD_LOGIC;
  signal DB1_n_71 : STD_LOGIC;
  signal DB1_n_72 : STD_LOGIC;
  signal DB2_n_0 : STD_LOGIC;
  signal DB2_n_1 : STD_LOGIC;
  signal DB2_n_10 : STD_LOGIC;
  signal DB2_n_11 : STD_LOGIC;
  signal DB2_n_12 : STD_LOGIC;
  signal DB2_n_13 : STD_LOGIC;
  signal DB2_n_14 : STD_LOGIC;
  signal DB2_n_15 : STD_LOGIC;
  signal DB2_n_16 : STD_LOGIC;
  signal DB2_n_17 : STD_LOGIC;
  signal DB2_n_18 : STD_LOGIC;
  signal DB2_n_19 : STD_LOGIC;
  signal DB2_n_2 : STD_LOGIC;
  signal DB2_n_20 : STD_LOGIC;
  signal DB2_n_21 : STD_LOGIC;
  signal DB2_n_22 : STD_LOGIC;
  signal DB2_n_23 : STD_LOGIC;
  signal DB2_n_24 : STD_LOGIC;
  signal DB2_n_25 : STD_LOGIC;
  signal DB2_n_26 : STD_LOGIC;
  signal DB2_n_27 : STD_LOGIC;
  signal DB2_n_28 : STD_LOGIC;
  signal DB2_n_29 : STD_LOGIC;
  signal DB2_n_3 : STD_LOGIC;
  signal DB2_n_30 : STD_LOGIC;
  signal DB2_n_31 : STD_LOGIC;
  signal DB2_n_32 : STD_LOGIC;
  signal DB2_n_33 : STD_LOGIC;
  signal DB2_n_34 : STD_LOGIC;
  signal DB2_n_35 : STD_LOGIC;
  signal DB2_n_36 : STD_LOGIC;
  signal DB2_n_37 : STD_LOGIC;
  signal DB2_n_38 : STD_LOGIC;
  signal DB2_n_39 : STD_LOGIC;
  signal DB2_n_4 : STD_LOGIC;
  signal DB2_n_40 : STD_LOGIC;
  signal DB2_n_41 : STD_LOGIC;
  signal DB2_n_42 : STD_LOGIC;
  signal DB2_n_43 : STD_LOGIC;
  signal DB2_n_44 : STD_LOGIC;
  signal DB2_n_45 : STD_LOGIC;
  signal DB2_n_46 : STD_LOGIC;
  signal DB2_n_47 : STD_LOGIC;
  signal DB2_n_48 : STD_LOGIC;
  signal DB2_n_49 : STD_LOGIC;
  signal DB2_n_5 : STD_LOGIC;
  signal DB2_n_50 : STD_LOGIC;
  signal DB2_n_51 : STD_LOGIC;
  signal DB2_n_52 : STD_LOGIC;
  signal DB2_n_53 : STD_LOGIC;
  signal DB2_n_54 : STD_LOGIC;
  signal DB2_n_55 : STD_LOGIC;
  signal DB2_n_56 : STD_LOGIC;
  signal DB2_n_57 : STD_LOGIC;
  signal DB2_n_58 : STD_LOGIC;
  signal DB2_n_59 : STD_LOGIC;
  signal DB2_n_6 : STD_LOGIC;
  signal DB2_n_60 : STD_LOGIC;
  signal DB2_n_61 : STD_LOGIC;
  signal DB2_n_62 : STD_LOGIC;
  signal DB2_n_63 : STD_LOGIC;
  signal DB2_n_64 : STD_LOGIC;
  signal DB2_n_65 : STD_LOGIC;
  signal DB2_n_66 : STD_LOGIC;
  signal DB2_n_67 : STD_LOGIC;
  signal DB2_n_68 : STD_LOGIC;
  signal DB2_n_69 : STD_LOGIC;
  signal DB2_n_7 : STD_LOGIC;
  signal DB2_n_70 : STD_LOGIC;
  signal DB2_n_71 : STD_LOGIC;
  signal DB2_n_72 : STD_LOGIC;
  signal DB2_n_73 : STD_LOGIC;
  signal DB2_n_74 : STD_LOGIC;
  signal DB2_n_75 : STD_LOGIC;
  signal DB2_n_76 : STD_LOGIC;
  signal DB2_n_77 : STD_LOGIC;
  signal DB2_n_78 : STD_LOGIC;
  signal DB2_n_79 : STD_LOGIC;
  signal DB2_n_8 : STD_LOGIC;
  signal DB2_n_80 : STD_LOGIC;
  signal DB2_n_81 : STD_LOGIC;
  signal DB2_n_82 : STD_LOGIC;
  signal DB2_n_83 : STD_LOGIC;
  signal DB2_n_84 : STD_LOGIC;
  signal DB2_n_85 : STD_LOGIC;
  signal DB2_n_86 : STD_LOGIC;
  signal DB2_n_87 : STD_LOGIC;
  signal DB2_n_88 : STD_LOGIC;
  signal DB2_n_89 : STD_LOGIC;
  signal DB2_n_9 : STD_LOGIC;
  signal DB2_n_90 : STD_LOGIC;
  signal DB2_n_91 : STD_LOGIC;
  signal DB2_n_92 : STD_LOGIC;
  signal DB2_n_93 : STD_LOGIC;
  signal DB2_n_94 : STD_LOGIC;
  signal DB2_n_95 : STD_LOGIC;
  signal DB2_n_96 : STD_LOGIC;
  signal DB2_n_97 : STD_LOGIC;
  signal MU_n_0 : STD_LOGIC;
  signal MU_n_1 : STD_LOGIC;
  signal MU_n_10 : STD_LOGIC;
  signal MU_n_11 : STD_LOGIC;
  signal MU_n_12 : STD_LOGIC;
  signal MU_n_13 : STD_LOGIC;
  signal MU_n_14 : STD_LOGIC;
  signal MU_n_15 : STD_LOGIC;
  signal MU_n_16 : STD_LOGIC;
  signal MU_n_17 : STD_LOGIC;
  signal MU_n_18 : STD_LOGIC;
  signal MU_n_19 : STD_LOGIC;
  signal MU_n_2 : STD_LOGIC;
  signal MU_n_20 : STD_LOGIC;
  signal MU_n_21 : STD_LOGIC;
  signal MU_n_22 : STD_LOGIC;
  signal MU_n_23 : STD_LOGIC;
  signal MU_n_24 : STD_LOGIC;
  signal MU_n_25 : STD_LOGIC;
  signal MU_n_26 : STD_LOGIC;
  signal MU_n_27 : STD_LOGIC;
  signal MU_n_28 : STD_LOGIC;
  signal MU_n_29 : STD_LOGIC;
  signal MU_n_3 : STD_LOGIC;
  signal MU_n_30 : STD_LOGIC;
  signal MU_n_31 : STD_LOGIC;
  signal MU_n_4 : STD_LOGIC;
  signal MU_n_5 : STD_LOGIC;
  signal MU_n_6 : STD_LOGIC;
  signal MU_n_7 : STD_LOGIC;
  signal MU_n_8 : STD_LOGIC;
  signal MU_n_9 : STD_LOGIC;
  signal TC_n_0 : STD_LOGIC;
  signal TC_n_1 : STD_LOGIC;
  signal TC_n_10 : STD_LOGIC;
  signal TC_n_11 : STD_LOGIC;
  signal TC_n_12 : STD_LOGIC;
  signal TC_n_13 : STD_LOGIC;
  signal TC_n_14 : STD_LOGIC;
  signal TC_n_15 : STD_LOGIC;
  signal TC_n_16 : STD_LOGIC;
  signal TC_n_17 : STD_LOGIC;
  signal TC_n_18 : STD_LOGIC;
  signal TC_n_19 : STD_LOGIC;
  signal TC_n_2 : STD_LOGIC;
  signal TC_n_20 : STD_LOGIC;
  signal TC_n_21 : STD_LOGIC;
  signal TC_n_22 : STD_LOGIC;
  signal TC_n_23 : STD_LOGIC;
  signal TC_n_24 : STD_LOGIC;
  signal TC_n_25 : STD_LOGIC;
  signal TC_n_26 : STD_LOGIC;
  signal TC_n_27 : STD_LOGIC;
  signal TC_n_28 : STD_LOGIC;
  signal TC_n_29 : STD_LOGIC;
  signal TC_n_3 : STD_LOGIC;
  signal TC_n_30 : STD_LOGIC;
  signal TC_n_31 : STD_LOGIC;
  signal TC_n_4 : STD_LOGIC;
  signal TC_n_5 : STD_LOGIC;
  signal TC_n_6 : STD_LOGIC;
  signal TC_n_7 : STD_LOGIC;
  signal TC_n_8 : STD_LOGIC;
  signal TC_n_9 : STD_LOGIC;
  signal add_im : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal add_re : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \bf1_count[6]_i_2__0_n_0\ : STD_LOGIC;
  signal bf1_count_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \bf1_count_reg__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bf1_do_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_do_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bf1_mj__0\ : STD_LOGIC;
  signal bf1_sp_en : STD_LOGIC;
  signal \bf1_sp_en_i_1__0_n_0\ : STD_LOGIC;
  signal bf1_sp_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_sp_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_start : STD_LOGIC;
  signal bf2_bf : STD_LOGIC;
  signal \bf2_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \bf2_count[6]_i_2__0_n_0\ : STD_LOGIC;
  signal bf2_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bf2_ct_en : STD_LOGIC;
  signal bf2_ct_en_1d : STD_LOGIC;
  signal \bf2_ct_en_i_1__0_n_0\ : STD_LOGIC;
  signal \bf2_ct_en_i_3__0_n_0\ : STD_LOGIC;
  signal bf2_do_en : STD_LOGIC;
  signal bf2_do_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_do_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_sp_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_sp_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_start : STD_LOGIC;
  signal \^buf_im_reg[15]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^buf_re_reg[15]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal db2_di_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal db2_di_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di_count[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \^di_count_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \di_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \^mu_do_im_reg[15]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^mu_do_re_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^su2_do_en\ : STD_LOGIC;
  signal sub_im : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal sub_re : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal tw_nz : STD_LOGIC;
  signal tw_nz_1d : STD_LOGIC;
  signal \tw_nz_i_1__0_n_0\ : STD_LOGIC;
  signal y0_im0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y0_re0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y1_im0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y1_re0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bf1_count[1]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bf1_count[2]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \bf1_count[3]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \bf1_count[5]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \bf1_count[6]_i_2__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bf1_sp_en_i_2__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \bf2_count[0]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \bf2_count[1]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bf2_count[2]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bf2_count[3]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bf2_count[6]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \bf2_count[6]_i_2__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \bf2_ct_en_i_3__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \buf_im_reg[6][0]_srl7_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \buf_im_reg[6][10]_srl7_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \buf_im_reg[6][11]_srl7_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \buf_im_reg[6][12]_srl7_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \buf_im_reg[6][13]_srl7_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \buf_im_reg[6][14]_srl7_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \buf_im_reg[6][15]_srl7_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \buf_im_reg[6][1]_srl7_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \buf_im_reg[6][2]_srl7_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \buf_im_reg[6][3]_srl7_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \buf_im_reg[6][4]_srl7_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \buf_im_reg[6][5]_srl7_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \buf_im_reg[6][6]_srl7_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \buf_im_reg[6][7]_srl7_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \buf_im_reg[6][8]_srl7_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \buf_im_reg[6][9]_srl7_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \buf_re_reg[6][0]_srl7_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \buf_re_reg[6][10]_srl7_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \buf_re_reg[6][11]_srl7_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \buf_re_reg[6][12]_srl7_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \buf_re_reg[6][13]_srl7_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \buf_re_reg[6][14]_srl7_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \buf_re_reg[6][15]_srl7_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \buf_re_reg[6][1]_srl7_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \buf_re_reg[6][2]_srl7_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \buf_re_reg[6][3]_srl7_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \buf_re_reg[6][4]_srl7_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \buf_re_reg[6][5]_srl7_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \buf_re_reg[6][6]_srl7_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \buf_re_reg[6][7]_srl7_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \buf_re_reg[6][8]_srl7_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \buf_re_reg[6][9]_srl7_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \di_count[1]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \di_count[2]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \di_count[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \di_count[6]_i_2__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tw_nz_i_1__0\ : label is "soft_lutpair83";
begin
  ADDRBWRADDR(1 downto 0) <= \^addrbwraddr\(1 downto 0);
  \buf_im_reg[15]_3\(15 downto 0) <= \^buf_im_reg[15]_3\(15 downto 0);
  \buf_re_reg[15]_2\(15 downto 0) <= \^buf_re_reg[15]_2\(15 downto 0);
  \di_count_reg[4]_0\(1 downto 0) <= \^di_count_reg[4]_0\(1 downto 0);
  \mu_do_im_reg[15]_2\(15 downto 0) <= \^mu_do_im_reg[15]_2\(15 downto 0);
  \mu_do_re_reg[15]_1\(15 downto 0) <= \^mu_do_re_reg[15]_1\(15 downto 0);
  su2_do_en <= \^su2_do_en\;
BF1: entity work.system_fft128_0_0_Butterfly_1
     port map (
      CO(0) => BF1_n_47,
      DI(3 downto 0) => \^buf_re_reg[15]_2\(3 downto 0),
      O(0) => O(0),
      S(3 downto 0) => S(3 downto 0),
      add_im(14 downto 0) => add_im(15 downto 1),
      add_re(14 downto 0) => add_re(15 downto 1),
      \bf1_do_im_reg[10]\(3 downto 0) => \^buf_im_reg[15]_3\(11 downto 8),
      \bf1_do_im_reg[10]_0\(3) => DB1_n_136,
      \bf1_do_im_reg[10]_0\(2) => DB1_n_137,
      \bf1_do_im_reg[10]_0\(1) => DB1_n_138,
      \bf1_do_im_reg[10]_0\(0) => DB1_n_139,
      \bf1_do_im_reg[14]\(0) => DB1_n_72,
      \bf1_do_im_reg[14]_0\(3) => DB1_n_68,
      \bf1_do_im_reg[14]_0\(2) => DB1_n_69,
      \bf1_do_im_reg[14]_0\(1) => DB1_n_70,
      \bf1_do_im_reg[14]_0\(0) => DB1_n_71,
      \bf1_do_im_reg[2]\(3 downto 0) => \^buf_im_reg[15]_3\(3 downto 0),
      \bf1_do_im_reg[2]_0\(3) => DB1_n_128,
      \bf1_do_im_reg[2]_0\(2) => DB1_n_129,
      \bf1_do_im_reg[2]_0\(1) => DB1_n_130,
      \bf1_do_im_reg[2]_0\(0) => DB1_n_131,
      \bf1_do_im_reg[6]\(3 downto 0) => \^buf_im_reg[15]_3\(7 downto 4),
      \bf1_do_im_reg[6]_0\(3) => DB1_n_132,
      \bf1_do_im_reg[6]_0\(2) => DB1_n_133,
      \bf1_do_im_reg[6]_0\(1) => DB1_n_134,
      \bf1_do_im_reg[6]_0\(0) => DB1_n_135,
      \bf1_do_re_reg[10]\(3 downto 0) => \^buf_re_reg[15]_2\(11 downto 8),
      \bf1_do_re_reg[10]_0\(3) => DB1_n_124,
      \bf1_do_re_reg[10]_0\(2) => DB1_n_125,
      \bf1_do_re_reg[10]_0\(1) => DB1_n_126,
      \bf1_do_re_reg[10]_0\(0) => DB1_n_127,
      \bf1_do_re_reg[14]\(0) => DB1_n_115,
      \bf1_do_re_reg[14]_0\(3) => DB1_n_64,
      \bf1_do_re_reg[14]_0\(2) => DB1_n_65,
      \bf1_do_re_reg[14]_0\(1) => DB1_n_66,
      \bf1_do_re_reg[14]_0\(0) => DB1_n_67,
      \bf1_do_re_reg[2]\(3) => DB1_n_116,
      \bf1_do_re_reg[2]\(2) => DB1_n_117,
      \bf1_do_re_reg[2]\(1) => DB1_n_118,
      \bf1_do_re_reg[2]\(0) => DB1_n_119,
      \bf1_do_re_reg[6]\(3 downto 0) => \^buf_re_reg[15]_2\(7 downto 4),
      \bf1_do_re_reg[6]_0\(3) => DB1_n_120,
      \bf1_do_re_reg[6]_0\(2) => DB1_n_121,
      \bf1_do_re_reg[6]_0\(1) => DB1_n_122,
      \bf1_do_re_reg[6]_0\(0) => DB1_n_123,
      \buf_im_reg[14][0]_srl15_i_1\(3 downto 0) => \buf_im_reg[14][0]_srl15_i_1\(3 downto 0),
      \buf_im_reg[14][11]_srl15_i_1\(3) => \buf_im_reg[14][11]_srl15_i_1\(15),
      \buf_im_reg[14][11]_srl15_i_1\(2 downto 0) => \^buf_im_reg[15]_3\(14 downto 12),
      \buf_im_reg[14][11]_srl15_i_1_0\(3 downto 0) => \buf_im_reg[14][11]_srl15_i_1_0\(3 downto 0),
      \buf_im_reg[14][3]_srl15_i_1\(3 downto 0) => \buf_im_reg[14][3]_srl15_i_1\(3 downto 0),
      \buf_im_reg[14][7]_srl15_i_1\(3 downto 0) => \buf_im_reg[14][7]_srl15_i_1\(3 downto 0),
      \buf_im_reg[15][14]__0\(0) => BF1_n_63,
      \buf_re_reg[14][11]_srl15_i_1\(3) => Q(15),
      \buf_re_reg[14][11]_srl15_i_1\(2 downto 0) => \^buf_re_reg[15]_2\(14 downto 12),
      \buf_re_reg[14][11]_srl15_i_1_0\(3 downto 0) => \buf_re_reg[14][11]_srl15_i_1\(3 downto 0),
      \buf_re_reg[14][3]_srl15_i_1\(3 downto 0) => \buf_re_reg[14][3]_srl15_i_1\(3 downto 0),
      \buf_re_reg[14][7]_srl15_i_1\(3 downto 0) => \buf_re_reg[14][7]_srl15_i_1\(3 downto 0),
      \mu_do_im_reg[15]\(3 downto 0) => \mu_do_im_reg[15]_0\(3 downto 0),
      \mu_do_im_reg[15]_0\(0) => \mu_do_im_reg[15]_1\(0),
      \mu_do_re_reg[15]\(3 downto 0) => \mu_do_re_reg[15]_0\(3 downto 0),
      sub_im(10 downto 0) => sub_im(11 downto 1),
      sub_re(10 downto 0) => sub_re(11 downto 1)
    );
BF2: entity work.\system_fft128_0_0_Butterfly__parameterized0_2\
     port map (
      DI(0) => DB2_n_96,
      Q(0) => bf1_do_re(15),
      S(3) => DB2_n_32,
      S(2) => DB2_n_33,
      S(1) => DB2_n_34,
      S(0) => DB2_n_35,
      y0_im0(15 downto 0) => y0_im0(16 downto 1),
      \y0_im0__47_carry_0\ => DB2_n_28,
      \y0_im0__47_carry_1\ => DB2_n_29,
      \y0_im0__47_carry_2\ => DB2_n_30,
      \y0_im0__47_carry_3\ => DB2_n_31,
      \y0_im0__47_carry_4\ => DB2_n_24,
      \y0_im0__47_carry_5\ => DB2_n_25,
      \y0_im0__47_carry_6\ => DB2_n_26,
      \y0_im0__47_carry_7\ => DB2_n_27,
      \y0_im0__47_carry_8\(3) => DB2_n_84,
      \y0_im0__47_carry_8\(2) => DB2_n_85,
      \y0_im0__47_carry_8\(1) => DB2_n_86,
      \y0_im0__47_carry_8\(0) => DB2_n_87,
      \y0_im0__47_carry_9\(3) => DB2_n_88,
      \y0_im0__47_carry_9\(2) => DB2_n_89,
      \y0_im0__47_carry_9\(1) => DB2_n_90,
      \y0_im0__47_carry_9\(0) => DB2_n_91,
      \y0_im0__47_carry__0_0\ => DB2_n_20,
      \y0_im0__47_carry__0_1\ => DB2_n_21,
      \y0_im0__47_carry__0_2\ => DB2_n_22,
      \y0_im0__47_carry__0_3\ => DB2_n_23,
      \y0_im0__47_carry__0_4\(3) => DB2_n_92,
      \y0_im0__47_carry__0_4\(2) => DB2_n_93,
      \y0_im0__47_carry__0_4\(1) => DB2_n_94,
      \y0_im0__47_carry__0_4\(0) => DB2_n_95,
      \y0_im0__47_carry__1_0\ => DB2_n_17,
      \y0_im0__47_carry__1_1\ => DB2_n_18,
      \y0_im0__47_carry__1_2\ => DB2_n_19,
      \y0_im0__47_carry__1_3\(0) => DB2_n_97,
      \y0_im0__47_carry__1_4\(3) => DB2_n_68,
      \y0_im0__47_carry__1_4\(2) => DB2_n_69,
      \y0_im0__47_carry__1_4\(1) => DB2_n_70,
      \y0_im0__47_carry__1_4\(0) => DB2_n_71,
      y0_re0(15 downto 0) => y0_re0(16 downto 1),
      \y0_re0__47_carry_0\ => DB2_n_12,
      \y0_re0__47_carry_1\ => DB2_n_13,
      \y0_re0__47_carry_2\ => DB2_n_14,
      \y0_re0__47_carry_3\ => DB2_n_15,
      \y0_re0__47_carry_4\ => DB2_n_8,
      \y0_re0__47_carry_5\ => DB2_n_9,
      \y0_re0__47_carry_6\ => DB2_n_10,
      \y0_re0__47_carry_7\ => DB2_n_11,
      \y0_re0__47_carry_8\(3) => DB2_n_72,
      \y0_re0__47_carry_8\(2) => DB2_n_73,
      \y0_re0__47_carry_8\(1) => DB2_n_74,
      \y0_re0__47_carry_8\(0) => DB2_n_75,
      \y0_re0__47_carry_9\(3) => DB2_n_76,
      \y0_re0__47_carry_9\(2) => DB2_n_77,
      \y0_re0__47_carry_9\(1) => DB2_n_78,
      \y0_re0__47_carry_9\(0) => DB2_n_79,
      \y0_re0__47_carry__0_0\ => DB2_n_4,
      \y0_re0__47_carry__0_1\ => DB2_n_5,
      \y0_re0__47_carry__0_2\ => DB2_n_6,
      \y0_re0__47_carry__0_3\ => DB2_n_7,
      \y0_re0__47_carry__0_4\(3) => DB2_n_80,
      \y0_re0__47_carry__0_4\(2) => DB2_n_81,
      \y0_re0__47_carry__0_4\(1) => DB2_n_82,
      \y0_re0__47_carry__0_4\(0) => DB2_n_83,
      \y0_re0__47_carry__1_0\ => DB2_n_1,
      \y0_re0__47_carry__1_1\ => DB2_n_2,
      \y0_re0__47_carry__1_2\ => DB2_n_3,
      \y0_re0__47_carry__1_3\(3) => DB2_n_64,
      \y0_re0__47_carry__1_3\(2) => DB2_n_65,
      \y0_re0__47_carry__1_3\(1) => DB2_n_66,
      \y0_re0__47_carry__1_3\(0) => DB2_n_67,
      y1_im0(15 downto 0) => y1_im0(16 downto 1),
      \y1_im0__47_carry_0\(3) => DB2_n_48,
      \y1_im0__47_carry_0\(2) => DB2_n_49,
      \y1_im0__47_carry_0\(1) => DB2_n_50,
      \y1_im0__47_carry_0\(0) => DB2_n_51,
      \y1_im0__47_carry_1\(3) => DB2_n_52,
      \y1_im0__47_carry_1\(2) => DB2_n_53,
      \y1_im0__47_carry_1\(1) => DB2_n_54,
      \y1_im0__47_carry_1\(0) => DB2_n_55,
      \y1_im0__47_carry__0_0\(3) => DB2_n_56,
      \y1_im0__47_carry__0_0\(2) => DB2_n_57,
      \y1_im0__47_carry__0_0\(1) => DB2_n_58,
      \y1_im0__47_carry__0_0\(0) => DB2_n_59,
      \y1_im0__47_carry__1_0\(0) => bf1_do_im(15),
      \y1_im0__47_carry__1_1\(3) => DB2_n_60,
      \y1_im0__47_carry__1_1\(2) => DB2_n_61,
      \y1_im0__47_carry__1_1\(1) => DB2_n_62,
      \y1_im0__47_carry__1_1\(0) => DB2_n_63,
      y1_re0(15 downto 0) => y1_re0(16 downto 1),
      \y1_re0__47_carry_0\(3) => DB2_n_36,
      \y1_re0__47_carry_0\(2) => DB2_n_37,
      \y1_re0__47_carry_0\(1) => DB2_n_38,
      \y1_re0__47_carry_0\(0) => DB2_n_39,
      \y1_re0__47_carry__0_0\(3) => DB2_n_40,
      \y1_re0__47_carry__0_0\(2) => DB2_n_41,
      \y1_re0__47_carry__0_0\(1) => DB2_n_42,
      \y1_re0__47_carry__0_0\(0) => DB2_n_43,
      \y1_re0__47_carry__1_0\(3) => DB2_n_44,
      \y1_re0__47_carry__1_0\(2) => DB2_n_45,
      \y1_re0__47_carry__1_0\(1) => DB2_n_46,
      \y1_re0__47_carry__1_0\(0) => DB2_n_47
    );
DB1: entity work.\system_fft128_0_0_DelayBuffer__parameterized1\
     port map (
      CO(0) => BF1_n_47,
      D(15 downto 0) => bf1_sp_re(15 downto 0),
      DI(3 downto 0) => \^buf_re_reg[15]_2\(3 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      add_im(14 downto 0) => add_im(15 downto 1),
      \add_im_carry__2\(15 downto 0) => \buf_im_reg[14][11]_srl15_i_1\(15 downto 0),
      add_re(14 downto 0) => add_re(15 downto 1),
      \bf1_count_reg[3]\(15 downto 0) => bf1_sp_im(15 downto 0),
      \bf1_do_im_reg[15]\(0) => BF1_n_63,
      \bf1_do_re_reg[14]\(0) => \^di_count_reg[4]_0\(1),
      \bf1_do_re_reg[15]\(1) => \bf1_count_reg__0__0\(4),
      \bf1_do_re_reg[15]\(0) => bf1_count_reg(3),
      \buf_im_reg[15][11]__0_0\(3 downto 0) => \^buf_im_reg[15]_3\(11 downto 8),
      \buf_im_reg[15][11]__0_1\(3) => DB1_n_136,
      \buf_im_reg[15][11]__0_1\(2) => DB1_n_137,
      \buf_im_reg[15][11]__0_1\(1) => DB1_n_138,
      \buf_im_reg[15][11]__0_1\(0) => DB1_n_139,
      \buf_im_reg[15][14]__0_0\(2 downto 0) => \^buf_im_reg[15]_3\(14 downto 12),
      \buf_im_reg[15][15]__0_0\ => \^buf_im_reg[15]_3\(15),
      \buf_im_reg[15][15]__0_1\(3) => DB1_n_68,
      \buf_im_reg[15][15]__0_1\(2) => DB1_n_69,
      \buf_im_reg[15][15]__0_1\(1) => DB1_n_70,
      \buf_im_reg[15][15]__0_1\(0) => DB1_n_71,
      \buf_im_reg[15][15]__0_2\(0) => DB1_n_72,
      \buf_im_reg[15][15]__0_3\(4 downto 0) => \buf_im_reg[15][15]__0\(4 downto 0),
      \buf_im_reg[15][3]__0_0\(3 downto 0) => \^buf_im_reg[15]_3\(3 downto 0),
      \buf_im_reg[15][3]__0_1\(3) => DB1_n_128,
      \buf_im_reg[15][3]__0_1\(2) => DB1_n_129,
      \buf_im_reg[15][3]__0_1\(1) => DB1_n_130,
      \buf_im_reg[15][3]__0_1\(0) => DB1_n_131,
      \buf_im_reg[15][7]__0_0\(3 downto 0) => \^buf_im_reg[15]_3\(7 downto 4),
      \buf_im_reg[15][7]__0_1\(3) => DB1_n_132,
      \buf_im_reg[15][7]__0_1\(2) => DB1_n_133,
      \buf_im_reg[15][7]__0_1\(1) => DB1_n_134,
      \buf_im_reg[15][7]__0_1\(0) => DB1_n_135,
      \buf_im_reg[3][11]__0\(0) => \buf_im_reg[3][11]__0\(1),
      \buf_im_reg[3][14]__0\(3 downto 0) => \buf_im_reg[3][14]__0\(3 downto 0),
      \buf_im_reg[3][15]__0\(15 downto 0) => \^mu_do_im_reg[15]_2\(15 downto 0),
      \buf_im_reg[3][15]__0_0\(0) => \buf_im_reg[3][15]__0\(0),
      \buf_im_reg[3]_5\(15 downto 0) => \buf_im_reg[3]_5\(15 downto 0),
      \buf_re_reg[15][11]__0_0\(3 downto 0) => \^buf_re_reg[15]_2\(11 downto 8),
      \buf_re_reg[15][11]__0_1\(3) => DB1_n_124,
      \buf_re_reg[15][11]__0_1\(2) => DB1_n_125,
      \buf_re_reg[15][11]__0_1\(1) => DB1_n_126,
      \buf_re_reg[15][11]__0_1\(0) => DB1_n_127,
      \buf_re_reg[15][14]__0_0\(2 downto 0) => \^buf_re_reg[15]_2\(14 downto 12),
      \buf_re_reg[15][15]__0_0\ => \^buf_re_reg[15]_2\(15),
      \buf_re_reg[15][15]__0_1\(3) => DB1_n_64,
      \buf_re_reg[15][15]__0_1\(2) => DB1_n_65,
      \buf_re_reg[15][15]__0_1\(1) => DB1_n_66,
      \buf_re_reg[15][15]__0_1\(0) => DB1_n_67,
      \buf_re_reg[15][15]__0_2\(0) => DB1_n_115,
      \buf_re_reg[15][15]__0_3\(4 downto 0) => \buf_re_reg[15][15]__0\(4 downto 0),
      \buf_re_reg[15][3]__0_0\(3) => DB1_n_116,
      \buf_re_reg[15][3]__0_0\(2) => DB1_n_117,
      \buf_re_reg[15][3]__0_0\(1) => DB1_n_118,
      \buf_re_reg[15][3]__0_0\(0) => DB1_n_119,
      \buf_re_reg[15][7]__0_0\(3 downto 0) => \^buf_re_reg[15]_2\(7 downto 4),
      \buf_re_reg[15][7]__0_1\(3) => DB1_n_120,
      \buf_re_reg[15][7]__0_1\(2) => DB1_n_121,
      \buf_re_reg[15][7]__0_1\(1) => DB1_n_122,
      \buf_re_reg[15][7]__0_1\(0) => DB1_n_123,
      \buf_re_reg[3][14]__0\(3 downto 0) => \buf_re_reg[3][14]__0\(3 downto 0),
      \buf_re_reg[3][15]__0\(15 downto 0) => \^mu_do_re_reg[15]_1\(15 downto 0),
      \buf_re_reg[3][15]__0_0\(0) => \buf_re_reg[3][15]__0\(0),
      \buf_re_reg[3]_4\(15 downto 0) => \buf_re_reg[3]_4\(15 downto 0),
      clock => clock,
      db1_di_im(4 downto 0) => db1_di_im(4 downto 0),
      db1_di_re(4 downto 0) => db1_di_re(4 downto 0),
      \mu_do_im_reg[11]\(3 downto 0) => \mu_do_im_reg[11]_0\(3 downto 0),
      \mu_do_im_reg[15]\(3 downto 0) => \mu_do_im_reg[15]_3\(3 downto 0),
      \mu_do_im_reg[3]\(3 downto 0) => \mu_do_im_reg[3]_0\(3 downto 0),
      \mu_do_im_reg[7]\(3 downto 0) => \mu_do_im_reg[7]_0\(3 downto 0),
      \mu_do_re_reg[11]\(3 downto 0) => \mu_do_re_reg[11]_0\(3 downto 0),
      \mu_do_re_reg[15]\(3 downto 0) => \mu_do_re_reg[15]_2\(3 downto 0),
      \mu_do_re_reg[3]\(3 downto 0) => \mu_do_re_reg[3]_0\(3 downto 0),
      \mu_do_re_reg[7]\(3 downto 0) => \mu_do_re_reg[7]_0\(3 downto 0),
      sub_im(10 downto 0) => sub_im(11 downto 1),
      sub_re(10 downto 0) => sub_re(11 downto 1)
    );
DB2: entity work.\system_fft128_0_0_DelayBuffer__parameterized2\
     port map (
      DI(0) => DB2_n_96,
      Q(15 downto 0) => bf1_do_re(15 downto 0),
      S(3) => DB2_n_32,
      S(2) => DB2_n_33,
      S(1) => DB2_n_34,
      S(0) => DB2_n_35,
      \bf1_do_im_reg[11]\(3) => DB2_n_56,
      \bf1_do_im_reg[11]\(2) => DB2_n_57,
      \bf1_do_im_reg[11]\(1) => DB2_n_58,
      \bf1_do_im_reg[11]\(0) => DB2_n_59,
      \bf1_do_im_reg[15]\(3) => DB2_n_60,
      \bf1_do_im_reg[15]\(2) => DB2_n_61,
      \bf1_do_im_reg[15]\(1) => DB2_n_62,
      \bf1_do_im_reg[15]\(0) => DB2_n_63,
      \bf1_do_im_reg[3]\(3) => DB2_n_48,
      \bf1_do_im_reg[3]\(2) => DB2_n_49,
      \bf1_do_im_reg[3]\(1) => DB2_n_50,
      \bf1_do_im_reg[3]\(0) => DB2_n_51,
      \bf1_do_im_reg[7]\(3) => DB2_n_52,
      \bf1_do_im_reg[7]\(2) => DB2_n_53,
      \bf1_do_im_reg[7]\(1) => DB2_n_54,
      \bf1_do_im_reg[7]\(0) => DB2_n_55,
      \bf1_do_re_reg[11]\(3) => DB2_n_40,
      \bf1_do_re_reg[11]\(2) => DB2_n_41,
      \bf1_do_re_reg[11]\(1) => DB2_n_42,
      \bf1_do_re_reg[11]\(0) => DB2_n_43,
      \bf1_do_re_reg[15]\(3) => DB2_n_44,
      \bf1_do_re_reg[15]\(2) => DB2_n_45,
      \bf1_do_re_reg[15]\(1) => DB2_n_46,
      \bf1_do_re_reg[15]\(0) => DB2_n_47,
      \bf1_do_re_reg[7]\(3) => DB2_n_36,
      \bf1_do_re_reg[7]\(2) => DB2_n_37,
      \bf1_do_re_reg[7]\(1) => DB2_n_38,
      \bf1_do_re_reg[7]\(0) => DB2_n_39,
      \buf_im_reg[7][0]__0_0\ => DB2_n_31,
      \buf_im_reg[7][10]__0_0\ => DB2_n_21,
      \buf_im_reg[7][11]__0_0\ => DB2_n_20,
      \buf_im_reg[7][11]__0_1\(3) => DB2_n_92,
      \buf_im_reg[7][11]__0_1\(2) => DB2_n_93,
      \buf_im_reg[7][11]__0_1\(1) => DB2_n_94,
      \buf_im_reg[7][11]__0_1\(0) => DB2_n_95,
      \buf_im_reg[7][12]__0_0\ => DB2_n_19,
      \buf_im_reg[7][13]__0_0\ => DB2_n_18,
      \buf_im_reg[7][14]__0_0\ => DB2_n_17,
      \buf_im_reg[7][15]__0_0\ => DB2_n_16,
      \buf_im_reg[7][15]__0_1\(3) => DB2_n_68,
      \buf_im_reg[7][15]__0_1\(2) => DB2_n_69,
      \buf_im_reg[7][15]__0_1\(1) => DB2_n_70,
      \buf_im_reg[7][15]__0_1\(0) => DB2_n_71,
      \buf_im_reg[7][15]__0_2\(0) => DB2_n_97,
      \buf_im_reg[7][1]__0_0\ => DB2_n_30,
      \buf_im_reg[7][2]__0_0\ => DB2_n_29,
      \buf_im_reg[7][3]__0_0\ => DB2_n_28,
      \buf_im_reg[7][3]__0_1\(3) => DB2_n_84,
      \buf_im_reg[7][3]__0_1\(2) => DB2_n_85,
      \buf_im_reg[7][3]__0_1\(1) => DB2_n_86,
      \buf_im_reg[7][3]__0_1\(0) => DB2_n_87,
      \buf_im_reg[7][4]__0_0\ => DB2_n_27,
      \buf_im_reg[7][5]__0_0\ => DB2_n_26,
      \buf_im_reg[7][6]__0_0\ => DB2_n_25,
      \buf_im_reg[7][7]__0_0\ => DB2_n_24,
      \buf_im_reg[7][7]__0_1\(3) => DB2_n_88,
      \buf_im_reg[7][7]__0_1\(2) => DB2_n_89,
      \buf_im_reg[7][7]__0_1\(1) => DB2_n_90,
      \buf_im_reg[7][7]__0_1\(0) => DB2_n_91,
      \buf_im_reg[7][8]__0_0\ => DB2_n_23,
      \buf_im_reg[7][9]__0_0\ => DB2_n_22,
      \buf_re_reg[7][0]__0_0\ => DB2_n_15,
      \buf_re_reg[7][10]__0_0\ => DB2_n_5,
      \buf_re_reg[7][11]__0_0\ => DB2_n_4,
      \buf_re_reg[7][11]__0_1\(3) => DB2_n_80,
      \buf_re_reg[7][11]__0_1\(2) => DB2_n_81,
      \buf_re_reg[7][11]__0_1\(1) => DB2_n_82,
      \buf_re_reg[7][11]__0_1\(0) => DB2_n_83,
      \buf_re_reg[7][12]__0_0\ => DB2_n_3,
      \buf_re_reg[7][13]__0_0\ => DB2_n_2,
      \buf_re_reg[7][14]__0_0\ => DB2_n_1,
      \buf_re_reg[7][15]__0_0\ => DB2_n_0,
      \buf_re_reg[7][15]__0_1\(3) => DB2_n_64,
      \buf_re_reg[7][15]__0_1\(2) => DB2_n_65,
      \buf_re_reg[7][15]__0_1\(1) => DB2_n_66,
      \buf_re_reg[7][15]__0_1\(0) => DB2_n_67,
      \buf_re_reg[7][1]__0_0\ => DB2_n_14,
      \buf_re_reg[7][2]__0_0\ => DB2_n_13,
      \buf_re_reg[7][3]__0_0\ => DB2_n_12,
      \buf_re_reg[7][3]__0_1\(3) => DB2_n_72,
      \buf_re_reg[7][3]__0_1\(2) => DB2_n_73,
      \buf_re_reg[7][3]__0_1\(1) => DB2_n_74,
      \buf_re_reg[7][3]__0_1\(0) => DB2_n_75,
      \buf_re_reg[7][4]__0_0\ => DB2_n_11,
      \buf_re_reg[7][5]__0_0\ => DB2_n_10,
      \buf_re_reg[7][6]__0_0\ => DB2_n_9,
      \buf_re_reg[7][7]__0_0\ => DB2_n_8,
      \buf_re_reg[7][7]__0_1\(3) => DB2_n_76,
      \buf_re_reg[7][7]__0_1\(2) => DB2_n_77,
      \buf_re_reg[7][7]__0_1\(1) => DB2_n_78,
      \buf_re_reg[7][7]__0_1\(0) => DB2_n_79,
      \buf_re_reg[7][8]__0_0\ => DB2_n_7,
      \buf_re_reg[7][9]__0_0\ => DB2_n_6,
      clock => clock,
      db2_di_im(15 downto 0) => db2_di_im(15 downto 0),
      db2_di_re(15 downto 0) => db2_di_re(15 downto 0),
      \y0_im0_carry__2\(15 downto 0) => bf1_do_im(15 downto 0)
    );
MU: entity work.system_fft128_0_0_Multiply_3
     port map (
      A(15 downto 0) => bf2_sp_re(15 downto 0),
      B(15) => TC_n_0,
      B(14) => TC_n_1,
      B(13) => TC_n_2,
      B(12) => TC_n_3,
      B(11) => TC_n_4,
      B(10) => TC_n_5,
      B(9) => TC_n_6,
      B(8) => TC_n_7,
      B(7) => TC_n_8,
      B(6) => TC_n_9,
      B(5) => TC_n_10,
      B(4) => TC_n_11,
      B(3) => TC_n_12,
      B(2) => TC_n_13,
      B(1) => TC_n_14,
      B(0) => TC_n_15,
      Q(15 downto 0) => bf2_do_re(15 downto 0),
      aibi_0(15) => TC_n_16,
      aibi_0(14) => TC_n_17,
      aibi_0(13) => TC_n_18,
      aibi_0(12) => TC_n_19,
      aibi_0(11) => TC_n_20,
      aibi_0(10) => TC_n_21,
      aibi_0(9) => TC_n_22,
      aibi_0(8) => TC_n_23,
      aibi_0(7) => TC_n_24,
      aibi_0(6) => TC_n_25,
      aibi_0(5) => TC_n_26,
      aibi_0(4) => TC_n_27,
      aibi_0(3) => TC_n_28,
      aibi_0(2) => TC_n_29,
      aibi_0(1) => TC_n_30,
      aibi_0(0) => TC_n_31,
      aibi_1(15 downto 0) => bf2_sp_im(15 downto 0),
      aibr_0(15) => MU_n_16,
      aibr_0(14) => MU_n_17,
      aibr_0(13) => MU_n_18,
      aibr_0(12) => MU_n_19,
      aibr_0(11) => MU_n_20,
      aibr_0(10) => MU_n_21,
      aibr_0(9) => MU_n_22,
      aibr_0(8) => MU_n_23,
      aibr_0(7) => MU_n_24,
      aibr_0(6) => MU_n_25,
      aibr_0(5) => MU_n_26,
      aibr_0(4) => MU_n_27,
      aibr_0(3) => MU_n_28,
      aibr_0(2) => MU_n_29,
      aibr_0(1) => MU_n_30,
      aibr_0(0) => MU_n_31,
      clock => clock,
      \mu_do_im_reg[15]\(15 downto 0) => bf2_do_im(15 downto 0),
      \out\(15) => MU_n_0,
      \out\(14) => MU_n_1,
      \out\(13) => MU_n_2,
      \out\(12) => MU_n_3,
      \out\(11) => MU_n_4,
      \out\(10) => MU_n_5,
      \out\(9) => MU_n_6,
      \out\(8) => MU_n_7,
      \out\(7) => MU_n_8,
      \out\(6) => MU_n_9,
      \out\(5) => MU_n_10,
      \out\(4) => MU_n_11,
      \out\(3) => MU_n_12,
      \out\(2) => MU_n_13,
      \out\(1) => MU_n_14,
      \out\(0) => MU_n_15,
      tw_nz_1d => tw_nz_1d
    );
TC: entity work.system_fft128_0_0_TwiddleConvert8_4
     port map (
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      B(15) => TC_n_0,
      B(14) => TC_n_1,
      B(13) => TC_n_2,
      B(12) => TC_n_3,
      B(11) => TC_n_4,
      B(10) => TC_n_5,
      B(9) => TC_n_6,
      B(8) => TC_n_7,
      B(7) => TC_n_8,
      B(6) => TC_n_9,
      B(5) => TC_n_10,
      B(4) => TC_n_11,
      B(3) => TC_n_12,
      B(2) => TC_n_13,
      B(1) => TC_n_14,
      B(0) => TC_n_15,
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      Q(4 downto 0) => bf2_count_reg(4 downto 0),
      aibi(14 downto 0) => aibi(14 downto 0),
      arbr(3 downto 0) => arbr(3 downto 0),
      \arbr_i_25__0_0\(3 downto 0) => \arbr_i_25__0\(3 downto 0),
      \arbr_i_25__0_1\(3 downto 0) => \arbr_i_25__0_0\(3 downto 0),
      \arbr_i_33__0_0\(3 downto 0) => \arbr_i_33__0\(3 downto 0),
      \arbr_i_33__0_1\(3 downto 0) => \arbr_i_33__0_0\(3 downto 0),
      \arbr_i_41__0_0\(3 downto 0) => \arbr_i_41__0\(3 downto 0),
      \arbr_i_41__0_1\(3 downto 0) => \arbr_i_41__0_0\(3 downto 0),
      \arbr_i_47__0_0\(3 downto 0) => \arbr_i_47__0\(3 downto 0),
      clock => clock,
      \ff_addr_reg[5]_0\(15) => TC_n_16,
      \ff_addr_reg[5]_0\(14) => TC_n_17,
      \ff_addr_reg[5]_0\(13) => TC_n_18,
      \ff_addr_reg[5]_0\(12) => TC_n_19,
      \ff_addr_reg[5]_0\(11) => TC_n_20,
      \ff_addr_reg[5]_0\(10) => TC_n_21,
      \ff_addr_reg[5]_0\(9) => TC_n_22,
      \ff_addr_reg[5]_0\(8) => TC_n_23,
      \ff_addr_reg[5]_0\(7) => TC_n_24,
      \ff_addr_reg[5]_0\(6) => TC_n_25,
      \ff_addr_reg[5]_0\(5) => TC_n_26,
      \ff_addr_reg[5]_0\(4) => TC_n_27,
      \ff_addr_reg[5]_0\(3) => TC_n_28,
      \ff_addr_reg[5]_0\(2) => TC_n_29,
      \ff_addr_reg[5]_0\(1) => TC_n_30,
      \ff_addr_reg[5]_0\(0) => TC_n_31
    );
aibi_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(16),
      I1 => bf2_bf,
      I2 => DB2_n_16,
      O => bf2_sp_im(15)
    );
aibi_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(15),
      I1 => bf2_bf,
      I2 => DB2_n_17,
      O => bf2_sp_im(14)
    );
aibi_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(14),
      I1 => bf2_bf,
      I2 => DB2_n_18,
      O => bf2_sp_im(13)
    );
aibi_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(13),
      I1 => bf2_bf,
      I2 => DB2_n_19,
      O => bf2_sp_im(12)
    );
aibi_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(12),
      I1 => bf2_bf,
      I2 => DB2_n_20,
      O => bf2_sp_im(11)
    );
aibi_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(11),
      I1 => bf2_bf,
      I2 => DB2_n_21,
      O => bf2_sp_im(10)
    );
aibi_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(10),
      I1 => bf2_bf,
      I2 => DB2_n_22,
      O => bf2_sp_im(9)
    );
aibi_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(9),
      I1 => bf2_bf,
      I2 => DB2_n_23,
      O => bf2_sp_im(8)
    );
aibi_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(8),
      I1 => bf2_bf,
      I2 => DB2_n_24,
      O => bf2_sp_im(7)
    );
aibi_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(7),
      I1 => bf2_bf,
      I2 => DB2_n_25,
      O => bf2_sp_im(6)
    );
aibi_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(6),
      I1 => bf2_bf,
      I2 => DB2_n_26,
      O => bf2_sp_im(5)
    );
aibi_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(5),
      I1 => bf2_bf,
      I2 => DB2_n_27,
      O => bf2_sp_im(4)
    );
aibi_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(4),
      I1 => bf2_bf,
      I2 => DB2_n_28,
      O => bf2_sp_im(3)
    );
aibi_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(3),
      I1 => bf2_bf,
      I2 => DB2_n_29,
      O => bf2_sp_im(2)
    );
aibi_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(2),
      I1 => bf2_bf,
      I2 => DB2_n_30,
      O => bf2_sp_im(1)
    );
aibi_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(1),
      I1 => bf2_bf,
      I2 => DB2_n_31,
      O => bf2_sp_im(0)
    );
\bf1_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bf1_sp_en,
      I1 => \bf1_count_reg__0__0\(0),
      O => \p_0_in__4\(0)
    );
\bf1_count[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => bf1_sp_en,
      I1 => \bf1_count_reg__0__0\(0),
      I2 => \bf1_count_reg__0__0\(1),
      O => \p_0_in__4\(1)
    );
\bf1_count[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(1),
      I1 => \bf1_count_reg__0__0\(0),
      I2 => bf1_sp_en,
      I3 => \bf1_count_reg__0__0\(2),
      O => \p_0_in__4\(2)
    );
\bf1_count[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(0),
      I1 => \bf1_count_reg__0__0\(1),
      I2 => \bf1_count_reg__0__0\(2),
      I3 => bf1_sp_en,
      I4 => bf1_count_reg(3),
      O => \p_0_in__4\(3)
    );
\bf1_count[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => bf1_count_reg(3),
      I1 => \bf1_count_reg__0__0\(2),
      I2 => \bf1_count_reg__0__0\(1),
      I3 => \bf1_count_reg__0__0\(0),
      I4 => bf1_sp_en,
      I5 => \bf1_count_reg__0__0\(4),
      O => \p_0_in__4\(4)
    );
\bf1_count[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF004000"
    )
        port map (
      I0 => \bf1_count[6]_i_2__0_n_0\,
      I1 => bf1_count_reg(3),
      I2 => \bf1_count_reg__0__0\(4),
      I3 => bf1_sp_en,
      I4 => \bf1_count_reg__0__0\(5),
      O => \p_0_in__4\(5)
    );
\bf1_count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000008000000"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(4),
      I1 => bf1_count_reg(3),
      I2 => \bf1_count[6]_i_2__0_n_0\,
      I3 => \bf1_count_reg__0__0\(5),
      I4 => bf1_sp_en,
      I5 => \bf1_count_reg__0__0\(6),
      O => \p_0_in__4\(6)
    );
\bf1_count[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(0),
      I1 => \bf1_count_reg__0__0\(1),
      I2 => \bf1_count_reg__0__0\(2),
      O => \bf1_count[6]_i_2__0_n_0\
    );
\bf1_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__4\(0),
      Q => \bf1_count_reg__0__0\(0)
    );
\bf1_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__4\(1),
      Q => \bf1_count_reg__0__0\(1)
    );
\bf1_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__4\(2),
      Q => \bf1_count_reg__0__0\(2)
    );
\bf1_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__4\(3),
      Q => bf1_count_reg(3)
    );
\bf1_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__4\(4),
      Q => \bf1_count_reg__0__0\(4)
    );
\bf1_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__4\(5),
      Q => \bf1_count_reg__0__0\(5)
    );
\bf1_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__4\(6),
      Q => \bf1_count_reg__0__0\(6)
    );
\bf1_do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(0),
      Q => bf1_do_im(0),
      R => '0'
    );
\bf1_do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(10),
      Q => bf1_do_im(10),
      R => '0'
    );
\bf1_do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(11),
      Q => bf1_do_im(11),
      R => '0'
    );
\bf1_do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(12),
      Q => bf1_do_im(12),
      R => '0'
    );
\bf1_do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(13),
      Q => bf1_do_im(13),
      R => '0'
    );
\bf1_do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(14),
      Q => bf1_do_im(14),
      R => '0'
    );
\bf1_do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(15),
      Q => bf1_do_im(15),
      R => '0'
    );
\bf1_do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(1),
      Q => bf1_do_im(1),
      R => '0'
    );
\bf1_do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(2),
      Q => bf1_do_im(2),
      R => '0'
    );
\bf1_do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(3),
      Q => bf1_do_im(3),
      R => '0'
    );
\bf1_do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(4),
      Q => bf1_do_im(4),
      R => '0'
    );
\bf1_do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(5),
      Q => bf1_do_im(5),
      R => '0'
    );
\bf1_do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(6),
      Q => bf1_do_im(6),
      R => '0'
    );
\bf1_do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(7),
      Q => bf1_do_im(7),
      R => '0'
    );
\bf1_do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(8),
      Q => bf1_do_im(8),
      R => '0'
    );
\bf1_do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(9),
      Q => bf1_do_im(9),
      R => '0'
    );
\bf1_do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(0),
      Q => bf1_do_re(0),
      R => '0'
    );
\bf1_do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(10),
      Q => bf1_do_re(10),
      R => '0'
    );
\bf1_do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(11),
      Q => bf1_do_re(11),
      R => '0'
    );
\bf1_do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(12),
      Q => bf1_do_re(12),
      R => '0'
    );
\bf1_do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(13),
      Q => bf1_do_re(13),
      R => '0'
    );
\bf1_do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(14),
      Q => bf1_do_re(14),
      R => '0'
    );
\bf1_do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(15),
      Q => bf1_do_re(15),
      R => '0'
    );
\bf1_do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(1),
      Q => bf1_do_re(1),
      R => '0'
    );
\bf1_do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(2),
      Q => bf1_do_re(2),
      R => '0'
    );
\bf1_do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(3),
      Q => bf1_do_re(3),
      R => '0'
    );
\bf1_do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(4),
      Q => bf1_do_re(4),
      R => '0'
    );
\bf1_do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(5),
      Q => bf1_do_re(5),
      R => '0'
    );
\bf1_do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(6),
      Q => bf1_do_re(6),
      R => '0'
    );
\bf1_do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(7),
      Q => bf1_do_re(7),
      R => '0'
    );
\bf1_do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(8),
      Q => bf1_do_re(8),
      R => '0'
    );
\bf1_do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(9),
      Q => bf1_do_re(9),
      R => '0'
    );
\bf1_sp_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFF0000"
    )
        port map (
      I0 => \bf1_count[6]_i_2__0_n_0\,
      I1 => \bf1_mj__0\,
      I2 => \bf1_count_reg__0__0\(6),
      I3 => \bf1_count_reg__0__0\(5),
      I4 => bf1_start,
      I5 => bf1_sp_en,
      O => \bf1_sp_en_i_1__0_n_0\
    );
\bf1_sp_en_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bf1_count_reg(3),
      I1 => \bf1_count_reg__0__0\(4),
      O => \bf1_mj__0\
    );
bf1_sp_en_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \di_count_reg_n_0_[5]\,
      I1 => \di_count_reg_n_0_[6]\,
      I2 => \di_count_reg_n_0_[3]\,
      I3 => \^di_count_reg[4]_0\(1),
      I4 => \di_count[6]_i_2__0_n_0\,
      O => bf1_start
    );
bf1_sp_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \bf1_sp_en_i_1__0_n_0\,
      Q => bf1_sp_en
    );
bf2_bf_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_count_reg(3),
      Q => bf2_bf,
      R => '0'
    );
\bf2_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bf2_ct_en,
      I1 => bf2_count_reg(0),
      O => \p_0_in__2\(0)
    );
\bf2_count[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => bf2_ct_en,
      I1 => bf2_count_reg(0),
      I2 => bf2_count_reg(1),
      O => \p_0_in__2\(1)
    );
\bf2_count[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => bf2_count_reg(0),
      I1 => bf2_count_reg(1),
      I2 => bf2_ct_en,
      I3 => bf2_count_reg(2),
      O => \p_0_in__2\(2)
    );
\bf2_count[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => bf2_count_reg(1),
      I1 => bf2_count_reg(0),
      I2 => bf2_count_reg(2),
      I3 => bf2_ct_en,
      I4 => bf2_count_reg(3),
      O => \p_0_in__2\(3)
    );
\bf2_count[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => bf2_count_reg(3),
      I1 => bf2_count_reg(2),
      I2 => bf2_count_reg(1),
      I3 => bf2_count_reg(0),
      I4 => bf2_ct_en,
      I5 => bf2_count_reg(4),
      O => \p_0_in__2\(4)
    );
\bf2_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000008000000"
    )
        port map (
      I0 => bf2_count_reg(0),
      I1 => bf2_count_reg(1),
      I2 => \bf2_count[5]_i_2_n_0\,
      I3 => bf2_count_reg(4),
      I4 => bf2_ct_en,
      I5 => bf2_count_reg(5),
      O => \p_0_in__2\(5)
    );
\bf2_count[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bf2_count_reg(2),
      I1 => bf2_count_reg(3),
      O => \bf2_count[5]_i_2_n_0\
    );
\bf2_count[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \bf2_count[6]_i_2__0_n_0\,
      I1 => bf2_count_reg(5),
      I2 => bf2_ct_en,
      I3 => bf2_count_reg(6),
      O => \p_0_in__2\(6)
    );
\bf2_count[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bf2_count_reg(0),
      I1 => bf2_count_reg(1),
      I2 => bf2_count_reg(2),
      I3 => bf2_count_reg(3),
      I4 => bf2_count_reg(4),
      O => \bf2_count[6]_i_2__0_n_0\
    );
\bf2_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__2\(0),
      Q => bf2_count_reg(0)
    );
\bf2_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__2\(1),
      Q => bf2_count_reg(1)
    );
\bf2_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__2\(2),
      Q => bf2_count_reg(2)
    );
\bf2_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__2\(3),
      Q => bf2_count_reg(3)
    );
\bf2_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__2\(4),
      Q => bf2_count_reg(4)
    );
\bf2_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__2\(5),
      Q => bf2_count_reg(5)
    );
\bf2_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__2\(6),
      Q => bf2_count_reg(6)
    );
bf2_ct_en_1d_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_ct_en,
      Q => bf2_ct_en_1d,
      R => '0'
    );
\bf2_ct_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFAAAAAAAA"
    )
        port map (
      I0 => bf2_start,
      I1 => \bf2_ct_en_i_3__0_n_0\,
      I2 => bf2_count_reg(6),
      I3 => bf2_count_reg(5),
      I4 => \bf2_count[5]_i_2_n_0\,
      I5 => bf2_ct_en,
      O => \bf2_ct_en_i_1__0_n_0\
    );
\bf2_ct_en_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \bf1_count_reg__0__0\(5),
      I1 => \bf1_count_reg__0__0\(6),
      I2 => \bf1_count_reg__0__0\(4),
      I3 => bf1_count_reg(3),
      I4 => bf1_sp_en,
      I5 => \bf1_count[6]_i_2__0_n_0\,
      O => bf2_start
    );
\bf2_ct_en_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => bf2_count_reg(1),
      I1 => bf2_count_reg(0),
      I2 => bf2_count_reg(4),
      O => \bf2_ct_en_i_3__0_n_0\
    );
bf2_ct_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \bf2_ct_en_i_1__0_n_0\,
      Q => bf2_ct_en
    );
bf2_do_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf2_ct_en_1d,
      Q => bf2_do_en
    );
\bf2_do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(0),
      Q => bf2_do_im(0),
      R => '0'
    );
\bf2_do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(10),
      Q => bf2_do_im(10),
      R => '0'
    );
\bf2_do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(11),
      Q => bf2_do_im(11),
      R => '0'
    );
\bf2_do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(12),
      Q => bf2_do_im(12),
      R => '0'
    );
\bf2_do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(13),
      Q => bf2_do_im(13),
      R => '0'
    );
\bf2_do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(14),
      Q => bf2_do_im(14),
      R => '0'
    );
\bf2_do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(15),
      Q => bf2_do_im(15),
      R => '0'
    );
\bf2_do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(1),
      Q => bf2_do_im(1),
      R => '0'
    );
\bf2_do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(2),
      Q => bf2_do_im(2),
      R => '0'
    );
\bf2_do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(3),
      Q => bf2_do_im(3),
      R => '0'
    );
\bf2_do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(4),
      Q => bf2_do_im(4),
      R => '0'
    );
\bf2_do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(5),
      Q => bf2_do_im(5),
      R => '0'
    );
\bf2_do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(6),
      Q => bf2_do_im(6),
      R => '0'
    );
\bf2_do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(7),
      Q => bf2_do_im(7),
      R => '0'
    );
\bf2_do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(8),
      Q => bf2_do_im(8),
      R => '0'
    );
\bf2_do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(9),
      Q => bf2_do_im(9),
      R => '0'
    );
\bf2_do_re[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(1),
      I1 => bf2_bf,
      I2 => DB2_n_15,
      O => bf2_sp_re(0)
    );
\bf2_do_re[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(11),
      I1 => bf2_bf,
      I2 => DB2_n_5,
      O => bf2_sp_re(10)
    );
\bf2_do_re[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(12),
      I1 => bf2_bf,
      I2 => DB2_n_4,
      O => bf2_sp_re(11)
    );
\bf2_do_re[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(13),
      I1 => bf2_bf,
      I2 => DB2_n_3,
      O => bf2_sp_re(12)
    );
\bf2_do_re[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(14),
      I1 => bf2_bf,
      I2 => DB2_n_2,
      O => bf2_sp_re(13)
    );
\bf2_do_re[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(15),
      I1 => bf2_bf,
      I2 => DB2_n_1,
      O => bf2_sp_re(14)
    );
\bf2_do_re[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(16),
      I1 => bf2_bf,
      I2 => DB2_n_0,
      O => bf2_sp_re(15)
    );
\bf2_do_re[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(2),
      I1 => bf2_bf,
      I2 => DB2_n_14,
      O => bf2_sp_re(1)
    );
\bf2_do_re[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(3),
      I1 => bf2_bf,
      I2 => DB2_n_13,
      O => bf2_sp_re(2)
    );
\bf2_do_re[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(4),
      I1 => bf2_bf,
      I2 => DB2_n_12,
      O => bf2_sp_re(3)
    );
\bf2_do_re[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(5),
      I1 => bf2_bf,
      I2 => DB2_n_11,
      O => bf2_sp_re(4)
    );
\bf2_do_re[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(6),
      I1 => bf2_bf,
      I2 => DB2_n_10,
      O => bf2_sp_re(5)
    );
\bf2_do_re[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(7),
      I1 => bf2_bf,
      I2 => DB2_n_9,
      O => bf2_sp_re(6)
    );
\bf2_do_re[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(8),
      I1 => bf2_bf,
      I2 => DB2_n_8,
      O => bf2_sp_re(7)
    );
\bf2_do_re[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(9),
      I1 => bf2_bf,
      I2 => DB2_n_7,
      O => bf2_sp_re(8)
    );
\bf2_do_re[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(10),
      I1 => bf2_bf,
      I2 => DB2_n_6,
      O => bf2_sp_re(9)
    );
\bf2_do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(0),
      Q => bf2_do_re(0),
      R => '0'
    );
\bf2_do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(10),
      Q => bf2_do_re(10),
      R => '0'
    );
\bf2_do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(11),
      Q => bf2_do_re(11),
      R => '0'
    );
\bf2_do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(12),
      Q => bf2_do_re(12),
      R => '0'
    );
\bf2_do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(13),
      Q => bf2_do_re(13),
      R => '0'
    );
\bf2_do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(14),
      Q => bf2_do_re(14),
      R => '0'
    );
\bf2_do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(15),
      Q => bf2_do_re(15),
      R => '0'
    );
\bf2_do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(1),
      Q => bf2_do_re(1),
      R => '0'
    );
\bf2_do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(2),
      Q => bf2_do_re(2),
      R => '0'
    );
\bf2_do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(3),
      Q => bf2_do_re(3),
      R => '0'
    );
\bf2_do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(4),
      Q => bf2_do_re(4),
      R => '0'
    );
\bf2_do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(5),
      Q => bf2_do_re(5),
      R => '0'
    );
\bf2_do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(6),
      Q => bf2_do_re(6),
      R => '0'
    );
\bf2_do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(7),
      Q => bf2_do_re(7),
      R => '0'
    );
\bf2_do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(8),
      Q => bf2_do_re(8),
      R => '0'
    );
\bf2_do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(9),
      Q => bf2_do_re(9),
      R => '0'
    );
\buf_im_reg[6][0]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(1),
      I1 => bf2_bf,
      I2 => bf1_do_im(0),
      O => db2_di_im(0)
    );
\buf_im_reg[6][10]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(11),
      I1 => bf2_bf,
      I2 => bf1_do_im(10),
      O => db2_di_im(10)
    );
\buf_im_reg[6][11]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(12),
      I1 => bf2_bf,
      I2 => bf1_do_im(11),
      O => db2_di_im(11)
    );
\buf_im_reg[6][12]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(13),
      I1 => bf2_bf,
      I2 => bf1_do_im(12),
      O => db2_di_im(12)
    );
\buf_im_reg[6][13]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(14),
      I1 => bf2_bf,
      I2 => bf1_do_im(13),
      O => db2_di_im(13)
    );
\buf_im_reg[6][14]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(15),
      I1 => bf2_bf,
      I2 => bf1_do_im(14),
      O => db2_di_im(14)
    );
\buf_im_reg[6][15]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(16),
      I1 => bf2_bf,
      I2 => bf1_do_im(15),
      O => db2_di_im(15)
    );
\buf_im_reg[6][1]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(2),
      I1 => bf2_bf,
      I2 => bf1_do_im(1),
      O => db2_di_im(1)
    );
\buf_im_reg[6][2]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(3),
      I1 => bf2_bf,
      I2 => bf1_do_im(2),
      O => db2_di_im(2)
    );
\buf_im_reg[6][3]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(4),
      I1 => bf2_bf,
      I2 => bf1_do_im(3),
      O => db2_di_im(3)
    );
\buf_im_reg[6][4]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(5),
      I1 => bf2_bf,
      I2 => bf1_do_im(4),
      O => db2_di_im(4)
    );
\buf_im_reg[6][5]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(6),
      I1 => bf2_bf,
      I2 => bf1_do_im(5),
      O => db2_di_im(5)
    );
\buf_im_reg[6][6]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(7),
      I1 => bf2_bf,
      I2 => bf1_do_im(6),
      O => db2_di_im(6)
    );
\buf_im_reg[6][7]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(8),
      I1 => bf2_bf,
      I2 => bf1_do_im(7),
      O => db2_di_im(7)
    );
\buf_im_reg[6][8]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(9),
      I1 => bf2_bf,
      I2 => bf1_do_im(8),
      O => db2_di_im(8)
    );
\buf_im_reg[6][9]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(10),
      I1 => bf2_bf,
      I2 => bf1_do_im(9),
      O => db2_di_im(9)
    );
\buf_re_reg[6][0]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(1),
      I1 => bf2_bf,
      I2 => bf1_do_re(0),
      O => db2_di_re(0)
    );
\buf_re_reg[6][10]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(11),
      I1 => bf2_bf,
      I2 => bf1_do_re(10),
      O => db2_di_re(10)
    );
\buf_re_reg[6][11]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(12),
      I1 => bf2_bf,
      I2 => bf1_do_re(11),
      O => db2_di_re(11)
    );
\buf_re_reg[6][12]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(13),
      I1 => bf2_bf,
      I2 => bf1_do_re(12),
      O => db2_di_re(12)
    );
\buf_re_reg[6][13]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(14),
      I1 => bf2_bf,
      I2 => bf1_do_re(13),
      O => db2_di_re(13)
    );
\buf_re_reg[6][14]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(15),
      I1 => bf2_bf,
      I2 => bf1_do_re(14),
      O => db2_di_re(14)
    );
\buf_re_reg[6][15]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(16),
      I1 => bf2_bf,
      I2 => bf1_do_re(15),
      O => db2_di_re(15)
    );
\buf_re_reg[6][1]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(2),
      I1 => bf2_bf,
      I2 => bf1_do_re(1),
      O => db2_di_re(1)
    );
\buf_re_reg[6][2]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(3),
      I1 => bf2_bf,
      I2 => bf1_do_re(2),
      O => db2_di_re(2)
    );
\buf_re_reg[6][3]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(4),
      I1 => bf2_bf,
      I2 => bf1_do_re(3),
      O => db2_di_re(3)
    );
\buf_re_reg[6][4]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(5),
      I1 => bf2_bf,
      I2 => bf1_do_re(4),
      O => db2_di_re(4)
    );
\buf_re_reg[6][5]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(6),
      I1 => bf2_bf,
      I2 => bf1_do_re(5),
      O => db2_di_re(5)
    );
\buf_re_reg[6][6]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(7),
      I1 => bf2_bf,
      I2 => bf1_do_re(6),
      O => db2_di_re(6)
    );
\buf_re_reg[6][7]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(8),
      I1 => bf2_bf,
      I2 => bf1_do_re(7),
      O => db2_di_re(7)
    );
\buf_re_reg[6][8]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(9),
      I1 => bf2_bf,
      I2 => bf1_do_re(8),
      O => db2_di_re(8)
    );
\buf_re_reg[6][9]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(10),
      I1 => bf2_bf,
      I2 => bf1_do_re(9),
      O => db2_di_re(9)
    );
\di_count[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^su2_do_en\,
      I1 => \buf_im_reg[3][11]__0\(0),
      O => mu_do_en_reg_0(0)
    );
\di_count[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => su1_do_en,
      I1 => \^di_count_reg[4]_0\(0),
      I2 => \di_count_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\di_count[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \di_count_reg_n_0_[1]\,
      I1 => \^di_count_reg[4]_0\(0),
      I2 => su1_do_en,
      I3 => \di_count_reg_n_0_[2]\,
      O => \p_0_in__3\(2)
    );
\di_count[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \^di_count_reg[4]_0\(0),
      I1 => \di_count_reg_n_0_[1]\,
      I2 => \di_count_reg_n_0_[2]\,
      I3 => su1_do_en,
      I4 => \di_count_reg_n_0_[3]\,
      O => \p_0_in__3\(3)
    );
\di_count[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \di_count_reg_n_0_[3]\,
      I1 => \di_count_reg_n_0_[2]\,
      I2 => \di_count_reg_n_0_[1]\,
      I3 => \^di_count_reg[4]_0\(0),
      I4 => su1_do_en,
      I5 => \^di_count_reg[4]_0\(1),
      O => \p_0_in__3\(4)
    );
\di_count[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF004000"
    )
        port map (
      I0 => \di_count[6]_i_2__0_n_0\,
      I1 => \di_count_reg_n_0_[3]\,
      I2 => \^di_count_reg[4]_0\(1),
      I3 => su1_do_en,
      I4 => \di_count_reg_n_0_[5]\,
      O => \p_0_in__3\(5)
    );
\di_count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000008000000"
    )
        port map (
      I0 => \^di_count_reg[4]_0\(1),
      I1 => \di_count_reg_n_0_[3]\,
      I2 => \di_count[6]_i_2__0_n_0\,
      I3 => \di_count_reg_n_0_[5]\,
      I4 => su1_do_en,
      I5 => \di_count_reg_n_0_[6]\,
      O => \p_0_in__3\(6)
    );
\di_count[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^di_count_reg[4]_0\(0),
      I1 => \di_count_reg_n_0_[1]\,
      I2 => \di_count_reg_n_0_[2]\,
      O => \di_count[6]_i_2__0_n_0\
    );
\di_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \^di_count_reg[4]_0\(0)
    );
\di_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__3\(1),
      Q => \di_count_reg_n_0_[1]\
    );
\di_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__3\(2),
      Q => \di_count_reg_n_0_[2]\
    );
\di_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__3\(3),
      Q => \di_count_reg_n_0_[3]\
    );
\di_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__3\(4),
      Q => \^di_count_reg[4]_0\(1)
    );
\di_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__3\(5),
      Q => \di_count_reg_n_0_[5]\
    );
\di_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__3\(6),
      Q => \di_count_reg_n_0_[6]\
    );
ff_re_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FC060C0"
    )
        port map (
      I0 => bf2_count_reg(2),
      I1 => bf2_count_reg(1),
      I2 => bf2_count_reg(4),
      I3 => bf2_count_reg(0),
      I4 => bf2_count_reg(3),
      O => \^addrbwraddr\(1)
    );
ff_re_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bf2_count_reg(4),
      I1 => bf2_count_reg(0),
      O => \^addrbwraddr\(0)
    );
mu_do_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf2_do_en,
      Q => \^su2_do_en\
    );
\mu_do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_31,
      Q => \^mu_do_im_reg[15]_2\(0),
      R => '0'
    );
\mu_do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_21,
      Q => \^mu_do_im_reg[15]_2\(10),
      R => '0'
    );
\mu_do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_20,
      Q => \^mu_do_im_reg[15]_2\(11),
      R => '0'
    );
\mu_do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_19,
      Q => \^mu_do_im_reg[15]_2\(12),
      R => '0'
    );
\mu_do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_18,
      Q => \^mu_do_im_reg[15]_2\(13),
      R => '0'
    );
\mu_do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_17,
      Q => \^mu_do_im_reg[15]_2\(14),
      R => '0'
    );
\mu_do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_16,
      Q => \^mu_do_im_reg[15]_2\(15),
      R => '0'
    );
\mu_do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_30,
      Q => \^mu_do_im_reg[15]_2\(1),
      R => '0'
    );
\mu_do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_29,
      Q => \^mu_do_im_reg[15]_2\(2),
      R => '0'
    );
\mu_do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_28,
      Q => \^mu_do_im_reg[15]_2\(3),
      R => '0'
    );
\mu_do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_27,
      Q => \^mu_do_im_reg[15]_2\(4),
      R => '0'
    );
\mu_do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_26,
      Q => \^mu_do_im_reg[15]_2\(5),
      R => '0'
    );
\mu_do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_25,
      Q => \^mu_do_im_reg[15]_2\(6),
      R => '0'
    );
\mu_do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_24,
      Q => \^mu_do_im_reg[15]_2\(7),
      R => '0'
    );
\mu_do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_23,
      Q => \^mu_do_im_reg[15]_2\(8),
      R => '0'
    );
\mu_do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_22,
      Q => \^mu_do_im_reg[15]_2\(9),
      R => '0'
    );
\mu_do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_15,
      Q => \^mu_do_re_reg[15]_1\(0),
      R => '0'
    );
\mu_do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_5,
      Q => \^mu_do_re_reg[15]_1\(10),
      R => '0'
    );
\mu_do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_4,
      Q => \^mu_do_re_reg[15]_1\(11),
      R => '0'
    );
\mu_do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_3,
      Q => \^mu_do_re_reg[15]_1\(12),
      R => '0'
    );
\mu_do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_2,
      Q => \^mu_do_re_reg[15]_1\(13),
      R => '0'
    );
\mu_do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_1,
      Q => \^mu_do_re_reg[15]_1\(14),
      R => '0'
    );
\mu_do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_0,
      Q => \^mu_do_re_reg[15]_1\(15),
      R => '0'
    );
\mu_do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_14,
      Q => \^mu_do_re_reg[15]_1\(1),
      R => '0'
    );
\mu_do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_13,
      Q => \^mu_do_re_reg[15]_1\(2),
      R => '0'
    );
\mu_do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_12,
      Q => \^mu_do_re_reg[15]_1\(3),
      R => '0'
    );
\mu_do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_11,
      Q => \^mu_do_re_reg[15]_1\(4),
      R => '0'
    );
\mu_do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_10,
      Q => \^mu_do_re_reg[15]_1\(5),
      R => '0'
    );
\mu_do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_9,
      Q => \^mu_do_re_reg[15]_1\(6),
      R => '0'
    );
\mu_do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_8,
      Q => \^mu_do_re_reg[15]_1\(7),
      R => '0'
    );
\mu_do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_7,
      Q => \^mu_do_re_reg[15]_1\(8),
      R => '0'
    );
\mu_do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_6,
      Q => \^mu_do_re_reg[15]_1\(9),
      R => '0'
    );
tw_nz_1d_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => tw_nz,
      Q => tw_nz_1d,
      R => '0'
    );
\tw_nz_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCCFAC8"
    )
        port map (
      I0 => bf2_count_reg(2),
      I1 => bf2_count_reg(3),
      I2 => bf2_count_reg(0),
      I3 => bf2_count_reg(4),
      I4 => bf2_count_reg(1),
      O => \tw_nz_i_1__0_n_0\
    );
tw_nz_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \tw_nz_i_1__0_n_0\,
      Q => tw_nz,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fft128_0_0_SdfUnit__parameterized1\ is
  port (
    \buf_re_reg[3]_4\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[3]_5\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    su3_do_en : out STD_LOGIC;
    \mu_do_re_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mu_do_im_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mu_do_re_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_re_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mu_do_im_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_do_im_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bf_en0 : out STD_LOGIC;
    \di_count_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \buf_re_reg[3][15]__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clock : in STD_LOGIC;
    \buf_im_reg[3][15]__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset : in STD_LOGIC;
    \buf_re_reg[2][0]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[2][3]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[2][7]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_re_reg[2][11]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_re_reg[2][11]_srl3_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[2][0]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[2][3]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[2][7]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_im_reg[2][11]_srl3_i_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buf_im_reg[2][11]_srl3_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_re_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sub_im_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bf_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    su2_do_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fft128_0_0_SdfUnit__parameterized1\ : entity is "SdfUnit";
end \system_fft128_0_0_SdfUnit__parameterized1\;

architecture STRUCTURE of \system_fft128_0_0_SdfUnit__parameterized1\ is
  signal BF1_n_47 : STD_LOGIC;
  signal BF1_n_63 : STD_LOGIC;
  signal DB1_n_32 : STD_LOGIC;
  signal DB1_n_33 : STD_LOGIC;
  signal DB1_n_34 : STD_LOGIC;
  signal DB1_n_35 : STD_LOGIC;
  signal DB1_n_36 : STD_LOGIC;
  signal DB1_n_37 : STD_LOGIC;
  signal DB1_n_38 : STD_LOGIC;
  signal DB1_n_39 : STD_LOGIC;
  signal DB1_n_40 : STD_LOGIC;
  signal DB1_n_73 : STD_LOGIC;
  signal DB1_n_74 : STD_LOGIC;
  signal DB1_n_75 : STD_LOGIC;
  signal DB1_n_76 : STD_LOGIC;
  signal DB1_n_77 : STD_LOGIC;
  signal DB1_n_78 : STD_LOGIC;
  signal DB1_n_79 : STD_LOGIC;
  signal DB1_n_80 : STD_LOGIC;
  signal DB1_n_81 : STD_LOGIC;
  signal DB1_n_82 : STD_LOGIC;
  signal DB1_n_83 : STD_LOGIC;
  signal DB1_n_84 : STD_LOGIC;
  signal DB1_n_85 : STD_LOGIC;
  signal DB1_n_86 : STD_LOGIC;
  signal DB1_n_87 : STD_LOGIC;
  signal DB1_n_88 : STD_LOGIC;
  signal DB1_n_89 : STD_LOGIC;
  signal DB1_n_90 : STD_LOGIC;
  signal DB1_n_91 : STD_LOGIC;
  signal DB1_n_92 : STD_LOGIC;
  signal DB1_n_93 : STD_LOGIC;
  signal DB1_n_94 : STD_LOGIC;
  signal DB1_n_95 : STD_LOGIC;
  signal DB1_n_96 : STD_LOGIC;
  signal DB1_n_97 : STD_LOGIC;
  signal DB2_n_0 : STD_LOGIC;
  signal DB2_n_1 : STD_LOGIC;
  signal DB2_n_10 : STD_LOGIC;
  signal DB2_n_11 : STD_LOGIC;
  signal DB2_n_12 : STD_LOGIC;
  signal DB2_n_13 : STD_LOGIC;
  signal DB2_n_14 : STD_LOGIC;
  signal DB2_n_15 : STD_LOGIC;
  signal DB2_n_16 : STD_LOGIC;
  signal DB2_n_17 : STD_LOGIC;
  signal DB2_n_18 : STD_LOGIC;
  signal DB2_n_19 : STD_LOGIC;
  signal DB2_n_2 : STD_LOGIC;
  signal DB2_n_20 : STD_LOGIC;
  signal DB2_n_21 : STD_LOGIC;
  signal DB2_n_22 : STD_LOGIC;
  signal DB2_n_23 : STD_LOGIC;
  signal DB2_n_24 : STD_LOGIC;
  signal DB2_n_25 : STD_LOGIC;
  signal DB2_n_26 : STD_LOGIC;
  signal DB2_n_27 : STD_LOGIC;
  signal DB2_n_28 : STD_LOGIC;
  signal DB2_n_29 : STD_LOGIC;
  signal DB2_n_3 : STD_LOGIC;
  signal DB2_n_30 : STD_LOGIC;
  signal DB2_n_31 : STD_LOGIC;
  signal DB2_n_32 : STD_LOGIC;
  signal DB2_n_33 : STD_LOGIC;
  signal DB2_n_34 : STD_LOGIC;
  signal DB2_n_35 : STD_LOGIC;
  signal DB2_n_36 : STD_LOGIC;
  signal DB2_n_37 : STD_LOGIC;
  signal DB2_n_38 : STD_LOGIC;
  signal DB2_n_39 : STD_LOGIC;
  signal DB2_n_4 : STD_LOGIC;
  signal DB2_n_40 : STD_LOGIC;
  signal DB2_n_41 : STD_LOGIC;
  signal DB2_n_42 : STD_LOGIC;
  signal DB2_n_43 : STD_LOGIC;
  signal DB2_n_44 : STD_LOGIC;
  signal DB2_n_45 : STD_LOGIC;
  signal DB2_n_46 : STD_LOGIC;
  signal DB2_n_47 : STD_LOGIC;
  signal DB2_n_48 : STD_LOGIC;
  signal DB2_n_49 : STD_LOGIC;
  signal DB2_n_5 : STD_LOGIC;
  signal DB2_n_50 : STD_LOGIC;
  signal DB2_n_51 : STD_LOGIC;
  signal DB2_n_52 : STD_LOGIC;
  signal DB2_n_53 : STD_LOGIC;
  signal DB2_n_54 : STD_LOGIC;
  signal DB2_n_55 : STD_LOGIC;
  signal DB2_n_56 : STD_LOGIC;
  signal DB2_n_57 : STD_LOGIC;
  signal DB2_n_58 : STD_LOGIC;
  signal DB2_n_59 : STD_LOGIC;
  signal DB2_n_6 : STD_LOGIC;
  signal DB2_n_60 : STD_LOGIC;
  signal DB2_n_61 : STD_LOGIC;
  signal DB2_n_62 : STD_LOGIC;
  signal DB2_n_63 : STD_LOGIC;
  signal DB2_n_64 : STD_LOGIC;
  signal DB2_n_65 : STD_LOGIC;
  signal DB2_n_66 : STD_LOGIC;
  signal DB2_n_67 : STD_LOGIC;
  signal DB2_n_68 : STD_LOGIC;
  signal DB2_n_69 : STD_LOGIC;
  signal DB2_n_7 : STD_LOGIC;
  signal DB2_n_70 : STD_LOGIC;
  signal DB2_n_71 : STD_LOGIC;
  signal DB2_n_72 : STD_LOGIC;
  signal DB2_n_73 : STD_LOGIC;
  signal DB2_n_74 : STD_LOGIC;
  signal DB2_n_75 : STD_LOGIC;
  signal DB2_n_76 : STD_LOGIC;
  signal DB2_n_77 : STD_LOGIC;
  signal DB2_n_78 : STD_LOGIC;
  signal DB2_n_79 : STD_LOGIC;
  signal DB2_n_8 : STD_LOGIC;
  signal DB2_n_80 : STD_LOGIC;
  signal DB2_n_81 : STD_LOGIC;
  signal DB2_n_82 : STD_LOGIC;
  signal DB2_n_83 : STD_LOGIC;
  signal DB2_n_84 : STD_LOGIC;
  signal DB2_n_85 : STD_LOGIC;
  signal DB2_n_86 : STD_LOGIC;
  signal DB2_n_87 : STD_LOGIC;
  signal DB2_n_88 : STD_LOGIC;
  signal DB2_n_89 : STD_LOGIC;
  signal DB2_n_9 : STD_LOGIC;
  signal DB2_n_90 : STD_LOGIC;
  signal DB2_n_91 : STD_LOGIC;
  signal DB2_n_92 : STD_LOGIC;
  signal DB2_n_93 : STD_LOGIC;
  signal DB2_n_94 : STD_LOGIC;
  signal DB2_n_95 : STD_LOGIC;
  signal DB2_n_96 : STD_LOGIC;
  signal DB2_n_97 : STD_LOGIC;
  signal MU_n_0 : STD_LOGIC;
  signal MU_n_1 : STD_LOGIC;
  signal MU_n_10 : STD_LOGIC;
  signal MU_n_11 : STD_LOGIC;
  signal MU_n_12 : STD_LOGIC;
  signal MU_n_13 : STD_LOGIC;
  signal MU_n_14 : STD_LOGIC;
  signal MU_n_15 : STD_LOGIC;
  signal MU_n_16 : STD_LOGIC;
  signal MU_n_17 : STD_LOGIC;
  signal MU_n_18 : STD_LOGIC;
  signal MU_n_19 : STD_LOGIC;
  signal MU_n_2 : STD_LOGIC;
  signal MU_n_20 : STD_LOGIC;
  signal MU_n_21 : STD_LOGIC;
  signal MU_n_22 : STD_LOGIC;
  signal MU_n_23 : STD_LOGIC;
  signal MU_n_24 : STD_LOGIC;
  signal MU_n_25 : STD_LOGIC;
  signal MU_n_26 : STD_LOGIC;
  signal MU_n_27 : STD_LOGIC;
  signal MU_n_28 : STD_LOGIC;
  signal MU_n_29 : STD_LOGIC;
  signal MU_n_3 : STD_LOGIC;
  signal MU_n_30 : STD_LOGIC;
  signal MU_n_31 : STD_LOGIC;
  signal MU_n_4 : STD_LOGIC;
  signal MU_n_5 : STD_LOGIC;
  signal MU_n_6 : STD_LOGIC;
  signal MU_n_7 : STD_LOGIC;
  signal MU_n_8 : STD_LOGIC;
  signal MU_n_9 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TC_n_0 : STD_LOGIC;
  signal TC_n_1 : STD_LOGIC;
  signal TC_n_3 : STD_LOGIC;
  signal add_im : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal add_re : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \bf1_count[6]_i_2__1_n_0\ : STD_LOGIC;
  signal bf1_count_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \bf1_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bf1_do_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_do_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_sp_en : STD_LOGIC;
  signal \bf1_sp_en_i_1__1_n_0\ : STD_LOGIC;
  signal \bf1_sp_en_i_2__0_n_0\ : STD_LOGIC;
  signal bf1_sp_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_sp_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_start : STD_LOGIC;
  signal bf2_bf : STD_LOGIC;
  signal \bf2_count[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \bf2_count[6]_i_2__1_n_0\ : STD_LOGIC;
  signal bf2_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bf2_ct_en : STD_LOGIC;
  signal bf2_ct_en_1d : STD_LOGIC;
  signal \bf2_ct_en_i_1__1_n_0\ : STD_LOGIC;
  signal \bf2_ct_en_i_3__1_n_0\ : STD_LOGIC;
  signal bf2_ct_en_i_4_n_0 : STD_LOGIC;
  signal bf2_do_en : STD_LOGIC;
  signal bf2_do_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_do_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_sp_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_sp_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf2_start : STD_LOGIC;
  signal \^buf_im_reg[3]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^buf_re_reg[3]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal db2_di_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal db2_di_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_count[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \^di_count_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \di_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \^mu_do_im_reg[15]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^su3_do_en\ : STD_LOGIC;
  signal sub_im : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal sub_re : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal tw_nz : STD_LOGIC;
  signal tw_nz_1d : STD_LOGIC;
  signal \tw_nz_i_1__1_n_0\ : STD_LOGIC;
  signal y0_im0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y0_re0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y1_im0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y1_re0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bf1_count[0]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bf1_count[1]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bf1_count[2]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bf1_count[3]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bf1_count[6]_i_2__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \bf1_sp_en_i_2__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bf2_count[0]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \bf2_count[1]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \bf2_count[2]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \bf2_count[3]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \bf2_count[6]_i_2__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \bf2_ct_en_i_2__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of bf2_ct_en_i_4 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \buf_im[0][0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \buf_im[0][10]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \buf_im[0][11]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \buf_im[0][12]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \buf_im[0][13]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \buf_im[0][14]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \buf_im[0][15]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \buf_im[0][1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \buf_im[0][2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \buf_im[0][3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \buf_im[0][4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \buf_im[0][5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \buf_im[0][6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \buf_im[0][7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \buf_im[0][8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \buf_im[0][9]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \buf_re[0][0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \buf_re[0][10]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \buf_re[0][11]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \buf_re[0][12]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \buf_re[0][13]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \buf_re[0][14]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \buf_re[0][15]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \buf_re[0][1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \buf_re[0][2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \buf_re[0][3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \buf_re[0][4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \buf_re[0][5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \buf_re[0][6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \buf_re[0][7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \buf_re[0][8]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \buf_re[0][9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \di_count[2]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \di_count[3]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \di_count[5]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \di_count[6]_i_2__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tw_nz_i_1__1\ : label is "soft_lutpair124";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \buf_im_reg[3]_5\(15 downto 0) <= \^buf_im_reg[3]_5\(15 downto 0);
  \buf_re_reg[3]_4\(15 downto 0) <= \^buf_re_reg[3]_4\(15 downto 0);
  \di_count_reg[2]_0\(1 downto 0) <= \^di_count_reg[2]_0\(1 downto 0);
  \mu_do_im_reg[15]_2\(15 downto 0) <= \^mu_do_im_reg[15]_2\(15 downto 0);
  su3_do_en <= \^su3_do_en\;
BF1: entity work.system_fft128_0_0_Butterfly_0
     port map (
      CO(0) => BF1_n_47,
      DI(3 downto 0) => \^buf_re_reg[3]_4\(3 downto 0),
      S(3) => DB1_n_74,
      S(2) => DB1_n_75,
      S(1) => DB1_n_76,
      S(0) => DB1_n_77,
      add_im(14 downto 0) => add_im(15 downto 1),
      add_re(14 downto 0) => add_re(15 downto 1),
      \bf1_do_im_reg[10]\(3 downto 0) => \^buf_im_reg[3]_5\(11 downto 8),
      \bf1_do_im_reg[10]_0\(3) => DB1_n_94,
      \bf1_do_im_reg[10]_0\(2) => DB1_n_95,
      \bf1_do_im_reg[10]_0\(1) => DB1_n_96,
      \bf1_do_im_reg[10]_0\(0) => DB1_n_97,
      \bf1_do_im_reg[14]\(0) => DB1_n_40,
      \bf1_do_im_reg[14]_0\(3) => DB1_n_36,
      \bf1_do_im_reg[14]_0\(2) => DB1_n_37,
      \bf1_do_im_reg[14]_0\(1) => DB1_n_38,
      \bf1_do_im_reg[14]_0\(0) => DB1_n_39,
      \bf1_do_im_reg[2]\(3 downto 0) => \^buf_im_reg[3]_5\(3 downto 0),
      \bf1_do_im_reg[2]_0\(3) => DB1_n_86,
      \bf1_do_im_reg[2]_0\(2) => DB1_n_87,
      \bf1_do_im_reg[2]_0\(1) => DB1_n_88,
      \bf1_do_im_reg[2]_0\(0) => DB1_n_89,
      \bf1_do_im_reg[6]\(3 downto 0) => \^buf_im_reg[3]_5\(7 downto 4),
      \bf1_do_im_reg[6]_0\(3) => DB1_n_90,
      \bf1_do_im_reg[6]_0\(2) => DB1_n_91,
      \bf1_do_im_reg[6]_0\(1) => DB1_n_92,
      \bf1_do_im_reg[6]_0\(0) => DB1_n_93,
      \bf1_do_re_reg[10]\(3 downto 0) => \^buf_re_reg[3]_4\(11 downto 8),
      \bf1_do_re_reg[10]_0\(3) => DB1_n_82,
      \bf1_do_re_reg[10]_0\(2) => DB1_n_83,
      \bf1_do_re_reg[10]_0\(1) => DB1_n_84,
      \bf1_do_re_reg[10]_0\(0) => DB1_n_85,
      \bf1_do_re_reg[14]\(0) => DB1_n_73,
      \bf1_do_re_reg[14]_0\(3) => DB1_n_32,
      \bf1_do_re_reg[14]_0\(2) => DB1_n_33,
      \bf1_do_re_reg[14]_0\(1) => DB1_n_34,
      \bf1_do_re_reg[14]_0\(0) => DB1_n_35,
      \bf1_do_re_reg[6]\(3 downto 0) => \^buf_re_reg[3]_4\(7 downto 4),
      \bf1_do_re_reg[6]_0\(3) => DB1_n_78,
      \bf1_do_re_reg[6]_0\(2) => DB1_n_79,
      \bf1_do_re_reg[6]_0\(1) => DB1_n_80,
      \bf1_do_re_reg[6]_0\(0) => DB1_n_81,
      \buf_im_reg[2][0]_srl3_i_1\(3 downto 0) => \buf_im_reg[2][0]_srl3_i_1\(3 downto 0),
      \buf_im_reg[2][11]_srl3_i_1\(3) => \buf_im_reg[2][11]_srl3_i_1\(15),
      \buf_im_reg[2][11]_srl3_i_1\(2 downto 0) => \^buf_im_reg[3]_5\(14 downto 12),
      \buf_im_reg[2][11]_srl3_i_1_0\(3 downto 0) => \buf_im_reg[2][11]_srl3_i_1_0\(3 downto 0),
      \buf_im_reg[2][3]_srl3_i_1\(3 downto 0) => \buf_im_reg[2][3]_srl3_i_1\(3 downto 0),
      \buf_im_reg[2][7]_srl3_i_1\(3 downto 0) => \buf_im_reg[2][7]_srl3_i_1\(3 downto 0),
      \buf_im_reg[3][14]__0\(0) => BF1_n_63,
      \buf_re_reg[2][0]_srl3_i_1\(3 downto 0) => \buf_re_reg[2][0]_srl3_i_1\(3 downto 0),
      \buf_re_reg[2][11]_srl3_i_1\(3) => \buf_re_reg[2][11]_srl3_i_1\(15),
      \buf_re_reg[2][11]_srl3_i_1\(2 downto 0) => \^buf_re_reg[3]_4\(14 downto 12),
      \buf_re_reg[2][11]_srl3_i_1_0\(3 downto 0) => \buf_re_reg[2][11]_srl3_i_1_0\(3 downto 0),
      \buf_re_reg[2][3]_srl3_i_1\(3 downto 0) => \buf_re_reg[2][3]_srl3_i_1\(3 downto 0),
      \buf_re_reg[2][7]_srl3_i_1\(3 downto 0) => \buf_re_reg[2][7]_srl3_i_1\(3 downto 0),
      \mu_do_im_reg[15]\(3 downto 0) => \mu_do_im_reg[15]_0\(3 downto 0),
      \mu_do_im_reg[15]_0\(0) => \mu_do_im_reg[15]_1\(0),
      \mu_do_re_reg[15]\(3 downto 0) => \mu_do_re_reg[15]_0\(3 downto 0),
      \mu_do_re_reg[15]_0\(0) => \mu_do_re_reg[15]_1\(0),
      sub_im(10 downto 0) => sub_im(11 downto 1),
      sub_re(10 downto 0) => sub_re(11 downto 1)
    );
BF2: entity work.\system_fft128_0_0_Butterfly__parameterized0\
     port map (
      DI(0) => DB2_n_96,
      Q(14) => DB2_n_5,
      Q(13) => DB2_n_6,
      Q(12) => DB2_n_7,
      Q(11) => DB2_n_8,
      Q(10) => DB2_n_9,
      Q(9) => DB2_n_10,
      Q(8) => DB2_n_11,
      Q(7) => DB2_n_12,
      Q(6) => DB2_n_13,
      Q(5) => DB2_n_14,
      Q(4) => DB2_n_15,
      Q(3) => DB2_n_16,
      Q(2) => DB2_n_17,
      Q(1) => DB2_n_18,
      Q(0) => DB2_n_19,
      S(3) => DB2_n_0,
      S(2) => DB2_n_1,
      S(1) => DB2_n_2,
      S(0) => DB2_n_3,
      y0_im0(15 downto 0) => y0_im0(16 downto 1),
      \y0_im0__47_carry_0\(3) => DB2_n_84,
      \y0_im0__47_carry_0\(2) => DB2_n_85,
      \y0_im0__47_carry_0\(1) => DB2_n_86,
      \y0_im0__47_carry_0\(0) => DB2_n_87,
      \y0_im0__47_carry_1\(3) => DB2_n_88,
      \y0_im0__47_carry_1\(2) => DB2_n_89,
      \y0_im0__47_carry_1\(1) => DB2_n_90,
      \y0_im0__47_carry_1\(0) => DB2_n_91,
      \y0_im0__47_carry__0_0\(3) => DB2_n_92,
      \y0_im0__47_carry__0_0\(2) => DB2_n_93,
      \y0_im0__47_carry__0_0\(1) => DB2_n_94,
      \y0_im0__47_carry__0_0\(0) => DB2_n_95,
      \y0_im0__47_carry__1_0\(14) => DB2_n_37,
      \y0_im0__47_carry__1_0\(13) => DB2_n_38,
      \y0_im0__47_carry__1_0\(12) => DB2_n_39,
      \y0_im0__47_carry__1_0\(11) => DB2_n_40,
      \y0_im0__47_carry__1_0\(10) => DB2_n_41,
      \y0_im0__47_carry__1_0\(9) => DB2_n_42,
      \y0_im0__47_carry__1_0\(8) => DB2_n_43,
      \y0_im0__47_carry__1_0\(7) => DB2_n_44,
      \y0_im0__47_carry__1_0\(6) => DB2_n_45,
      \y0_im0__47_carry__1_0\(5) => DB2_n_46,
      \y0_im0__47_carry__1_0\(4) => DB2_n_47,
      \y0_im0__47_carry__1_0\(3) => DB2_n_48,
      \y0_im0__47_carry__1_0\(2) => DB2_n_49,
      \y0_im0__47_carry__1_0\(1) => DB2_n_50,
      \y0_im0__47_carry__1_0\(0) => DB2_n_51,
      \y0_im0__47_carry__1_1\(0) => DB2_n_97,
      \y0_im0__47_carry__1_2\(3) => DB2_n_68,
      \y0_im0__47_carry__1_2\(2) => DB2_n_69,
      \y0_im0__47_carry__1_2\(1) => DB2_n_70,
      \y0_im0__47_carry__1_2\(0) => DB2_n_71,
      y0_re0(15 downto 0) => y0_re0(16 downto 1),
      \y0_re0__47_carry_0\(3) => DB2_n_72,
      \y0_re0__47_carry_0\(2) => DB2_n_73,
      \y0_re0__47_carry_0\(1) => DB2_n_74,
      \y0_re0__47_carry_0\(0) => DB2_n_75,
      \y0_re0__47_carry_1\(3) => DB2_n_76,
      \y0_re0__47_carry_1\(2) => DB2_n_77,
      \y0_re0__47_carry_1\(1) => DB2_n_78,
      \y0_re0__47_carry_1\(0) => DB2_n_79,
      \y0_re0__47_carry__0_0\(3) => DB2_n_80,
      \y0_re0__47_carry__0_0\(2) => DB2_n_81,
      \y0_re0__47_carry__0_0\(1) => DB2_n_82,
      \y0_re0__47_carry__0_0\(0) => DB2_n_83,
      \y0_re0__47_carry__1_0\(3) => DB2_n_64,
      \y0_re0__47_carry__1_0\(2) => DB2_n_65,
      \y0_re0__47_carry__1_0\(1) => DB2_n_66,
      \y0_re0__47_carry__1_0\(0) => DB2_n_67,
      y1_im0(15 downto 0) => y1_im0(16 downto 1),
      \y1_im0__47_carry_0\(3) => DB2_n_32,
      \y1_im0__47_carry_0\(2) => DB2_n_33,
      \y1_im0__47_carry_0\(1) => DB2_n_34,
      \y1_im0__47_carry_0\(0) => DB2_n_35,
      \y1_im0__47_carry_1\(3) => DB2_n_52,
      \y1_im0__47_carry_1\(2) => DB2_n_53,
      \y1_im0__47_carry_1\(1) => DB2_n_54,
      \y1_im0__47_carry_1\(0) => DB2_n_55,
      \y1_im0__47_carry__0_0\(3) => DB2_n_56,
      \y1_im0__47_carry__0_0\(2) => DB2_n_57,
      \y1_im0__47_carry__0_0\(1) => DB2_n_58,
      \y1_im0__47_carry__0_0\(0) => DB2_n_59,
      \y1_im0__47_carry__1_0\(0) => bf1_do_im(15),
      \y1_im0__47_carry__1_1\(3) => DB2_n_60,
      \y1_im0__47_carry__1_1\(2) => DB2_n_61,
      \y1_im0__47_carry__1_1\(1) => DB2_n_62,
      \y1_im0__47_carry__1_1\(0) => DB2_n_63,
      y1_re0(15 downto 0) => y1_re0(16 downto 1),
      \y1_re0__47_carry_0\(3) => DB2_n_20,
      \y1_re0__47_carry_0\(2) => DB2_n_21,
      \y1_re0__47_carry_0\(1) => DB2_n_22,
      \y1_re0__47_carry_0\(0) => DB2_n_23,
      \y1_re0__47_carry__0_0\(3) => DB2_n_24,
      \y1_re0__47_carry__0_0\(2) => DB2_n_25,
      \y1_re0__47_carry__0_0\(1) => DB2_n_26,
      \y1_re0__47_carry__0_0\(0) => DB2_n_27,
      \y1_re0__47_carry__1_0\(0) => bf1_do_re(15),
      \y1_re0__47_carry__1_1\(3) => DB2_n_28,
      \y1_re0__47_carry__1_1\(2) => DB2_n_29,
      \y1_re0__47_carry__1_1\(1) => DB2_n_30,
      \y1_re0__47_carry__1_1\(0) => DB2_n_31
    );
DB1: entity work.\system_fft128_0_0_DelayBuffer__parameterized3\
     port map (
      CO(0) => BF1_n_47,
      D(15 downto 0) => bf1_sp_re(15 downto 0),
      DI(3 downto 0) => \^buf_re_reg[3]_4\(3 downto 0),
      Q(0) => \^di_count_reg[2]_0\(1),
      S(3) => DB1_n_74,
      S(2) => DB1_n_75,
      S(1) => DB1_n_76,
      S(0) => DB1_n_77,
      add_im(14 downto 0) => add_im(15 downto 1),
      \add_im_carry__2\(15 downto 0) => \buf_im_reg[2][11]_srl3_i_1\(15 downto 0),
      add_re(14 downto 0) => add_re(15 downto 1),
      \add_re_carry__2\(15 downto 0) => \buf_re_reg[2][11]_srl3_i_1\(15 downto 0),
      \bf1_count_reg[1]\(15 downto 0) => bf1_sp_im(15 downto 0),
      \bf1_do_im_reg[15]\(0) => BF1_n_63,
      \bf1_do_re_reg[15]\(1) => \bf1_count_reg__0\(2),
      \bf1_do_re_reg[15]\(0) => bf1_count_reg(1),
      \buf_im_reg[3][11]__0_0\(3 downto 0) => \^buf_im_reg[3]_5\(11 downto 8),
      \buf_im_reg[3][11]__0_1\(3) => DB1_n_94,
      \buf_im_reg[3][11]__0_1\(2) => DB1_n_95,
      \buf_im_reg[3][11]__0_1\(1) => DB1_n_96,
      \buf_im_reg[3][11]__0_1\(0) => DB1_n_97,
      \buf_im_reg[3][14]__0_0\(2 downto 0) => \^buf_im_reg[3]_5\(14 downto 12),
      \buf_im_reg[3][15]__0_0\ => \^buf_im_reg[3]_5\(15),
      \buf_im_reg[3][15]__0_1\(3) => DB1_n_36,
      \buf_im_reg[3][15]__0_1\(2) => DB1_n_37,
      \buf_im_reg[3][15]__0_1\(1) => DB1_n_38,
      \buf_im_reg[3][15]__0_1\(0) => DB1_n_39,
      \buf_im_reg[3][15]__0_2\(0) => DB1_n_40,
      \buf_im_reg[3][15]__0_3\(4 downto 0) => \buf_im_reg[3][15]__0\(4 downto 0),
      \buf_im_reg[3][3]__0_0\(3 downto 0) => \^buf_im_reg[3]_5\(3 downto 0),
      \buf_im_reg[3][3]__0_1\(3) => DB1_n_86,
      \buf_im_reg[3][3]__0_1\(2) => DB1_n_87,
      \buf_im_reg[3][3]__0_1\(1) => DB1_n_88,
      \buf_im_reg[3][3]__0_1\(0) => DB1_n_89,
      \buf_im_reg[3][7]__0_0\(3 downto 0) => \^buf_im_reg[3]_5\(7 downto 4),
      \buf_im_reg[3][7]__0_1\(3) => DB1_n_90,
      \buf_im_reg[3][7]__0_1\(2) => DB1_n_91,
      \buf_im_reg[3][7]__0_1\(1) => DB1_n_92,
      \buf_im_reg[3][7]__0_1\(0) => DB1_n_93,
      \buf_re_reg[3][11]__0_0\(3 downto 0) => \^buf_re_reg[3]_4\(11 downto 8),
      \buf_re_reg[3][11]__0_1\(3) => DB1_n_82,
      \buf_re_reg[3][11]__0_1\(2) => DB1_n_83,
      \buf_re_reg[3][11]__0_1\(1) => DB1_n_84,
      \buf_re_reg[3][11]__0_1\(0) => DB1_n_85,
      \buf_re_reg[3][14]__0_0\(2 downto 0) => \^buf_re_reg[3]_4\(14 downto 12),
      \buf_re_reg[3][15]__0_0\ => \^buf_re_reg[3]_4\(15),
      \buf_re_reg[3][15]__0_1\(3) => DB1_n_32,
      \buf_re_reg[3][15]__0_1\(2) => DB1_n_33,
      \buf_re_reg[3][15]__0_1\(1) => DB1_n_34,
      \buf_re_reg[3][15]__0_1\(0) => DB1_n_35,
      \buf_re_reg[3][15]__0_2\(0) => DB1_n_73,
      \buf_re_reg[3][15]__0_3\(4 downto 0) => \buf_re_reg[3][15]__0\(4 downto 0),
      \buf_re_reg[3][7]__0_0\(3 downto 0) => \^buf_re_reg[3]_4\(7 downto 4),
      \buf_re_reg[3][7]__0_1\(3) => DB1_n_78,
      \buf_re_reg[3][7]__0_1\(2) => DB1_n_79,
      \buf_re_reg[3][7]__0_1\(1) => DB1_n_80,
      \buf_re_reg[3][7]__0_1\(0) => DB1_n_81,
      clock => clock,
      sub_im(10 downto 0) => sub_im(11 downto 1),
      sub_re(10 downto 0) => sub_re(11 downto 1)
    );
DB2: entity work.\system_fft128_0_0_DelayBuffer__parameterized4\
     port map (
      D(15 downto 0) => db2_di_re(15 downto 0),
      DI(0) => DB2_n_96,
      Q(15 downto 0) => bf1_do_re(15 downto 0),
      S(3) => DB2_n_0,
      S(2) => DB2_n_1,
      S(1) => DB2_n_2,
      S(0) => DB2_n_3,
      \bf1_do_im_reg[11]\(3) => DB2_n_56,
      \bf1_do_im_reg[11]\(2) => DB2_n_57,
      \bf1_do_im_reg[11]\(1) => DB2_n_58,
      \bf1_do_im_reg[11]\(0) => DB2_n_59,
      \bf1_do_im_reg[15]\(3) => DB2_n_60,
      \bf1_do_im_reg[15]\(2) => DB2_n_61,
      \bf1_do_im_reg[15]\(1) => DB2_n_62,
      \bf1_do_im_reg[15]\(0) => DB2_n_63,
      \bf1_do_im_reg[3]\(3) => DB2_n_32,
      \bf1_do_im_reg[3]\(2) => DB2_n_33,
      \bf1_do_im_reg[3]\(1) => DB2_n_34,
      \bf1_do_im_reg[3]\(0) => DB2_n_35,
      \bf1_do_im_reg[7]\(3) => DB2_n_52,
      \bf1_do_im_reg[7]\(2) => DB2_n_53,
      \bf1_do_im_reg[7]\(1) => DB2_n_54,
      \bf1_do_im_reg[7]\(0) => DB2_n_55,
      \bf1_do_re_reg[11]\(3) => DB2_n_24,
      \bf1_do_re_reg[11]\(2) => DB2_n_25,
      \bf1_do_re_reg[11]\(1) => DB2_n_26,
      \bf1_do_re_reg[11]\(0) => DB2_n_27,
      \bf1_do_re_reg[15]\(3) => DB2_n_28,
      \bf1_do_re_reg[15]\(2) => DB2_n_29,
      \bf1_do_re_reg[15]\(1) => DB2_n_30,
      \bf1_do_re_reg[15]\(0) => DB2_n_31,
      \bf1_do_re_reg[7]\(3) => DB2_n_20,
      \bf1_do_re_reg[7]\(2) => DB2_n_21,
      \bf1_do_re_reg[7]\(1) => DB2_n_22,
      \bf1_do_re_reg[7]\(0) => DB2_n_23,
      \buf_im_reg[0][15]_0\(15 downto 0) => db2_di_im(15 downto 0),
      \buf_im_reg[1][11]_0\(3) => DB2_n_92,
      \buf_im_reg[1][11]_0\(2) => DB2_n_93,
      \buf_im_reg[1][11]_0\(1) => DB2_n_94,
      \buf_im_reg[1][11]_0\(0) => DB2_n_95,
      \buf_im_reg[1][15]_0\(15) => DB2_n_36,
      \buf_im_reg[1][15]_0\(14) => DB2_n_37,
      \buf_im_reg[1][15]_0\(13) => DB2_n_38,
      \buf_im_reg[1][15]_0\(12) => DB2_n_39,
      \buf_im_reg[1][15]_0\(11) => DB2_n_40,
      \buf_im_reg[1][15]_0\(10) => DB2_n_41,
      \buf_im_reg[1][15]_0\(9) => DB2_n_42,
      \buf_im_reg[1][15]_0\(8) => DB2_n_43,
      \buf_im_reg[1][15]_0\(7) => DB2_n_44,
      \buf_im_reg[1][15]_0\(6) => DB2_n_45,
      \buf_im_reg[1][15]_0\(5) => DB2_n_46,
      \buf_im_reg[1][15]_0\(4) => DB2_n_47,
      \buf_im_reg[1][15]_0\(3) => DB2_n_48,
      \buf_im_reg[1][15]_0\(2) => DB2_n_49,
      \buf_im_reg[1][15]_0\(1) => DB2_n_50,
      \buf_im_reg[1][15]_0\(0) => DB2_n_51,
      \buf_im_reg[1][15]_1\(3) => DB2_n_68,
      \buf_im_reg[1][15]_1\(2) => DB2_n_69,
      \buf_im_reg[1][15]_1\(1) => DB2_n_70,
      \buf_im_reg[1][15]_1\(0) => DB2_n_71,
      \buf_im_reg[1][15]_2\(0) => DB2_n_97,
      \buf_im_reg[1][3]_0\(3) => DB2_n_84,
      \buf_im_reg[1][3]_0\(2) => DB2_n_85,
      \buf_im_reg[1][3]_0\(1) => DB2_n_86,
      \buf_im_reg[1][3]_0\(0) => DB2_n_87,
      \buf_im_reg[1][7]_0\(3) => DB2_n_88,
      \buf_im_reg[1][7]_0\(2) => DB2_n_89,
      \buf_im_reg[1][7]_0\(1) => DB2_n_90,
      \buf_im_reg[1][7]_0\(0) => DB2_n_91,
      \buf_re_reg[1][11]_0\(3) => DB2_n_80,
      \buf_re_reg[1][11]_0\(2) => DB2_n_81,
      \buf_re_reg[1][11]_0\(1) => DB2_n_82,
      \buf_re_reg[1][11]_0\(0) => DB2_n_83,
      \buf_re_reg[1][15]_0\(15) => DB2_n_4,
      \buf_re_reg[1][15]_0\(14) => DB2_n_5,
      \buf_re_reg[1][15]_0\(13) => DB2_n_6,
      \buf_re_reg[1][15]_0\(12) => DB2_n_7,
      \buf_re_reg[1][15]_0\(11) => DB2_n_8,
      \buf_re_reg[1][15]_0\(10) => DB2_n_9,
      \buf_re_reg[1][15]_0\(9) => DB2_n_10,
      \buf_re_reg[1][15]_0\(8) => DB2_n_11,
      \buf_re_reg[1][15]_0\(7) => DB2_n_12,
      \buf_re_reg[1][15]_0\(6) => DB2_n_13,
      \buf_re_reg[1][15]_0\(5) => DB2_n_14,
      \buf_re_reg[1][15]_0\(4) => DB2_n_15,
      \buf_re_reg[1][15]_0\(3) => DB2_n_16,
      \buf_re_reg[1][15]_0\(2) => DB2_n_17,
      \buf_re_reg[1][15]_0\(1) => DB2_n_18,
      \buf_re_reg[1][15]_0\(0) => DB2_n_19,
      \buf_re_reg[1][15]_1\(3) => DB2_n_64,
      \buf_re_reg[1][15]_1\(2) => DB2_n_65,
      \buf_re_reg[1][15]_1\(1) => DB2_n_66,
      \buf_re_reg[1][15]_1\(0) => DB2_n_67,
      \buf_re_reg[1][3]_0\(3) => DB2_n_72,
      \buf_re_reg[1][3]_0\(2) => DB2_n_73,
      \buf_re_reg[1][3]_0\(1) => DB2_n_74,
      \buf_re_reg[1][3]_0\(0) => DB2_n_75,
      \buf_re_reg[1][7]_0\(3) => DB2_n_76,
      \buf_re_reg[1][7]_0\(2) => DB2_n_77,
      \buf_re_reg[1][7]_0\(1) => DB2_n_78,
      \buf_re_reg[1][7]_0\(0) => DB2_n_79,
      clock => clock,
      \y0_im0_carry__2\(15 downto 0) => bf1_do_im(15 downto 0)
    );
MU: entity work.system_fft128_0_0_Multiply
     port map (
      A(15 downto 0) => bf2_sp_re(15 downto 0),
      B(2) => TC_n_0,
      B(1) => TC_n_1,
      B(0) => sel0(0),
      Q(15 downto 0) => bf2_do_re(15 downto 0),
      aibi_0(0) => TC_n_3,
      aibi_1(15 downto 0) => bf2_sp_im(15 downto 0),
      aibr_0(15) => MU_n_16,
      aibr_0(14) => MU_n_17,
      aibr_0(13) => MU_n_18,
      aibr_0(12) => MU_n_19,
      aibr_0(11) => MU_n_20,
      aibr_0(10) => MU_n_21,
      aibr_0(9) => MU_n_22,
      aibr_0(8) => MU_n_23,
      aibr_0(7) => MU_n_24,
      aibr_0(6) => MU_n_25,
      aibr_0(5) => MU_n_26,
      aibr_0(4) => MU_n_27,
      aibr_0(3) => MU_n_28,
      aibr_0(2) => MU_n_29,
      aibr_0(1) => MU_n_30,
      aibr_0(0) => MU_n_31,
      clock => clock,
      \mu_do_im_reg[15]\(15 downto 0) => bf2_do_im(15 downto 0),
      \out\(15) => MU_n_0,
      \out\(14) => MU_n_1,
      \out\(13) => MU_n_2,
      \out\(12) => MU_n_3,
      \out\(11) => MU_n_4,
      \out\(10) => MU_n_5,
      \out\(9) => MU_n_6,
      \out\(8) => MU_n_7,
      \out\(7) => MU_n_8,
      \out\(6) => MU_n_9,
      \out\(5) => MU_n_10,
      \out\(4) => MU_n_11,
      \out\(3) => MU_n_12,
      \out\(2) => MU_n_13,
      \out\(1) => MU_n_14,
      \out\(0) => MU_n_15,
      tw_nz_1d => tw_nz_1d
    );
TC: entity work.system_fft128_0_0_TwiddleConvert8
     port map (
      B(2) => TC_n_0,
      B(1) => TC_n_1,
      B(0) => sel0(0),
      Q(2 downto 0) => bf2_count_reg(2 downto 0),
      clock => clock,
      \ff_addr_reg[4]_0\(0) => TC_n_3
    );
aibi_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(8),
      I1 => bf2_bf,
      I2 => DB2_n_44,
      O => bf2_sp_im(7)
    );
aibi_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(7),
      I1 => bf2_bf,
      I2 => DB2_n_45,
      O => bf2_sp_im(6)
    );
aibi_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(6),
      I1 => bf2_bf,
      I2 => DB2_n_46,
      O => bf2_sp_im(5)
    );
aibi_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(5),
      I1 => bf2_bf,
      I2 => DB2_n_47,
      O => bf2_sp_im(4)
    );
aibi_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(4),
      I1 => bf2_bf,
      I2 => DB2_n_48,
      O => bf2_sp_im(3)
    );
aibi_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(3),
      I1 => bf2_bf,
      I2 => DB2_n_49,
      O => bf2_sp_im(2)
    );
aibi_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(2),
      I1 => bf2_bf,
      I2 => DB2_n_50,
      O => bf2_sp_im(1)
    );
aibi_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(1),
      I1 => bf2_bf,
      I2 => DB2_n_51,
      O => bf2_sp_im(0)
    );
aibi_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(16),
      I1 => bf2_bf,
      I2 => DB2_n_36,
      O => bf2_sp_im(15)
    );
aibi_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(15),
      I1 => bf2_bf,
      I2 => DB2_n_37,
      O => bf2_sp_im(14)
    );
aibi_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(14),
      I1 => bf2_bf,
      I2 => DB2_n_38,
      O => bf2_sp_im(13)
    );
aibi_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(13),
      I1 => bf2_bf,
      I2 => DB2_n_39,
      O => bf2_sp_im(12)
    );
aibi_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(12),
      I1 => bf2_bf,
      I2 => DB2_n_40,
      O => bf2_sp_im(11)
    );
aibi_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(11),
      I1 => bf2_bf,
      I2 => DB2_n_41,
      O => bf2_sp_im(10)
    );
aibi_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(10),
      I1 => bf2_bf,
      I2 => DB2_n_42,
      O => bf2_sp_im(9)
    );
aibi_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_im0(9),
      I1 => bf2_bf,
      I2 => DB2_n_43,
      O => bf2_sp_im(8)
    );
\bf1_count[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bf1_sp_en,
      I1 => \bf1_count_reg__0\(0),
      O => \p_0_in__7\(0)
    );
\bf1_count[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => bf1_sp_en,
      I1 => \bf1_count_reg__0\(0),
      I2 => bf1_count_reg(1),
      O => \p_0_in__7\(1)
    );
\bf1_count[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => bf1_count_reg(1),
      I1 => \bf1_count_reg__0\(0),
      I2 => bf1_sp_en,
      I3 => \bf1_count_reg__0\(2),
      O => \p_0_in__7\(2)
    );
\bf1_count[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \bf1_count_reg__0\(0),
      I1 => bf1_count_reg(1),
      I2 => \bf1_count_reg__0\(2),
      I3 => bf1_sp_en,
      I4 => \bf1_count_reg__0\(3),
      O => \p_0_in__7\(3)
    );
\bf1_count[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \bf1_count_reg__0\(3),
      I1 => \bf1_count_reg__0\(2),
      I2 => bf1_count_reg(1),
      I3 => \bf1_count_reg__0\(0),
      I4 => bf1_sp_en,
      I5 => \bf1_count_reg__0\(4),
      O => \p_0_in__7\(4)
    );
\bf1_count[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF004000"
    )
        port map (
      I0 => \bf1_count[6]_i_2__1_n_0\,
      I1 => \bf1_count_reg__0\(3),
      I2 => \bf1_count_reg__0\(4),
      I3 => bf1_sp_en,
      I4 => \bf1_count_reg__0\(5),
      O => \p_0_in__7\(5)
    );
\bf1_count[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000008000000"
    )
        port map (
      I0 => \bf1_count_reg__0\(4),
      I1 => \bf1_count_reg__0\(3),
      I2 => \bf1_count[6]_i_2__1_n_0\,
      I3 => \bf1_count_reg__0\(5),
      I4 => bf1_sp_en,
      I5 => \bf1_count_reg__0\(6),
      O => \p_0_in__7\(6)
    );
\bf1_count[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \bf1_count_reg__0\(0),
      I1 => bf1_count_reg(1),
      I2 => \bf1_count_reg__0\(2),
      O => \bf1_count[6]_i_2__1_n_0\
    );
\bf1_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__7\(0),
      Q => \bf1_count_reg__0\(0)
    );
\bf1_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__7\(1),
      Q => bf1_count_reg(1)
    );
\bf1_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__7\(2),
      Q => \bf1_count_reg__0\(2)
    );
\bf1_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__7\(3),
      Q => \bf1_count_reg__0\(3)
    );
\bf1_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__7\(4),
      Q => \bf1_count_reg__0\(4)
    );
\bf1_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__7\(5),
      Q => \bf1_count_reg__0\(5)
    );
\bf1_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__7\(6),
      Q => \bf1_count_reg__0\(6)
    );
\bf1_do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(0),
      Q => bf1_do_im(0),
      R => '0'
    );
\bf1_do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(10),
      Q => bf1_do_im(10),
      R => '0'
    );
\bf1_do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(11),
      Q => bf1_do_im(11),
      R => '0'
    );
\bf1_do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(12),
      Q => bf1_do_im(12),
      R => '0'
    );
\bf1_do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(13),
      Q => bf1_do_im(13),
      R => '0'
    );
\bf1_do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(14),
      Q => bf1_do_im(14),
      R => '0'
    );
\bf1_do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(15),
      Q => bf1_do_im(15),
      R => '0'
    );
\bf1_do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(1),
      Q => bf1_do_im(1),
      R => '0'
    );
\bf1_do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(2),
      Q => bf1_do_im(2),
      R => '0'
    );
\bf1_do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(3),
      Q => bf1_do_im(3),
      R => '0'
    );
\bf1_do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(4),
      Q => bf1_do_im(4),
      R => '0'
    );
\bf1_do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(5),
      Q => bf1_do_im(5),
      R => '0'
    );
\bf1_do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(6),
      Q => bf1_do_im(6),
      R => '0'
    );
\bf1_do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(7),
      Q => bf1_do_im(7),
      R => '0'
    );
\bf1_do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(8),
      Q => bf1_do_im(8),
      R => '0'
    );
\bf1_do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_im(9),
      Q => bf1_do_im(9),
      R => '0'
    );
\bf1_do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(0),
      Q => bf1_do_re(0),
      R => '0'
    );
\bf1_do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(10),
      Q => bf1_do_re(10),
      R => '0'
    );
\bf1_do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(11),
      Q => bf1_do_re(11),
      R => '0'
    );
\bf1_do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(12),
      Q => bf1_do_re(12),
      R => '0'
    );
\bf1_do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(13),
      Q => bf1_do_re(13),
      R => '0'
    );
\bf1_do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(14),
      Q => bf1_do_re(14),
      R => '0'
    );
\bf1_do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(15),
      Q => bf1_do_re(15),
      R => '0'
    );
\bf1_do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(1),
      Q => bf1_do_re(1),
      R => '0'
    );
\bf1_do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(2),
      Q => bf1_do_re(2),
      R => '0'
    );
\bf1_do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(3),
      Q => bf1_do_re(3),
      R => '0'
    );
\bf1_do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(4),
      Q => bf1_do_re(4),
      R => '0'
    );
\bf1_do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(5),
      Q => bf1_do_re(5),
      R => '0'
    );
\bf1_do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(6),
      Q => bf1_do_re(6),
      R => '0'
    );
\bf1_do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(7),
      Q => bf1_do_re(7),
      R => '0'
    );
\bf1_do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(8),
      Q => bf1_do_re(8),
      R => '0'
    );
\bf1_do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_sp_re(9),
      Q => bf1_do_re(9),
      R => '0'
    );
\bf1_sp_en_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => \bf1_count_reg__0\(0),
      I1 => bf1_count_reg(1),
      I2 => \bf1_count_reg__0\(2),
      I3 => \bf1_sp_en_i_2__0_n_0\,
      I4 => bf1_start,
      I5 => bf1_sp_en,
      O => \bf1_sp_en_i_1__1_n_0\
    );
\bf1_sp_en_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \bf1_count_reg__0\(4),
      I1 => \bf1_count_reg__0\(3),
      I2 => \bf1_count_reg__0\(6),
      I3 => \bf1_count_reg__0\(5),
      O => \bf1_sp_en_i_2__0_n_0\
    );
\bf1_sp_en_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \di_count[5]_i_2_n_0\,
      I1 => \di_count_reg_n_0_[5]\,
      I2 => \di_count_reg_n_0_[6]\,
      I3 => \^di_count_reg[2]_0\(1),
      I4 => \di_count_reg_n_0_[3]\,
      I5 => \di_count_reg_n_0_[4]\,
      O => bf1_start
    );
bf1_sp_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \bf1_sp_en_i_1__1_n_0\,
      Q => bf1_sp_en
    );
bf2_bf_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf1_count_reg(1),
      Q => bf2_bf,
      R => '0'
    );
\bf2_count[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bf2_ct_en,
      I1 => bf2_count_reg(0),
      O => \p_0_in__5\(0)
    );
\bf2_count[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => bf2_ct_en,
      I1 => bf2_count_reg(0),
      I2 => bf2_count_reg(1),
      O => \p_0_in__5\(1)
    );
\bf2_count[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => bf2_count_reg(0),
      I1 => bf2_count_reg(1),
      I2 => bf2_ct_en,
      I3 => bf2_count_reg(2),
      O => \p_0_in__5\(2)
    );
\bf2_count[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => bf2_count_reg(1),
      I1 => bf2_count_reg(0),
      I2 => bf2_count_reg(2),
      I3 => bf2_ct_en,
      I4 => bf2_count_reg(3),
      O => \p_0_in__5\(3)
    );
\bf2_count[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => bf2_count_reg(3),
      I1 => bf2_count_reg(2),
      I2 => bf2_count_reg(0),
      I3 => bf2_count_reg(1),
      I4 => bf2_ct_en,
      I5 => bf2_count_reg(4),
      O => \p_0_in__5\(4)
    );
\bf2_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \bf2_count[5]_i_2__0_n_0\,
      I1 => bf2_count_reg(2),
      I2 => bf2_count_reg(3),
      I3 => bf2_count_reg(4),
      I4 => bf2_ct_en,
      I5 => bf2_count_reg(5),
      O => \p_0_in__5\(5)
    );
\bf2_count[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bf2_count_reg(0),
      I1 => bf2_count_reg(1),
      O => \bf2_count[5]_i_2__0_n_0\
    );
\bf2_count[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000008000000"
    )
        port map (
      I0 => bf2_count_reg(4),
      I1 => bf2_count_reg(3),
      I2 => \bf2_count[6]_i_2__1_n_0\,
      I3 => bf2_count_reg(5),
      I4 => bf2_ct_en,
      I5 => bf2_count_reg(6),
      O => \p_0_in__5\(6)
    );
\bf2_count[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => bf2_count_reg(1),
      I1 => bf2_count_reg(0),
      I2 => bf2_count_reg(2),
      O => \bf2_count[6]_i_2__1_n_0\
    );
\bf2_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__5\(0),
      Q => bf2_count_reg(0)
    );
\bf2_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__5\(1),
      Q => bf2_count_reg(1)
    );
\bf2_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__5\(2),
      Q => bf2_count_reg(2)
    );
\bf2_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__5\(3),
      Q => bf2_count_reg(3)
    );
\bf2_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__5\(4),
      Q => bf2_count_reg(4)
    );
\bf2_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__5\(5),
      Q => bf2_count_reg(5)
    );
\bf2_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__5\(6),
      Q => bf2_count_reg(6)
    );
bf2_ct_en_1d_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_ct_en,
      Q => bf2_ct_en_1d,
      R => '0'
    );
\bf2_ct_en_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => bf2_start,
      I1 => bf2_count_reg(1),
      I2 => bf2_count_reg(0),
      I3 => bf2_count_reg(2),
      I4 => \bf2_ct_en_i_3__1_n_0\,
      I5 => bf2_ct_en,
      O => \bf2_ct_en_i_1__1_n_0\
    );
\bf2_ct_en_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \bf1_count_reg__0\(3),
      I1 => \bf1_count_reg__0\(4),
      I2 => \bf1_count_reg__0\(5),
      I3 => \bf1_count_reg__0\(6),
      I4 => bf2_ct_en_i_4_n_0,
      O => bf2_start
    );
\bf2_ct_en_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => bf2_count_reg(4),
      I1 => bf2_count_reg(3),
      I2 => bf2_count_reg(6),
      I3 => bf2_count_reg(5),
      O => \bf2_ct_en_i_3__1_n_0\
    );
bf2_ct_en_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \bf1_count_reg__0\(0),
      I1 => bf1_sp_en,
      I2 => \bf1_count_reg__0\(2),
      I3 => bf1_count_reg(1),
      O => bf2_ct_en_i_4_n_0
    );
bf2_ct_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \bf2_ct_en_i_1__1_n_0\,
      Q => bf2_ct_en
    );
bf2_do_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf2_ct_en_1d,
      Q => bf2_do_en
    );
\bf2_do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(0),
      Q => bf2_do_im(0),
      R => '0'
    );
\bf2_do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(10),
      Q => bf2_do_im(10),
      R => '0'
    );
\bf2_do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(11),
      Q => bf2_do_im(11),
      R => '0'
    );
\bf2_do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(12),
      Q => bf2_do_im(12),
      R => '0'
    );
\bf2_do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(13),
      Q => bf2_do_im(13),
      R => '0'
    );
\bf2_do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(14),
      Q => bf2_do_im(14),
      R => '0'
    );
\bf2_do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(15),
      Q => bf2_do_im(15),
      R => '0'
    );
\bf2_do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(1),
      Q => bf2_do_im(1),
      R => '0'
    );
\bf2_do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(2),
      Q => bf2_do_im(2),
      R => '0'
    );
\bf2_do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(3),
      Q => bf2_do_im(3),
      R => '0'
    );
\bf2_do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(4),
      Q => bf2_do_im(4),
      R => '0'
    );
\bf2_do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(5),
      Q => bf2_do_im(5),
      R => '0'
    );
\bf2_do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(6),
      Q => bf2_do_im(6),
      R => '0'
    );
\bf2_do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(7),
      Q => bf2_do_im(7),
      R => '0'
    );
\bf2_do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(8),
      Q => bf2_do_im(8),
      R => '0'
    );
\bf2_do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_im(9),
      Q => bf2_do_im(9),
      R => '0'
    );
\bf2_do_re[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(1),
      I1 => bf2_bf,
      I2 => DB2_n_19,
      O => bf2_sp_re(0)
    );
\bf2_do_re[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(11),
      I1 => bf2_bf,
      I2 => DB2_n_9,
      O => bf2_sp_re(10)
    );
\bf2_do_re[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(12),
      I1 => bf2_bf,
      I2 => DB2_n_8,
      O => bf2_sp_re(11)
    );
\bf2_do_re[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(13),
      I1 => bf2_bf,
      I2 => DB2_n_7,
      O => bf2_sp_re(12)
    );
\bf2_do_re[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(14),
      I1 => bf2_bf,
      I2 => DB2_n_6,
      O => bf2_sp_re(13)
    );
\bf2_do_re[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(15),
      I1 => bf2_bf,
      I2 => DB2_n_5,
      O => bf2_sp_re(14)
    );
\bf2_do_re[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(16),
      I1 => bf2_bf,
      I2 => DB2_n_4,
      O => bf2_sp_re(15)
    );
\bf2_do_re[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(2),
      I1 => bf2_bf,
      I2 => DB2_n_18,
      O => bf2_sp_re(1)
    );
\bf2_do_re[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(3),
      I1 => bf2_bf,
      I2 => DB2_n_17,
      O => bf2_sp_re(2)
    );
\bf2_do_re[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(4),
      I1 => bf2_bf,
      I2 => DB2_n_16,
      O => bf2_sp_re(3)
    );
\bf2_do_re[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(5),
      I1 => bf2_bf,
      I2 => DB2_n_15,
      O => bf2_sp_re(4)
    );
\bf2_do_re[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(6),
      I1 => bf2_bf,
      I2 => DB2_n_14,
      O => bf2_sp_re(5)
    );
\bf2_do_re[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(7),
      I1 => bf2_bf,
      I2 => DB2_n_13,
      O => bf2_sp_re(6)
    );
\bf2_do_re[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(8),
      I1 => bf2_bf,
      I2 => DB2_n_12,
      O => bf2_sp_re(7)
    );
\bf2_do_re[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(9),
      I1 => bf2_bf,
      I2 => DB2_n_11,
      O => bf2_sp_re(8)
    );
\bf2_do_re[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_re0(10),
      I1 => bf2_bf,
      I2 => DB2_n_10,
      O => bf2_sp_re(9)
    );
\bf2_do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(0),
      Q => bf2_do_re(0),
      R => '0'
    );
\bf2_do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(10),
      Q => bf2_do_re(10),
      R => '0'
    );
\bf2_do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(11),
      Q => bf2_do_re(11),
      R => '0'
    );
\bf2_do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(12),
      Q => bf2_do_re(12),
      R => '0'
    );
\bf2_do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(13),
      Q => bf2_do_re(13),
      R => '0'
    );
\bf2_do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(14),
      Q => bf2_do_re(14),
      R => '0'
    );
\bf2_do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(15),
      Q => bf2_do_re(15),
      R => '0'
    );
\bf2_do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(1),
      Q => bf2_do_re(1),
      R => '0'
    );
\bf2_do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(2),
      Q => bf2_do_re(2),
      R => '0'
    );
\bf2_do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(3),
      Q => bf2_do_re(3),
      R => '0'
    );
\bf2_do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(4),
      Q => bf2_do_re(4),
      R => '0'
    );
\bf2_do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(5),
      Q => bf2_do_re(5),
      R => '0'
    );
\bf2_do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(6),
      Q => bf2_do_re(6),
      R => '0'
    );
\bf2_do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(7),
      Q => bf2_do_re(7),
      R => '0'
    );
\bf2_do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(8),
      Q => bf2_do_re(8),
      R => '0'
    );
\bf2_do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => bf2_sp_re(9),
      Q => bf2_do_re(9),
      R => '0'
    );
bf_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^su3_do_en\,
      I1 => bf_en,
      O => bf_en0
    );
\buf_im[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(1),
      I1 => bf2_bf,
      I2 => bf1_do_im(0),
      O => db2_di_im(0)
    );
\buf_im[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(11),
      I1 => bf2_bf,
      I2 => bf1_do_im(10),
      O => db2_di_im(10)
    );
\buf_im[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(12),
      I1 => bf2_bf,
      I2 => bf1_do_im(11),
      O => db2_di_im(11)
    );
\buf_im[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(13),
      I1 => bf2_bf,
      I2 => bf1_do_im(12),
      O => db2_di_im(12)
    );
\buf_im[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(14),
      I1 => bf2_bf,
      I2 => bf1_do_im(13),
      O => db2_di_im(13)
    );
\buf_im[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(15),
      I1 => bf2_bf,
      I2 => bf1_do_im(14),
      O => db2_di_im(14)
    );
\buf_im[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(16),
      I1 => bf2_bf,
      I2 => bf1_do_im(15),
      O => db2_di_im(15)
    );
\buf_im[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(2),
      I1 => bf2_bf,
      I2 => bf1_do_im(1),
      O => db2_di_im(1)
    );
\buf_im[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(3),
      I1 => bf2_bf,
      I2 => bf1_do_im(2),
      O => db2_di_im(2)
    );
\buf_im[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(4),
      I1 => bf2_bf,
      I2 => bf1_do_im(3),
      O => db2_di_im(3)
    );
\buf_im[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(5),
      I1 => bf2_bf,
      I2 => bf1_do_im(4),
      O => db2_di_im(4)
    );
\buf_im[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(6),
      I1 => bf2_bf,
      I2 => bf1_do_im(5),
      O => db2_di_im(5)
    );
\buf_im[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(7),
      I1 => bf2_bf,
      I2 => bf1_do_im(6),
      O => db2_di_im(6)
    );
\buf_im[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(8),
      I1 => bf2_bf,
      I2 => bf1_do_im(7),
      O => db2_di_im(7)
    );
\buf_im[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(9),
      I1 => bf2_bf,
      I2 => bf1_do_im(8),
      O => db2_di_im(8)
    );
\buf_im[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_im0(10),
      I1 => bf2_bf,
      I2 => bf1_do_im(9),
      O => db2_di_im(9)
    );
\buf_re[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(1),
      I1 => bf2_bf,
      I2 => bf1_do_re(0),
      O => db2_di_re(0)
    );
\buf_re[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(11),
      I1 => bf2_bf,
      I2 => bf1_do_re(10),
      O => db2_di_re(10)
    );
\buf_re[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(12),
      I1 => bf2_bf,
      I2 => bf1_do_re(11),
      O => db2_di_re(11)
    );
\buf_re[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(13),
      I1 => bf2_bf,
      I2 => bf1_do_re(12),
      O => db2_di_re(12)
    );
\buf_re[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(14),
      I1 => bf2_bf,
      I2 => bf1_do_re(13),
      O => db2_di_re(13)
    );
\buf_re[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(15),
      I1 => bf2_bf,
      I2 => bf1_do_re(14),
      O => db2_di_re(14)
    );
\buf_re[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(16),
      I1 => bf2_bf,
      I2 => bf1_do_re(15),
      O => db2_di_re(15)
    );
\buf_re[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(2),
      I1 => bf2_bf,
      I2 => bf1_do_re(1),
      O => db2_di_re(1)
    );
\buf_re[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(3),
      I1 => bf2_bf,
      I2 => bf1_do_re(2),
      O => db2_di_re(2)
    );
\buf_re[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(4),
      I1 => bf2_bf,
      I2 => bf1_do_re(3),
      O => db2_di_re(3)
    );
\buf_re[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(5),
      I1 => bf2_bf,
      I2 => bf1_do_re(4),
      O => db2_di_re(4)
    );
\buf_re[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(6),
      I1 => bf2_bf,
      I2 => bf1_do_re(5),
      O => db2_di_re(5)
    );
\buf_re[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(7),
      I1 => bf2_bf,
      I2 => bf1_do_re(6),
      O => db2_di_re(6)
    );
\buf_re[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(8),
      I1 => bf2_bf,
      I2 => bf1_do_re(7),
      O => db2_di_re(7)
    );
\buf_re[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(9),
      I1 => bf2_bf,
      I2 => bf1_do_re(8),
      O => db2_di_re(8)
    );
\buf_re[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y1_re0(10),
      I1 => bf2_bf,
      I2 => bf1_do_re(9),
      O => db2_di_re(9)
    );
\di_count[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => su2_do_en,
      I1 => \^di_count_reg[2]_0\(0),
      I2 => \di_count_reg_n_0_[1]\,
      O => \p_0_in__6\(1)
    );
\di_count[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \di_count_reg_n_0_[1]\,
      I1 => \^di_count_reg[2]_0\(0),
      I2 => su2_do_en,
      I3 => \^di_count_reg[2]_0\(1),
      O => \p_0_in__6\(2)
    );
\di_count[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \^di_count_reg[2]_0\(0),
      I1 => \di_count_reg_n_0_[1]\,
      I2 => \^di_count_reg[2]_0\(1),
      I3 => su2_do_en,
      I4 => \di_count_reg_n_0_[3]\,
      O => \p_0_in__6\(3)
    );
\di_count[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \di_count_reg_n_0_[3]\,
      I1 => \^di_count_reg[2]_0\(1),
      I2 => \di_count_reg_n_0_[1]\,
      I3 => \^di_count_reg[2]_0\(0),
      I4 => su2_do_en,
      I5 => \di_count_reg_n_0_[4]\,
      O => \p_0_in__6\(4)
    );
\di_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \di_count[5]_i_2_n_0\,
      I1 => \^di_count_reg[2]_0\(1),
      I2 => \di_count_reg_n_0_[3]\,
      I3 => \di_count_reg_n_0_[4]\,
      I4 => su2_do_en,
      I5 => \di_count_reg_n_0_[5]\,
      O => \p_0_in__6\(5)
    );
\di_count[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \di_count_reg_n_0_[1]\,
      I1 => \^di_count_reg[2]_0\(0),
      O => \di_count[5]_i_2_n_0\
    );
\di_count[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \di_count[6]_i_2__1_n_0\,
      I1 => \di_count_reg_n_0_[5]\,
      I2 => su2_do_en,
      I3 => \di_count_reg_n_0_[6]\,
      O => \p_0_in__6\(6)
    );
\di_count[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^di_count_reg[2]_0\(0),
      I1 => \di_count_reg_n_0_[1]\,
      I2 => \^di_count_reg[2]_0\(1),
      I3 => \di_count_reg_n_0_[3]\,
      I4 => \di_count_reg_n_0_[4]\,
      O => \di_count[6]_i_2__1_n_0\
    );
\di_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \^di_count_reg[2]_0\(0)
    );
\di_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__6\(1),
      Q => \di_count_reg_n_0_[1]\
    );
\di_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__6\(2),
      Q => \^di_count_reg[2]_0\(1)
    );
\di_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__6\(3),
      Q => \di_count_reg_n_0_[3]\
    );
\di_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__6\(4),
      Q => \di_count_reg_n_0_[4]\
    );
\di_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__6\(5),
      Q => \di_count_reg_n_0_[5]\
    );
\di_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => \p_0_in__6\(6),
      Q => \di_count_reg_n_0_[6]\
    );
mu_do_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => reset,
      D => bf2_do_en,
      Q => \^su3_do_en\
    );
\mu_do_im_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_31,
      Q => \^mu_do_im_reg[15]_2\(0),
      R => '0'
    );
\mu_do_im_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_21,
      Q => \^mu_do_im_reg[15]_2\(10),
      R => '0'
    );
\mu_do_im_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_20,
      Q => \^mu_do_im_reg[15]_2\(11),
      R => '0'
    );
\mu_do_im_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_19,
      Q => \^mu_do_im_reg[15]_2\(12),
      R => '0'
    );
\mu_do_im_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_18,
      Q => \^mu_do_im_reg[15]_2\(13),
      R => '0'
    );
\mu_do_im_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_17,
      Q => \^mu_do_im_reg[15]_2\(14),
      R => '0'
    );
\mu_do_im_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_16,
      Q => \^mu_do_im_reg[15]_2\(15),
      R => '0'
    );
\mu_do_im_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_30,
      Q => \^mu_do_im_reg[15]_2\(1),
      R => '0'
    );
\mu_do_im_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_29,
      Q => \^mu_do_im_reg[15]_2\(2),
      R => '0'
    );
\mu_do_im_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_28,
      Q => \^mu_do_im_reg[15]_2\(3),
      R => '0'
    );
\mu_do_im_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_27,
      Q => \^mu_do_im_reg[15]_2\(4),
      R => '0'
    );
\mu_do_im_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_26,
      Q => \^mu_do_im_reg[15]_2\(5),
      R => '0'
    );
\mu_do_im_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_25,
      Q => \^mu_do_im_reg[15]_2\(6),
      R => '0'
    );
\mu_do_im_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_24,
      Q => \^mu_do_im_reg[15]_2\(7),
      R => '0'
    );
\mu_do_im_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_23,
      Q => \^mu_do_im_reg[15]_2\(8),
      R => '0'
    );
\mu_do_im_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_22,
      Q => \^mu_do_im_reg[15]_2\(9),
      R => '0'
    );
\mu_do_re_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_15,
      Q => \^q\(0),
      R => '0'
    );
\mu_do_re_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_5,
      Q => \^q\(10),
      R => '0'
    );
\mu_do_re_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_4,
      Q => \^q\(11),
      R => '0'
    );
\mu_do_re_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_3,
      Q => \^q\(12),
      R => '0'
    );
\mu_do_re_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_2,
      Q => \^q\(13),
      R => '0'
    );
\mu_do_re_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_1,
      Q => \^q\(14),
      R => '0'
    );
\mu_do_re_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_0,
      Q => \^q\(15),
      R => '0'
    );
\mu_do_re_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_14,
      Q => \^q\(1),
      R => '0'
    );
\mu_do_re_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_13,
      Q => \^q\(2),
      R => '0'
    );
\mu_do_re_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_12,
      Q => \^q\(3),
      R => '0'
    );
\mu_do_re_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_11,
      Q => \^q\(4),
      R => '0'
    );
\mu_do_re_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_10,
      Q => \^q\(5),
      R => '0'
    );
\mu_do_re_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_9,
      Q => \^q\(6),
      R => '0'
    );
\mu_do_re_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_8,
      Q => \^q\(7),
      R => '0'
    );
\mu_do_re_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_7,
      Q => \^q\(8),
      R => '0'
    );
\mu_do_re_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => MU_n_6,
      Q => \^q\(9),
      R => '0'
    );
\sub_im_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(7),
      I1 => \sub_im_carry__2\(7),
      O => \mu_do_im_reg[7]_0\(3)
    );
\sub_im_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(6),
      I1 => \sub_im_carry__2\(6),
      O => \mu_do_im_reg[7]_0\(2)
    );
\sub_im_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(5),
      I1 => \sub_im_carry__2\(5),
      O => \mu_do_im_reg[7]_0\(1)
    );
\sub_im_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(4),
      I1 => \sub_im_carry__2\(4),
      O => \mu_do_im_reg[7]_0\(0)
    );
\sub_im_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(11),
      I1 => \sub_im_carry__2\(11),
      O => \mu_do_im_reg[11]_0\(3)
    );
\sub_im_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(10),
      I1 => \sub_im_carry__2\(10),
      O => \mu_do_im_reg[11]_0\(2)
    );
\sub_im_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(9),
      I1 => \sub_im_carry__2\(9),
      O => \mu_do_im_reg[11]_0\(1)
    );
\sub_im_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(8),
      I1 => \sub_im_carry__2\(8),
      O => \mu_do_im_reg[11]_0\(0)
    );
\sub_im_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(15),
      I1 => \sub_im_carry__2\(15),
      O => \mu_do_im_reg[15]_3\(3)
    );
\sub_im_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(14),
      I1 => \sub_im_carry__2\(14),
      O => \mu_do_im_reg[15]_3\(2)
    );
\sub_im_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(13),
      I1 => \sub_im_carry__2\(13),
      O => \mu_do_im_reg[15]_3\(1)
    );
\sub_im_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(12),
      I1 => \sub_im_carry__2\(12),
      O => \mu_do_im_reg[15]_3\(0)
    );
sub_im_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(3),
      I1 => \sub_im_carry__2\(3),
      O => \mu_do_im_reg[3]_0\(3)
    );
sub_im_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(2),
      I1 => \sub_im_carry__2\(2),
      O => \mu_do_im_reg[3]_0\(2)
    );
sub_im_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(1),
      I1 => \sub_im_carry__2\(1),
      O => \mu_do_im_reg[3]_0\(1)
    );
sub_im_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mu_do_im_reg[15]_2\(0),
      I1 => \sub_im_carry__2\(0),
      O => \mu_do_im_reg[3]_0\(0)
    );
\sub_re_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \sub_re_carry__2\(7),
      O => \mu_do_re_reg[7]_0\(3)
    );
\sub_re_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sub_re_carry__2\(6),
      O => \mu_do_re_reg[7]_0\(2)
    );
\sub_re_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \sub_re_carry__2\(5),
      O => \mu_do_re_reg[7]_0\(1)
    );
\sub_re_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \sub_re_carry__2\(4),
      O => \mu_do_re_reg[7]_0\(0)
    );
\sub_re_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \sub_re_carry__2\(11),
      O => \mu_do_re_reg[11]_0\(3)
    );
\sub_re_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \sub_re_carry__2\(10),
      O => \mu_do_re_reg[11]_0\(2)
    );
\sub_re_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \sub_re_carry__2\(9),
      O => \mu_do_re_reg[11]_0\(1)
    );
\sub_re_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \sub_re_carry__2\(8),
      O => \mu_do_re_reg[11]_0\(0)
    );
\sub_re_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \sub_re_carry__2\(15),
      O => \mu_do_re_reg[15]_2\(3)
    );
\sub_re_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \sub_re_carry__2\(14),
      O => \mu_do_re_reg[15]_2\(2)
    );
\sub_re_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \sub_re_carry__2\(13),
      O => \mu_do_re_reg[15]_2\(1)
    );
\sub_re_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \sub_re_carry__2\(12),
      O => \mu_do_re_reg[15]_2\(0)
    );
sub_re_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \sub_re_carry__2\(3),
      O => S(3)
    );
sub_re_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \sub_re_carry__2\(2),
      O => S(2)
    );
sub_re_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \sub_re_carry__2\(1),
      O => S(1)
    );
sub_re_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \sub_re_carry__2\(0),
      O => S(0)
    );
tw_nz_1d_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => tw_nz,
      Q => tw_nz_1d,
      R => '0'
    );
\tw_nz_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => bf2_count_reg(2),
      I1 => bf2_count_reg(1),
      I2 => bf2_count_reg(0),
      O => \tw_nz_i_1__1_n_0\
    );
tw_nz_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \tw_nz_i_1__1_n_0\,
      Q => tw_nz,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0_fft128 is
  port (
    do_en : out STD_LOGIC;
    do_re : out STD_LOGIC_VECTOR ( 15 downto 0 );
    do_im : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clock : in STD_LOGIC;
    di_re : in STD_LOGIC_VECTOR ( 15 downto 0 );
    di_im : in STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    di_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fft128_0_0_fft128 : entity is "fft128";
end system_fft128_0_0_fft128;

architecture STRUCTURE of system_fft128_0_0_fft128 is
  signal SU1_n_108 : STD_LOGIC;
  signal SU1_n_109 : STD_LOGIC;
  signal SU1_n_110 : STD_LOGIC;
  signal SU1_n_111 : STD_LOGIC;
  signal SU1_n_112 : STD_LOGIC;
  signal SU1_n_113 : STD_LOGIC;
  signal SU1_n_114 : STD_LOGIC;
  signal SU1_n_115 : STD_LOGIC;
  signal SU1_n_116 : STD_LOGIC;
  signal SU1_n_117 : STD_LOGIC;
  signal SU1_n_118 : STD_LOGIC;
  signal SU1_n_119 : STD_LOGIC;
  signal SU1_n_120 : STD_LOGIC;
  signal SU1_n_121 : STD_LOGIC;
  signal SU1_n_122 : STD_LOGIC;
  signal SU1_n_123 : STD_LOGIC;
  signal SU1_n_124 : STD_LOGIC;
  signal SU1_n_125 : STD_LOGIC;
  signal SU1_n_126 : STD_LOGIC;
  signal SU1_n_127 : STD_LOGIC;
  signal SU1_n_128 : STD_LOGIC;
  signal SU1_n_129 : STD_LOGIC;
  signal SU1_n_130 : STD_LOGIC;
  signal SU1_n_131 : STD_LOGIC;
  signal SU1_n_132 : STD_LOGIC;
  signal SU1_n_133 : STD_LOGIC;
  signal SU1_n_134 : STD_LOGIC;
  signal SU1_n_135 : STD_LOGIC;
  signal SU1_n_136 : STD_LOGIC;
  signal SU1_n_137 : STD_LOGIC;
  signal SU1_n_33 : STD_LOGIC;
  signal SU1_n_34 : STD_LOGIC;
  signal SU1_n_35 : STD_LOGIC;
  signal SU1_n_36 : STD_LOGIC;
  signal SU1_n_53 : STD_LOGIC;
  signal SU1_n_54 : STD_LOGIC;
  signal SU1_n_55 : STD_LOGIC;
  signal SU1_n_56 : STD_LOGIC;
  signal SU1_n_57 : STD_LOGIC;
  signal SU1_n_58 : STD_LOGIC;
  signal SU1_n_59 : STD_LOGIC;
  signal SU1_n_60 : STD_LOGIC;
  signal SU1_n_61 : STD_LOGIC;
  signal SU1_n_62 : STD_LOGIC;
  signal SU1_n_63 : STD_LOGIC;
  signal SU1_n_64 : STD_LOGIC;
  signal SU1_n_65 : STD_LOGIC;
  signal SU1_n_66 : STD_LOGIC;
  signal SU1_n_67 : STD_LOGIC;
  signal SU1_n_68 : STD_LOGIC;
  signal SU1_n_85 : STD_LOGIC;
  signal SU1_n_86 : STD_LOGIC;
  signal SU1_n_87 : STD_LOGIC;
  signal SU1_n_88 : STD_LOGIC;
  signal SU1_n_89 : STD_LOGIC;
  signal SU1_n_90 : STD_LOGIC;
  signal SU1_n_91 : STD_LOGIC;
  signal SU1_n_92 : STD_LOGIC;
  signal SU1_n_93 : STD_LOGIC;
  signal SU1_n_94 : STD_LOGIC;
  signal SU1_n_95 : STD_LOGIC;
  signal SU1_n_96 : STD_LOGIC;
  signal SU2_n_100 : STD_LOGIC;
  signal SU2_n_101 : STD_LOGIC;
  signal SU2_n_102 : STD_LOGIC;
  signal SU2_n_103 : STD_LOGIC;
  signal SU2_n_104 : STD_LOGIC;
  signal SU2_n_105 : STD_LOGIC;
  signal SU2_n_106 : STD_LOGIC;
  signal SU2_n_110 : STD_LOGIC;
  signal SU2_n_37 : STD_LOGIC;
  signal SU2_n_42 : STD_LOGIC;
  signal SU2_n_43 : STD_LOGIC;
  signal SU2_n_44 : STD_LOGIC;
  signal SU2_n_45 : STD_LOGIC;
  signal SU2_n_46 : STD_LOGIC;
  signal SU2_n_63 : STD_LOGIC;
  signal SU2_n_64 : STD_LOGIC;
  signal SU2_n_65 : STD_LOGIC;
  signal SU2_n_66 : STD_LOGIC;
  signal SU2_n_67 : STD_LOGIC;
  signal SU2_n_68 : STD_LOGIC;
  signal SU2_n_69 : STD_LOGIC;
  signal SU2_n_70 : STD_LOGIC;
  signal SU2_n_71 : STD_LOGIC;
  signal SU2_n_72 : STD_LOGIC;
  signal SU2_n_73 : STD_LOGIC;
  signal SU2_n_74 : STD_LOGIC;
  signal SU2_n_75 : STD_LOGIC;
  signal SU2_n_76 : STD_LOGIC;
  signal SU2_n_77 : STD_LOGIC;
  signal SU2_n_78 : STD_LOGIC;
  signal SU2_n_95 : STD_LOGIC;
  signal SU2_n_96 : STD_LOGIC;
  signal SU2_n_97 : STD_LOGIC;
  signal SU2_n_98 : STD_LOGIC;
  signal SU2_n_99 : STD_LOGIC;
  signal SU3_n_100 : STD_LOGIC;
  signal SU3_n_101 : STD_LOGIC;
  signal SU3_n_102 : STD_LOGIC;
  signal SU3_n_103 : STD_LOGIC;
  signal SU3_n_104 : STD_LOGIC;
  signal SU3_n_105 : STD_LOGIC;
  signal SU3_n_106 : STD_LOGIC;
  signal SU3_n_109 : STD_LOGIC;
  signal SU3_n_37 : STD_LOGIC;
  signal SU3_n_42 : STD_LOGIC;
  signal SU3_n_43 : STD_LOGIC;
  signal SU3_n_44 : STD_LOGIC;
  signal SU3_n_45 : STD_LOGIC;
  signal SU3_n_46 : STD_LOGIC;
  signal SU3_n_63 : STD_LOGIC;
  signal SU3_n_64 : STD_LOGIC;
  signal SU3_n_65 : STD_LOGIC;
  signal SU3_n_66 : STD_LOGIC;
  signal SU3_n_67 : STD_LOGIC;
  signal SU3_n_68 : STD_LOGIC;
  signal SU3_n_69 : STD_LOGIC;
  signal SU3_n_70 : STD_LOGIC;
  signal SU3_n_71 : STD_LOGIC;
  signal SU3_n_72 : STD_LOGIC;
  signal SU3_n_73 : STD_LOGIC;
  signal SU3_n_74 : STD_LOGIC;
  signal SU3_n_75 : STD_LOGIC;
  signal SU3_n_76 : STD_LOGIC;
  signal SU3_n_77 : STD_LOGIC;
  signal SU3_n_78 : STD_LOGIC;
  signal SU3_n_95 : STD_LOGIC;
  signal SU3_n_96 : STD_LOGIC;
  signal SU3_n_97 : STD_LOGIC;
  signal SU3_n_98 : STD_LOGIC;
  signal SU3_n_99 : STD_LOGIC;
  signal \TW/ff_im_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \TW/ff_re_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bf1_bf : STD_LOGIC;
  signal bf1_bf_2 : STD_LOGIC;
  signal bf_en : STD_LOGIC;
  signal bf_en0 : STD_LOGIC;
  signal \buf_im_reg[0]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_im_reg[15]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_im_reg[3]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_re_reg[0]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_re_reg[15]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_re_reg[3]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal db1_di_im : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal db1_di_im_0 : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal db1_di_re : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal db1_di_re_1 : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal su1_do_en : STD_LOGIC;
  signal su1_do_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal su1_do_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal su2_do_en : STD_LOGIC;
  signal su2_do_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal su2_do_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal su3_do_en : STD_LOGIC;
  signal su3_do_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal su3_do_re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sub_im : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal sub_im_3 : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal sub_re : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal sub_re_4 : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \tw_addr__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tw_addr_tc : STD_LOGIC_VECTOR ( 3 to 3 );
begin
SU1: entity work.system_fft128_0_0_SdfUnit
     port map (
      ADDRBWRADDR(1) => tw_addr_tc(3),
      ADDRBWRADDR(0) => \tw_addr__0\(2),
      D(0) => \p_0_in__3\(0),
      DOBDO(15 downto 0) => \TW/ff_re_reg\(15 downto 0),
      O(0) => SU2_n_37,
      Q(15 downto 0) => su1_do_re(15 downto 0),
      S(3) => SU1_n_33,
      S(2) => SU1_n_34,
      S(1) => SU1_n_35,
      S(0) => SU1_n_36,
      \buf_im_reg[15][11]__0\(1) => bf1_bf,
      \buf_im_reg[15][11]__0\(0) => SU2_n_110,
      \buf_im_reg[15][14]__0\(3 downto 0) => sub_im(15 downto 12),
      \buf_im_reg[15][15]__0\(0) => SU2_n_42,
      \buf_im_reg[15]_3\(15 downto 0) => \buf_im_reg[15]_3\(15 downto 0),
      \buf_re_reg[15][14]__0\(3 downto 0) => sub_re(15 downto 12),
      \buf_re_reg[15]_2\(15 downto 0) => \buf_re_reg[15]_2\(15 downto 0),
      clock => clock,
      db1_di_im(4 downto 0) => db1_di_im(15 downto 11),
      db1_di_re(4 downto 0) => db1_di_re(15 downto 11),
      di_en => di_en,
      di_im(15 downto 0) => di_im(15 downto 0),
      di_re(15 downto 0) => di_re(15 downto 0),
      ff_im_reg_0(15 downto 0) => \TW/ff_im_reg\(15 downto 0),
      ff_im_reg_1(2) => SU1_n_108,
      ff_im_reg_1(1) => SU1_n_109,
      ff_im_reg_1(0) => SU1_n_110,
      ff_im_reg_2(3) => SU1_n_111,
      ff_im_reg_2(2) => SU1_n_112,
      ff_im_reg_2(1) => SU1_n_113,
      ff_im_reg_2(0) => SU1_n_114,
      ff_im_reg_3(3) => SU1_n_115,
      ff_im_reg_3(2) => SU1_n_116,
      ff_im_reg_3(1) => SU1_n_117,
      ff_im_reg_3(0) => SU1_n_118,
      ff_im_reg_4(3) => SU1_n_119,
      ff_im_reg_4(2) => SU1_n_120,
      ff_im_reg_4(1) => SU1_n_121,
      ff_im_reg_4(0) => SU1_n_122,
      ff_re_reg_0(2) => SU1_n_123,
      ff_re_reg_0(1) => SU1_n_124,
      ff_re_reg_0(0) => SU1_n_125,
      ff_re_reg_1(3) => SU1_n_126,
      ff_re_reg_1(2) => SU1_n_127,
      ff_re_reg_1(1) => SU1_n_128,
      ff_re_reg_1(0) => SU1_n_129,
      ff_re_reg_2(3) => SU1_n_130,
      ff_re_reg_2(2) => SU1_n_131,
      ff_re_reg_2(1) => SU1_n_132,
      ff_re_reg_2(0) => SU1_n_133,
      ff_re_reg_3(3) => SU1_n_134,
      ff_re_reg_3(2) => SU1_n_135,
      ff_re_reg_3(1) => SU1_n_136,
      ff_re_reg_3(0) => SU1_n_137,
      \mu_do_im_reg[11]_0\(3) => SU1_n_89,
      \mu_do_im_reg[11]_0\(2) => SU1_n_90,
      \mu_do_im_reg[11]_0\(1) => SU1_n_91,
      \mu_do_im_reg[11]_0\(0) => SU1_n_92,
      \mu_do_im_reg[15]_0\(15 downto 0) => su1_do_im(15 downto 0),
      \mu_do_im_reg[15]_1\(3) => SU1_n_93,
      \mu_do_im_reg[15]_1\(2) => SU1_n_94,
      \mu_do_im_reg[15]_1\(1) => SU1_n_95,
      \mu_do_im_reg[15]_1\(0) => SU1_n_96,
      \mu_do_im_reg[3]_0\(3) => SU1_n_65,
      \mu_do_im_reg[3]_0\(2) => SU1_n_66,
      \mu_do_im_reg[3]_0\(1) => SU1_n_67,
      \mu_do_im_reg[3]_0\(0) => SU1_n_68,
      \mu_do_im_reg[7]_0\(3) => SU1_n_85,
      \mu_do_im_reg[7]_0\(2) => SU1_n_86,
      \mu_do_im_reg[7]_0\(1) => SU1_n_87,
      \mu_do_im_reg[7]_0\(0) => SU1_n_88,
      \mu_do_re_reg[11]_0\(3) => SU1_n_57,
      \mu_do_re_reg[11]_0\(2) => SU1_n_58,
      \mu_do_re_reg[11]_0\(1) => SU1_n_59,
      \mu_do_re_reg[11]_0\(0) => SU1_n_60,
      \mu_do_re_reg[15]_0\(3) => SU1_n_61,
      \mu_do_re_reg[15]_0\(2) => SU1_n_62,
      \mu_do_re_reg[15]_0\(1) => SU1_n_63,
      \mu_do_re_reg[15]_0\(0) => SU1_n_64,
      \mu_do_re_reg[7]_0\(3) => SU1_n_53,
      \mu_do_re_reg[7]_0\(2) => SU1_n_54,
      \mu_do_re_reg[7]_0\(1) => SU1_n_55,
      \mu_do_re_reg[7]_0\(0) => SU1_n_56,
      reset => reset,
      su1_do_en => su1_do_en
    );
SU2: entity work.\system_fft128_0_0_SdfUnit__parameterized0\
     port map (
      ADDRBWRADDR(1) => tw_addr_tc(3),
      ADDRBWRADDR(0) => \tw_addr__0\(2),
      D(0) => \p_0_in__3\(0),
      DOBDO(14 downto 0) => \TW/ff_re_reg\(15 downto 1),
      O(0) => SU2_n_37,
      Q(15 downto 0) => su1_do_re(15 downto 0),
      S(3) => SU1_n_33,
      S(2) => SU1_n_34,
      S(1) => SU1_n_35,
      S(0) => SU1_n_36,
      aibi(14 downto 0) => \TW/ff_im_reg\(15 downto 1),
      arbr(3) => SU1_n_123,
      arbr(2) => SU1_n_124,
      arbr(1) => SU1_n_125,
      arbr(0) => \TW/ff_re_reg\(0),
      \arbr_i_25__0\(3) => SU1_n_119,
      \arbr_i_25__0\(2) => SU1_n_120,
      \arbr_i_25__0\(1) => SU1_n_121,
      \arbr_i_25__0\(0) => SU1_n_122,
      \arbr_i_25__0_0\(3) => SU1_n_134,
      \arbr_i_25__0_0\(2) => SU1_n_135,
      \arbr_i_25__0_0\(1) => SU1_n_136,
      \arbr_i_25__0_0\(0) => SU1_n_137,
      \arbr_i_33__0\(3) => SU1_n_115,
      \arbr_i_33__0\(2) => SU1_n_116,
      \arbr_i_33__0\(1) => SU1_n_117,
      \arbr_i_33__0\(0) => SU1_n_118,
      \arbr_i_33__0_0\(3) => SU1_n_130,
      \arbr_i_33__0_0\(2) => SU1_n_131,
      \arbr_i_33__0_0\(1) => SU1_n_132,
      \arbr_i_33__0_0\(0) => SU1_n_133,
      \arbr_i_41__0\(3) => SU1_n_111,
      \arbr_i_41__0\(2) => SU1_n_112,
      \arbr_i_41__0\(1) => SU1_n_113,
      \arbr_i_41__0\(0) => SU1_n_114,
      \arbr_i_41__0_0\(3) => SU1_n_126,
      \arbr_i_41__0_0\(2) => SU1_n_127,
      \arbr_i_41__0_0\(1) => SU1_n_128,
      \arbr_i_41__0_0\(0) => SU1_n_129,
      \arbr_i_47__0\(3) => SU1_n_108,
      \arbr_i_47__0\(2) => SU1_n_109,
      \arbr_i_47__0\(1) => SU1_n_110,
      \arbr_i_47__0\(0) => \TW/ff_im_reg\(0),
      \buf_im_reg[14][0]_srl15_i_1\(3) => SU1_n_65,
      \buf_im_reg[14][0]_srl15_i_1\(2) => SU1_n_66,
      \buf_im_reg[14][0]_srl15_i_1\(1) => SU1_n_67,
      \buf_im_reg[14][0]_srl15_i_1\(0) => SU1_n_68,
      \buf_im_reg[14][11]_srl15_i_1\(15 downto 0) => su1_do_im(15 downto 0),
      \buf_im_reg[14][11]_srl15_i_1_0\(3) => SU1_n_93,
      \buf_im_reg[14][11]_srl15_i_1_0\(2) => SU1_n_94,
      \buf_im_reg[14][11]_srl15_i_1_0\(1) => SU1_n_95,
      \buf_im_reg[14][11]_srl15_i_1_0\(0) => SU1_n_96,
      \buf_im_reg[14][3]_srl15_i_1\(3) => SU1_n_85,
      \buf_im_reg[14][3]_srl15_i_1\(2) => SU1_n_86,
      \buf_im_reg[14][3]_srl15_i_1\(1) => SU1_n_87,
      \buf_im_reg[14][3]_srl15_i_1\(0) => SU1_n_88,
      \buf_im_reg[14][7]_srl15_i_1\(3) => SU1_n_89,
      \buf_im_reg[14][7]_srl15_i_1\(2) => SU1_n_90,
      \buf_im_reg[14][7]_srl15_i_1\(1) => SU1_n_91,
      \buf_im_reg[14][7]_srl15_i_1\(0) => SU1_n_92,
      \buf_im_reg[15][15]__0\(4 downto 0) => db1_di_im(15 downto 11),
      \buf_im_reg[15]_3\(15 downto 0) => \buf_im_reg[15]_3\(15 downto 0),
      \buf_im_reg[3][11]__0\(1) => bf1_bf_2,
      \buf_im_reg[3][11]__0\(0) => SU3_n_109,
      \buf_im_reg[3][14]__0\(3 downto 0) => sub_im_3(15 downto 12),
      \buf_im_reg[3][15]__0\(0) => SU3_n_42,
      \buf_im_reg[3]_5\(15 downto 0) => \buf_im_reg[3]_5\(15 downto 0),
      \buf_re_reg[14][11]_srl15_i_1\(3) => SU1_n_61,
      \buf_re_reg[14][11]_srl15_i_1\(2) => SU1_n_62,
      \buf_re_reg[14][11]_srl15_i_1\(1) => SU1_n_63,
      \buf_re_reg[14][11]_srl15_i_1\(0) => SU1_n_64,
      \buf_re_reg[14][3]_srl15_i_1\(3) => SU1_n_53,
      \buf_re_reg[14][3]_srl15_i_1\(2) => SU1_n_54,
      \buf_re_reg[14][3]_srl15_i_1\(1) => SU1_n_55,
      \buf_re_reg[14][3]_srl15_i_1\(0) => SU1_n_56,
      \buf_re_reg[14][7]_srl15_i_1\(3) => SU1_n_57,
      \buf_re_reg[14][7]_srl15_i_1\(2) => SU1_n_58,
      \buf_re_reg[14][7]_srl15_i_1\(1) => SU1_n_59,
      \buf_re_reg[14][7]_srl15_i_1\(0) => SU1_n_60,
      \buf_re_reg[15][15]__0\(4 downto 0) => db1_di_re(15 downto 11),
      \buf_re_reg[15]_2\(15 downto 0) => \buf_re_reg[15]_2\(15 downto 0),
      \buf_re_reg[3][14]__0\(3 downto 0) => sub_re_4(15 downto 12),
      \buf_re_reg[3][15]__0\(0) => SU3_n_37,
      \buf_re_reg[3]_4\(15 downto 0) => \buf_re_reg[3]_4\(15 downto 0),
      clock => clock,
      db1_di_im(4 downto 0) => db1_di_im_0(15 downto 11),
      db1_di_re(4 downto 0) => db1_di_re_1(15 downto 11),
      \di_count_reg[4]_0\(1) => bf1_bf,
      \di_count_reg[4]_0\(0) => SU2_n_110,
      mu_do_en_reg_0(0) => \p_0_in__6\(0),
      \mu_do_im_reg[11]_0\(3) => SU2_n_99,
      \mu_do_im_reg[11]_0\(2) => SU2_n_100,
      \mu_do_im_reg[11]_0\(1) => SU2_n_101,
      \mu_do_im_reg[11]_0\(0) => SU2_n_102,
      \mu_do_im_reg[15]_0\(3 downto 0) => sub_im(15 downto 12),
      \mu_do_im_reg[15]_1\(0) => SU2_n_42,
      \mu_do_im_reg[15]_2\(15 downto 0) => su2_do_im(15 downto 0),
      \mu_do_im_reg[15]_3\(3) => SU2_n_103,
      \mu_do_im_reg[15]_3\(2) => SU2_n_104,
      \mu_do_im_reg[15]_3\(1) => SU2_n_105,
      \mu_do_im_reg[15]_3\(0) => SU2_n_106,
      \mu_do_im_reg[3]_0\(3) => SU2_n_75,
      \mu_do_im_reg[3]_0\(2) => SU2_n_76,
      \mu_do_im_reg[3]_0\(1) => SU2_n_77,
      \mu_do_im_reg[3]_0\(0) => SU2_n_78,
      \mu_do_im_reg[7]_0\(3) => SU2_n_95,
      \mu_do_im_reg[7]_0\(2) => SU2_n_96,
      \mu_do_im_reg[7]_0\(1) => SU2_n_97,
      \mu_do_im_reg[7]_0\(0) => SU2_n_98,
      \mu_do_re_reg[11]_0\(3) => SU2_n_67,
      \mu_do_re_reg[11]_0\(2) => SU2_n_68,
      \mu_do_re_reg[11]_0\(1) => SU2_n_69,
      \mu_do_re_reg[11]_0\(0) => SU2_n_70,
      \mu_do_re_reg[15]_0\(3 downto 0) => sub_re(15 downto 12),
      \mu_do_re_reg[15]_1\(15 downto 0) => su2_do_re(15 downto 0),
      \mu_do_re_reg[15]_2\(3) => SU2_n_71,
      \mu_do_re_reg[15]_2\(2) => SU2_n_72,
      \mu_do_re_reg[15]_2\(1) => SU2_n_73,
      \mu_do_re_reg[15]_2\(0) => SU2_n_74,
      \mu_do_re_reg[3]_0\(3) => SU2_n_43,
      \mu_do_re_reg[3]_0\(2) => SU2_n_44,
      \mu_do_re_reg[3]_0\(1) => SU2_n_45,
      \mu_do_re_reg[3]_0\(0) => SU2_n_46,
      \mu_do_re_reg[7]_0\(3) => SU2_n_63,
      \mu_do_re_reg[7]_0\(2) => SU2_n_64,
      \mu_do_re_reg[7]_0\(1) => SU2_n_65,
      \mu_do_re_reg[7]_0\(0) => SU2_n_66,
      reset => reset,
      su1_do_en => su1_do_en,
      su2_do_en => su2_do_en
    );
SU3: entity work.\system_fft128_0_0_SdfUnit__parameterized1\
     port map (
      D(0) => \p_0_in__6\(0),
      Q(15 downto 0) => su3_do_re(15 downto 0),
      S(3) => SU3_n_43,
      S(2) => SU3_n_44,
      S(1) => SU3_n_45,
      S(0) => SU3_n_46,
      bf_en => bf_en,
      bf_en0 => bf_en0,
      \buf_im_reg[2][0]_srl3_i_1\(3) => SU2_n_75,
      \buf_im_reg[2][0]_srl3_i_1\(2) => SU2_n_76,
      \buf_im_reg[2][0]_srl3_i_1\(1) => SU2_n_77,
      \buf_im_reg[2][0]_srl3_i_1\(0) => SU2_n_78,
      \buf_im_reg[2][11]_srl3_i_1\(15 downto 0) => su2_do_im(15 downto 0),
      \buf_im_reg[2][11]_srl3_i_1_0\(3) => SU2_n_103,
      \buf_im_reg[2][11]_srl3_i_1_0\(2) => SU2_n_104,
      \buf_im_reg[2][11]_srl3_i_1_0\(1) => SU2_n_105,
      \buf_im_reg[2][11]_srl3_i_1_0\(0) => SU2_n_106,
      \buf_im_reg[2][3]_srl3_i_1\(3) => SU2_n_95,
      \buf_im_reg[2][3]_srl3_i_1\(2) => SU2_n_96,
      \buf_im_reg[2][3]_srl3_i_1\(1) => SU2_n_97,
      \buf_im_reg[2][3]_srl3_i_1\(0) => SU2_n_98,
      \buf_im_reg[2][7]_srl3_i_1\(3) => SU2_n_99,
      \buf_im_reg[2][7]_srl3_i_1\(2) => SU2_n_100,
      \buf_im_reg[2][7]_srl3_i_1\(1) => SU2_n_101,
      \buf_im_reg[2][7]_srl3_i_1\(0) => SU2_n_102,
      \buf_im_reg[3][15]__0\(4 downto 0) => db1_di_im_0(15 downto 11),
      \buf_im_reg[3]_5\(15 downto 0) => \buf_im_reg[3]_5\(15 downto 0),
      \buf_re_reg[2][0]_srl3_i_1\(3) => SU2_n_43,
      \buf_re_reg[2][0]_srl3_i_1\(2) => SU2_n_44,
      \buf_re_reg[2][0]_srl3_i_1\(1) => SU2_n_45,
      \buf_re_reg[2][0]_srl3_i_1\(0) => SU2_n_46,
      \buf_re_reg[2][11]_srl3_i_1\(15 downto 0) => su2_do_re(15 downto 0),
      \buf_re_reg[2][11]_srl3_i_1_0\(3) => SU2_n_71,
      \buf_re_reg[2][11]_srl3_i_1_0\(2) => SU2_n_72,
      \buf_re_reg[2][11]_srl3_i_1_0\(1) => SU2_n_73,
      \buf_re_reg[2][11]_srl3_i_1_0\(0) => SU2_n_74,
      \buf_re_reg[2][3]_srl3_i_1\(3) => SU2_n_63,
      \buf_re_reg[2][3]_srl3_i_1\(2) => SU2_n_64,
      \buf_re_reg[2][3]_srl3_i_1\(1) => SU2_n_65,
      \buf_re_reg[2][3]_srl3_i_1\(0) => SU2_n_66,
      \buf_re_reg[2][7]_srl3_i_1\(3) => SU2_n_67,
      \buf_re_reg[2][7]_srl3_i_1\(2) => SU2_n_68,
      \buf_re_reg[2][7]_srl3_i_1\(1) => SU2_n_69,
      \buf_re_reg[2][7]_srl3_i_1\(0) => SU2_n_70,
      \buf_re_reg[3][15]__0\(4 downto 0) => db1_di_re_1(15 downto 11),
      \buf_re_reg[3]_4\(15 downto 0) => \buf_re_reg[3]_4\(15 downto 0),
      clock => clock,
      \di_count_reg[2]_0\(1) => bf1_bf_2,
      \di_count_reg[2]_0\(0) => SU3_n_109,
      \mu_do_im_reg[11]_0\(3) => SU3_n_99,
      \mu_do_im_reg[11]_0\(2) => SU3_n_100,
      \mu_do_im_reg[11]_0\(1) => SU3_n_101,
      \mu_do_im_reg[11]_0\(0) => SU3_n_102,
      \mu_do_im_reg[15]_0\(3 downto 0) => sub_im_3(15 downto 12),
      \mu_do_im_reg[15]_1\(0) => SU3_n_42,
      \mu_do_im_reg[15]_2\(15 downto 0) => su3_do_im(15 downto 0),
      \mu_do_im_reg[15]_3\(3) => SU3_n_103,
      \mu_do_im_reg[15]_3\(2) => SU3_n_104,
      \mu_do_im_reg[15]_3\(1) => SU3_n_105,
      \mu_do_im_reg[15]_3\(0) => SU3_n_106,
      \mu_do_im_reg[3]_0\(3) => SU3_n_75,
      \mu_do_im_reg[3]_0\(2) => SU3_n_76,
      \mu_do_im_reg[3]_0\(1) => SU3_n_77,
      \mu_do_im_reg[3]_0\(0) => SU3_n_78,
      \mu_do_im_reg[7]_0\(3) => SU3_n_95,
      \mu_do_im_reg[7]_0\(2) => SU3_n_96,
      \mu_do_im_reg[7]_0\(1) => SU3_n_97,
      \mu_do_im_reg[7]_0\(0) => SU3_n_98,
      \mu_do_re_reg[11]_0\(3) => SU3_n_67,
      \mu_do_re_reg[11]_0\(2) => SU3_n_68,
      \mu_do_re_reg[11]_0\(1) => SU3_n_69,
      \mu_do_re_reg[11]_0\(0) => SU3_n_70,
      \mu_do_re_reg[15]_0\(3 downto 0) => sub_re_4(15 downto 12),
      \mu_do_re_reg[15]_1\(0) => SU3_n_37,
      \mu_do_re_reg[15]_2\(3) => SU3_n_71,
      \mu_do_re_reg[15]_2\(2) => SU3_n_72,
      \mu_do_re_reg[15]_2\(1) => SU3_n_73,
      \mu_do_re_reg[15]_2\(0) => SU3_n_74,
      \mu_do_re_reg[7]_0\(3) => SU3_n_63,
      \mu_do_re_reg[7]_0\(2) => SU3_n_64,
      \mu_do_re_reg[7]_0\(1) => SU3_n_65,
      \mu_do_re_reg[7]_0\(0) => SU3_n_66,
      reset => reset,
      su2_do_en => su2_do_en,
      su3_do_en => su3_do_en,
      \sub_im_carry__2\(15 downto 0) => \buf_im_reg[0]_7\(15 downto 0),
      \sub_re_carry__2\(15 downto 0) => \buf_re_reg[0]_6\(15 downto 0)
    );
SU4: entity work.system_fft128_0_0_SdfUnit2
     port map (
      Q(15 downto 0) => \buf_re_reg[0]_6\(15 downto 0),
      S(3) => SU3_n_43,
      S(2) => SU3_n_44,
      S(1) => SU3_n_45,
      S(0) => SU3_n_46,
      bf_en => bf_en,
      bf_en0 => bf_en0,
      \buf_im_reg[0][10]\(3) => SU3_n_99,
      \buf_im_reg[0][10]\(2) => SU3_n_100,
      \buf_im_reg[0][10]\(1) => SU3_n_101,
      \buf_im_reg[0][10]\(0) => SU3_n_102,
      \buf_im_reg[0][14]\(3) => SU3_n_103,
      \buf_im_reg[0][14]\(2) => SU3_n_104,
      \buf_im_reg[0][14]\(1) => SU3_n_105,
      \buf_im_reg[0][14]\(0) => SU3_n_106,
      \buf_im_reg[0][15]\(15 downto 0) => \buf_im_reg[0]_7\(15 downto 0),
      \buf_im_reg[0][15]_0\(15 downto 0) => su3_do_im(15 downto 0),
      \buf_im_reg[0][2]\(3) => SU3_n_75,
      \buf_im_reg[0][2]\(2) => SU3_n_76,
      \buf_im_reg[0][2]\(1) => SU3_n_77,
      \buf_im_reg[0][2]\(0) => SU3_n_78,
      \buf_im_reg[0][6]\(3) => SU3_n_95,
      \buf_im_reg[0][6]\(2) => SU3_n_96,
      \buf_im_reg[0][6]\(1) => SU3_n_97,
      \buf_im_reg[0][6]\(0) => SU3_n_98,
      \buf_re_reg[0][10]\(3) => SU3_n_67,
      \buf_re_reg[0][10]\(2) => SU3_n_68,
      \buf_re_reg[0][10]\(1) => SU3_n_69,
      \buf_re_reg[0][10]\(0) => SU3_n_70,
      \buf_re_reg[0][14]\(3) => SU3_n_71,
      \buf_re_reg[0][14]\(2) => SU3_n_72,
      \buf_re_reg[0][14]\(1) => SU3_n_73,
      \buf_re_reg[0][14]\(0) => SU3_n_74,
      \buf_re_reg[0][15]\(15 downto 0) => su3_do_re(15 downto 0),
      \buf_re_reg[0][6]\(3) => SU3_n_63,
      \buf_re_reg[0][6]\(2) => SU3_n_64,
      \buf_re_reg[0][6]\(1) => SU3_n_65,
      \buf_re_reg[0][6]\(0) => SU3_n_66,
      clock => clock,
      do_en => do_en,
      do_im(15 downto 0) => do_im(15 downto 0),
      do_re(15 downto 0) => do_re(15 downto 0),
      reset => reset,
      su3_do_en => su3_do_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fft128_0_0 is
  port (
    clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    di_en : in STD_LOGIC;
    di_re : in STD_LOGIC_VECTOR ( 15 downto 0 );
    di_im : in STD_LOGIC_VECTOR ( 15 downto 0 );
    do_en : out STD_LOGIC;
    do_re : out STD_LOGIC_VECTOR ( 15 downto 0 );
    do_im : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_fft128_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_fft128_0_0 : entity is "system_fft128_0_0,fft128,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_fft128_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_fft128_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_fft128_0_0 : entity is "fft128,Vivado 2018.3";
end system_fft128_0_0;

architecture STRUCTURE of system_fft128_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clock : signal is "xilinx.com:signal:clock:1.0 clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clock : signal is "XIL_INTERFACENAME clock, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.system_fft128_0_0_fft128
     port map (
      clock => clock,
      di_en => di_en,
      di_im(15 downto 0) => di_im(15 downto 0),
      di_re(15 downto 0) => di_re(15 downto 0),
      do_en => do_en,
      do_im(15 downto 0) => do_im(15 downto 0),
      do_re(15 downto 0) => do_re(15 downto 0),
      reset => reset
    );
end STRUCTURE;
