<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: mem/cache/base.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2de8987802321a9d5e743b7f5a980a44.html">mem</a></li><li class="navelem"><a class="el" href="dir_68e1670d4c2e08eb7966dfdf3f7580e2.html">cache</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">base.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mem_2cache_2base_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2013, 2018-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Erik Hallnor</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          Nikos Nikoleris</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2cache_2base_8hh.html">mem/cache/base.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="compiler_8hh.html">base/compiler.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;debug/Cache.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;debug/CacheComp.hh&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;debug/CachePort.hh&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;debug/CacheRepl.hh&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;debug/CacheVerbose.hh&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2cache_2compressors_2base_8hh.html">mem/cache/compressors/base.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mshr_8hh.html">mem/cache/mshr.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2cache_2prefetch_2base_8hh.html">mem/cache/prefetch/base.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="queue__entry_8hh.html">mem/cache/queue_entry.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="super__blk_8hh.html">mem/cache/tags/super_blk.hh</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;params/BaseCache.hh&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;params/WriteAllocator.hh&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2core_8hh.html">sim/core.hh</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html#adfeb2ae8bd20962d64cc6ddcabc8a2cb">   69</a></span>&#160;<a class="code" href="classBaseCache_1_1CacheSlavePort.html#adfeb2ae8bd20962d64cc6ddcabc8a2cb">BaseCache::CacheSlavePort::CacheSlavePort</a>(<span class="keyword">const</span> std::string &amp;_name,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                          <a class="code" href="classBaseCache.html">BaseCache</a> *_cache,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                          <span class="keyword">const</span> std::string &amp;_label)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    : <a class="code" href="classQueuedSlavePort.html">QueuedSlavePort</a>(_name, _cache, queue),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      queue(*_cache, *this, true, _label),</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      blocked(false), mustSendRetry(false),</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      sendRetryEvent([this]{ <a class="code" href="classBaseCache_1_1CacheSlavePort.html#a6b55e89ee43a569b6297fe5f36ce76e2">processSendRetry</a>(); }, _name)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classBaseCache.html#ae4752a116f19bbd9aad4aa40303b7b1e">   79</a></span>&#160;<a class="code" href="classBaseCache.html#ae4752a116f19bbd9aad4aa40303b7b1e">BaseCache::BaseCache</a>(<span class="keyword">const</span> BaseCacheParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>, <span class="keywordtype">unsigned</span> blk_size)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    : <a class="code" href="classClockedObject.html">ClockedObject</a>(p),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a> (p-&gt;<a class="code" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">name</a> + <span class="stringliteral">&quot;.cpu_side&quot;</span>, this, <span class="stringliteral">&quot;CpuSidePort&quot;</span>),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>(p-&gt;<a class="code" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">name</a> + <span class="stringliteral">&quot;.mem_side&quot;</span>, this, <span class="stringliteral">&quot;MemSidePort&quot;</span>),</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>(<span class="stringliteral">&quot;MSHRs&quot;</span>, p-&gt;mshrs, 0, p-&gt;demand_mshr_reserve), <span class="comment">// see below</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>(<span class="stringliteral">&quot;write buffer&quot;</span>, p-&gt;write_buffers, p-&gt;mshrs), <span class="comment">// see below</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>(p-&gt;<a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>),</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>(p-&gt;<a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>),</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>(p-&gt;<a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>),</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a>(p-&gt;write_allocator),</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <a class="code" href="classBaseCache.html#a2bc94d2599be5ffddfdfeb84511089fa">writebackClean</a>(p-&gt;writeback_clean),</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <a class="code" href="classBaseCache.html#a3f437b2c91f3ac9c0712b2b3e73871e0">tempBlockWriteback</a>(nullptr),</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <a class="code" href="classBaseCache.html#a5fe7b0fbb53ce65b98a8b0715cd5ec3a">writebackTempBlockAtomicEvent</a>([this]{ <a class="code" href="classBaseCache.html#ab8c6b35704c18805d15e0c3af97258a5">writebackTempBlockAtomic</a>(); },</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                    <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>(), <span class="keyword">false</span>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                    <a class="code" href="classEventBase.html#ab8a9ee7d5b2058cce35fed239ad412af">EventBase::Delayed_Writeback_Pri</a>),</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>(blk_size),</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <a class="code" href="classBaseCache.html#a8426e8964f5df5173130903a39323e62">lookupLatency</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tag_latency),</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <a class="code" href="classBaseCache.html#a4211cc1885d9b59f563abc4354737b26">dataLatency</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;data_latency),</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <a class="code" href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">forwardLatency</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tag_latency),</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <a class="code" href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">fillLatency</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;data_latency),</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <a class="code" href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">responseLatency</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;response_latency),</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <a class="code" href="classBaseCache.html#abe51dd667594a0a1302067450334b3e8">sequentialAccess</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;sequential_access),</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <a class="code" href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">numTarget</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tgts_per_mshr),</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <a class="code" href="classBaseCache.html#a3323765bca93664072cbf0c03b25247a">forwardSnoops</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <a class="code" href="classBaseCache.html#ac3d540c1c7f35d32db46e82155fa771d">clusivity</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;clusivity),</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <a class="code" href="classBaseCache.html#a626c1023df0c20d932f99843c4accb30">isReadOnly</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;is_read_only),</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <a class="code" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">blocked</a>(0),</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <a class="code" href="classBaseCache.html#a680f2910da959f01f85e09740e72e53d">order</a>(0),</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <a class="code" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">noTargetMSHR</a>(<span class="keyword">nullptr</span>),</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <a class="code" href="classBaseCache.html#a02554355646a2ae8c8deecb68b2d9bce">missCount</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;max_miss_count),</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <a class="code" href="classBaseCache.html#ad1d4e0e25482f70d23ef650555be7970">addrRanges</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;addr_ranges.begin(), <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;addr_ranges.end()),</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;system),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>(*<span class="keyword">this</span>)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// the MSHR queue has no reserve entries as we check the MSHR</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="comment">// queue on every single allocation, whereas the write queue has</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="comment">// as many reserve entries as we have MSHRs, since every MSHR may</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">// eventually require a writeback, and we do not check the write</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">// buffer before committing to an MSHR</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">// forward snoops is overridden in init() once we can query</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="comment">// whether the connected master is actually snooping or not</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a> = <span class="keyword">new</span> <a class="code" href="classTempCacheBlk.html">TempCacheBlk</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#ae797c35ffdd8122d21e4b5b711b6b19b">tagsInit</a>();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>-&gt;<a class="code" href="classBasePrefetcher.html#aa44afe96fd8e7ea9df794b29b20f5c8b">setCache</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classBaseCache.html#ac478c17d31d42cc43836e6eeec728820">  129</a></span>&#160;<a class="code" href="classBaseCache.html#ac478c17d31d42cc43836e6eeec728820">BaseCache::~BaseCache</a>()</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keyword">delete</span> <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html#ae47979e97ad652910269981eb6351d30">  135</a></span>&#160;<a class="code" href="classBaseCache_1_1CacheSlavePort.html#ae47979e97ad652910269981eb6351d30">BaseCache::CacheSlavePort::setBlocked</a>()</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    assert(!<a class="code" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">blocked</a>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CachePort, <span class="stringliteral">&quot;Port is blocking new requests\n&quot;</span>);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">blocked</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">// if we already scheduled a retry in this cycle, but it has not yet</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// happened, cancel it</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">if</span> (sendRetryEvent.scheduled()) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        owner.deschedule(sendRetryEvent);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CachePort, <span class="stringliteral">&quot;Port descheduled retry\n&quot;</span>);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        mustSendRetry = <span class="keyword">true</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html#abce29a2806ed85ea0bc761f394c6c3da">  150</a></span>&#160;<a class="code" href="classBaseCache_1_1CacheSlavePort.html#abce29a2806ed85ea0bc761f394c6c3da">BaseCache::CacheSlavePort::clearBlocked</a>()</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    assert(<a class="code" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">blocked</a>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CachePort, <span class="stringliteral">&quot;Port is accepting new requests\n&quot;</span>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">blocked</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">if</span> (mustSendRetry) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="comment">// @TODO: need to find a better time (next cycle?)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        owner.schedule(sendRetryEvent, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + 1);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html#a6b55e89ee43a569b6297fe5f36ce76e2">  162</a></span>&#160;<a class="code" href="classBaseCache_1_1CacheSlavePort.html#a6b55e89ee43a569b6297fe5f36ce76e2">BaseCache::CacheSlavePort::processSendRetry</a>()</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CachePort, <span class="stringliteral">&quot;Port is sending retry\n&quot;</span>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// reset the flag and call retry</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    mustSendRetry = <span class="keyword">false</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    sendRetryReq();</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">  172</a></span>&#160;<a class="code" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">BaseCache::regenerateBlkAddr</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a>* blk)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">if</span> (blk != <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>) {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#a78b849c04512773e862662f7c01d3767">regenerateBlkAddr</a>(blk);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>-&gt;<a class="code" href="classTempCacheBlk.html#a3e0a27a790973a1e34b23cf782e83f20">getAddr</a>();</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classBaseCache.html#a0806a2630c7445f0add14ea3273e3547">  182</a></span>&#160;<a class="code" href="classBaseCache.html#a0806a2630c7445f0add14ea3273e3547">BaseCache::init</a>()</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>.<a class="code" href="classPort.html#a7a6e9cd272a3a45c147cae34067f5e77">isConnected</a>() || !<a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classPort.html#a7a6e9cd272a3a45c147cae34067f5e77">isConnected</a>())</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Cache ports on %s are not connected\n&quot;</span>, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>.<a class="code" href="classSlavePort.html#ad4a55d475df59b897ad8fa183dd4c1d6">sendRangeChange</a>();</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="classBaseCache.html#a3323765bca93664072cbf0c03b25247a">forwardSnoops</a> = <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>.<a class="code" href="classSlavePort.html#a4b207ec12e29557c7675b95d8b8b722c">isSnooping</a>();</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<a class="code" href="classPort.html">Port</a> &amp;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classBaseCache.html#a85cf2f1ae0f1fb07cb079859a4509d9f">  191</a></span>&#160;<a class="code" href="classBaseCache.html#a85cf2f1ae0f1fb07cb079859a4509d9f">BaseCache::getPort</a>(<span class="keyword">const</span> std::string &amp;if_name, <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">if</span> (if_name == <span class="stringliteral">&quot;mem_side&quot;</span>) {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (if_name == <span class="stringliteral">&quot;cpu_side&quot;</span>) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    }  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">ClockedObject::getPort</a>(if_name, idx);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classBaseCache.html#a73b405884d22af4cb441c8bedbaa943d">  203</a></span>&#160;<a class="code" href="classBaseCache.html#a73b405884d22af4cb441c8bedbaa943d">BaseCache::inRange</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a> : <a class="code" href="classBaseCache.html#ad1d4e0e25482f70d23ef650555be7970">addrRanges</a>) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.contains(addr)) {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;       }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classBaseCache.html#a445260a19a1239f2a9072d075e0bed20">  214</a></span>&#160;<a class="code" href="classBaseCache.html#a445260a19a1239f2a9072d075e0bed20">BaseCache::handleTimingReqHit</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> request_time)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">needsResponse</a>()) {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="comment">// These delays should have been consumed by now</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> == 0);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> == 0);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ad570f51a677a215d45a1d04b00cbb8f6">makeTimingResponse</a>();</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="comment">// In this case we are considering request_time that takes</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="comment">// into account the delay of the xbar, if any, and just</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="comment">// lat, neglecting responseLatency, modelling hit latency</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="comment">// just as the value of lat overriden by access(), which calls</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="comment">// the calculateAccessLatency() function.</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>.<a class="code" href="classQueuedSlavePort.html#a99f59dcf30fb949b9c2ff72928e23a97">schedTimingResp</a>(pkt, request_time);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s satisfied %s, no response needed\n&quot;</span>, __func__,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="comment">// queue the packet for deletion, as the sending cache is</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="comment">// still relying on it; if the block is found in access(),</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="comment">// CleanEvict and Writeback messages will be deleted</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="comment">// here as well</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <a class="code" href="classBaseCache.html#a1ca69771c34fd192e1e1ef2684829d35">pendingDelete</a>.reset(pkt);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    }</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;}</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classBaseCache.html#a925a6f776789b397ff8a0f75606eee5a">  242</a></span>&#160;<a class="code" href="classBaseCache.html#a21834cba4bc4554ec53f09e54adb41dc">BaseCache::handleTimingReqMiss</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classMSHR.html">MSHR</a> *mshr, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                               <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> request_time)</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;{</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a> &amp;&amp;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        pkt &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>() &amp;&amp; !pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;isUncacheable()) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a>-&gt;<a class="code" href="classWriteAllocator.html#ab3fe8aa801c01a5b4fed500e2020e7d4">updateMode</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>(),</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                   pkt-&gt;<a class="code" href="classPacket.html#ad143614d376622e093aaf4324106bed1">getBlockAddr</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>));</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">if</span> (mshr) {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="comment">//@todo remove hw_pf here</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <span class="comment">// Coalesce unless it was a software prefetch (see above).</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">if</span> (pkt) {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            assert(!pkt-&gt;<a class="code" href="classPacket.html#a2875abee78be7cb12a52829cd793213d">isWriteback</a>());</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            <span class="comment">// CleanEvicts corresponding to blocks which have</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;            <span class="comment">// outstanding requests in MSHRs are simply sunk here</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a58167cfcc19a813e813b3b7c47697a97">MemCmd::CleanEvict</a>) {</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                <a class="code" href="classBaseCache.html#a1ca69771c34fd192e1e1ef2684829d35">pendingDelete</a>.reset(pkt);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b">MemCmd::WriteClean</a>) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                <span class="comment">// A WriteClean should never coalesce with any</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                <span class="comment">// outstanding cache maintenance requests.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                <span class="comment">// We use forward_time here because there is an</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                <span class="comment">// uncached memory write, forwarded to WriteBuffer.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                <a class="code" href="classBaseCache.html#a127842094ea1e2a25d3d77515ac8fb8c">allocateWriteBuffer</a>(pkt, forward_time);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s coalescing MSHR for %s\n&quot;</span>, __func__,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                        pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                assert(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId() &lt; <a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>());</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">cmdStats</a>(pkt).<a class="code" href="structBaseCache_1_1CacheCmdStats.html#a35ade525982f4a066e7e6c07458947b0">mshr_hits</a>[pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()]++;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                <span class="comment">// We use forward_time here because it is the same</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                <span class="comment">// considering new targets. We have multiple</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                <span class="comment">// requests for the same address here. It</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                <span class="comment">// specifies the latency to allocate an internal</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                <span class="comment">// buffer and to schedule an event to the queued</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                <span class="comment">// port and also takes into account the additional</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                <span class="comment">// delay of the xbar.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                mshr-&gt;<a class="code" href="classMSHR.html#aeef50cd983f697cb45e2c84bb461c08b">allocateTarget</a>(pkt, forward_time, <a class="code" href="classBaseCache.html#a680f2910da959f01f85e09740e72e53d">order</a>++,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                     <a class="code" href="classBaseCache.html#a31c0f109a68ddc0159af380daab29313">allocOnFill</a>(pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a>));</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                <span class="keywordflow">if</span> (mshr-&gt;<a class="code" href="classMSHR.html#aa1f81da9420760d3ed245ea86d68853b">getNumTargets</a>() == <a class="code" href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">numTarget</a>) {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                    <a class="code" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">noTargetMSHR</a> = mshr;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                    <a class="code" href="classBaseCache.html#a45c4807bac491875320686b49466e042">setBlocked</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">Blocked_NoTargets</a>);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                    <span class="comment">// need to be careful with this... if this mshr isn&#39;t</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                    <span class="comment">// ready yet (i.e. time &gt; curTick()), we don&#39;t want to</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                    <span class="comment">// move it ahead of mshrs that are ready</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                    <span class="comment">// mshrQueue.moveToFront(mshr);</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <span class="comment">// no MSHR</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId() &lt; <a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>());</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">cmdStats</a>(pkt).<a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">mshr_misses</a>[pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()]++;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#aee3d51b535ec42973453f5584dc16cb6">isEviction</a>() || pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b">MemCmd::WriteClean</a>) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            <span class="comment">// We use forward_time here because there is an</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;            <span class="comment">// writeback or writeclean, forwarded to WriteBuffer.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            <a class="code" href="classBaseCache.html#a127842094ea1e2a25d3d77515ac8fb8c">allocateWriteBuffer</a>(pkt, forward_time);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;            <span class="keywordflow">if</span> (blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>()) {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                <span class="comment">// If we have a write miss to a valid block, we</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                <span class="comment">// need to mark the block non-readable.  Otherwise</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                <span class="comment">// if we allow reads while there&#39;s an outstanding</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                <span class="comment">// write miss, the read could return stale data</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                <span class="comment">// out of the cache block... a more aggressive</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                <span class="comment">// system could detect the overlap (if any) and</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                <span class="comment">// forward data out of the MSHRs, but we don&#39;t do</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                <span class="comment">// that yet.  Note that we do need to leave the</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                <span class="comment">// block valid so that it stays in the cache, in</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                <span class="comment">// case we get an upgrade response (and hence no</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                <span class="comment">// new data) when the write miss completes.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                <span class="comment">// As long as CPUs do proper store/load forwarding</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                <span class="comment">// internally, and have a sufficiently weak memory</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                <span class="comment">// model, this is probably unnecessary, but at some</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                <span class="comment">// point it must have seemed like we needed it...</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                assert((pkt-&gt;<a class="code" href="classPacket.html#a85a63311f59c1582ba8a4419e14dfb94">needsWritable</a>() &amp;&amp; !blk-&gt;<a class="code" href="classCacheBlk.html#a5b96ffe21d9ff58bba7ca97cf836ac2f">isWritable</a>()) ||</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                       pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;isCacheMaintenance());</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1ac413eacf0a0c4c85665e24fc3138ad50">BlkReadable</a>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            }</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            <span class="comment">// Here we are using forward_time, modelling the latency of</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            <span class="comment">// a miss (outbound) just as forwardLatency, neglecting the</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;            <span class="comment">// lookupLatency component.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;            <a class="code" href="classBaseCache.html#a2c63511e80262cb3bfa17482dc077eff">allocateMissBuffer</a>(pkt, forward_time);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="classBaseCache.html#a6fef050591b3c4e9a418f6141ab94b06">  337</a></span>&#160;<a class="code" href="classBaseCache.html#a6fef050591b3c4e9a418f6141ab94b06">BaseCache::recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="comment">// anything that is merely forwarded pays for the forward latency and</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="comment">// the delay provided by the crossbar</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time = <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">forwardLatency</a>) + pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> lat;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordtype">bool</span> satisfied = <span class="keyword">false</span>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <a class="code" href="classstd_1_1list.html">PacketList</a> writebacks;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        <span class="comment">// Note that lat is passed by reference here. The function</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        <span class="comment">// access() will set the lat value.</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        satisfied = <a class="code" href="classBaseCache.html#a999198287ea681d5adada8ebc6a3ea32">access</a>(pkt, blk, lat, writebacks);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <span class="comment">// After the evicted blocks are selected, they must be forwarded</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        <span class="comment">// to the write buffer to ensure they logically precede anything</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <span class="comment">// happening below</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <a class="code" href="classBaseCache.html#ab0535c733a947b3c375f796fab24a150">doWritebacks</a>(writebacks, <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(lat + <a class="code" href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">forwardLatency</a>));</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="comment">// Here we charge the headerDelay that takes into account the latencies</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="comment">// of the bus, if the packet comes from it.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="comment">// The latency charged is just the value set by the access() function.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="comment">// In case of a hit we are neglecting response latency.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="comment">// In case of a miss we are neglecting forward latency.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> request_time = <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(lat);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">// Here we reset the timing of the packet.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> = pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> = 0;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">if</span> (satisfied) {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="comment">// notify before anything else as later handleTimingReqHit might turn</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <span class="comment">// the packet in a response</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <a class="code" href="classBaseCache.html#a0de5edddc93ec40a74c35c184c35d2eb">ppHit</a>-&gt;notify(pkt);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a> &amp;&amp; blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#aae42f0351a21c65080743e52356e261e">wasPrefetched</a>()) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1aa64aeb976bf10b41a7c383f0035f753b">BlkHWPrefetched</a>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        }</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="classBaseCache.html#a445260a19a1239f2a9072d075e0bed20">handleTimingReqHit</a>(pkt, blk, request_time);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <a class="code" href="classBaseCache.html#a21834cba4bc4554ec53f09e54adb41dc">handleTimingReqMiss</a>(pkt, blk, forward_time, request_time);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <a class="code" href="classBaseCache.html#a83c68c6576f53c4029f454e853993533">ppMiss</a>-&gt;notify(pkt);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    }</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>) {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="comment">// track time of availability of next prefetch, if any</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> next_pf_time = <a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>-&gt;<a class="code" href="classBasePrefetcher.html#a4f3413377606b989454d782e886424aa">nextPrefetchReadyTime</a>();</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="keywordflow">if</span> (next_pf_time != <a class="code" href="base_2types_8hh.html#abe940b1b328825e234da719447e15ca5">MaxTick</a>) {</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;            <a class="code" href="classBaseCache.html#a03419adaca086ddc8bf8c76fcc3b646d">schedMemSideSendEvent</a>(next_pf_time);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        }</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;}</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classBaseCache.html#ac644dbc9b60d9dc8855db2fa8e468d27">  393</a></span>&#160;<a class="code" href="classBaseCache.html#ac644dbc9b60d9dc8855db2fa8e468d27">BaseCache::handleUncacheableWriteResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;{</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> completion_time = <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">responseLatency</a>) +</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> + pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="comment">// Reset the bus additional time as it is now accounted for</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> = pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> = 0;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>.<a class="code" href="classQueuedSlavePort.html#a99f59dcf30fb949b9c2ff72928e23a97">schedTimingResp</a>(pkt, completion_time);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;}</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="classBaseCache.html#ab5bcd5e38bcedee9ddf234aebd4f1188">  405</a></span>&#160;<a class="code" href="classBaseCache.html#ab5bcd5e38bcedee9ddf234aebd4f1188">BaseCache::recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;{</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">isResponse</a>());</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">// all header delay should be paid for by the crossbar, unless</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="comment">// this is a prefetch response from above</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> != 0 &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> != <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102adaee4eac9ff880d992f4023aeb9c4096">MemCmd::HardPFResp</a>,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;             <span class="stringliteral">&quot;%s saw a non-zero packet delay\n&quot;</span>, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> is_error = pkt-&gt;<a class="code" href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">isError</a>();</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">if</span> (is_error) {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s: Cache received %s with error\n&quot;</span>, __func__,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    }</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s: Handling response %s\n&quot;</span>, __func__,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="comment">// if this is a write, we should be looking at an uncacheable</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="comment">// write</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()) {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;isUncacheable());</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        <a class="code" href="classBaseCache.html#ac644dbc9b60d9dc8855db2fa8e468d27">handleUncacheableWriteResp</a>(pkt);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">// we have dealt with any (uncacheable) writes above, from here on</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="comment">// we know we are dealing with an MSHR due to a miss or a prefetch</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="classMSHR.html">MSHR</a> *mshr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classMSHR.html">MSHR</a>*<span class="keyword">&gt;</span>(pkt-&gt;<a class="code" href="classPacket.html#af6ab9a18584eefa18e4c2b41f208b8e6">popSenderState</a>());</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    assert(mshr);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">if</span> (mshr == <a class="code" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">noTargetMSHR</a>) {</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        <span class="comment">// we always clear at least one target</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <a class="code" href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d">clearBlocked</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">Blocked_NoTargets</a>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <a class="code" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">noTargetMSHR</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    }</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="comment">// Initial target is used just for stats</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keyword">const</span> <a class="code" href="classQueueEntry_1_1Target.html">QueueEntry::Target</a> *initial_tgt = mshr-&gt;<a class="code" href="classMSHR.html#a7725b678533e1358d32a6f282ac7d0e9">getTarget</a>();</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> miss_latency = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() - initial_tgt-&gt;<a class="code" href="classQueueEntry_1_1Target.html#a17ba29bcd3bc3136db4859914440d3d1">recvTime</a>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;isUncacheable()) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId() &lt; <a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>());</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">cmdStats</a>(initial_tgt-&gt;<a class="code" href="classQueueEntry_1_1Target.html#ae06404d0ff367904de893118ee4200f8">pkt</a>)</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;            .<a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5c48e023106681c79eb0e07d84247c8c">mshr_uncacheable_lat</a>[pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()] += miss_latency;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId() &lt; <a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>());</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">cmdStats</a>(initial_tgt-&gt;<a class="code" href="classQueueEntry_1_1Target.html#ae06404d0ff367904de893118ee4200f8">pkt</a>)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;            .<a class="code" href="structBaseCache_1_1CacheCmdStats.html#aebc04cc1dedda0f0f96fbccc846f54a3">mshr_miss_latency</a>[pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()] += miss_latency;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    }</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <a class="code" href="classstd_1_1list.html">PacketList</a> writebacks;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordtype">bool</span> is_fill = !mshr-&gt;<a class="code" href="classMSHR.html#a1deb4f9b2b6e6c4a2e99503525b15a0c">isForward</a> &amp;&amp;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        (pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>() || pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a26697e94c797b12bbfa4bca93b01a3d3">MemCmd::UpgradeResp</a> ||</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;         mshr-&gt;<a class="code" href="classMSHR.html#a5cef34cf3ba86780bb68f214d34f0925">wasWholeLineWrite</a>);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">// make sure that if the mshr was due to a whole line write then</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="comment">// the response is an invalidation</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    assert(!mshr-&gt;<a class="code" href="classMSHR.html#a5cef34cf3ba86780bb68f214d34f0925">wasWholeLineWrite</a> || pkt-&gt;<a class="code" href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">isInvalidate</a>());</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk = <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#a96fb824e9b8f6db2bcd816b82327f1de">findBlock</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>());</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">if</span> (is_fill &amp;&amp; !is_error) {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Block for addr %#llx being updated in Cache\n&quot;</span>,</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">bool</span> allocate = (<a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a> &amp;&amp; mshr-&gt;<a class="code" href="classMSHR.html#a5cef34cf3ba86780bb68f214d34f0925">wasWholeLineWrite</a>) ?</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;            <a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a>-&gt;<a class="code" href="classWriteAllocator.html#a5458e44cd3a458d64c2c9106d6f8a191">allocate</a>() : mshr-&gt;<a class="code" href="classMSHR.html#a0a16f5c99e27fea90c211e834896e22d">allocOnFill</a>();</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        blk = <a class="code" href="classBaseCache.html#a22f96dd31e7b45875dadc09783afe325">handleFill</a>(pkt, blk, writebacks, allocate);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        assert(blk != <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <a class="code" href="classBaseCache.html#adc0a86c7c8f60485e1df7260f36f7710">ppFill</a>-&gt;notify(pkt);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    }</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">if</span> (blk &amp;&amp; blk-&gt;isValid() &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#ad1382602367d7ce5546d941e7bb13d8f">isClean</a>() &amp;&amp; !pkt-&gt;<a class="code" href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">isInvalidate</a>()) {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <span class="comment">// The block was marked not readable while there was a pending</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="comment">// cache maintenance operation, restore its flag.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        blk-&gt;status |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1ac413eacf0a0c4c85665e24fc3138ad50">BlkReadable</a>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <span class="comment">// This was a cache clean operation (without invalidate)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="comment">// and we have a copy of the block already. Since there</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <span class="comment">// is no invalidation, we can promote targets that don&#39;t</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        <span class="comment">// require a writable copy</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        mshr-&gt;<a class="code" href="classMSHR.html#aa3c2715ba77e29f6a53db68b978703bc">promoteReadable</a>();</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordflow">if</span> (blk &amp;&amp; blk-&gt;isWritable() &amp;&amp; !pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;isCacheInvalidate()) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <span class="comment">// If at this point the referenced block is writable and the</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <span class="comment">// response is not a cache invalidate, we promote targets that</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        <span class="comment">// were deferred as we couldn&#39;t guarrantee a writable copy</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        mshr-&gt;<a class="code" href="classMSHR.html#a368418ca85b26a0d65b2d9ad4fe9fd91">promoteWritable</a>();</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    }</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <a class="code" href="classBaseCache.html#a2a7bd39e1bdc01a0e6435bdbd5a0742d">serviceMSHRTargets</a>(mshr, pkt, blk);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordflow">if</span> (mshr-&gt;<a class="code" href="classMSHR.html#a8edd0ff452799be2a43166bb264ea1b4">promoteDeferredTargets</a>()) {</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <span class="comment">// avoid later read getting stale data while write miss is</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <span class="comment">// outstanding.. see comment in timingAccess()</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        <span class="keywordflow">if</span> (blk) {</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;            blk-&gt;status &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1ac413eacf0a0c4c85665e24fc3138ad50">BlkReadable</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classMSHRQueue.html#ac5031e6524ca790de2446f73b6da0fba">markPending</a>(mshr);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        <a class="code" href="classBaseCache.html#a03419adaca086ddc8bf8c76fcc3b646d">schedMemSideSendEvent</a>(<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>() + pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        <span class="comment">// while we deallocate an mshr from the queue we still have to</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        <span class="comment">// check the isFull condition before and after as we might</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <span class="comment">// have been using the reserved entries already</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">bool</span> was_full = <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">isFull</a>();</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#adeecccff37663a13090fb1a20bc02022">deallocate</a>(mshr);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <span class="keywordflow">if</span> (was_full &amp;&amp; !<a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">isFull</a>()) {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;            <a class="code" href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d">clearBlocked</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">Blocked_NoMSHRs</a>);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        }</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        <span class="comment">// Request the bus for a prefetch if this deallocation freed enough</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="comment">// MSHRs for a prefetch to take place</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a> &amp;&amp; <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classMSHRQueue.html#a0e0217db77f8809a67cbb1660d72d196">canPrefetch</a>()) {</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;            <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> next_pf_time = std::max(<a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>-&gt;<a class="code" href="classBasePrefetcher.html#a4f3413377606b989454d782e886424aa">nextPrefetchReadyTime</a>(),</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                                         <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>());</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;            <span class="keywordflow">if</span> (next_pf_time != <a class="code" href="base_2types_8hh.html#abe940b1b328825e234da719447e15ca5">MaxTick</a>)</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                <a class="code" href="classBaseCache.html#a03419adaca086ddc8bf8c76fcc3b646d">schedMemSideSendEvent</a>(next_pf_time);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        }</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    }</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="comment">// if we used temp block, check to see if its valid and then clear it out</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">if</span> (blk == <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a> &amp;&amp; <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>()) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <a class="code" href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">evictBlock</a>(blk, writebacks);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time = <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">forwardLatency</a>) + pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">// copy writebacks to write buffer</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <a class="code" href="classBaseCache.html#ab0535c733a947b3c375f796fab24a150">doWritebacks</a>(writebacks, forward_time);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheVerbose, <span class="stringliteral">&quot;%s: Leaving with %s\n&quot;</span>, __func__, pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keyword">delete</span> pkt;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;}</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="classBaseCache.html#a66e6a1d30ed498335b4e115e3806b021">  543</a></span>&#160;<a class="code" href="classBaseCache.html#a66e6a1d30ed498335b4e115e3806b021">BaseCache::recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">// should assert here that there are no outstanding MSHRs or</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="comment">// writebacks... that would mean that someone used an atomic</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="comment">// access in timing mode</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">// We use lookupLatency here because it is used to specify the latency</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="comment">// to access.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> lat = <a class="code" href="classBaseCache.html#a8426e8964f5df5173130903a39323e62">lookupLatency</a>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <a class="code" href="classstd_1_1list.html">PacketList</a> writebacks;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordtype">bool</span> satisfied = <a class="code" href="classBaseCache.html#a999198287ea681d5adada8ebc6a3ea32">access</a>(pkt, blk, lat, writebacks);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ad1382602367d7ce5546d941e7bb13d8f">isClean</a>() &amp;&amp; blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>()) {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        <span class="comment">// A cache clean opearation is looking for a dirty</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <span class="comment">// block. If a dirty block is encountered a WriteClean</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <span class="comment">// will update any copies to the path to the memory</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        <span class="comment">// until the point of reference.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheVerbose, <span class="stringliteral">&quot;%s: packet %s found block: %s\n&quot;</span>,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                __func__, pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>(), blk-&gt;<a class="code" href="classCacheBlk.html#abe5628afb5acaa599cf1f3703b027f3f">print</a>());</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> wb_pkt = <a class="code" href="classBaseCache.html#a61e8516f11811b2861cdf8e627cccf2d">writecleanBlk</a>(blk, pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getDest(), pkt-&gt;<a class="code" href="classPacket.html#af720e740227e1083a16fc188cc7f22b4">id</a>);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        writebacks.push_back(wb_pkt);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#adfa0fbd34b0d03fbee86a1df3c81c5c1">setSatisfied</a>();</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    }</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="comment">// handle writebacks resulting from the access here to ensure they</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="comment">// logically precede anything happening below</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <a class="code" href="classBaseCache.html#ab45e7a22be13e50571c6d0b2609d0f98">doWritebacksAtomic</a>(writebacks);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    assert(writebacks.empty());</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">if</span> (!satisfied) {</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        lat += <a class="code" href="classBaseCache.html#a01cf3c120e9714aa6a318a190acbd186">handleAtomicReqMiss</a>(pkt, blk, writebacks);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    }</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="comment">// Note that we don&#39;t invoke the prefetcher at all in atomic mode.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="comment">// It&#39;s not clear how to do it properly, particularly for</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="comment">// prefetchers that aggressively generate prefetch candidates and</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="comment">// rely on bandwidth contention to throttle them; these will tend</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="comment">// to pollute the cache in atomic mode since there is no bandwidth</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="comment">// contention.  If we ever do want to enable prefetching in atomic</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="comment">// mode, though, this is the place to do it... see timingAccess()</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="comment">// for an example (though we&#39;d want to issue the prefetch(es)</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="comment">// immediately rather than calling requestMemSideBus() as we do</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">// there).</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="comment">// do any writebacks resulting from the response handling</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <a class="code" href="classBaseCache.html#ab45e7a22be13e50571c6d0b2609d0f98">doWritebacksAtomic</a>(writebacks);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="comment">// if we used temp block, check to see if its valid and if so</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="comment">// clear it out, but only do so after the call to recvAtomic is</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="comment">// finished so that any downstream observers (such as a snoop</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="comment">// filter), first see the fill, and only then see the eviction</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">if</span> (blk == <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a> &amp;&amp; <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>()) {</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        <span class="comment">// the atomic CPU calls recvAtomic for fetch and load/store</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        <span class="comment">// sequentuially, and we may already have a tempBlock</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        <span class="comment">// writeback from the fetch that we have not yet sent</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a3f437b2c91f3ac9c0712b2b3e73871e0">tempBlockWriteback</a>) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;            <span class="comment">// if that is the case, write the prevoius one back, and</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;            <span class="comment">// do not schedule any new event</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;            <a class="code" href="classBaseCache.html#ab8c6b35704c18805d15e0c3af97258a5">writebackTempBlockAtomic</a>();</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;            <span class="comment">// the writeback/clean eviction happens after the call to</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;            <span class="comment">// recvAtomic has finished (but before any successive</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;            <span class="comment">// calls), so that the response handling from the fill is</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;            <span class="comment">// allowed to happen first</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;            <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classBaseCache.html#a5fe7b0fbb53ce65b98a8b0715cd5ec3a">writebackTempBlockAtomicEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        }</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        <a class="code" href="classBaseCache.html#a3f437b2c91f3ac9c0712b2b3e73871e0">tempBlockWriteback</a> = <a class="code" href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">evictBlock</a>(blk);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    }</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">needsResponse</a>()) {</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#a79f71e6885712d4951e70eaba2e364cb">makeAtomicResponse</a>();</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    }</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">return</span> lat * <a class="code" href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">clockPeriod</a>();</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;}</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="classBaseCache.html#a54f1ca1a176209a5678aac8c457ff0ee">  623</a></span>&#160;<a class="code" href="classBaseCache.html#a54f1ca1a176209a5678aac8c457ff0ee">BaseCache::functionalAccess</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <span class="keywordtype">bool</span> from_cpu_side)</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;{</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> blk_addr = pkt-&gt;<a class="code" href="classPacket.html#ad143614d376622e093aaf4324106bed1">getBlockAddr</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordtype">bool</span> is_secure = pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>();</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk = <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#a96fb824e9b8f6db2bcd816b82327f1de">findBlock</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(), is_secure);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <a class="code" href="classMSHR.html">MSHR</a> *mshr = <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(blk_addr, is_secure);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#abf1a177ee6ddce59da49869cfeecc7bc">pushLabel</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <a class="code" href="classCacheBlkPrintWrapper.html">CacheBlkPrintWrapper</a> cbpw(blk);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="comment">// Note that just because an L2/L3 has valid data doesn&#39;t mean an</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="comment">// L1 doesn&#39;t have a more up-to-date modified copy that still</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="comment">// needs to be found.  As a result we always update the request if</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="comment">// we have it, but only declare it satisfied if we are the owner.</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="comment">// see if we have data at all (owned or otherwise)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordtype">bool</span> have_data = blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>()</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#a18aaefcd9a94849f7b4956802e051046">trySatisfyFunctional</a>(&amp;cbpw, blk_addr, is_secure, <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>,</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                                     blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="comment">// data we have is dirty if marked as such or if we have an</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="comment">// in-service MSHR that is pending a modified line</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordtype">bool</span> have_dirty =</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        have_data &amp;&amp; (blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>() ||</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                      (mshr &amp;&amp; mshr-&gt;<a class="code" href="classQueueEntry.html#aca873412f8b089017b7f3bf1a88fbcb5">inService</a> &amp;&amp; mshr-&gt;<a class="code" href="classMSHR.html#adf243590ece325fbb9d05a36b060862c">isPendingModified</a>()));</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordtype">bool</span> done = have_dirty ||</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>.<a class="code" href="classQueuedSlavePort.html#a8e8d53e4d9596dd75770478de95515cb">trySatisfyFunctional</a>(pkt) ||</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#aa17ab8fe18800b7e4eeeaf6cbc92753a">trySatisfyFunctional</a>(pkt) ||</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        <a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>.<a class="code" href="classQueue.html#aa17ab8fe18800b7e4eeeaf6cbc92753a">trySatisfyFunctional</a>(pkt) ||</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classQueuedMasterPort.html#ab44fb7734f897b884bdcfd92a99c9ccc">trySatisfyFunctional</a>(pkt);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheVerbose, <span class="stringliteral">&quot;%s: %s %s%s%s\n&quot;</span>, __func__,  pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>(),</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;            (blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>()) ? <span class="stringliteral">&quot;valid &quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;            have_data ? <span class="stringliteral">&quot;data &quot;</span> : <span class="stringliteral">&quot;&quot;</span>, done ? <span class="stringliteral">&quot;done &quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="comment">// We&#39;re leaving the cache, so pop cache-&gt;name() label</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#ad28d4bd566aee12a370dc9180e064bea">popLabel</a>();</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">if</span> (done) {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#a51e1ba3f32ebb3c8be10cf9b58ca54e0">makeResponse</a>();</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="comment">// if it came as a request from the CPU side then make sure it</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        <span class="comment">// continues towards the memory side</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        <span class="keywordflow">if</span> (from_cpu_side) {</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;            <a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classMasterPort.html#a84190aa477270de3be5e87506f7103eb">sendFunctional</a>(pkt);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>.<a class="code" href="classSlavePort.html#a4b207ec12e29557c7675b95d8b8b722c">isSnooping</a>()) {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;            <span class="comment">// if it came from the memory side, it must be a snoop request</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;            <span class="comment">// and we should only forward it if we are forwarding snoops</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;            <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>.<a class="code" href="classSlavePort.html#a339071200ed705563c4e115476a9078e">sendFunctionalSnoop</a>(pkt);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        }</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    }</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;}</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="classBaseCache.html#a261a58c559c839c05e28bae729d9aadc">  680</a></span>&#160;<a class="code" href="classBaseCache.html#a261a58c559c839c05e28bae729d9aadc">BaseCache::cmpAndSwap</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;{</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ac9867cdbf0c0157b274dc11fe177a449">isRequest</a>());</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    uint64_t overwrite_val;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordtype">bool</span> overwrite_mem;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    uint64_t condition_val64;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    uint32_t condition_val32;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = pkt-&gt;<a class="code" href="classPacket.html#ae868effb4ada6beba486666a63304ec7">getOffset</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    uint8_t *blk_data = blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a> + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    assert(<span class="keyword">sizeof</span>(uint64_t) &gt;= pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>());</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    overwrite_mem = <span class="keyword">true</span>;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="comment">// keep a copy of our possible write value, and copy what is at the</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="comment">// memory address into the packet</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#ac508f4cb732d0f2f3c26d29fd1ad524f">writeData</a>((uint8_t *)&amp;overwrite_val);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#a758810a25a789ae0be9a461fd0bcf7e5">setData</a>(blk_data);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;isCondSwap()) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>() == <span class="keyword">sizeof</span>(uint64_t)) {</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;            condition_val64 = pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getExtraData();</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;            overwrite_mem = !std::memcmp(&amp;condition_val64, blk_data,</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                                         <span class="keyword">sizeof</span>(uint64_t));</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>() == <span class="keyword">sizeof</span>(uint32_t)) {</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;            condition_val32 = (uint32_t)pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getExtraData();</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;            overwrite_mem = !std::memcmp(&amp;condition_val32, blk_data,</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                         <span class="keyword">sizeof</span>(uint32_t));</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid size for conditional read/write\n&quot;</span>);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    }</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">if</span> (overwrite_mem) {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        std::memcpy(blk_data, &amp;overwrite_val, pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>());</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    }</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;}</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<a class="code" href="classQueueEntry.html">QueueEntry</a>*</div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="classBaseCache.html#afb4998578401b4aac6da04cb64474439">  720</a></span>&#160;<a class="code" href="classBaseCache.html#afb4998578401b4aac6da04cb64474439">BaseCache::getNextQueueEntry</a>()</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;{</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="comment">// Check both MSHR queue and write buffer for potential requests,</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="comment">// note that null does not mean there is no request, it could</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="comment">// simply be that it is not ready</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <a class="code" href="classMSHR.html">MSHR</a> *miss_mshr  = <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a32f274d2d73cde126e122da65ac05a3d">getNext</a>();</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <a class="code" href="classWriteQueueEntry.html">WriteQueueEntry</a> *wq_entry = <a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>.<a class="code" href="classQueue.html#a32f274d2d73cde126e122da65ac05a3d">getNext</a>();</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="comment">// If we got a write buffer request ready, first priority is a</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="comment">// full write buffer, otherwise we favour the miss requests</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">if</span> (wq_entry &amp;&amp; (<a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>.<a class="code" href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">isFull</a>() || !miss_mshr)) {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        <span class="comment">// need to search MSHR queue for conflicting earlier miss.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        <a class="code" href="classMSHR.html">MSHR</a> *conflict_mshr = <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a51dfe258c0984ba70eec943061df17e4">findPending</a>(wq_entry);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        <span class="keywordflow">if</span> (conflict_mshr &amp;&amp; conflict_mshr-&gt;<a class="code" href="classQueueEntry.html#aaa39ac485e8f2464dbafc9535f637441">order</a> &lt; wq_entry-&gt;<a class="code" href="classQueueEntry.html#aaa39ac485e8f2464dbafc9535f637441">order</a>) {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;            <span class="comment">// Service misses in order until conflict is cleared.</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;            <span class="keywordflow">return</span> conflict_mshr;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;            <span class="comment">// @todo Note that we ignore the ready time of the conflict here</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;        }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        <span class="comment">// No conflicts; issue write</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        <span class="keywordflow">return</span> wq_entry;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (miss_mshr) {</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        <span class="comment">// need to check for conflicting earlier writeback</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        <a class="code" href="classWriteQueueEntry.html">WriteQueueEntry</a> *conflict_mshr = <a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>.<a class="code" href="classQueue.html#a51dfe258c0984ba70eec943061df17e4">findPending</a>(miss_mshr);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        <span class="keywordflow">if</span> (conflict_mshr) {</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;            <span class="comment">// not sure why we don&#39;t check order here... it was in the</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;            <span class="comment">// original code but commented out.</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;            <span class="comment">// The only way this happens is if we are</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;            <span class="comment">// doing a write and we didn&#39;t have permissions</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;            <span class="comment">// then subsequently saw a writeback (owned got evicted)</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;            <span class="comment">// We need to make sure to perform the writeback first</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;            <span class="comment">// To preserve the dirty data, then we can issue the write</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;            <span class="comment">// should we return wq_entry here instead?  I.e. do we</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            <span class="comment">// have to flush writes in order?  I don&#39;t think so... not</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;            <span class="comment">// for Alpha anyway.  Maybe for x86?</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;            <span class="keywordflow">return</span> conflict_mshr;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;            <span class="comment">// @todo Note that we ignore the ready time of the conflict here</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        }</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        <span class="comment">// No conflicts; issue read</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        <span class="keywordflow">return</span> miss_mshr;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="comment">// fall through... no pending requests.  Try a prefetch.</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    assert(!miss_mshr &amp;&amp; !wq_entry);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a> &amp;&amp; <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classMSHRQueue.html#a0e0217db77f8809a67cbb1660d72d196">canPrefetch</a>()) {</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        <span class="comment">// If we have a miss queue slot, we can try a prefetch</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> pkt = <a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>-&gt;<a class="code" href="classBasePrefetcher.html#a609ff8e59a04aba8794d61b2db624cab">getPacket</a>();</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <span class="keywordflow">if</span> (pkt) {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pf_addr = pkt-&gt;<a class="code" href="classPacket.html#ad143614d376622e093aaf4324106bed1">getBlockAddr</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#a96fb824e9b8f6db2bcd816b82327f1de">findBlock</a>(pf_addr, pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>()) &amp;&amp;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                !<a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(pf_addr, pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>()) &amp;&amp;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                !<a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(pf_addr, pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>())) {</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                <span class="comment">// Update statistic on number of prefetches issued</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                <span class="comment">// (hwpf_mshr_misses)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                assert(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId() &lt; <a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>());</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">cmdStats</a>(pkt).<a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">mshr_misses</a>[pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()]++;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                <span class="comment">// allocate an MSHR and return it, note</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                <span class="comment">// that we send the packet straight away, so do not</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                <span class="comment">// schedule the send</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#a2c63511e80262cb3bfa17482dc077eff">allocateMissBuffer</a>(pkt, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                <span class="comment">// free the request and packet</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                <span class="keyword">delete</span> pkt;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;            }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        }</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    }</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;}</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="classBaseCache.html#a353447c0492c1e19924000cc7306e1f7">  798</a></span>&#160;<a class="code" href="classBaseCache.html#a353447c0492c1e19924000cc7306e1f7">BaseCache::updateCompressionData</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <span class="keyword">const</span> uint64_t* <a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>,</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                                 <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks)</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;{</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="comment">// tempBlock does not exist in the tags, so don&#39;t do anything for it.</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keywordflow">if</span> (blk == <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>) {</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    }</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="comment">// Get superblock of the given block</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="classCompressionBlk.html">CompressionBlk</a>* compression_blk = <span class="keyword">static_cast&lt;</span><a class="code" href="classCompressionBlk.html">CompressionBlk</a>*<span class="keyword">&gt;</span>(blk);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keyword">const</span> <a class="code" href="classSuperBlk.html">SuperBlk</a>* superblock = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classSuperBlk.html">SuperBlk</a>*<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        compression_blk-&gt;<a class="code" href="classSectorSubBlk.html#a8f05c92365d3b5bdac0ef738cae37e41">getSectorBlock</a>());</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="comment">// The compressor is called to compress the updated data, so that its</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="comment">// metadata can be updated.</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    std::size_t compression_size = 0;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> compression_lat = <a class="code" href="classCycles.html">Cycles</a>(0);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> decompression_lat = <a class="code" href="classCycles.html">Cycles</a>(0);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>-&gt;<a class="code" href="classBaseCacheCompressor.html#a6879842bf4b06f24e6cbfdf12d66126b">compress</a>(data, compression_lat, decompression_lat,</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                         compression_size);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="comment">// If block&#39;s compression factor increased, it may not be co-allocatable</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="comment">// anymore. If so, some blocks might need to be evicted to make room for</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="comment">// the bigger block</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="comment">// Get previous compressed size</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keyword">const</span> std::size_t <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> prev_size = compression_blk-&gt;<a class="code" href="classCompressionBlk.html#aec14c43a9b14c84da48ab283dc92b8d8">getSizeBits</a>();</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="comment">// Check if new data is co-allocatable</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> is_co_allocatable = superblock-&gt;<a class="code" href="classSuperBlk.html#aa9d61badd20e754c0dd6bf9432ace066">isCompressed</a>(compression_blk) &amp;&amp;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        superblock-&gt;<a class="code" href="classSuperBlk.html#a80abd925ae20b1ad7443ae200cb65db5">canCoAllocate</a>(compression_size);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="comment">// If block was compressed, possibly co-allocated with other blocks, and</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="comment">// cannot be co-allocated anymore, one or more blocks must be evicted to</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="comment">// make room for the expanded block. As of now we decide to evict the co-</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="comment">// allocated blocks to make room for the expansion, but other approaches</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="comment">// that take the replacement data of the superblock into account may</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="comment">// generate better results</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;CacheBlk*&gt;</a> evict_blks;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> was_compressed = compression_blk-&gt;<a class="code" href="classCompressionBlk.html#ab44e13ebb83443e46406d8f429c7dd44">isCompressed</a>();</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="keywordflow">if</span> (was_compressed &amp;&amp; !is_co_allocatable) {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        <span class="comment">// Get all co-allocated blocks</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; sub_blk : superblock-&gt;<a class="code" href="classSectorBlk.html#ae56257ba127c5b438f2a20113d5cf06a">blks</a>) {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;            <span class="keywordflow">if</span> (sub_blk-&gt;isValid() &amp;&amp; (compression_blk != sub_blk)) {</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                <span class="comment">// Check for transient state allocations. If any of the</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                <span class="comment">// entries listed for eviction has a transient state, the</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                <span class="comment">// allocation fails</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> repl_addr = <a class="code" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">regenerateBlkAddr</a>(sub_blk);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                <span class="keyword">const</span> <a class="code" href="classMSHR.html">MSHR</a> *repl_mshr =</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                    <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(repl_addr, sub_blk-&gt;isSecure());</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                <span class="keywordflow">if</span> (repl_mshr) {</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheRepl, <span class="stringliteral">&quot;Aborting data expansion of %s due &quot;</span> \</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                            <span class="stringliteral">&quot;to replacement of block in transient state: %s\n&quot;</span>,</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                            compression_blk-&gt;<a class="code" href="classCompressionBlk.html#ae9b71a57573f2af79c81ee89cbb52466">print</a>(), sub_blk-&gt;print());</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                    <span class="comment">// Too hard to replace block with transient state, so it</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                    <span class="comment">// cannot be evicted. Mark the update as failed and expect</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                    <span class="comment">// the caller to evict this block. Since this is called</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                    <span class="comment">// only when writebacks arrive, and packets do not contain</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                    <span class="comment">// compressed data, there is no need to decompress</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                    compression_blk-&gt;<a class="code" href="classCompressionBlk.html#ab9d2158ef6c0ceff43e4f8b9a0d7060c">setSizeBits</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a> * 8);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                    compression_blk-&gt;<a class="code" href="classCompressionBlk.html#a3aa1536b093b3ad9f933b6958cd905a5">setDecompressionLatency</a>(<a class="code" href="classCycles.html">Cycles</a>(0));</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                    compression_blk-&gt;<a class="code" href="classCompressionBlk.html#a3180fc78cbb7ef8e3a8e246677b46efc">setUncompressed</a>();</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                }</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                evict_blks.push_back(sub_blk);</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;            }</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        }</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        <span class="comment">// Update the number of data expansions</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#aa26b751c81e754cfb4dff45b95ea492d">dataExpansions</a>++;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheComp, <span class="stringliteral">&quot;Data expansion: expanding [%s] from %d to %d bits&quot;</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                <span class="stringliteral">&quot;\n&quot;</span>, blk-&gt;<a class="code" href="classCacheBlk.html#abe5628afb5acaa599cf1f3703b027f3f">print</a>(), prev_size, compression_size);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    }</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="comment">// We always store compressed blocks when possible</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="keywordflow">if</span> (is_co_allocatable) {</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        compression_blk-&gt;<a class="code" href="classCompressionBlk.html#a8636f2d2e6b857aeca27fffba7c0743d">setCompressed</a>();</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        compression_blk-&gt;<a class="code" href="classCompressionBlk.html#a3180fc78cbb7ef8e3a8e246677b46efc">setUncompressed</a>();</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    }</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    compression_blk-&gt;<a class="code" href="classCompressionBlk.html#ab9d2158ef6c0ceff43e4f8b9a0d7060c">setSizeBits</a>(compression_size);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    compression_blk-&gt;<a class="code" href="classCompressionBlk.html#a3aa1536b093b3ad9f933b6958cd905a5">setDecompressionLatency</a>(decompression_lat);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="comment">// Evict valid blocks</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; evict_blk : evict_blks) {</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        <span class="keywordflow">if</span> (evict_blk-&gt;isValid()) {</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;            <span class="keywordflow">if</span> (evict_blk-&gt;wasPrefetched()) {</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#afc890963fe2cd85e10dbcd73f1a04de0">unusedPrefetches</a>++;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;            }</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;            <a class="code" href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">evictBlock</a>(evict_blk, writebacks);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        }</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;}</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="classBaseCache.html#a7bdccc0027724833e335c521dd15b451">  897</a></span>&#160;<a class="code" href="classBaseCache.html#a7bdccc0027724833e335c521dd15b451">BaseCache::satisfyRequest</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>)</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;{</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ac9867cdbf0c0157b274dc11fe177a449">isRequest</a>());</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    assert(blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>());</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="comment">// Occasionally this is not true... if we are a lower-level cache</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="comment">// satisfying a string of Read and ReadEx requests from</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="comment">// upper-level caches, a Read will mark the block as shared but we</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="comment">// can satisfy a following ReadEx anyway since we can rely on the</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="comment">// Read requester(s) to have buffered the ReadEx snoop and to</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="comment">// invalidate their blocks after receiving them.</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <span class="comment">// assert(!pkt-&gt;needsWritable() || blk-&gt;isWritable());</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ae868effb4ada6beba486666a63304ec7">getOffset</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>) + pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>() &lt;= <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="comment">// Check RMW operations first since both isRead() and</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="comment">// isWrite() will be true for them</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ac7f755b88d8c576770c6cdfc67af5fc9">MemCmd::SwapReq</a>) {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a360150749606cbb2a28ab49e5351fbab">isAtomicOp</a>()) {</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;            <span class="comment">// extract data from cache and save it into the data field in</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;            <span class="comment">// the packet as a return value from this atomic op</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;            <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#a3b20858ef9fe17647d853b15ba2aefbb">extractBlkOffset</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;            uint8_t *blk_data = blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a> + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a758810a25a789ae0be9a461fd0bcf7e5">setData</a>(blk_data);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;            <span class="comment">// execute AMO operation</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;            (*(pkt-&gt;<a class="code" href="classPacket.html#a513d3d147c657f34b45e1c2fbf05cddc">getAtomicOp</a>()))(blk_data);</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;            <span class="comment">// set block status to dirty</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;            <a class="code" href="classBaseCache.html#a261a58c559c839c05e28bae729d9aadc">cmpAndSwap</a>(blk, pkt);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;        }</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()) {</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        <span class="comment">// we have the block in a writable state and can go ahead,</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        <span class="comment">// note that the line may be also be considered writable in</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        <span class="comment">// downstream caches along the path to memory, but always</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        <span class="comment">// Exclusive, and never Modified</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        assert(blk-&gt;<a class="code" href="classCacheBlk.html#a5b96ffe21d9ff58bba7ca97cf836ac2f">isWritable</a>());</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        <span class="comment">// Write or WriteLine at the first cache with block in writable state</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        <span class="keywordflow">if</span> (blk-&gt;<a class="code" href="classCacheBlk.html#a865d5ebf036ab4f44fc6f9ee9df59e51">checkWrite</a>(pkt)) {</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#ae57a04ffe0cad417cf8892797a92428c">writeDataToBlock</a>(blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a>, <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;        }</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;        <span class="comment">// Always mark the line as dirty (and thus transition to the</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;        <span class="comment">// Modified state) even if we are a failed StoreCond so we</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        <span class="comment">// supply data to any snoops that have appended themselves to</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        <span class="comment">// this cache before knowing the store will fail.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheVerbose, <span class="stringliteral">&quot;%s for %s (write)\n&quot;</span>, __func__, pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>()) {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a4dd3ec691f080416b43c501f974b176f">isLLSC</a>()) {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#acbcbb169912c4561dc089283b03dc868">trackLoadLocked</a>(pkt);</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        }</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;        <span class="comment">// all read responses have a data payload</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae096121f2a49ded72e13e144089dce7c">hasRespData</a>());</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#a4d5a80b775ab033127c54d2fdedf531d">setDataFromBlock</a>(blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a>, <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ad64520e61c50912cbe56e3c408a443ac">isUpgrade</a>()) {</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        <span class="comment">// sanity check</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        assert(!pkt-&gt;<a class="code" href="classPacket.html#a85724e95fcdde23c4f33840cfa04bc98">hasSharers</a>());</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        <span class="keywordflow">if</span> (blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>()) {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;            <span class="comment">// we were in the Owned state, and a cache above us that</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;            <span class="comment">// has the line in Shared state needs to be made aware</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;            <span class="comment">// that the data it already has is in fact dirty</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a115cf2fb1e5b871e02e6286d8b569d17">setCacheResponding</a>();</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        }</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ad1382602367d7ce5546d941e7bb13d8f">isClean</a>()) {</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;        blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">isInvalidate</a>());</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        <a class="code" href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">invalidateBlock</a>(blk);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheVerbose, <span class="stringliteral">&quot;%s for %s (invalidation)\n&quot;</span>, __func__,</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    }</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;}</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">// Access path: requests coming in from the CPU side</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment"></span><a class="code" href="classCycles.html">Cycles</a></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">  980</a></span>&#160;<a class="code" href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">BaseCache::calculateTagOnlyLatency</a>(<span class="keyword">const</span> uint32_t delay,</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> lookup_lat)<span class="keyword"> const</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="comment">// A tag-only access has to wait for the packet to arrive in order to</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="comment">// perform the tag lookup.</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">ticksToCycles</a>(delay) + lookup_lat;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;}</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<a class="code" href="classCycles.html">Cycles</a></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="classBaseCache.html#abe1bfb4fe2274494d00d46e46f1c8b88">  989</a></span>&#160;<a class="code" href="classBaseCache.html#abe1bfb4fe2274494d00d46e46f1c8b88">BaseCache::calculateAccessLatency</a>(<span class="keyword">const</span> <a class="code" href="classCacheBlk.html">CacheBlk</a>* blk, <span class="keyword">const</span> uint32_t delay,</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> lookup_lat)<span class="keyword"> const</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> lat(0);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">if</span> (blk != <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        <span class="comment">// As soon as the access arrives, for sequential accesses first access</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <span class="comment">// tags, then the data entry. In the case of parallel accesses the</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        <span class="comment">// latency is dictated by the slowest of tag and data latencies.</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#abe51dd667594a0a1302067450334b3e8">sequentialAccess</a>) {</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;            lat = <a class="code" href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">ticksToCycles</a>(delay) + lookup_lat + <a class="code" href="classBaseCache.html#a4211cc1885d9b59f563abc4354737b26">dataLatency</a>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;            lat = <a class="code" href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">ticksToCycles</a>(delay) + std::max(lookup_lat, <a class="code" href="classBaseCache.html#a4211cc1885d9b59f563abc4354737b26">dataLatency</a>);</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        }</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;        <span class="comment">// Check if the block to be accessed is available. If not, apply the</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        <span class="comment">// access latency on top of when the block is ready to be accessed.</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;        <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classClocked.html#a90eb2e088ca3c76399571b0cbc013f51">tick</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + delay;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;        <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> when_ready = blk-&gt;<a class="code" href="classCacheBlk.html#afd5859dc298c11e22536d3cfc99595fb">getWhenReady</a>();</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;        <span class="keywordflow">if</span> (when_ready &gt; tick &amp;&amp;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;            <a class="code" href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">ticksToCycles</a>(when_ready - tick) &gt; lat) {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;            lat += <a class="code" href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">ticksToCycles</a>(when_ready - tick);</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        }</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        <span class="comment">// In case of a miss, we neglect the data access in a parallel</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        <span class="comment">// configuration (i.e., the data access will be stopped as soon as</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;        <span class="comment">// we find out it is a miss), and use the tag-only latency.</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;        lat = <a class="code" href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">calculateTagOnlyLatency</a>(delay, lookup_lat);</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    }</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="keywordflow">return</span> lat;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;}</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="classBaseCache.html#a999198287ea681d5adada8ebc6a3ea32"> 1023</a></span>&#160;<a class="code" href="classBaseCache.html#a999198287ea681d5adada8ebc6a3ea32">BaseCache::access</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *&amp;blk, <a class="code" href="classCycles.html">Cycles</a> &amp;lat,</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                  <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;{</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="comment">// sanity check</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ac9867cdbf0c0157b274dc11fe177a449">isRequest</a>());</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <a class="code" href="logging_8hh.html#a2a71fb8492c58a8b76d5cbe29cb4d561">chatty_assert</a>(!(<a class="code" href="classBaseCache.html#a626c1023df0c20d932f99843c4accb30">isReadOnly</a> &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()),</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;                  <span class="stringliteral">&quot;Should never see a write in a read-only cache %s\n&quot;</span>,</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;                  <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="comment">// Access block in the tags</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> tag_latency(0);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    blk = <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#a25549abcbac446e4904734eb6a977bcc">accessBlock</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>(), tag_latency);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s for %s %s\n&quot;</span>, __func__, pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>(),</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;            blk ? <span class="stringliteral">&quot;hit &quot;</span> + blk-&gt;<a class="code" href="classCacheBlk.html#abe5628afb5acaa599cf1f3703b027f3f">print</a>() : <span class="stringliteral">&quot;miss&quot;</span>);</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;isCacheMaintenance()) {</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;        <span class="comment">// A cache maintenance operation is always forwarded to the</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;        <span class="comment">// memory below even if the block is found in dirty state.</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        <span class="comment">// We defer any changes to the state of the block until we</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;        <span class="comment">// create and mark as in service the mshr for the downstream</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;        <span class="comment">// packet.</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;        <span class="comment">// Calculate access latency on top of when the packet arrives. This</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;        <span class="comment">// takes into account the bus delay.</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;        lat = <a class="code" href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">calculateTagOnlyLatency</a>(pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>, tag_latency);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    }</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#aee3d51b535ec42973453f5584dc16cb6">isEviction</a>()) {</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;        <span class="comment">// We check for presence of block in above caches before issuing</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;        <span class="comment">// Writeback or CleanEvict to write buffer. Therefore the only</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;        <span class="comment">// possible cases can be of a CleanEvict packet coming from above</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        <span class="comment">// encountering a Writeback generated in this cache peer cache and</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;        <span class="comment">// waiting in the write buffer. Cases of upper level peer caches</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        <span class="comment">// generating CleanEvict and Writeback or simply CleanEvict and</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;        <span class="comment">// CleanEvict almost simultaneously will be caught by snoops sent out</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;        <span class="comment">// by crossbar.</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;        <a class="code" href="classWriteQueueEntry.html">WriteQueueEntry</a> *wb_entry = <a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(),</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                                                          pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>());</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;        <span class="keywordflow">if</span> (wb_entry) {</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;            assert(wb_entry-&gt;<a class="code" href="classWriteQueueEntry.html#ade5e753180c3d0270eede16f27d22c72">getNumTargets</a>() == 1);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;            <a class="code" href="classPacket.html">PacketPtr</a> wbPkt = wb_entry-&gt;<a class="code" href="classWriteQueueEntry.html#ab79daf5eb495589a9e623d1b48238610">getTarget</a>()-&gt;<a class="code" href="classQueueEntry_1_1Target.html#ae06404d0ff367904de893118ee4200f8">pkt</a>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;            assert(wbPkt-&gt;isWriteback());</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;            <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a40dd5b3ed1383009029c27edfaf24d07">isCleanEviction</a>()) {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;                <span class="comment">// The CleanEvict and WritebackClean snoops into other</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                <span class="comment">// peer caches of the same level while traversing the</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                <span class="comment">// crossbar. If a copy of the block is found, the</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                <span class="comment">// packet is deleted in the crossbar. Hence, none of</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;                <span class="comment">// the other upper level caches connected to this</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                <span class="comment">// cache have the block, so we can clear the</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                <span class="comment">// BLOCK_CACHED flag in the Writeback if set and</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                <span class="comment">// discard the CleanEvict by returning true.</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                wbPkt-&gt;<a class="code" href="classPacket.html#ad3fb432d9d7a922312dbd1ef8a876162">clearBlockCached</a>();</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                <span class="comment">// A clean evict does not need to access the data array</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;                lat = <a class="code" href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">calculateTagOnlyLatency</a>(pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>, tag_latency);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;                assert(pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a0f7604f8ddd6593e486afbdb8f439bd0">MemCmd::WritebackDirty</a>);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;                <span class="comment">// Dirty writeback from above trumps our clean</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;                <span class="comment">// writeback... discard here</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;                <span class="comment">// Note: markInService will remove entry from writeback buffer.</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;                <a class="code" href="classBaseCache.html#aae1188bd3d50ade5d0b344609c568d5d">markInService</a>(wb_entry);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                <span class="keyword">delete</span> wbPkt;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;            }</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        }</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    }</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="comment">// The critical latency part of a write depends only on the tag access</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()) {</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;        lat = <a class="code" href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">calculateTagOnlyLatency</a>(pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>, tag_latency);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    }</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="comment">// Writeback handling is special case.  We can write the block into</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <span class="comment">// the cache without having a writeable copy (or any copy at all).</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a2875abee78be7cb12a52829cd793213d">isWriteback</a>()) {</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;        assert(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a> == pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>());</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        <span class="comment">// we could get a clean writeback while we are having</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        <span class="comment">// outstanding accesses to a block, do the simple thing for</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        <span class="comment">// now and drop the clean writeback so that we do not upset</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        <span class="comment">// any ordering/decisions about ownership already taken</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab31a96ec05dd5b7f1e366a1f7bba5fb7">MemCmd::WritebackClean</a> &amp;&amp;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;            <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>())) {</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Clean writeback %#llx to block with MSHR, &quot;</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                    <span class="stringliteral">&quot;dropping\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;            <span class="comment">// A writeback searches for the block, then writes the data.</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;            <span class="comment">// As the writeback is being dropped, the data is not touched,</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;            <span class="comment">// and we just had to wait for the time to find a match in the</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;            <span class="comment">// MSHR. As of now assume a mshr queue search takes as long as</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;            <span class="comment">// a tag lookup for simplicity.</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;        }</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        <span class="keywordflow">if</span> (!blk) {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;            <span class="comment">// need to do a replacement</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;            blk = <a class="code" href="classBaseCache.html#a8cbe03b3d7a0b3bc810a65acec97bb77">allocateBlock</a>(pkt, writebacks);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;            <span class="keywordflow">if</span> (!blk) {</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                <span class="comment">// no replaceable block available: give up, fwd to next level.</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;                <a class="code" href="classBaseCache.html#a7a26123ca2f1e00d27beb47c8d17ae2a">incMissCount</a>(pkt);</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;            }</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1ac413eacf0a0c4c85665e24fc3138ad50">BlkReadable</a>;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>) {</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;            <span class="comment">// This is an overwrite to an existing block, therefore we need</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;            <span class="comment">// to check for data expansion (i.e., block was compressed with</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;            <span class="comment">// a smaller size, and now it doesn&#39;t fit the entry anymore).</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;            <span class="comment">// If that is the case we might need to evict blocks.</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="classBaseCache.html#a353447c0492c1e19924000cc7306e1f7">updateCompressionData</a>(blk, pkt-&gt;<a class="code" href="classPacket.html#a164a45730b5b52b42fe0cf7c586dec9c">getConstPtr</a>&lt;uint64_t&gt;(),</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;                writebacks)) {</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;                <a class="code" href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">invalidateBlock</a>(blk);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;            }</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;        }</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;        <span class="comment">// only mark the block dirty if we got a writeback command,</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        <span class="comment">// and leave it as is for a clean writeback</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a0f7604f8ddd6593e486afbdb8f439bd0">MemCmd::WritebackDirty</a>) {</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;            <span class="comment">// TODO: the coherent cache can assert(!blk-&gt;isDirty());</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;        }</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;        <span class="comment">// if the packet does not have sharers, it is passing</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;        <span class="comment">// writable, and we got the writeback in Modified or Exclusive</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;        <span class="comment">// state, if not we are in the Owned or Shared state</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;        <span class="keywordflow">if</span> (!pkt-&gt;<a class="code" href="classPacket.html#a85724e95fcdde23c4f33840cfa04bc98">hasSharers</a>()) {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a202d95c1090db0082a7a954856ad5358">BlkWritable</a>;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        }</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        <span class="comment">// nothing else to do; writeback doesn&#39;t expect response</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        assert(!pkt-&gt;<a class="code" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">needsResponse</a>());</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae57a04ffe0cad417cf8892797a92428c">writeDataToBlock</a>(blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a>, <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s new state is %s\n&quot;</span>, __func__, blk-&gt;<a class="code" href="classCacheBlk.html#abe5628afb5acaa599cf1f3703b027f3f">print</a>());</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;        <a class="code" href="classBaseCache.html#aba38be5d117cc8bbea893c098a56c670">incHitCount</a>(pkt);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        <span class="comment">// When the packet metadata arrives, the tag lookup will be done while</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;        <span class="comment">// the payload is arriving. Then the block will be ready to access as</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        <span class="comment">// soon as the fill is done</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;        blk-&gt;<a class="code" href="classCacheBlk.html#a282219609de52a17d17209fb08df0258">setWhenReady</a>(<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">fillLatency</a>) + pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> +</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;            std::max(<a class="code" href="classClocked.html#adc0341d92e8be42fa30cf9d524ed54a6">cyclesToTicks</a>(tag_latency), (uint64_t)pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a>));</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a58167cfcc19a813e813b3b7c47697a97">MemCmd::CleanEvict</a>) {</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        <span class="comment">// A CleanEvict does not need to access the data array</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        lat = <a class="code" href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">calculateTagOnlyLatency</a>(pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>, tag_latency);</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;        <span class="keywordflow">if</span> (blk) {</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;            <span class="comment">// Found the block in the tags, need to stop CleanEvict from</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;            <span class="comment">// propagating further down the hierarchy. Returning true will</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;            <span class="comment">// treat the CleanEvict like a satisfied write request and delete</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;            <span class="comment">// it.</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;        }</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;        <span class="comment">// We didn&#39;t find the block here, propagate the CleanEvict further</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;        <span class="comment">// down the memory hierarchy. Returning false will treat the CleanEvict</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;        <span class="comment">// like a Writeback which could not find a replaceable block so has to</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;        <span class="comment">// go to next level.</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b">MemCmd::WriteClean</a>) {</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;        <span class="comment">// WriteClean handling is a special case. We can allocate a</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;        <span class="comment">// block directly if it doesn&#39;t exist and we can update the</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;        <span class="comment">// block immediately. The WriteClean transfers the ownership</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;        <span class="comment">// of the block as well.</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;        assert(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a> == pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>());</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;        <span class="keywordflow">if</span> (!blk) {</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;            <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a5bb2c132f904d455ffac6057faf5a584">writeThrough</a>()) {</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;                <span class="comment">// if this is a write through packet, we don&#39;t try to</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;                <span class="comment">// allocate if the block is not present</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;                <span class="comment">// a writeback that misses needs to allocate a new block</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;                blk = <a class="code" href="classBaseCache.html#a8cbe03b3d7a0b3bc810a65acec97bb77">allocateBlock</a>(pkt, writebacks);</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                <span class="keywordflow">if</span> (!blk) {</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;                    <span class="comment">// no replaceable block available: give up, fwd to</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;                    <span class="comment">// next level.</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;                    <a class="code" href="classBaseCache.html#a7a26123ca2f1e00d27beb47c8d17ae2a">incMissCount</a>(pkt);</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;                    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;                }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;                blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1ac413eacf0a0c4c85665e24fc3138ad50">BlkReadable</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;            }</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>) {</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;            <span class="comment">// This is an overwrite to an existing block, therefore we need</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;            <span class="comment">// to check for data expansion (i.e., block was compressed with</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;            <span class="comment">// a smaller size, and now it doesn&#39;t fit the entry anymore).</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;            <span class="comment">// If that is the case we might need to evict blocks.</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="classBaseCache.html#a353447c0492c1e19924000cc7306e1f7">updateCompressionData</a>(blk, pkt-&gt;<a class="code" href="classPacket.html#a164a45730b5b52b42fe0cf7c586dec9c">getConstPtr</a>&lt;uint64_t&gt;(),</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                writebacks)) {</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;                <a class="code" href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">invalidateBlock</a>(blk);</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;            }</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        }</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;        <span class="comment">// at this point either this is a writeback or a write-through</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        <span class="comment">// write clean operation and the block is already in this</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        <span class="comment">// cache, we need to update the data and the block flags</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        assert(blk);</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;        <span class="comment">// TODO: the coherent cache can assert(!blk-&gt;isDirty());</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        <span class="keywordflow">if</span> (!pkt-&gt;<a class="code" href="classPacket.html#a5bb2c132f904d455ffac6057faf5a584">writeThrough</a>()) {</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        }</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;        <span class="comment">// nothing else to do; writeback doesn&#39;t expect response</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        assert(!pkt-&gt;<a class="code" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">needsResponse</a>());</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae57a04ffe0cad417cf8892797a92428c">writeDataToBlock</a>(blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a>, <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s new state is %s\n&quot;</span>, __func__, blk-&gt;<a class="code" href="classCacheBlk.html#abe5628afb5acaa599cf1f3703b027f3f">print</a>());</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;        <a class="code" href="classBaseCache.html#aba38be5d117cc8bbea893c098a56c670">incHitCount</a>(pkt);</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;        <span class="comment">// When the packet metadata arrives, the tag lookup will be done while</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;        <span class="comment">// the payload is arriving. Then the block will be ready to access as</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;        <span class="comment">// soon as the fill is done</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;        blk-&gt;<a class="code" href="classCacheBlk.html#a282219609de52a17d17209fb08df0258">setWhenReady</a>(<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">fillLatency</a>) + pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> +</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;            std::max(<a class="code" href="classClocked.html#adc0341d92e8be42fa30cf9d524ed54a6">cyclesToTicks</a>(tag_latency), (uint64_t)pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a>));</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;        <span class="comment">// If this a write-through packet it will be sent to cache below</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;        <span class="keywordflow">return</span> !pkt-&gt;<a class="code" href="classPacket.html#a5bb2c132f904d455ffac6057faf5a584">writeThrough</a>();</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (blk &amp;&amp; (pkt-&gt;<a class="code" href="classPacket.html#a85a63311f59c1582ba8a4419e14dfb94">needsWritable</a>() ? blk-&gt;<a class="code" href="classCacheBlk.html#a5b96ffe21d9ff58bba7ca97cf836ac2f">isWritable</a>() :</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;                       blk-&gt;<a class="code" href="classCacheBlk.html#a6a2f8f22c0c8e7f73b397bb7fe85f6ff">isReadable</a>())) {</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;        <span class="comment">// OK to satisfy access</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;        <a class="code" href="classBaseCache.html#aba38be5d117cc8bbea893c098a56c670">incHitCount</a>(pkt);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;        <span class="comment">// Calculate access latency based on the need to access the data array</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>()) {</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;            lat = <a class="code" href="classBaseCache.html#abe1bfb4fe2274494d00d46e46f1c8b88">calculateAccessLatency</a>(blk, pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>, tag_latency);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;            <span class="comment">// When a block is compressed, it must first be decompressed</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;            <span class="comment">// before being read. This adds to the access latency.</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>) {</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;                lat += <a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>-&gt;<a class="code" href="classBaseCacheCompressor.html#aa9920205f15a15c2ad68c51222e09bbc">getDecompressionLatency</a>(blk);</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;            }</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;            lat = <a class="code" href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">calculateTagOnlyLatency</a>(pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>, tag_latency);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;        }</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;        <a class="code" href="classBaseCache.html#a7bdccc0027724833e335c521dd15b451">satisfyRequest</a>(pkt, blk);</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;        <a class="code" href="classBaseCache.html#a7c5d1d239f35e099b495b7bed919d5eb">maintainClusivity</a>(pkt-&gt;<a class="code" href="classPacket.html#a66394881a222e2bbc3abb33783df0f46">fromCache</a>(), blk);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    }</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="comment">// Can&#39;t satisfy access normally... either no block (blk == nullptr)</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="comment">// or have block but need writable</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <a class="code" href="classBaseCache.html#a7a26123ca2f1e00d27beb47c8d17ae2a">incMissCount</a>(pkt);</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    lat = <a class="code" href="classBaseCache.html#abe1bfb4fe2274494d00d46e46f1c8b88">calculateAccessLatency</a>(blk, pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>, tag_latency);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">if</span> (!blk &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#a4dd3ec691f080416b43c501f974b176f">isLLSC</a>() &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()) {</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;        <span class="comment">// complete miss on store conditional... just give up now</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;setExtraData(0);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    }</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;}</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="classBaseCache.html#a7c5d1d239f35e099b495b7bed919d5eb"> 1287</a></span>&#160;<a class="code" href="classBaseCache.html#a7c5d1d239f35e099b495b7bed919d5eb">BaseCache::maintainClusivity</a>(<span class="keywordtype">bool</span> from_cache, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk)</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;{</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keywordflow">if</span> (from_cache &amp;&amp; blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>() &amp;&amp; !blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>() &amp;&amp;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;        <a class="code" href="classBaseCache.html#ac3d540c1c7f35d32db46e82155fa771d">clusivity</a> == Enums::mostly_excl) {</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;        <span class="comment">// if we have responded to a cache, and our block is still</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;        <span class="comment">// valid, but not dirty, and this cache is mostly exclusive</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;        <span class="comment">// with respect to the cache above, drop the block</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;        <a class="code" href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">invalidateBlock</a>(blk);</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    }</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;}</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<a class="code" href="classCacheBlk.html">CacheBlk</a>*</div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="classBaseCache.html#a22f96dd31e7b45875dadc09783afe325"> 1299</a></span>&#160;<a class="code" href="classBaseCache.html#a22f96dd31e7b45875dadc09783afe325">BaseCache::handleFill</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks,</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;                      <span class="keywordtype">bool</span> allocate)</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;{</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">isResponse</a>());</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a> = pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>();</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keywordtype">bool</span> is_secure = pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>();</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#if TRACING_ON</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <a class="code" href="classCacheBlk.html#afb5eeab7e07e8072a5a071b42a6a9102">CacheBlk::State</a> old_state = blk ? blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> : 0;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="comment">// When handling a fill, we should have no writes to this line.</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    assert(addr == pkt-&gt;<a class="code" href="classPacket.html#ad143614d376622e093aaf4324106bed1">getBlockAddr</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>));</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    assert(!<a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(addr, is_secure));</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordflow">if</span> (!blk) {</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;        <span class="comment">// better have read new data...</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#a389afe9616729132378ab8228a74441d">hasData</a>() || pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a71d9795317c883139d94c2c0dbe2d81f">MemCmd::InvalidateResp</a>);</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;        <span class="comment">// need to do a replacement if allocating, otherwise we stick</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;        <span class="comment">// with the temporary storage</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;        blk = allocate ? <a class="code" href="classBaseCache.html#a8cbe03b3d7a0b3bc810a65acec97bb77">allocateBlock</a>(pkt, writebacks) : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;        <span class="keywordflow">if</span> (!blk) {</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;            <span class="comment">// No replaceable block or a mostly exclusive</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;            <span class="comment">// cache... just use temporary storage to complete the</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;            <span class="comment">// current request and then get rid of it</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;            blk = <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;            <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>-&gt;<a class="code" href="classTempCacheBlk.html#aa233a88608b56fcf349a985a8ca89c98">insert</a>(addr, is_secure);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;using temp block for %#llx (%s)\n&quot;</span>, addr,</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;                    is_secure ? <span class="stringliteral">&quot;s&quot;</span> : <span class="stringliteral">&quot;ns&quot;</span>);</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;        }</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;        <span class="comment">// existing block... probably an upgrade</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;        <span class="comment">// don&#39;t clear block status... if block is already dirty we</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;        <span class="comment">// don&#39;t want to lose that</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    }</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <span class="comment">// Block is guaranteed to be valid at this point</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    assert(blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>());</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    assert(blk-&gt;<a class="code" href="classCacheBlk.html#a56457654d98fe119037fee80bfcaf58f">isSecure</a>() == is_secure);</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    assert(<a class="code" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">regenerateBlkAddr</a>(blk) == addr);</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1ac413eacf0a0c4c85665e24fc3138ad50">BlkReadable</a>;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <span class="comment">// sanity check for whole-line writes, which should always be</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    <span class="comment">// marked as writable as part of the fill, and then later marked</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <span class="comment">// dirty as part of satisfyRequest</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a71d9795317c883139d94c2c0dbe2d81f">MemCmd::InvalidateResp</a>) {</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;        assert(!pkt-&gt;<a class="code" href="classPacket.html#a85724e95fcdde23c4f33840cfa04bc98">hasSharers</a>());</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    }</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <span class="comment">// here we deal with setting the appropriate state of the line,</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <span class="comment">// and we start by looking at the hasSharers flag, and ignore the</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    <span class="comment">// cacheResponding flag (normally signalling dirty data) if the</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="comment">// packet has sharers, thus the line is never allocated as Owned</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    <span class="comment">// (dirty but not writable), and always ends up being either</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <span class="comment">// Shared, Exclusive or Modified, see Packet::setCacheResponding</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    <span class="comment">// for more details</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keywordflow">if</span> (!pkt-&gt;<a class="code" href="classPacket.html#a85724e95fcdde23c4f33840cfa04bc98">hasSharers</a>()) {</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;        <span class="comment">// we could get a writable line from memory (rather than a</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        <span class="comment">// cache) even in a read-only cache, note that we set this bit</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;        <span class="comment">// even for a read-only cache, possibly revisit this decision</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;        blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a202d95c1090db0082a7a954856ad5358">BlkWritable</a>;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        <span class="comment">// check if we got this via cache-to-cache transfer (i.e., from a</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;        <span class="comment">// cache that had the block in Modified or Owned state)</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">cacheResponding</a>()) {</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;            <span class="comment">// we got the block in Modified state, and invalidated the</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;            <span class="comment">// owners copy</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;            <a class="code" href="logging_8hh.html#a2a71fb8492c58a8b76d5cbe29cb4d561">chatty_assert</a>(!<a class="code" href="classBaseCache.html#a626c1023df0c20d932f99843c4accb30">isReadOnly</a>, <span class="stringliteral">&quot;Should never see dirty snoop response &quot;</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;                          <span class="stringliteral">&quot;in read-only cache %s\n&quot;</span>, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;        }</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    }</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Block addr %#llx (%s) moving from state %x to %s\n&quot;</span>,</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;            addr, is_secure ? <span class="stringliteral">&quot;s&quot;</span> : <span class="stringliteral">&quot;ns&quot;</span>, old_state, blk-&gt;<a class="code" href="classCacheBlk.html#abe5628afb5acaa599cf1f3703b027f3f">print</a>());</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="comment">// if we got new data, copy it in (checking for a read response</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="comment">// and a response that has data is the same in the end)</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>()) {</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;        <span class="comment">// sanity checks</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#a389afe9616729132378ab8228a74441d">hasData</a>());</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>() == <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae57a04ffe0cad417cf8892797a92428c">writeDataToBlock</a>(blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a>, <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    }</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="comment">// The block will be ready when the payload arrives and the fill is done</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    blk-&gt;<a class="code" href="classCacheBlk.html#a282219609de52a17d17209fb08df0258">setWhenReady</a>(<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">fillLatency</a>) + pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> +</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;                      pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a>);</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="keywordflow">return</span> blk;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;}</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<a class="code" href="classCacheBlk.html">CacheBlk</a>*</div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="classBaseCache.html#a8cbe03b3d7a0b3bc810a65acec97bb77"> 1396</a></span>&#160;<a class="code" href="classBaseCache.html#a8cbe03b3d7a0b3bc810a65acec97bb77">BaseCache::allocateBlock</a>(<span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks)</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;{</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    <span class="comment">// Get address</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a> = pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>();</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="comment">// Get secure bit</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> is_secure = pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>();</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="comment">// Block size and compression related access latency. Only relevant if</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="comment">// using a compressor, otherwise there is no extra delay, and the block</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="comment">// is fully sized</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    std::size_t blk_size_bits = <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>*8;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> compression_lat = <a class="code" href="classCycles.html">Cycles</a>(0);</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> decompression_lat = <a class="code" href="classCycles.html">Cycles</a>(0);</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <span class="comment">// If a compressor is being used, it is called to compress data before</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <span class="comment">// insertion. Although in Gem5 the data is stored uncompressed, even if a</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="comment">// compressor is used, the compression/decompression methods are called to</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="comment">// calculate the amount of extra cycles needed to read or write compressed</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <span class="comment">// blocks.</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a> &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#a389afe9616729132378ab8228a74441d">hasData</a>()) {</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;        <a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>-&gt;<a class="code" href="classBaseCacheCompressor.html#a6879842bf4b06f24e6cbfdf12d66126b">compress</a>(pkt-&gt;<a class="code" href="classPacket.html#a164a45730b5b52b42fe0cf7c586dec9c">getConstPtr</a>&lt;uint64_t&gt;(), compression_lat,</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;                             decompression_lat, blk_size_bits);</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    }</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="comment">// Find replacement victim</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;CacheBlk*&gt;</a> evict_blks;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <a class="code" href="classCacheBlk.html">CacheBlk</a> *victim = <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#aba98f4b58f8a6aad4ffa010f017d3266">findVictim</a>(addr, is_secure, blk_size_bits,</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;                                        evict_blks);</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="comment">// It is valid to return nullptr if there is no victim</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="keywordflow">if</span> (!victim)</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="comment">// Print victim block&#39;s information</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheRepl, <span class="stringliteral">&quot;Replacement victim: %s\n&quot;</span>, victim-&gt;<a class="code" href="classCacheBlk.html#abe5628afb5acaa599cf1f3703b027f3f">print</a>());</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <span class="comment">// Check for transient state allocations. If any of the entries listed</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    <span class="comment">// for eviction has a transient state, the allocation fails</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordtype">bool</span> replacement = <span class="keyword">false</span>;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; blk : evict_blks) {</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;        <span class="keywordflow">if</span> (blk-&gt;isValid()) {</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;            replacement = <span class="keyword">true</span>;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> repl_addr = <a class="code" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">regenerateBlkAddr</a>(blk);</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;            <a class="code" href="classMSHR.html">MSHR</a> *repl_mshr = <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(repl_addr, blk-&gt;isSecure());</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;            <span class="keywordflow">if</span> (repl_mshr) {</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;                <span class="comment">// must be an outstanding upgrade or clean request</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;                <span class="comment">// on a block we&#39;re about to replace...</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                assert((!blk-&gt;isWritable() &amp;&amp; repl_mshr-&gt;<a class="code" href="classMSHR.html#ac5922a87abb4b0532d59d1a177420873">needsWritable</a>()) ||</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;                       repl_mshr-&gt;<a class="code" href="classMSHR.html#ac64340bf9b47246abb7ecdc653e95a2c">isCleaning</a>());</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;                <span class="comment">// too hard to replace block with transient state</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                <span class="comment">// allocation failed, block not inserted</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;            }</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;        }</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    }</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="comment">// The victim will be replaced by a new entry, so increase the replacement</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <span class="comment">// counter if a valid block is being replaced</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <span class="keywordflow">if</span> (replacement) {</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;        <span class="comment">// Evict valid blocks associated to this victim block</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; blk : evict_blks) {</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;            <span class="keywordflow">if</span> (blk-&gt;isValid()) {</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheRepl, <span class="stringliteral">&quot;Evicting %s (%#llx) to make room for &quot;</span> \</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;                        <span class="stringliteral">&quot;%#llx (%s)\n&quot;</span>, blk-&gt;print(), <a class="code" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">regenerateBlkAddr</a>(blk),</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;                        <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, is_secure);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;                <span class="keywordflow">if</span> (blk-&gt;wasPrefetched()) {</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;                    <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#afc890963fe2cd85e10dbcd73f1a04de0">unusedPrefetches</a>++;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;                }</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;                <a class="code" href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">evictBlock</a>(blk, writebacks);</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;            }</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;        }</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;        <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a251d528403d6ab33b8aebd84245f9c6e">replacements</a>++;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    }</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    <span class="comment">// If using a compressor, set compression data. This must be done before</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <span class="comment">// block insertion, as compressed tags use this information.</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>) {</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;        <a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>-&gt;<a class="code" href="classBaseCacheCompressor.html#a4ec4c9fd606053f5bfc3ea1d26265186">setSizeBits</a>(victim, blk_size_bits);</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;        <a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>-&gt;<a class="code" href="classBaseCacheCompressor.html#a4ffd30c915fdfbb3b3362d90e869cb0b">setDecompressionLatency</a>(victim, decompression_lat);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    }</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <span class="comment">// Insert new block at victimized entry</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#a67916a1e41fc324614ac499b3b3c0cf7">insertBlock</a>(pkt, victim);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="keywordflow">return</span> victim;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;}</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685"> 1490</a></span>&#160;<a class="code" href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">BaseCache::invalidateBlock</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk)</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;{</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="comment">// If handling a block present in the Tags, let it do its invalidation</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <span class="comment">// process, which will update stats and invalidate the block itself</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <span class="keywordflow">if</span> (blk != <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>) {</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;        <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#ade08c79ecee36705b62b7a66e2055515">invalidate</a>(blk);</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;        <a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>-&gt;<a class="code" href="classTempCacheBlk.html#ab6b787a327273b58007a79e5e74c8b0e">invalidate</a>();</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    }</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;}</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="classBaseCache.html#a9c92cb0acaae6c4f0ad6b9bc78a86ffc"> 1502</a></span>&#160;<a class="code" href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">BaseCache::evictBlock</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks)</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;{</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> pkt = <a class="code" href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">evictBlock</a>(blk);</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <span class="keywordflow">if</span> (pkt) {</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;        writebacks.push_back(pkt);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    }</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;}</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<a class="code" href="classPacket.html">PacketPtr</a></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="classBaseCache.html#a0f6705017c338598ad16ffd1c6b82dc3"> 1511</a></span>&#160;<a class="code" href="classBaseCache.html#a0f6705017c338598ad16ffd1c6b82dc3">BaseCache::writebackBlk</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk)</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;{</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <a class="code" href="logging_8hh.html#a2a71fb8492c58a8b76d5cbe29cb4d561">chatty_assert</a>(!<a class="code" href="classBaseCache.html#a626c1023df0c20d932f99843c4accb30">isReadOnly</a> || <a class="code" href="classBaseCache.html#a2bc94d2599be5ffddfdfeb84511089fa">writebackClean</a>,</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                  <span class="stringliteral">&quot;Writeback from read-only cache&quot;</span>);</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    assert(blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>() &amp;&amp; (blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>() || <a class="code" href="classBaseCache.html#a2bc94d2599be5ffddfdfeb84511089fa">writebackClean</a>));</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a00875f9a4af71cfcf600cd7658838543">writebacks</a>[<a class="code" href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a230edc3067d263fcbce6836014ed4429">Request::wbMasterId</a>]++;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;(</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;        <a class="code" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">regenerateBlkAddr</a>(blk), <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>, 0, <a class="code" href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a230edc3067d263fcbce6836014ed4429">Request::wbMasterId</a>);</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <span class="keywordflow">if</span> (blk-&gt;<a class="code" href="classCacheBlk.html#a56457654d98fe119037fee80bfcaf58f">isSecure</a>())</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;        req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a485be8305adfc07759f7a62daa2afac4">Request::SECURE</a>);</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    req-&gt;taskId(blk-&gt;<a class="code" href="classCacheBlk.html#a4e61ee90fd5b26024493ee91e2bfb964">task_id</a>);</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> pkt =</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;        <span class="keyword">new</span> <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(req, blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>() ?</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;                   <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a0f7604f8ddd6593e486afbdb8f439bd0">MemCmd::WritebackDirty</a> : <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab31a96ec05dd5b7f1e366a1f7bba5fb7">MemCmd::WritebackClean</a>);</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Create Writeback %s writable: %d, dirty: %d\n&quot;</span>,</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>(), blk-&gt;<a class="code" href="classCacheBlk.html#a5b96ffe21d9ff58bba7ca97cf836ac2f">isWritable</a>(), blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>());</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    <span class="keywordflow">if</span> (blk-&gt;<a class="code" href="classCacheBlk.html#a5b96ffe21d9ff58bba7ca97cf836ac2f">isWritable</a>()) {</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;        <span class="comment">// not asserting shared means we pass the block in modified</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;        <span class="comment">// state, mark our own block non-writeable</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;        blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a202d95c1090db0082a7a954856ad5358">BlkWritable</a>;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;        <span class="comment">// we are in the Owned state, tell the receiver</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#afbe12093acc96f02e3f806a4c0003c83">setHasSharers</a>();</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    }</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="comment">// make sure the block is not marked dirty</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#aaa5d4a16d37597168dcff5857d9c6717">allocate</a>();</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#a4d5a80b775ab033127c54d2fdedf531d">setDataFromBlock</a>(blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a>, blkSize);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="comment">// When a block is compressed, it must first be decompressed before being</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <span class="comment">// sent for writeback.</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>) {</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> = <a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>-&gt;<a class="code" href="classBaseCacheCompressor.html#aa9920205f15a15c2ad68c51222e09bbc">getDecompressionLatency</a>(blk);</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    }</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="keywordflow">return</span> pkt;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;}</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<a class="code" href="classPacket.html">PacketPtr</a></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="classBaseCache.html#a61e8516f11811b2861cdf8e627cccf2d"> 1559</a></span>&#160;<a class="code" href="classBaseCache.html#a61e8516f11811b2861cdf8e627cccf2d">BaseCache::writecleanBlk</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <a class="code" href="classFlags.html">Request::Flags</a> dest, <a class="code" href="packet_8hh.html#ad38dfafec51e964d93d60cdec3bfb489">PacketId</a> <span class="keywordtype">id</span>)</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;{</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;(</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;        <a class="code" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">regenerateBlkAddr</a>(blk), <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>, 0, <a class="code" href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a230edc3067d263fcbce6836014ed4429">Request::wbMasterId</a>);</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <span class="keywordflow">if</span> (blk-&gt;<a class="code" href="classCacheBlk.html#a56457654d98fe119037fee80bfcaf58f">isSecure</a>()) {</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;        req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a485be8305adfc07759f7a62daa2afac4">Request::SECURE</a>);</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    }</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    req-&gt;taskId(blk-&gt;<a class="code" href="classCacheBlk.html#a4e61ee90fd5b26024493ee91e2bfb964">task_id</a>);</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> pkt = <span class="keyword">new</span> <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(req, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b">MemCmd::WriteClean</a>, blkSize, <span class="keywordtype">id</span>);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    <span class="keywordflow">if</span> (dest) {</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;        req-&gt;setFlags(dest);</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#a836e225e423e0c4abf5811682b5a3cdb">setWriteThrough</a>();</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    }</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Create %s writable: %d, dirty: %d\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>(),</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;            blk-&gt;<a class="code" href="classCacheBlk.html#a5b96ffe21d9ff58bba7ca97cf836ac2f">isWritable</a>(), blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>());</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    <span class="keywordflow">if</span> (blk-&gt;<a class="code" href="classCacheBlk.html#a5b96ffe21d9ff58bba7ca97cf836ac2f">isWritable</a>()) {</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;        <span class="comment">// not asserting shared means we pass the block in modified</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;        <span class="comment">// state, mark our own block non-writeable</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;        blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a202d95c1090db0082a7a954856ad5358">BlkWritable</a>;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;        <span class="comment">// we are in the Owned state, tell the receiver</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#afbe12093acc96f02e3f806a4c0003c83">setHasSharers</a>();</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    }</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="comment">// make sure the block is not marked dirty</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#aaa5d4a16d37597168dcff5857d9c6717">allocate</a>();</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#a4d5a80b775ab033127c54d2fdedf531d">setDataFromBlock</a>(blk-&gt;<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a>, blkSize);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="comment">// When a block is compressed, it must first be decompressed before being</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <span class="comment">// sent for writeback.</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>) {</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> = <a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>-&gt;<a class="code" href="classBaseCacheCompressor.html#aa9920205f15a15c2ad68c51222e09bbc">getDecompressionLatency</a>(blk);</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    }</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="keywordflow">return</span> pkt;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;}</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="classBaseCache.html#add6b8e503007b9534146c556cd4798b3"> 1605</a></span>&#160;<a class="code" href="classBaseCache.html#add6b8e503007b9534146c556cd4798b3">BaseCache::memWriteback</a>()</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;{</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#adb3d8310c817bfa7cf13fd61f1d4d8fa">forEachBlk</a>([<span class="keyword">this</span>](<a class="code" href="classCacheBlk.html">CacheBlk</a> &amp;blk) { <a class="code" href="classBaseCache.html#a9479072dfd8e1eb6752f765abef12ef2">writebackVisitor</a>(blk); });</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;}</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="classBaseCache.html#afdf824e8a2768255ee33c27d823ba4f5"> 1611</a></span>&#160;<a class="code" href="classBaseCache.html#afdf824e8a2768255ee33c27d823ba4f5">BaseCache::memInvalidate</a>()</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;{</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#adb3d8310c817bfa7cf13fd61f1d4d8fa">forEachBlk</a>([<span class="keyword">this</span>](<a class="code" href="classCacheBlk.html">CacheBlk</a> &amp;blk) { <a class="code" href="classBaseCache.html#a28138901c2f94cd8437f6252bf1a9f57">invalidateVisitor</a>(blk); });</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;}</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="classBaseCache.html#a7535c9f8459f5df8af6f24d312cb97e7"> 1617</a></span>&#160;<a class="code" href="classBaseCache.html#a7535c9f8459f5df8af6f24d312cb97e7">BaseCache::isDirty</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#ac577f48be07186eed6b59d9b3f50ce73">anyBlk</a>([](<a class="code" href="classCacheBlk.html">CacheBlk</a> &amp;blk) { <span class="keywordflow">return</span> blk.<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>(); });</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;}</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="classBaseCache.html#a4f51a87abb89cf3d8d5b3ac41d63df99"> 1623</a></span>&#160;<a class="code" href="classBaseCache.html#a4f51a87abb89cf3d8d5b3ac41d63df99">BaseCache::coalesce</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a> &amp;&amp; <a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a>-&gt;<a class="code" href="classWriteAllocator.html#a0553100594e4d81db05cd5f0359a4b9c">coalesce</a>();</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;}</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="classBaseCache.html#a9479072dfd8e1eb6752f765abef12ef2"> 1629</a></span>&#160;<a class="code" href="classBaseCache.html#a9479072dfd8e1eb6752f765abef12ef2">BaseCache::writebackVisitor</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> &amp;blk)</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;{</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    <span class="keywordflow">if</span> (blk.<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>()) {</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;        assert(blk.<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>());</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;        <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> request = std::make_shared&lt;Request&gt;(</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;            <a class="code" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">regenerateBlkAddr</a>(&amp;blk), <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>, 0, <a class="code" href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a64493c20049b32503a5befa73533e10f">Request::funcMasterId</a>);</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;        request-&gt;taskId(blk.<a class="code" href="classCacheBlk.html#a4e61ee90fd5b26024493ee91e2bfb964">task_id</a>);</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;        <span class="keywordflow">if</span> (blk.<a class="code" href="classCacheBlk.html#a56457654d98fe119037fee80bfcaf58f">isSecure</a>()) {</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;            request-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a485be8305adfc07759f7a62daa2afac4">Request::SECURE</a>);</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;        }</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;        <a class="code" href="classPacket.html">Packet</a> packet(request, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a>);</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;        packet.<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>(blk.<a class="code" href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">data</a>);</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;        <a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classMasterPort.html#a84190aa477270de3be5e87506f7103eb">sendFunctional</a>(&amp;packet);</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;        blk.<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> &amp;= ~<a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a>;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    }</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;}</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="classBaseCache.html#a28138901c2f94cd8437f6252bf1a9f57"> 1652</a></span>&#160;<a class="code" href="classBaseCache.html#a28138901c2f94cd8437f6252bf1a9f57">BaseCache::invalidateVisitor</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> &amp;blk)</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;{</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keywordflow">if</span> (blk.<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>())</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Invalidating dirty cache lines. &quot;</span> \</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                  <span class="stringliteral">&quot;Expect things to break.\n&quot;</span>);</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="keywordflow">if</span> (blk.<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>()) {</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;        assert(!blk.<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>());</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;        <a class="code" href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">invalidateBlock</a>(&amp;blk);</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    }</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;}</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="classBaseCache.html#a478d9617550ecad90c58cb21d360d146"> 1665</a></span>&#160;<a class="code" href="classBaseCache.html#a478d9617550ecad90c58cb21d360d146">BaseCache::nextQueueReadyTime</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> nextReady = std::min(<a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a591b29fbf0fa0b2d0caa90124bfdaccf">nextReadyTime</a>(),</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;                              <a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>.<a class="code" href="classQueue.html#a591b29fbf0fa0b2d0caa90124bfdaccf">nextReadyTime</a>());</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    <span class="comment">// Don&#39;t signal prefetch ready time if no MSHRs available</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <span class="comment">// Will signal once enoguh MSHRs are deallocated</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a> &amp;&amp; <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classMSHRQueue.html#a0e0217db77f8809a67cbb1660d72d196">canPrefetch</a>()) {</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;        nextReady = std::min(nextReady,</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;                             <a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>-&gt;<a class="code" href="classBasePrefetcher.html#a4f3413377606b989454d782e886424aa">nextPrefetchReadyTime</a>());</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    }</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <span class="keywordflow">return</span> nextReady;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;}</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="classBaseCache.html#ac7bb7a24abe18767b35cdfac8b37b566"> 1682</a></span>&#160;<a class="code" href="classBaseCache.html#ac7bb7a24abe18767b35cdfac8b37b566">BaseCache::sendMSHRQueuePacket</a>(<a class="code" href="classMSHR.html">MSHR</a>* mshr)</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;{</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    assert(mshr);</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;    <span class="comment">// use request from 1st target</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> tgt_pkt = mshr-&gt;<a class="code" href="classMSHR.html#a7725b678533e1358d32a6f282ac7d0e9">getTarget</a>()-&gt;<a class="code" href="classQueueEntry_1_1Target.html#ae06404d0ff367904de893118ee4200f8">pkt</a>;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s: MSHR %s\n&quot;</span>, __func__, tgt_pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    <span class="comment">// if the cache is in write coalescing mode or (additionally) in</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <span class="comment">// no allocation mode, and we have a write packet with an MSHR</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="comment">// that is not a whole-line write (due to incompatible flags etc),</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <span class="comment">// then reset the write mode</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a> &amp;&amp; <a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a>-&gt;<a class="code" href="classWriteAllocator.html#a0553100594e4d81db05cd5f0359a4b9c">coalesce</a>() &amp;&amp; tgt_pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()) {</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;        <span class="keywordflow">if</span> (!mshr-&gt;<a class="code" href="classMSHR.html#aaf25dc601ef3d5fb3f1fa764f41b5e0a">isWholeLineWrite</a>()) {</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;            <span class="comment">// if we are currently write coalescing, hold on the</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;            <span class="comment">// MSHR as many cycles extra as we need to completely</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;            <span class="comment">// write a cache line</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a>-&gt;<a class="code" href="classWriteAllocator.html#af668ab233c9995ebfcc0022fd1d56423">delay</a>(mshr-&gt;<a class="code" href="classQueueEntry.html#a62372f09e2fc0abcd4a6a71d1fed3b4f">blkAddr</a>)) {</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;                <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> delay = <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a> / tgt_pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>() * <a class="code" href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">clockPeriod</a>();</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheVerbose, <span class="stringliteral">&quot;Delaying pkt %s %llu ticks to allow &quot;</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;                        <span class="stringliteral">&quot;for write coalescing\n&quot;</span>, tgt_pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>(), delay);</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classMSHRQueue.html#ad5c8bfd8545ca44e577359da4dc48c48">delay</a>(mshr, delay);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                <a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a>-&gt;<a class="code" href="classWriteAllocator.html#a23badb643fc839a97f67b13049b97b7d">reset</a>();</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;            }</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;            <a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a>-&gt;<a class="code" href="classWriteAllocator.html#a4edecf07c8f9ee889940377cd68ed56e">resetDelay</a>(mshr-&gt;<a class="code" href="classQueueEntry.html#a62372f09e2fc0abcd4a6a71d1fed3b4f">blkAddr</a>);</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;        }</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    }</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk = <a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>-&gt;<a class="code" href="classBaseTags.html#a96fb824e9b8f6db2bcd816b82327f1de">findBlock</a>(mshr-&gt;<a class="code" href="classQueueEntry.html#a62372f09e2fc0abcd4a6a71d1fed3b4f">blkAddr</a>, mshr-&gt;<a class="code" href="classQueueEntry.html#a3463f6a1b2fa6d6df8f46e9ecb1826b9">isSecure</a>);</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <span class="comment">// either a prefetch that is not present upstream, or a normal</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    <span class="comment">// MSHR request, proceed to get the packet to send downstream</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> pkt = <a class="code" href="classBaseCache.html#a7136399aa1ba63dc3616d5c60dc97fff">createMissPacket</a>(tgt_pkt, blk, mshr-&gt;<a class="code" href="classMSHR.html#ac5922a87abb4b0532d59d1a177420873">needsWritable</a>(),</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;                                     mshr-&gt;<a class="code" href="classMSHR.html#aaf25dc601ef3d5fb3f1fa764f41b5e0a">isWholeLineWrite</a>());</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    mshr-&gt;<a class="code" href="classMSHR.html#a1deb4f9b2b6e6c4a2e99503525b15a0c">isForward</a> = (pkt == <span class="keyword">nullptr</span>);</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="keywordflow">if</span> (mshr-&gt;<a class="code" href="classMSHR.html#a1deb4f9b2b6e6c4a2e99503525b15a0c">isForward</a>) {</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;        <span class="comment">// not a cache block request, but a response is expected</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;        <span class="comment">// make copy of current packet to forward, keep current</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;        <span class="comment">// copy for response handling</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;        pkt = <span class="keyword">new</span> <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(tgt_pkt, <span class="keyword">false</span>, <span class="keyword">true</span>);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;        assert(!pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>());</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    }</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    <span class="comment">// play it safe and append (rather than set) the sender state,</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="comment">// as forwarded packets may already have existing state</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#a8036e59fcb2cf3391e8bb9d0ffc37b9e">pushSenderState</a>(mshr);</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ad1382602367d7ce5546d941e7bb13d8f">isClean</a>() &amp;&amp; blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>()) {</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;        <span class="comment">// A cache clean opearation is looking for a dirty block. Mark</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;        <span class="comment">// the packet so that the destination xbar can determine that</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;        <span class="comment">// there will be a follow-up write packet as well.</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#adfa0fbd34b0d03fbee86a1df3c81c5c1">setSatisfied</a>();</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    }</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3">sendTimingReq</a>(pkt)) {</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;        <span class="comment">// we are awaiting a retry, but we</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;        <span class="comment">// delete the packet and will be creating a new packet</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;        <span class="comment">// when we get the opportunity</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;        <span class="keyword">delete</span> pkt;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;        <span class="comment">// note that we have now masked any requestBus and</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;        <span class="comment">// schedSendEvent (we will wait for a retry before</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;        <span class="comment">// doing anything), and this is so even if we do not</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;        <span class="comment">// care about this packet and might override it before</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;        <span class="comment">// it gets retried</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;        <span class="comment">// As part of the call to sendTimingReq the packet is</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;        <span class="comment">// forwarded to all neighbouring caches (and any caches</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;        <span class="comment">// above them) as a snoop. Thus at this point we know if</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;        <span class="comment">// any of the neighbouring caches are responding, and if</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;        <span class="comment">// so, we know it is dirty, and we can determine if it is</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;        <span class="comment">// being passed as Modified, making our MSHR the ordering</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;        <span class="comment">// point</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;        <span class="keywordtype">bool</span> pending_modified_resp = !pkt-&gt;<a class="code" href="classPacket.html#a85724e95fcdde23c4f33840cfa04bc98">hasSharers</a>() &amp;&amp;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">cacheResponding</a>();</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;        <a class="code" href="classBaseCache.html#aae1188bd3d50ade5d0b344609c568d5d">markInService</a>(mshr, pending_modified_resp);</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ad1382602367d7ce5546d941e7bb13d8f">isClean</a>() &amp;&amp; blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>()) {</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;            <span class="comment">// A cache clean opearation is looking for a dirty</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;            <span class="comment">// block. If a dirty block is encountered a WriteClean</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;            <span class="comment">// will update any copies to the path to the memory</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;            <span class="comment">// until the point of reference.</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CacheVerbose, <span class="stringliteral">&quot;%s: packet %s found block: %s\n&quot;</span>,</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;                    __func__, pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>(), blk-&gt;<a class="code" href="classCacheBlk.html#abe5628afb5acaa599cf1f3703b027f3f">print</a>());</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;            <a class="code" href="classPacket.html">PacketPtr</a> wb_pkt = <a class="code" href="classBaseCache.html#a61e8516f11811b2861cdf8e627cccf2d">writecleanBlk</a>(blk, pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getDest(),</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;                                             pkt-&gt;<a class="code" href="classPacket.html#af720e740227e1083a16fc188cc7f22b4">id</a>);</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;            <a class="code" href="classstd_1_1list.html">PacketList</a> writebacks;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;            writebacks.push_back(wb_pkt);</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;            <a class="code" href="classBaseCache.html#ab0535c733a947b3c375f796fab24a150">doWritebacks</a>(writebacks, 0);</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;        }</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    }</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;}</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="classBaseCache.html#abba5733fdabadd287824eff7ee7f8a34"> 1785</a></span>&#160;<a class="code" href="classBaseCache.html#abba5733fdabadd287824eff7ee7f8a34">BaseCache::sendWriteQueuePacket</a>(<a class="code" href="classWriteQueueEntry.html">WriteQueueEntry</a>* wq_entry)</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;{</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    assert(wq_entry);</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    <span class="comment">// always a single target for write queue entries</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> tgt_pkt = wq_entry-&gt;<a class="code" href="classWriteQueueEntry.html#ab79daf5eb495589a9e623d1b48238610">getTarget</a>()-&gt;<a class="code" href="classQueueEntry_1_1Target.html#ae06404d0ff367904de893118ee4200f8">pkt</a>;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s: write %s\n&quot;</span>, __func__, tgt_pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;    <span class="comment">// forward as is, both for evictions and uncacheable writes</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3">sendTimingReq</a>(tgt_pkt)) {</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;        <span class="comment">// note that we have now masked any requestBus and</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;        <span class="comment">// schedSendEvent (we will wait for a retry before</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;        <span class="comment">// doing anything), and this is so even if we do not</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;        <span class="comment">// care about this packet and might override it before</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;        <span class="comment">// it gets retried</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;        <a class="code" href="classBaseCache.html#aae1188bd3d50ade5d0b344609c568d5d">markInService</a>(wq_entry);</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    }</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;}</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="classBaseCache.html#adf7b8750885b9ce55da290e013986aba"> 1809</a></span>&#160;<a class="code" href="classBaseCache.html#adf7b8750885b9ce55da290e013986aba">BaseCache::serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <span class="keywordtype">bool</span> dirty(<a class="code" href="classBaseCache.html#a7535c9f8459f5df8af6f24d312cb97e7">isDirty</a>());</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    <span class="keywordflow">if</span> (dirty) {</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;*** The cache still contains dirty data. ***\n&quot;</span>);</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;    Make sure to drain the system using the correct flags.\n&quot;</span>);</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;    This checkpoint will not restore correctly &quot;</span> \</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;             <span class="stringliteral">&quot;and dirty data in the cache will be lost!\n&quot;</span>);</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    }</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <span class="comment">// Since we don&#39;t checkpoint the data in the cache, any dirty data</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    <span class="comment">// will be lost when restoring from a checkpoint of a system that</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="comment">// wasn&#39;t drained properly. Flag the checkpoint as invalid if the</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    <span class="comment">// cache contains dirty data.</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    <span class="keywordtype">bool</span> bad_checkpoint(dirty);</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(bad_checkpoint);</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;}</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="classBaseCache.html#ae7da1b0583d4763435a735b6d08703ae"> 1829</a></span>&#160;<a class="code" href="classBaseCache.html#ae7da1b0583d4763435a735b6d08703ae">BaseCache::unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;{</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keywordtype">bool</span> bad_checkpoint;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(bad_checkpoint);</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;    <span class="keywordflow">if</span> (bad_checkpoint) {</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Restoring from checkpoints with dirty caches is not &quot;</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;              <span class="stringliteral">&quot;supported in the classic memory system. Please remove any &quot;</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;              <span class="stringliteral">&quot;caches or drain them properly before taking checkpoints.\n&quot;</span>);</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    }</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;}</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#ac53a9b1e6acedb36526c4e86e2a5e008"> 1841</a></span>&#160;<a class="code" href="structBaseCache_1_1CacheCmdStats.html#ac53a9b1e6acedb36526c4e86e2a5e008">BaseCache::CacheCmdStats::CacheCmdStats</a>(<a class="code" href="classBaseCache.html">BaseCache</a> &amp;<a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>,</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;                                        <span class="keyword">const</span> std::string &amp;<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>)</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    : <a class="code" href="namespaceStats.html">Stats</a>::<a class="code" href="classStats_1_1Group.html#a2b9f54ce812fcea38c81066446d435b3">Group</a>(&amp;c), cache(c),</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    hits(</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;        this, (name + <span class="stringliteral">&quot;_hits&quot;</span>).c_str(),</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;        (<span class="stringliteral">&quot;number of &quot;</span> + name + <span class="stringliteral">&quot; hits&quot;</span>).c_str()),</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    misses(</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;        this, (name + <span class="stringliteral">&quot;_misses&quot;</span>).c_str(),</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;        (<span class="stringliteral">&quot;number of &quot;</span> + name + <span class="stringliteral">&quot; misses&quot;</span>).c_str()),</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;    missLatency(</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;        this, (name + <span class="stringliteral">&quot;_miss_latency&quot;</span>).c_str(),</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;        (<span class="stringliteral">&quot;number of &quot;</span> + name + <span class="stringliteral">&quot; miss cycles&quot;</span>).c_str()),</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    accesses(</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;        this, (name + <span class="stringliteral">&quot;_accesses&quot;</span>).c_str(),</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;        (<span class="stringliteral">&quot;number of &quot;</span> + name + <span class="stringliteral">&quot; accesses(hits+misses)&quot;</span>).c_str()),</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    missRate(</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;        this, (name + <span class="stringliteral">&quot;_miss_rate&quot;</span>).c_str(),</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;        (<span class="stringliteral">&quot;miss rate for &quot;</span> + name + <span class="stringliteral">&quot; accesses&quot;</span>).c_str()),</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    avgMissLatency(</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;        this, (name + <span class="stringliteral">&quot;_avg_miss_latency&quot;</span>).c_str(),</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;        (<span class="stringliteral">&quot;average &quot;</span> + name + <span class="stringliteral">&quot; miss latency&quot;</span>).c_str()),</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    mshr_hits(</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;        this, (name + <span class="stringliteral">&quot;_mshr_hits&quot;</span>).c_str(),</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;        (<span class="stringliteral">&quot;number of &quot;</span> + name + <span class="stringliteral">&quot; MSHR hits&quot;</span>).c_str()),</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    mshr_misses(</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;        this, (name + <span class="stringliteral">&quot;_mshr_misses&quot;</span>).c_str(),</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;        (<span class="stringliteral">&quot;number of &quot;</span> + name + <span class="stringliteral">&quot; MSHR misses&quot;</span>).c_str()),</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    mshr_uncacheable(</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;        this, (name + <span class="stringliteral">&quot;_mshr_uncacheable&quot;</span>).c_str(),</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;        (<span class="stringliteral">&quot;number of &quot;</span> + name + <span class="stringliteral">&quot; MSHR uncacheable&quot;</span>).c_str()),</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    mshr_miss_latency(</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;        this, (name + <span class="stringliteral">&quot;_mshr_miss_latency&quot;</span>).c_str(),</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;        (<span class="stringliteral">&quot;number of &quot;</span> + name + <span class="stringliteral">&quot; MSHR miss cycles&quot;</span>).c_str()),</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    mshr_uncacheable_lat(</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;        this, (name + <span class="stringliteral">&quot;_mshr_uncacheable_latency&quot;</span>).c_str(),</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;        (<span class="stringliteral">&quot;number of &quot;</span> + name + <span class="stringliteral">&quot; MSHR uncacheable cycles&quot;</span>).c_str()),</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    mshrMissRate(</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;        this, (name + <span class="stringliteral">&quot;_mshr_miss_rate&quot;</span>).c_str(),</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;        (<span class="stringliteral">&quot;mshr miss rate for &quot;</span> + name + <span class="stringliteral">&quot; accesses&quot;</span>).c_str()),</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    avgMshrMissLatency(</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;        this, (name + <span class="stringliteral">&quot;_avg_mshr_miss_latency&quot;</span>).c_str(),</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;        (<span class="stringliteral">&quot;average &quot;</span> + name + <span class="stringliteral">&quot; mshr miss latency&quot;</span>).c_str()),</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    avgMshrUncacheableLatency(</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;        this, (name + <span class="stringliteral">&quot;_avg_mshr_uncacheable_latency&quot;</span>).c_str(),</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;        (<span class="stringliteral">&quot;average &quot;</span> + name + <span class="stringliteral">&quot; mshr uncacheable latency&quot;</span>).c_str())</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;{</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;}</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a65ab86badab16569bc205aceab17b6c1"> 1891</a></span>&#160;<a class="code" href="structBaseCache_1_1CacheCmdStats.html#a65ab86badab16569bc205aceab17b6c1">BaseCache::CacheCmdStats::regStatsFromParent</a>()</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;{</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceStats.html">Stats</a>;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    <a class="code" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a>();</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    <a class="code" href="classSystem.html">System</a> *<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a> = <a class="code" href="structBaseCache_1_1CacheCmdStats.html#aff3ac4cc5530e8d9dd263e82c79710c0">cache</a>.<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> max_masters = system-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>();</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#af9a02fa1587db96169f0120477b7a140">hits</a></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;        ;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#af9a02fa1587db96169f0120477b7a140">hits</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    }</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="comment">// Miss statistics</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a2d774e8cb56cc1536b46e10c20a8ac6d">misses</a></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;        ;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a2d774e8cb56cc1536b46e10c20a8ac6d">misses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    }</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <span class="comment">// Miss latency statistics</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a76b85b7abca226874fde3444d20ad9eb">missLatency</a></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;        ;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a76b85b7abca226874fde3444d20ad9eb">missLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    }</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="comment">// access formulas</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a7deeaf60fc3f48d198115a612902315e">accesses</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a7deeaf60fc3f48d198115a612902315e">accesses</a> = <a class="code" href="structBaseCache_1_1CacheCmdStats.html#af9a02fa1587db96169f0120477b7a140">hits</a> + <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a2d774e8cb56cc1536b46e10c20a8ac6d">misses</a>;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a7deeaf60fc3f48d198115a612902315e">accesses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    }</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;    <span class="comment">// miss rate formulas</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a27b59702daa7922dcab86ba64c6dff9d">missRate</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a27b59702daa7922dcab86ba64c6dff9d">missRate</a> = misses / <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a7deeaf60fc3f48d198115a612902315e">accesses</a>;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a27b59702daa7922dcab86ba64c6dff9d">missRate</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    }</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;    <span class="comment">// miss latency formulas</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a809591b6bd817df2fca5dd35fc69596b">avgMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a809591b6bd817df2fca5dd35fc69596b">avgMissLatency</a> = <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a76b85b7abca226874fde3444d20ad9eb">missLatency</a> / <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a2d774e8cb56cc1536b46e10c20a8ac6d">misses</a>;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a809591b6bd817df2fca5dd35fc69596b">avgMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    }</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    <span class="comment">// MSHR statistics</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    <span class="comment">// MSHR hit statistics</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a35ade525982f4a066e7e6c07458947b0">mshr_hits</a></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;        ;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a35ade525982f4a066e7e6c07458947b0">mshr_hits</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    }</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    <span class="comment">// MSHR miss statistics</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">mshr_misses</a></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;        ;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">mshr_misses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;    }</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    <span class="comment">// MSHR miss latency statistics</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#aebc04cc1dedda0f0f96fbccc846f54a3">mshr_miss_latency</a></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;        ;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#aebc04cc1dedda0f0f96fbccc846f54a3">mshr_miss_latency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;    }</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    <span class="comment">// MSHR uncacheable statistics</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a58b98dc827f78ecbeb0afe71acfa8a2b">mshr_uncacheable</a></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;        ;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a58b98dc827f78ecbeb0afe71acfa8a2b">mshr_uncacheable</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    }</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    <span class="comment">// MSHR miss latency statistics</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5c48e023106681c79eb0e07d84247c8c">mshr_uncacheable_lat</a></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;        ;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5c48e023106681c79eb0e07d84247c8c">mshr_uncacheable_lat</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    }</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;    <span class="comment">// MSHR miss rate formulas</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#ac8eeb8c708e50ea2c6410ca0396c10e4">mshrMissRate</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#ac8eeb8c708e50ea2c6410ca0396c10e4">mshrMissRate</a> = <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">mshr_misses</a> / <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a7deeaf60fc3f48d198115a612902315e">accesses</a>;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#ac8eeb8c708e50ea2c6410ca0396c10e4">mshrMissRate</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    }</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <span class="comment">// mshrMiss latency formulas</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#adc5c3ae035d4bac25ac15372d4539a6d">avgMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#adc5c3ae035d4bac25ac15372d4539a6d">avgMshrMissLatency</a> = <a class="code" href="structBaseCache_1_1CacheCmdStats.html#aebc04cc1dedda0f0f96fbccc846f54a3">mshr_miss_latency</a> / <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">mshr_misses</a>;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#adc5c3ae035d4bac25ac15372d4539a6d">avgMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    }</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    <span class="comment">// mshrUncacheable latency formulas</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a6484193bd1329f05ecc0854c4aae5dc8">avgMshrUncacheableLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;    <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a6484193bd1329f05ecc0854c4aae5dc8">avgMshrUncacheableLatency</a> = <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5c48e023106681c79eb0e07d84247c8c">mshr_uncacheable_lat</a> / <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a58b98dc827f78ecbeb0afe71acfa8a2b">mshr_uncacheable</a>;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a6484193bd1329f05ecc0854c4aae5dc8">avgMshrUncacheableLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    }</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;}</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a36bd6b5e1e0fb5c19effae4930d00054"> 2015</a></span>&#160;<a class="code" href="structBaseCache_1_1CacheStats.html#a36bd6b5e1e0fb5c19effae4930d00054">BaseCache::CacheStats::CacheStats</a>(<a class="code" href="classBaseCache.html">BaseCache</a> &amp;<a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>)</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    : <a class="code" href="namespaceStats.html">Stats</a>::<a class="code" href="classStats_1_1Group.html">Group</a>(&amp;c), <a class="code" href="structBaseCache_1_1CacheCmdStats.html#aff3ac4cc5530e8d9dd263e82c79710c0">cache</a>(c),</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    demandHits(this, <span class="stringliteral">&quot;demand_hits&quot;</span>, <span class="stringliteral">&quot;number of demand (read+write) hits&quot;</span>),</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    overallHits(this, <span class="stringliteral">&quot;overall_hits&quot;</span>, <span class="stringliteral">&quot;number of overall hits&quot;</span>),</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    demandMisses(this, <span class="stringliteral">&quot;demand_misses&quot;</span>,</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;                 <span class="stringliteral">&quot;number of demand (read+write) misses&quot;</span>),</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    overallMisses(this, <span class="stringliteral">&quot;overall_misses&quot;</span>, <span class="stringliteral">&quot;number of overall misses&quot;</span>),</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;    demandMissLatency(this, <span class="stringliteral">&quot;demand_miss_latency&quot;</span>,</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;                      <span class="stringliteral">&quot;number of demand (read+write) miss cycles&quot;</span>),</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;    overallMissLatency(this, <span class="stringliteral">&quot;overall_miss_latency&quot;</span>,</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;                       <span class="stringliteral">&quot;number of overall miss cycles&quot;</span>),</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    demandAccesses(this, <span class="stringliteral">&quot;demand_accesses&quot;</span>,</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;                   <span class="stringliteral">&quot;number of demand (read+write) accesses&quot;</span>),</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    overallAccesses(this, <span class="stringliteral">&quot;overall_accesses&quot;</span>,</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;                    <span class="stringliteral">&quot;number of overall (read+write) accesses&quot;</span>),</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    demandMissRate(this, <span class="stringliteral">&quot;demand_miss_rate&quot;</span>,</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;                   <span class="stringliteral">&quot;miss rate for demand accesses&quot;</span>),</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;    overallMissRate(this, <span class="stringliteral">&quot;overall_miss_rate&quot;</span>,</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;                    <span class="stringliteral">&quot;miss rate for overall accesses&quot;</span>),</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;    demandAvgMissLatency(this, <span class="stringliteral">&quot;demand_avg_miss_latency&quot;</span>,</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;                         <span class="stringliteral">&quot;average overall miss latency&quot;</span>),</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    overallAvgMissLatency(this, <span class="stringliteral">&quot;overall_avg_miss_latency&quot;</span>,</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;                          <span class="stringliteral">&quot;average overall miss latency&quot;</span>),</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    blocked_cycles(this, <span class="stringliteral">&quot;blocked_cycles&quot;</span>,</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;                   <span class="stringliteral">&quot;number of cycles access was blocked&quot;</span>),</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    blocked_causes(this, <span class="stringliteral">&quot;blocked&quot;</span>, <span class="stringliteral">&quot;number of cycles access was blocked&quot;</span>),</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;    avg_blocked(this, <span class="stringliteral">&quot;avg_blocked_cycles&quot;</span>,</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;                <span class="stringliteral">&quot;average number of cycles each access was blocked&quot;</span>),</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    unusedPrefetches(this, <span class="stringliteral">&quot;unused_prefetches&quot;</span>,</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;                     <span class="stringliteral">&quot;number of HardPF blocks evicted w/o reference&quot;</span>),</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    writebacks(this, <span class="stringliteral">&quot;writebacks&quot;</span>, <span class="stringliteral">&quot;number of writebacks&quot;</span>),</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    demandMshrHits(this, <span class="stringliteral">&quot;demand_mshr_hits&quot;</span>,</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;                   <span class="stringliteral">&quot;number of demand (read+write) MSHR hits&quot;</span>),</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;    overallMshrHits(this, <span class="stringliteral">&quot;overall_mshr_hits&quot;</span>,</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;                    <span class="stringliteral">&quot;number of overall MSHR hits&quot;</span>),</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    demandMshrMisses(this, <span class="stringliteral">&quot;demand_mshr_misses&quot;</span>,</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;                     <span class="stringliteral">&quot;number of demand (read+write) MSHR misses&quot;</span>),</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    overallMshrMisses(this, <span class="stringliteral">&quot;overall_mshr_misses&quot;</span>,</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;                      <span class="stringliteral">&quot;number of overall MSHR misses&quot;</span>),</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;    overallMshrUncacheable(this, <span class="stringliteral">&quot;overall_mshr_uncacheable_misses&quot;</span>,</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;                           <span class="stringliteral">&quot;number of overall MSHR uncacheable misses&quot;</span>),</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;    demandMshrMissLatency(this, <span class="stringliteral">&quot;demand_mshr_miss_latency&quot;</span>,</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;                          <span class="stringliteral">&quot;number of demand (read+write) MSHR miss cycles&quot;</span>),</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;    overallMshrMissLatency(this, <span class="stringliteral">&quot;overall_mshr_miss_latency&quot;</span>,</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;                           <span class="stringliteral">&quot;number of overall MSHR miss cycles&quot;</span>),</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;    overallMshrUncacheableLatency(this, <span class="stringliteral">&quot;overall_mshr_uncacheable_latency&quot;</span>,</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;                                  <span class="stringliteral">&quot;number of overall MSHR uncacheable cycles&quot;</span>),</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    demandMshrMissRate(this, <span class="stringliteral">&quot;demand_mshr_miss_rate&quot;</span>,</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;                       <span class="stringliteral">&quot;mshr miss rate for demand accesses&quot;</span>),</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    overallMshrMissRate(this, <span class="stringliteral">&quot;overall_mshr_miss_rate&quot;</span>,</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;                        <span class="stringliteral">&quot;mshr miss rate for overall accesses&quot;</span>),</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    demandAvgMshrMissLatency(this, <span class="stringliteral">&quot;demand_avg_mshr_miss_latency&quot;</span>,</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;                             <span class="stringliteral">&quot;average overall mshr miss latency&quot;</span>),</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    overallAvgMshrMissLatency(this, <span class="stringliteral">&quot;overall_avg_mshr_miss_latency&quot;</span>,</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;                              <span class="stringliteral">&quot;average overall mshr miss latency&quot;</span>),</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    overallAvgMshrUncacheableLatency(</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;        this, <span class="stringliteral">&quot;overall_avg_mshr_uncacheable_latency&quot;</span>,</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;        <span class="stringliteral">&quot;average overall mshr uncacheable latency&quot;</span>),</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    replacements(this, <span class="stringliteral">&quot;replacements&quot;</span>, <span class="stringliteral">&quot;number of replacements&quot;</span>),</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    dataExpansions(this, <span class="stringliteral">&quot;data_expansions&quot;</span>, <span class="stringliteral">&quot;number of data expansions&quot;</span>),</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    cmd(<a class="code" href="classMemCmd.html">MemCmd</a>::NUM_MEM_CMDS)</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;{</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a28b71bb48b82dbea330ae2e6cb237bd8">MemCmd::NUM_MEM_CMDS</a>; ++idx)</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a4ac9066eb7aa8004b7b3a24200ab78d1">cmd</a>[idx].<a class="code" href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8">reset</a>(<span class="keyword">new</span> <a class="code" href="structBaseCache_1_1CacheCmdStats.html">CacheCmdStats</a>(c, <a class="code" href="classMemCmd.html">MemCmd</a>(idx).toString()));</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;}</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#aafc8ce72a3e8a9741843cdf5c6882335"> 2085</a></span>&#160;<a class="code" href="structBaseCache_1_1CacheStats.html#aafc8ce72a3e8a9741843cdf5c6882335">BaseCache::CacheStats::regStats</a>()</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;{</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceStats.html">Stats</a>;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    <a class="code" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a>();</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <a class="code" href="classSystem.html">System</a> *<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>.<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> max_masters = system-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>();</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cs : <a class="code" href="structBaseCache_1_1CacheStats.html#a4ac9066eb7aa8004b7b3a24200ab78d1">cmd</a>)</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;        cs-&gt;regStatsFromParent();</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">// These macros make it easier to sum the right subset of commands and</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment">// to change the subset of commands that are considered &quot;demand&quot; vs</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment">// &quot;non-demand&quot;</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define SUM_DEMAND(s)                                                   \</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">    (cmd[MemCmd::ReadReq]-&gt;s + cmd[MemCmd::WriteReq]-&gt;s +               \</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">     cmd[MemCmd::WriteLineReq]-&gt;s + cmd[MemCmd::ReadExReq]-&gt;s +         \</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">     cmd[MemCmd::ReadCleanReq]-&gt;s + cmd[MemCmd::ReadSharedReq]-&gt;s)</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">// should writebacks be included here?  prior code was inconsistent...</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define SUM_NON_DEMAND(s)                                       \</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">    (cmd[MemCmd::SoftPFReq]-&gt;s + cmd[MemCmd::HardPFReq]-&gt;s +    \</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">     cmd[MemCmd::SoftPFExReq]-&gt;s)</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#aced53552df03a11a5c9b49480b5e1ee9">demandHits</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#aced53552df03a11a5c9b49480b5e1ee9">demandHits</a> = <a class="code" href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a>(hits);</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#aced53552df03a11a5c9b49480b5e1ee9">demandHits</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    }</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ae951b4b7569c0c6b78b469a738dc41d8">overallHits</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ae951b4b7569c0c6b78b469a738dc41d8">overallHits</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#aced53552df03a11a5c9b49480b5e1ee9">demandHits</a> + <a class="code" href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a>(hits);</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#ae951b4b7569c0c6b78b469a738dc41d8">overallHits</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;    }</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">demandMisses</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">demandMisses</a> = <a class="code" href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a>(misses);</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">demandMisses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;    }</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ac840338c07f6bfbb9d66657e31f54554">overallMisses</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ac840338c07f6bfbb9d66657e31f54554">overallMisses</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">demandMisses</a> + <a class="code" href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a>(misses);</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#ac840338c07f6bfbb9d66657e31f54554">overallMisses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    }</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a7813c715e471365b6edd7a51ba59e446">demandMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a7813c715e471365b6edd7a51ba59e446">demandMissLatency</a> = <a class="code" href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a>(missLatency);</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a7813c715e471365b6edd7a51ba59e446">demandMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    }</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#abb0c00ef272f6d8d8fa93979453a4764">overallMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#abb0c00ef272f6d8d8fa93979453a4764">overallMissLatency</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#a7813c715e471365b6edd7a51ba59e446">demandMissLatency</a> + <a class="code" href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a>(missLatency);</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#abb0c00ef272f6d8d8fa93979453a4764">overallMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    }</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#abf75e28081459b1a3927550fb1b83b8d">demandAccesses</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#abf75e28081459b1a3927550fb1b83b8d">demandAccesses</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#aced53552df03a11a5c9b49480b5e1ee9">demandHits</a> + <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">demandMisses</a>;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#abf75e28081459b1a3927550fb1b83b8d">demandAccesses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    }</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#af1b2a7f23948db7d02f06cc53eb16924">overallAccesses</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#af1b2a7f23948db7d02f06cc53eb16924">overallAccesses</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#ae951b4b7569c0c6b78b469a738dc41d8">overallHits</a> + <a class="code" href="structBaseCache_1_1CacheStats.html#ac840338c07f6bfbb9d66657e31f54554">overallMisses</a>;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#af1b2a7f23948db7d02f06cc53eb16924">overallAccesses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    }</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a172477bd42269dab7090dd03d9844e72">demandMissRate</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a172477bd42269dab7090dd03d9844e72">demandMissRate</a> = demandMisses / <a class="code" href="structBaseCache_1_1CacheStats.html#abf75e28081459b1a3927550fb1b83b8d">demandAccesses</a>;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a172477bd42269dab7090dd03d9844e72">demandMissRate</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    }</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a8c58e797be4d80fd69c83289a116f597">overallMissRate</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a8c58e797be4d80fd69c83289a116f597">overallMissRate</a> = overallMisses / <a class="code" href="structBaseCache_1_1CacheStats.html#af1b2a7f23948db7d02f06cc53eb16924">overallAccesses</a>;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a8c58e797be4d80fd69c83289a116f597">overallMissRate</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    }</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a41a1fa92bc754405d8c27770d68e4a71">demandAvgMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a41a1fa92bc754405d8c27770d68e4a71">demandAvgMissLatency</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#a7813c715e471365b6edd7a51ba59e446">demandMissLatency</a> / <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">demandMisses</a>;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a41a1fa92bc754405d8c27770d68e4a71">demandAvgMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    }</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a32a9d3d2acb21e164d026bbfdd68a">overallAvgMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a32a9d3d2acb21e164d026bbfdd68a">overallAvgMissLatency</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#abb0c00ef272f6d8d8fa93979453a4764">overallMissLatency</a> / <a class="code" href="structBaseCache_1_1CacheStats.html#ac840338c07f6bfbb9d66657e31f54554">overallMisses</a>;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a32a9d3d2acb21e164d026bbfdd68a">overallAvgMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;    }</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a73624487448f203d920ad494fde0ef3d">blocked_cycles</a>.<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e">NUM_BLOCKED_CAUSES</a>);</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a73624487448f203d920ad494fde0ef3d">blocked_cycles</a></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;        .<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">Blocked_NoMSHRs</a>, <span class="stringliteral">&quot;no_mshrs&quot;</span>)</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;        .<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">Blocked_NoTargets</a>, <span class="stringliteral">&quot;no_targets&quot;</span>)</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;        ;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a63fbb0d0be3e14d71ecceb7cabdb51bb">blocked_causes</a>.<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e">NUM_BLOCKED_CAUSES</a>);</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a63fbb0d0be3e14d71ecceb7cabdb51bb">blocked_causes</a></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;        .<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">Blocked_NoMSHRs</a>, <span class="stringliteral">&quot;no_mshrs&quot;</span>)</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;        .<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">Blocked_NoTargets</a>, <span class="stringliteral">&quot;no_targets&quot;</span>)</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;        ;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a0b67b4932ab5c7854dac4bf35a75a647">avg_blocked</a></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;        .<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">Blocked_NoMSHRs</a>, <span class="stringliteral">&quot;no_mshrs&quot;</span>)</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;        .<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">Blocked_NoTargets</a>, <span class="stringliteral">&quot;no_targets&quot;</span>)</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;        ;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a0b67b4932ab5c7854dac4bf35a75a647">avg_blocked</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#a73624487448f203d920ad494fde0ef3d">blocked_cycles</a> / <a class="code" href="structBaseCache_1_1CacheStats.html#a63fbb0d0be3e14d71ecceb7cabdb51bb">blocked_causes</a>;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#afc890963fe2cd85e10dbcd73f1a04de0">unusedPrefetches</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a>);</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a00875f9a4af71cfcf600cd7658838543">writebacks</a></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;        ;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a00875f9a4af71cfcf600cd7658838543">writebacks</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    }</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ab5eb417a0eab1330af12bf608bb31cf0">demandMshrHits</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ab5eb417a0eab1330af12bf608bb31cf0">demandMshrHits</a> = <a class="code" href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a>(mshr_hits);</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#ab5eb417a0eab1330af12bf608bb31cf0">demandMshrHits</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    }</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a3f4af76e2fd560d0fe5f3898db79c57c">overallMshrHits</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a3f4af76e2fd560d0fe5f3898db79c57c">overallMshrHits</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#ab5eb417a0eab1330af12bf608bb31cf0">demandMshrHits</a> + <a class="code" href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a>(mshr_hits);</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a3f4af76e2fd560d0fe5f3898db79c57c">overallMshrHits</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    }</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d">demandMshrMisses</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d">demandMshrMisses</a> = <a class="code" href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a>(mshr_misses);</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d">demandMshrMisses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    }</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a6fd99ada9ef2e326e888da9d312e3646">overallMshrMisses</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a6fd99ada9ef2e326e888da9d312e3646">overallMshrMisses</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d">demandMshrMisses</a> + <a class="code" href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a>(mshr_misses);</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a6fd99ada9ef2e326e888da9d312e3646">overallMshrMisses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    }</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a2610b12c10658ec524c8df9a7c16274c">demandMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a2610b12c10658ec524c8df9a7c16274c">demandMshrMissLatency</a> = <a class="code" href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a>(mshr_miss_latency);</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a2610b12c10658ec524c8df9a7c16274c">demandMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    }</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#aece9a562219cfdc4c214fe3ca06e2b41">overallMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#aece9a562219cfdc4c214fe3ca06e2b41">overallMshrMissLatency</a> =</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a2610b12c10658ec524c8df9a7c16274c">demandMshrMissLatency</a> + <a class="code" href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a>(mshr_miss_latency);</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#aece9a562219cfdc4c214fe3ca06e2b41">overallMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    }</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a4610e651790fbdba51e6c626694d9f1c">overallMshrUncacheable</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a4610e651790fbdba51e6c626694d9f1c">overallMshrUncacheable</a> =</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;        <a class="code" href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a>(mshr_uncacheable) + <a class="code" href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a>(mshr_uncacheable);</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a4610e651790fbdba51e6c626694d9f1c">overallMshrUncacheable</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    }</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a482491d16bb35fb959ed2da10352eac5">overallMshrUncacheableLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a482491d16bb35fb959ed2da10352eac5">overallMshrUncacheableLatency</a> =</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;        <a class="code" href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a>(mshr_uncacheable_lat) +</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;        <a class="code" href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a>(mshr_uncacheable_lat);</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a482491d16bb35fb959ed2da10352eac5">overallMshrUncacheableLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    }</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#afbab72c39305b6b79bfbc8c909656668">demandMshrMissRate</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#afbab72c39305b6b79bfbc8c909656668">demandMshrMissRate</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d">demandMshrMisses</a> / <a class="code" href="structBaseCache_1_1CacheStats.html#abf75e28081459b1a3927550fb1b83b8d">demandAccesses</a>;</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#afbab72c39305b6b79bfbc8c909656668">demandMshrMissRate</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    }</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#adca90cc0510de8bbd416e172ffa5f0ea">overallMshrMissRate</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#adca90cc0510de8bbd416e172ffa5f0ea">overallMshrMissRate</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#a6fd99ada9ef2e326e888da9d312e3646">overallMshrMisses</a> / <a class="code" href="structBaseCache_1_1CacheStats.html#af1b2a7f23948db7d02f06cc53eb16924">overallAccesses</a>;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#adca90cc0510de8bbd416e172ffa5f0ea">overallMshrMissRate</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    }</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a824c457ba4fc4206e5cbc6e9f3564e3c">demandAvgMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a824c457ba4fc4206e5cbc6e9f3564e3c">demandAvgMshrMissLatency</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#a2610b12c10658ec524c8df9a7c16274c">demandMshrMissLatency</a> / <a class="code" href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d">demandMshrMisses</a>;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a824c457ba4fc4206e5cbc6e9f3564e3c">demandAvgMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    }</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a219459352320a7c4117bbce33575d5b2">overallAvgMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a219459352320a7c4117bbce33575d5b2">overallAvgMshrMissLatency</a> = <a class="code" href="structBaseCache_1_1CacheStats.html#aece9a562219cfdc4c214fe3ca06e2b41">overallMshrMissLatency</a> / <a class="code" href="structBaseCache_1_1CacheStats.html#a6fd99ada9ef2e326e888da9d312e3646">overallMshrMisses</a>;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a219459352320a7c4117bbce33575d5b2">overallAvgMshrMissLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;    }</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a743433a101605bef26e17b8816f161c7">overallAvgMshrUncacheableLatency</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a> | <a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#a743433a101605bef26e17b8816f161c7">overallAvgMshrUncacheableLatency</a> =</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a482491d16bb35fb959ed2da10352eac5">overallMshrUncacheableLatency</a> / <a class="code" href="structBaseCache_1_1CacheStats.html#a4610e651790fbdba51e6c626694d9f1c">overallMshrUncacheable</a>;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#a743433a101605bef26e17b8816f161c7">overallAvgMshrUncacheableLatency</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, system-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    }</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#aa26b751c81e754cfb4dff45b95ea492d">dataExpansions</a>.<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;}</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="classBaseCache.html#a0228650f19d5b932deb1b9fc2b6608b6"> 2299</a></span>&#160;<a class="code" href="classBaseCache.html#a0228650f19d5b932deb1b9fc2b6608b6">BaseCache::regProbePoints</a>()</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;{</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;    <a class="code" href="classBaseCache.html#a0de5edddc93ec40a74c35c184c35d2eb">ppHit</a> = <span class="keyword">new</span> <a class="code" href="classProbePointArg.html">ProbePointArg&lt;PacketPtr&gt;</a>(this-&gt;<a class="code" href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">getProbeManager</a>(), <span class="stringliteral">&quot;Hit&quot;</span>);</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;    <a class="code" href="classBaseCache.html#a83c68c6576f53c4029f454e853993533">ppMiss</a> = <span class="keyword">new</span> <a class="code" href="classProbePointArg.html">ProbePointArg&lt;PacketPtr&gt;</a>(this-&gt;<a class="code" href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">getProbeManager</a>(), <span class="stringliteral">&quot;Miss&quot;</span>);</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;    <a class="code" href="classBaseCache.html#adc0a86c7c8f60485e1df7260f36f7710">ppFill</a> = <span class="keyword">new</span> <a class="code" href="classProbePointArg.html">ProbePointArg&lt;PacketPtr&gt;</a>(this-&gt;<a class="code" href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">getProbeManager</a>(), <span class="stringliteral">&quot;Fill&quot;</span>);</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;}</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment">// CpuSidePort</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CpuSidePort.html#ad4755e2db2c429637ae7c126afd114bb"> 2312</a></span>&#160;<a class="code" href="classBaseCache_1_1CpuSidePort.html#ad4755e2db2c429637ae7c126afd114bb">BaseCache::CpuSidePort::recvTimingSnoopResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;{</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    <span class="comment">// Snoops shouldn&#39;t happen when bypassing caches</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    assert(!<a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">bypassCaches</a>());</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">isResponse</a>());</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;    <span class="comment">// Express snoop responses from master to slave, e.g., from L1 to L2</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#a19030c9f1fa2d86743577b0e4051622c">recvTimingSnoopResp</a>(pkt);</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;}</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CpuSidePort.html#a9b134204808208114a9b8efc86e5e631"> 2326</a></span>&#160;<a class="code" href="classBaseCache_1_1CpuSidePort.html#a9b134204808208114a9b8efc86e5e631">BaseCache::CpuSidePort::tryTiming</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;{</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">bypassCaches</a>() || pkt-&gt;<a class="code" href="classPacket.html#a4793369116c8c7782ed5033539c7f543">isExpressSnoop</a>()) {</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;        <span class="comment">// always let express snoop packets through even if blocked</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">blocked</a> || mustSendRetry) {</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;        <span class="comment">// either already committed to send a retry, or blocked</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;        mustSendRetry = <span class="keyword">true</span>;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    }</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    mustSendRetry = <span class="keyword">false</span>;</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;}</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CpuSidePort.html#a57f61f27266feb04fa965c3a0a6901ee"> 2341</a></span>&#160;<a class="code" href="classBaseCache_1_1CpuSidePort.html#a57f61f27266feb04fa965c3a0a6901ee">BaseCache::CpuSidePort::recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;{</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ac9867cdbf0c0157b274dc11fe177a449">isRequest</a>());</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">bypassCaches</a>()) {</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;        <span class="comment">// Just forward the packet if caches are disabled.</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;        <span class="comment">// @todo This should really enqueue the packet rather</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> success = <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3">sendTimingReq</a>(pkt);</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;        assert(success);</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tryTiming(pkt)) {</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#a6fef050591b3c4e9a418f6141ab94b06">recvTimingReq</a>(pkt);</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;    }</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;}</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CpuSidePort.html#af5e287127125195867af17af594f86e9"> 2359</a></span>&#160;<a class="code" href="classBaseCache_1_1CpuSidePort.html#af5e287127125195867af17af594f86e9">BaseCache::CpuSidePort::recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;{</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">bypassCaches</a>()) {</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;        <span class="comment">// Forward the request if the system is in cache bypass mode.</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">sendAtomic</a>(pkt);</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#a66e6a1d30ed498335b4e115e3806b021">recvAtomic</a>(pkt);</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    }</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;}</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CpuSidePort.html#a01e7e747918b160113f9eaa7e37897d2"> 2370</a></span>&#160;<a class="code" href="classBaseCache_1_1CpuSidePort.html#a01e7e747918b160113f9eaa7e37897d2">BaseCache::CpuSidePort::recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;{</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">bypassCaches</a>()) {</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;        <span class="comment">// The cache should be flushed if we are in cache bypass mode,</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;        <span class="comment">// so we don&#39;t need to check if we need to update anything.</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classMasterPort.html#a84190aa477270de3be5e87506f7103eb">sendFunctional</a>(pkt);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;    }</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;    <span class="comment">// functional request</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#a54f1ca1a176209a5678aac8c457ff0ee">functionalAccess</a>(pkt, <span class="keyword">true</span>);</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;}</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<a class="code" href="classstd_1_1list.html">AddrRangeList</a></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CpuSidePort.html#a0ce99ea5f6b338fda49bbf198296b1ed"> 2384</a></span>&#160;<a class="code" href="classBaseCache_1_1CpuSidePort.html#a0ce99ea5f6b338fda49bbf198296b1ed">BaseCache::CpuSidePort::getAddrRanges</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>-&gt;<a class="code" href="classBaseCache.html#a329a69af869ca9b8cb82804deb51cab9">getAddrRanges</a>();</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;}</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<a class="code" href="classBaseCache_1_1CpuSidePort.html#a3f9f6eb07232a0d7624762e8d382020c">BaseCache::</a></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CpuSidePort.html#a3f9f6eb07232a0d7624762e8d382020c"> 2391</a></span>&#160;<a class="code" href="classBaseCache_1_1CpuSidePort.html#a3f9f6eb07232a0d7624762e8d382020c">CpuSidePort::CpuSidePort</a>(<span class="keyword">const</span> std::string &amp;_name, <a class="code" href="classBaseCache.html">BaseCache</a> *_cache,</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;                         <span class="keyword">const</span> std::string &amp;_label)</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;    : <a class="code" href="classBaseCache_1_1CacheSlavePort.html">CacheSlavePort</a>(_name, _cache, _label), <a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>(_cache)</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;{</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;}</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">// MemSidePort</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="classBaseCache_1_1MemSidePort.html#a003af4600578aff3bf7ab52516d633f7"> 2403</a></span>&#160;<a class="code" href="classBaseCache_1_1MemSidePort.html#a003af4600578aff3bf7ab52516d633f7">BaseCache::MemSidePort::recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;{</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    <a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>-&gt;<a class="code" href="classBaseCache.html#ab5bcd5e38bcedee9ddf234aebd4f1188">recvTimingResp</a>(pkt);</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;}</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">// Express snooping requests to memside port</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="classBaseCache_1_1MemSidePort.html#af5aea68d1342973114bab8de9147abc0"> 2411</a></span>&#160;<a class="code" href="classBaseCache_1_1MemSidePort.html#af5aea68d1342973114bab8de9147abc0">BaseCache::MemSidePort::recvTimingSnoopReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;{</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;    <span class="comment">// Snoops shouldn&#39;t happen when bypassing caches</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;    assert(!<a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>-&gt;<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">bypassCaches</a>());</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <span class="comment">// handle snooping requests</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;    <a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>-&gt;<a class="code" href="classBaseCache.html#aaa21adb94f43634fa752ab539d22f279">recvTimingSnoopReq</a>(pkt);</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;}</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="classBaseCache_1_1MemSidePort.html#a3f537394fdbea76d1690c1c3de6f1cbe"> 2421</a></span>&#160;<a class="code" href="classBaseCache_1_1MemSidePort.html#a3f537394fdbea76d1690c1c3de6f1cbe">BaseCache::MemSidePort::recvAtomicSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;{</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    <span class="comment">// Snoops shouldn&#39;t happen when bypassing caches</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    assert(!<a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>-&gt;<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">bypassCaches</a>());</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>-&gt;<a class="code" href="classBaseCache.html#a4388a5a4d7079e9bc22b9bac1388f347">recvAtomicSnoop</a>(pkt);</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;}</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="classBaseCache_1_1MemSidePort.html#a129ed0a6a0ae8ce4e42995ac28011f2a"> 2430</a></span>&#160;<a class="code" href="classBaseCache_1_1MemSidePort.html#a129ed0a6a0ae8ce4e42995ac28011f2a">BaseCache::MemSidePort::recvFunctionalSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;{</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;    <span class="comment">// Snoops shouldn&#39;t happen when bypassing caches</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;    assert(!<a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>-&gt;<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">bypassCaches</a>());</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    <span class="comment">// functional snoop (note that in contrast to atomic we don&#39;t have</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    <span class="comment">// a specific functionalSnoop method, as they have the same</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;    <span class="comment">// behaviour regardless)</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;    <a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>-&gt;<a class="code" href="classBaseCache.html#a54f1ca1a176209a5678aac8c457ff0ee">functionalAccess</a>(pkt, <span class="keyword">false</span>);</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;}</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheReqPacketQueue.html#a12063d01bdb4dcdc413930775cce6cc4"> 2442</a></span>&#160;<a class="code" href="classBaseCache_1_1CacheReqPacketQueue.html#a12063d01bdb4dcdc413930775cce6cc4">BaseCache::CacheReqPacketQueue::sendDeferredPacket</a>()</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;{</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;    <span class="comment">// sanity check</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;    assert(!waitingOnRetry);</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;    <span class="comment">// there should never be any deferred request packets in the</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;    <span class="comment">// queue, instead we resly on the cache to provide the packets</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    <span class="comment">// from the MSHR queue or write queue</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    assert(deferredPacketReadyTime() == <a class="code" href="base_2types_8hh.html#abe940b1b328825e234da719447e15ca5">MaxTick</a>);</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;    <span class="comment">// check for request packets (requests &amp; writebacks)</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    <a class="code" href="classQueueEntry.html">QueueEntry</a>* entry = <a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>.<a class="code" href="classBaseCache.html#afb4998578401b4aac6da04cb64474439">getNextQueueEntry</a>();</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;    <span class="keywordflow">if</span> (!entry) {</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;        <span class="comment">// can happen if e.g. we attempt a writeback and fail, but</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;        <span class="comment">// before the retry, the writeback is eliminated because</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;        <span class="comment">// we snoop another cache&#39;s ReadEx.</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;        <span class="comment">// let our snoop responses go first if there are responses to</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;        <span class="comment">// the same addresses</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;        <span class="keywordflow">if</span> (checkConflictingSnoop(entry-&gt;<a class="code" href="classQueueEntry.html#a4c6c4e2c91b9a8ac562432a7e4d1f9da">getTarget</a>()-&gt;<a class="code" href="classQueueEntry_1_1Target.html#ae06404d0ff367904de893118ee4200f8">pkt</a>)) {</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;        }</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;        waitingOnRetry = entry-&gt;<a class="code" href="classQueueEntry.html#a373d647a33d9f545ab5aacfe28e76022">sendPacket</a>(<a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>);</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;    }</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    <span class="comment">// if we succeeded and are not waiting for a retry, schedule the</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    <span class="comment">// next send considering when the next queue is ready, note that</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    <span class="comment">// snoop responses have their own packet queue and thus schedule</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    <span class="comment">// their own events</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    <span class="keywordflow">if</span> (!waitingOnRetry) {</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;        schedSendEvent(<a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>.<a class="code" href="classBaseCache.html#a478d9617550ecad90c58cb21d360d146">nextQueueReadyTime</a>());</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    }</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;}</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="classBaseCache_1_1MemSidePort.html#a8a4176b6602fd376dbfca06eaa359779"> 2477</a></span>&#160;<a class="code" href="classBaseCache_1_1MemSidePort.html#a8a4176b6602fd376dbfca06eaa359779">BaseCache::MemSidePort::MemSidePort</a>(<span class="keyword">const</span> std::string &amp;_name,</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;                                    <a class="code" href="classBaseCache.html">BaseCache</a> *_cache,</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;                                    <span class="keyword">const</span> std::string &amp;_label)</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    : <a class="code" href="classBaseCache_1_1CacheMasterPort.html">CacheMasterPort</a>(_name, _cache, _reqQueue, _snoopRespQueue),</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;      _reqQueue(*_cache, *this, _snoopRespQueue, _label),</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;      _snoopRespQueue(*_cache, *this, true, _label), <a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>(_cache)</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;{</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;}</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#ab3fe8aa801c01a5b4fed500e2020e7d4"> 2487</a></span>&#160;<a class="code" href="classWriteAllocator.html#ab3fe8aa801c01a5b4fed500e2020e7d4">WriteAllocator::updateMode</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> write_addr, <span class="keywordtype">unsigned</span> write_size,</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;                           <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> blk_addr)</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;{</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;    <span class="comment">// check if we are continuing where the last write ended</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;    <span class="keywordflow">if</span> (nextAddr == write_addr) {</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;        delayCtr[blk_addr] = delayThreshold;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;        <span class="comment">// stop if we have already saturated</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> != WriteMode::NO_ALLOCATE) {</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;            byteCount += write_size;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;            <span class="comment">// switch to streaming mode if we have passed the lower</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;            <span class="comment">// threshold</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> == WriteMode::ALLOCATE &amp;&amp;</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;                byteCount &gt; coalesceLimit) {</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;                <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = WriteMode::COALESCE;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Switched to write coalescing\n&quot;</span>);</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> == WriteMode::COALESCE &amp;&amp;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;                       byteCount &gt; noAllocateLimit) {</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;                <span class="comment">// and continue and switch to non-allocating mode if we</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;                <span class="comment">// pass the upper threshold</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;                <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = WriteMode::NO_ALLOCATE;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Switched to write-no-allocate\n&quot;</span>);</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;            }</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;        }</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;        <span class="comment">// we did not see a write matching the previous one, start</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;        <span class="comment">// over again</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;        byteCount = write_size;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;        <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = WriteMode::ALLOCATE;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;        resetDelay(blk_addr);</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;    }</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    nextAddr = write_addr + write_size;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;}</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<a class="code" href="classWriteAllocator.html">WriteAllocator</a>*</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;WriteAllocatorParams::create()</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;{</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classWriteAllocator.html">WriteAllocator</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;}</div><div class="ttc" id="classBaseCache_1_1CpuSidePort_html_a57f61f27266feb04fa965c3a0a6901ee"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html#a57f61f27266feb04fa965c3a0a6901ee">BaseCache::CpuSidePort::recvTimingReq</a></div><div class="ttdeci">virtual bool recvTimingReq(PacketPtr pkt) override</div><div class="ttdoc">Receive a timing request from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02341">base.cc:2341</a></div></div>
<div class="ttc" id="classBaseCacheCompressor_html_a6879842bf4b06f24e6cbfdf12d66126b"><div class="ttname"><a href="classBaseCacheCompressor.html#a6879842bf4b06f24e6cbfdf12d66126b">BaseCacheCompressor::compress</a></div><div class="ttdeci">virtual std::unique_ptr&lt; CompressionData &gt; compress(const uint64_t *cache_line, Cycles &amp;comp_lat, Cycles &amp;decomp_lat)=0</div><div class="ttdoc">Apply the compression process to the cache line. </div></div>
<div class="ttc" id="classQueue_html_aa17ab8fe18800b7e4eeeaf6cbc92753a"><div class="ttname"><a href="classQueue.html#aa17ab8fe18800b7e4eeeaf6cbc92753a">Queue::trySatisfyFunctional</a></div><div class="ttdeci">bool trySatisfyFunctional(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00184">queue.hh:184</a></div></div>
<div class="ttc" id="mshr_8hh_html"><div class="ttname"><a href="mshr_8hh.html">mshr.hh</a></div><div class="ttdoc">Miss Status and Handling Register (MSHR) declaration. </div></div>
<div class="ttc" id="classBaseCache_html_a999198287ea681d5adada8ebc6a3ea32"><div class="ttname"><a href="classBaseCache.html#a999198287ea681d5adada8ebc6a3ea32">BaseCache::access</a></div><div class="ttdeci">virtual bool access(PacketPtr pkt, CacheBlk *&amp;blk, Cycles &amp;lat, PacketList &amp;writebacks)</div><div class="ttdoc">Does all the processing necessary to perform the provided request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01023">base.cc:1023</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a7813c715e471365b6edd7a51ba59e446"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a7813c715e471365b6edd7a51ba59e446">BaseCache::CacheStats::demandMissLatency</a></div><div class="ttdeci">Stats::Formula demandMissLatency</div><div class="ttdoc">Total number of cycles spent waiting for demand misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00987">base.hh:987</a></div></div>
<div class="ttc" id="classBaseCache_1_1CpuSidePort_html_a0ce99ea5f6b338fda49bbf198296b1ed"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html#a0ce99ea5f6b338fda49bbf198296b1ed">BaseCache::CpuSidePort::getAddrRanges</a></div><div class="ttdeci">virtual AddrRangeList getAddrRanges() const override</div><div class="ttdoc">Get a list of the non-overlapping address ranges the owner is responsible for. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02384">base.cc:2384</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classBaseCache_html_a01cf3c120e9714aa6a318a190acbd186"><div class="ttname"><a href="classBaseCache.html#a01cf3c120e9714aa6a318a190acbd186">BaseCache::handleAtomicReqMiss</a></div><div class="ttdeci">virtual Cycles handleAtomicReqMiss(PacketPtr pkt, CacheBlk *&amp;blk, PacketList &amp;writebacks)=0</div><div class="ttdoc">Handle a request in atomic mode that missed in this cache. </div></div>
<div class="ttc" id="classCompressionBlk_html_a3aa1536b093b3ad9f933b6958cd905a5"><div class="ttname"><a href="classCompressionBlk.html#a3aa1536b093b3ad9f933b6958cd905a5">CompressionBlk::setDecompressionLatency</a></div><div class="ttdeci">void setDecompressionLatency(const Cycles lat)</div><div class="ttdoc">Set number of cycles needed to decompress this block. </div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8cc_source.html#l00083">super_blk.cc:83</a></div></div>
<div class="ttc" id="classBaseTags_html_a96fb824e9b8f6db2bcd816b82327f1de"><div class="ttname"><a href="classBaseTags.html#a96fb824e9b8f6db2bcd816b82327f1de">BaseTags::findBlock</a></div><div class="ttdeci">virtual CacheBlk * findBlock(Addr addr, bool is_secure) const</div><div class="ttdoc">Finds the block in the cache without touching it. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2tags_2base_8cc_source.html#l00080">base.cc:80</a></div></div>
<div class="ttc" id="classTempCacheBlk_html_aa233a88608b56fcf349a985a8ca89c98"><div class="ttname"><a href="classTempCacheBlk.html#aa233a88608b56fcf349a985a8ca89c98">TempCacheBlk::insert</a></div><div class="ttdeci">void insert(const Addr addr, const bool is_secure, const int src_master_ID=0, const uint32_t task_ID=0) override</div><div class="ttdoc">Set member variables when a block insertion occurs. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00473">cache_blk.hh:473</a></div></div>
<div class="ttc" id="classBaseCache_html_a3323765bca93664072cbf0c03b25247a"><div class="ttname"><a href="classBaseCache.html#a3323765bca93664072cbf0c03b25247a">BaseCache::forwardSnoops</a></div><div class="ttdeci">bool forwardSnoops</div><div class="ttdoc">Do we forward snoops from mem side port through to cpu side port? </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00871">base.hh:871</a></div></div>
<div class="ttc" id="classBaseCache_html_a0228650f19d5b932deb1b9fc2b6608b6"><div class="ttname"><a href="classBaseCache.html#a0228650f19d5b932deb1b9fc2b6608b6">BaseCache::regProbePoints</a></div><div class="ttdeci">void regProbePoints() override</div><div class="ttdoc">Registers probes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02299">base.cc:2299</a></div></div>
<div class="ttc" id="mem_2cache_2base_8hh_html"><div class="ttname"><a href="mem_2cache_2base_8hh.html">base.hh</a></div><div class="ttdoc">Declares a basic cache interface BaseCache. </div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classBaseCache_1_1MemSidePort_html_a3f537394fdbea76d1690c1c3de6f1cbe"><div class="ttname"><a href="classBaseCache_1_1MemSidePort.html#a3f537394fdbea76d1690c1c3de6f1cbe">BaseCache::MemSidePort::recvAtomicSnoop</a></div><div class="ttdeci">virtual Tick recvAtomicSnoop(PacketPtr pkt)</div><div class="ttdoc">Receive an atomic snoop request packet from our peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02421">base.cc:2421</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classBaseCache_html_ae4752a116f19bbd9aad4aa40303b7b1e"><div class="ttname"><a href="classBaseCache.html#ae4752a116f19bbd9aad4aa40303b7b1e">BaseCache::BaseCache</a></div><div class="ttdeci">BaseCache(const BaseCacheParams *p, unsigned blk_size)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00079">base.cc:79</a></div></div>
<div class="ttc" id="classSectorSubBlk_html_a8f05c92365d3b5bdac0ef738cae37e41"><div class="ttname"><a href="classSectorSubBlk.html#a8f05c92365d3b5bdac0ef738cae37e41">SectorSubBlk::getSectorBlock</a></div><div class="ttdeci">const SectorBlk * getSectorBlock() const</div><div class="ttdoc">Get sector block associated to this block. </div><div class="ttdef"><b>Definition:</b> <a href="sector__blk_8cc_source.html#l00051">sector_blk.cc:51</a></div></div>
<div class="ttc" id="classTempCacheBlk_html"><div class="ttname"><a href="classTempCacheBlk.html">TempCacheBlk</a></div><div class="ttdoc">Special instance of CacheBlk for use with tempBlk that deals with its block address regeneration...</div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00443">cache_blk.hh:443</a></div></div>
<div class="ttc" id="classPacket_html_af720e740227e1083a16fc188cc7f22b4"><div class="ttname"><a href="classPacket.html#af720e740227e1083a16fc188cc7f22b4">Packet::id</a></div><div class="ttdeci">const PacketId id</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00324">packet.hh:324</a></div></div>
<div class="ttc" id="classQueueEntry_html_a3463f6a1b2fa6d6df8f46e9ecb1826b9"><div class="ttname"><a href="classQueueEntry.html#a3463f6a1b2fa6d6df8f46e9ecb1826b9">QueueEntry::isSecure</a></div><div class="ttdeci">bool isSecure</div><div class="ttdoc">True if the entry targets the secure memory space. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00120">queue_entry.hh:120</a></div></div>
<div class="ttc" id="classMSHR_html_ac5922a87abb4b0532d59d1a177420873"><div class="ttname"><a href="classMSHR.html#ac5922a87abb4b0532d59d1a177420873">MSHR::needsWritable</a></div><div class="ttdeci">bool needsWritable() const</div><div class="ttdoc">The pending* and post* flags are only valid if inService is true. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00345">mshr.hh:345</a></div></div>
<div class="ttc" id="classSimObject_html_a3148723eeca4ec74227e39a86833c808"><div class="ttname"><a href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">SimObject::getPort</a></div><div class="ttdeci">virtual Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID)</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00126">sim_object.cc:126</a></div></div>
<div class="ttc" id="classPacket_html_a4793369116c8c7782ed5033539c7f543"><div class="ttname"><a href="classPacket.html#a4793369116c8c7782ed5033539c7f543">Packet::isExpressSnoop</a></div><div class="ttdeci">bool isExpressSnoop() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00634">packet.hh:634</a></div></div>
<div class="ttc" id="classBaseCache_1_1CpuSidePort_html_a9b134204808208114a9b8efc86e5e631"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html#a9b134204808208114a9b8efc86e5e631">BaseCache::CpuSidePort::tryTiming</a></div><div class="ttdeci">virtual bool tryTiming(PacketPtr pkt) override</div><div class="ttdoc">Availability request from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02326">base.cc:2326</a></div></div>
<div class="ttc" id="classBaseCache_html_a0f6705017c338598ad16ffd1c6b82dc3"><div class="ttname"><a href="classBaseCache.html#a0f6705017c338598ad16ffd1c6b82dc3">BaseCache::writebackBlk</a></div><div class="ttdeci">PacketPtr writebackBlk(CacheBlk *blk)</div><div class="ttdoc">Create a writeback request for the given block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01511">base.cc:1511</a></div></div>
<div class="ttc" id="classPacket_html_afbe12093acc96f02e3f806a4c0003c83"><div class="ttname"><a href="classPacket.html#afbe12093acc96f02e3f806a4c0003c83">Packet::setHasSharers</a></div><div class="ttdeci">void setHasSharers()</div><div class="ttdoc">On fills, the hasSharers flag is used by the caches in combination with the cacheResponding flag...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00617">packet.hh:617</a></div></div>
<div class="ttc" id="classQueueEntry_html_aca873412f8b089017b7f3bf1a88fbcb5"><div class="ttname"><a href="classQueueEntry.html#aca873412f8b089017b7f3bf1a88fbcb5">QueueEntry::inService</a></div><div class="ttdeci">bool inService</div><div class="ttdoc">True if the entry has been sent downstream. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00108">queue_entry.hh:108</a></div></div>
<div class="ttc" id="classCacheBlk_html_a526bdbffcb803e008c0fa2927a156af3"><div class="ttname"><a href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">CacheBlk::status</a></div><div class="ttdeci">State status</div><div class="ttdoc">The current status of this block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00108">cache_blk.hh:108</a></div></div>
<div class="ttc" id="classSlavePort_html_ad4a55d475df59b897ad8fa183dd4c1d6"><div class="ttname"><a href="classSlavePort.html#ad4a55d475df59b897ad8fa183dd4c1d6">SlavePort::sendRangeChange</a></div><div class="ttdeci">void sendRangeChange() const</div><div class="ttdoc">Called by the owner to send a range change. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00286">port.hh:286</a></div></div>
<div class="ttc" id="classStats_1_1DataWrapVec_html_aae2edca50c84852ff492b98721662d3e"><div class="ttname"><a href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">Stats::DataWrapVec::subname</a></div><div class="ttdeci">Derived &amp; subname(off_type index, const std::string &amp;name)</div><div class="ttdoc">Set the subfield name for the given index, and marks this stat to print at the end of simulation...</div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00379">statistics.hh:379</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_aced53552df03a11a5c9b49480b5e1ee9"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#aced53552df03a11a5c9b49480b5e1ee9">BaseCache::CacheStats::demandHits</a></div><div class="ttdeci">Stats::Formula demandHits</div><div class="ttdoc">Number of hits for demand accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00977">base.hh:977</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="classMemCmd_html"><div class="ttname"><a href="classMemCmd.html">MemCmd</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00076">packet.hh:76</a></div></div>
<div class="ttc" id="classBaseCache_html_a9479072dfd8e1eb6752f765abef12ef2"><div class="ttname"><a href="classBaseCache.html#a9479072dfd8e1eb6752f765abef12ef2">BaseCache::writebackVisitor</a></div><div class="ttdeci">void writebackVisitor(CacheBlk &amp;blk)</div><div class="ttdoc">Cache block visitor that writes back dirty cache blocks using functional writes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01629">base.cc:1629</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a76b85b7abca226874fde3444d20ad9eb"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a76b85b7abca226874fde3444d20ad9eb">BaseCache::CacheCmdStats::missLatency</a></div><div class="ttdeci">Stats::Vector missLatency</div><div class="ttdoc">Total number of cycles per thread/command spent waiting for a miss. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00939">base.hh:939</a></div></div>
<div class="ttc" id="classPacket_html_a513d3d147c657f34b45e1c2fbf05cddc"><div class="ttname"><a href="classPacket.html#a513d3d147c657f34b45e1c2fbf05cddc">Packet::getAtomicOp</a></div><div class="ttdeci">AtomicOpFunctor * getAtomicOp() const</div><div class="ttdoc">Accessor function to atomic op. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00764">packet.hh:764</a></div></div>
<div class="ttc" id="classCacheBlk_html_a59fd1ee46420030627e34230a9c4504e"><div class="ttname"><a href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">CacheBlk::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Checks that a block is valid. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00206">cache_blk.hh:206</a></div></div>
<div class="ttc" id="classBaseCache_html_adc5c4029baa85c15c36c7242e25b5807"><div class="ttname"><a href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">BaseCache::cpuSidePort</a></div><div class="ttdeci">CpuSidePort cpuSidePort</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00312">base.hh:312</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a6484193bd1329f05ecc0854c4aae5dc8"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a6484193bd1329f05ecc0854c4aae5dc8">BaseCache::CacheCmdStats::avgMshrUncacheableLatency</a></div><div class="ttdeci">Stats::Formula avgMshrUncacheableLatency</div><div class="ttdoc">The average latency of an MSHR miss, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00961">base.hh:961</a></div></div>
<div class="ttc" id="classCacheBlk_html_a5b96ffe21d9ff58bba7ca97cf836ac2f"><div class="ttname"><a href="classCacheBlk.html#a5b96ffe21d9ff58bba7ca97cf836ac2f">CacheBlk::isWritable</a></div><div class="ttdeci">bool isWritable() const</div><div class="ttdoc">Checks the write permissions of this block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00184">cache_blk.hh:184</a></div></div>
<div class="ttc" id="classSystem_html_a84a42474c3b78c160f186ada54fb4769"><div class="ttname"><a href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">System::getMasterName</a></div><div class="ttdeci">std::string getMasterName(MasterID master_id)</div><div class="ttdoc">Get the name of an object for a given request id. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8cc_source.html#l00629">system.cc:629</a></div></div>
<div class="ttc" id="classBaseCache_html_afb4998578401b4aac6da04cb64474439"><div class="ttname"><a href="classBaseCache.html#afb4998578401b4aac6da04cb64474439">BaseCache::getNextQueueEntry</a></div><div class="ttdeci">QueueEntry * getNextQueueEntry()</div><div class="ttdoc">Return the next queue entry to service, either a pending miss from the MSHR queue, a buffered write from the write buffer, or something from the prefetcher. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00720">base.cc:720</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheReqPacketQueue_html_a12063d01bdb4dcdc413930775cce6cc4"><div class="ttname"><a href="classBaseCache_1_1CacheReqPacketQueue.html#a12063d01bdb4dcdc413930775cce6cc4">BaseCache::CacheReqPacketQueue::sendDeferredPacket</a></div><div class="ttdeci">virtual void sendDeferredPacket()</div><div class="ttdoc">Override the normal sendDeferredPacket and do not only consider the transmit list (used for responses...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02442">base.cc:2442</a></div></div>
<div class="ttc" id="classBaseCache_html_a0806a2630c7445f0add14ea3273e3547"><div class="ttname"><a href="classBaseCache.html#a0806a2630c7445f0add14ea3273e3547">BaseCache::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00182">base.cc:182</a></div></div>
<div class="ttc" id="classBaseCache_1_1MemSidePort_html_a003af4600578aff3bf7ab52516d633f7"><div class="ttname"><a href="classBaseCache_1_1MemSidePort.html#a003af4600578aff3bf7ab52516d633f7">BaseCache::MemSidePort::recvTimingResp</a></div><div class="ttdeci">virtual bool recvTimingResp(PacketPtr pkt)</div><div class="ttdoc">Receive a timing response from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02403">base.cc:2403</a></div></div>
<div class="ttc" id="classBaseCache_html_a8f8c0d198af353117ab42d1b0680a9f1"><div class="ttname"><a href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">BaseCache::writeBuffer</a></div><div class="ttdeci">WriteQueue writeBuffer</div><div class="ttdoc">Write/writeback buffer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00321">base.hh:321</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_aece9a562219cfdc4c214fe3ca06e2b41"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#aece9a562219cfdc4c214fe3ca06e2b41">BaseCache::CacheStats::overallMshrMissLatency</a></div><div class="ttdeci">Stats::Formula overallMshrMissLatency</div><div class="ttdoc">Total cycle latency of overall MSHR misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01037">base.hh:1037</a></div></div>
<div class="ttc" id="classMSHR_html_aaf25dc601ef3d5fb3f1fa764f41b5e0a"><div class="ttname"><a href="classMSHR.html#aaf25dc601ef3d5fb3f1fa764f41b5e0a">MSHR::isWholeLineWrite</a></div><div class="ttdeci">bool isWholeLineWrite() const</div><div class="ttdoc">Check if this MSHR contains only compatible writes, and if they span the entire cache line...</div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00416">mshr.hh:416</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_aff3ac4cc5530e8d9dd263e82c79710c0"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#aff3ac4cc5530e8d9dd263e82c79710c0">BaseCache::CacheCmdStats::cache</a></div><div class="ttdeci">const BaseCache &amp; cache</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00927">base.hh:927</a></div></div>
<div class="ttc" id="classBaseCache_html_abe1bfb4fe2274494d00d46e46f1c8b88"><div class="ttname"><a href="classBaseCache.html#abe1bfb4fe2274494d00d46e46f1c8b88">BaseCache::calculateAccessLatency</a></div><div class="ttdeci">Cycles calculateAccessLatency(const CacheBlk *blk, const uint32_t delay, const Cycles lookup_lat) const</div><div class="ttdoc">Calculate access latency in ticks given a tag lookup latency, and whether access was a hit or miss...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00989">base.cc:989</a></div></div>
<div class="ttc" id="classBaseCache_html_a85cf2f1ae0f1fb07cb079859a4509d9f"><div class="ttname"><a href="classBaseCache.html#a85cf2f1ae0f1fb07cb079859a4509d9f">BaseCache::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID) override</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00191">base.cc:191</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_aebc04cc1dedda0f0f96fbccc846f54a3"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#aebc04cc1dedda0f0f96fbccc846f54a3">BaseCache::CacheCmdStats::mshr_miss_latency</a></div><div class="ttdeci">Stats::Vector mshr_miss_latency</div><div class="ttdoc">Total cycle latency of each MSHR miss, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00953">base.hh:953</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a251d528403d6ab33b8aebd84245f9c6e"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a251d528403d6ab33b8aebd84245f9c6e">BaseCache::CacheStats::replacements</a></div><div class="ttdeci">Stats::Scalar replacements</div><div class="ttdoc">Number of replacements of valid blocks. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01056">base.hh:1056</a></div></div>
<div class="ttc" id="namespaceStats_html_a9664110d21c5c85f0b768fb6b833ca3a"><div class="ttname"><a href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">Stats::nonan</a></div><div class="ttdeci">const FlagsType nonan</div><div class="ttdoc">Don&amp;#39;t print if this is NAN. </div><div class="ttdef"><b>Definition:</b> <a href="info_8hh_source.html#l00061">info.hh:61</a></div></div>
<div class="ttc" id="classPacket_html_ad570f51a677a215d45a1d04b00cbb8f6"><div class="ttname"><a href="classPacket.html#ad570f51a677a215d45a1d04b00cbb8f6">Packet::makeTimingResponse</a></div><div class="ttdeci">void makeTimingResponse()</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00955">packet.hh:955</a></div></div>
<div class="ttc" id="classBaseCache_html_ad4f47d83a7cddde8a3420aeeff77b7d5"><div class="ttname"><a href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">BaseCache::noTargetMSHR</a></div><div class="ttdeci">MSHR * noTargetMSHR</div><div class="ttdoc">Pointer to the MSHR that has no targets. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00901">base.hh:901</a></div></div>
<div class="ttc" id="classPacket_html_ad64520e61c50912cbe56e3c408a443ac"><div class="ttname"><a href="classPacket.html#ad64520e61c50912cbe56e3c408a443ac">Packet::isUpgrade</a></div><div class="ttdeci">bool isUpgrade() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00530">packet.hh:530</a></div></div>
<div class="ttc" id="mem_2cache_2base_8cc_html_a4c67c78f0f3868f4dd37f31d26bb9c95"><div class="ttname"><a href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a></div><div class="ttdeci">#define SUM_NON_DEMAND(s)</div></div>
<div class="ttc" id="classMSHR_html_aa1f81da9420760d3ed245ea86d68853b"><div class="ttname"><a href="classMSHR.html#aa1f81da9420760d3ed245ea86d68853b">MSHR::getNumTargets</a></div><div class="ttdeci">int getNumTargets() const</div><div class="ttdoc">Returns the current number of allocated targets. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00456">mshr.hh:456</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a482491d16bb35fb959ed2da10352eac5"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a482491d16bb35fb959ed2da10352eac5">BaseCache::CacheStats::overallMshrUncacheableLatency</a></div><div class="ttdeci">Stats::Formula overallMshrUncacheableLatency</div><div class="ttdoc">Total cycle latency of overall MSHR misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01040">base.hh:1040</a></div></div>
<div class="ttc" id="classBaseCache_html_a8426e8964f5df5173130903a39323e62"><div class="ttname"><a href="classBaseCache.html#a8426e8964f5df5173130903a39323e62">BaseCache::lookupLatency</a></div><div class="ttdeci">const Cycles lookupLatency</div><div class="ttdoc">The latency of tag lookup of a cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00837">base.hh:837</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a4ac9066eb7aa8004b7b3a24200ab78d1"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a4ac9066eb7aa8004b7b3a24200ab78d1">BaseCache::CacheStats::cmd</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; CacheCmdStats &gt; &gt; cmd</div><div class="ttdoc">Per-command statistics. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01062">base.hh:1062</a></div></div>
<div class="ttc" id="classPacket_html_a40dd5b3ed1383009029c27edfaf24d07"><div class="ttname"><a href="classPacket.html#a40dd5b3ed1383009029c27edfaf24d07">Packet::isCleanEviction</a></div><div class="ttdeci">bool isCleanEviction() const</div><div class="ttdoc">Is this packet a clean eviction, including both actual clean evict packets, but also clean writebacks...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01300">packet.hh:1300</a></div></div>
<div class="ttc" id="classBaseCache_1_1CpuSidePort_html_a01e7e747918b160113f9eaa7e37897d2"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html#a01e7e747918b160113f9eaa7e37897d2">BaseCache::CpuSidePort::recvFunctional</a></div><div class="ttdeci">virtual void recvFunctional(PacketPtr pkt) override</div><div class="ttdoc">Receive a functional request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02370">base.cc:2370</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102ab31a96ec05dd5b7f1e366a1f7bba5fb7"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab31a96ec05dd5b7f1e366a1f7bba5fb7">MemCmd::WritebackClean</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00093">packet.hh:93</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a35ade525982f4a066e7e6c07458947b0"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a35ade525982f4a066e7e6c07458947b0">BaseCache::CacheCmdStats::mshr_hits</a></div><div class="ttdeci">Stats::Vector mshr_hits</div><div class="ttdoc">Number of misses that hit in the MSHRs per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00947">base.hh:947</a></div></div>
<div class="ttc" id="classBaseCache_html_a5fe7b0fbb53ce65b98a8b0715cd5ec3a"><div class="ttname"><a href="classBaseCache.html#a5fe7b0fbb53ce65b98a8b0715cd5ec3a">BaseCache::writebackTempBlockAtomicEvent</a></div><div class="ttdeci">EventFunctionWrapper writebackTempBlockAtomicEvent</div><div class="ttdoc">An event to writeback the tempBlock after recvAtomic finishes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00658">base.hh:658</a></div></div>
<div class="ttc" id="classQueue_html_a32f274d2d73cde126e122da65ac05a3d"><div class="ttname"><a href="classQueue.html#a32f274d2d73cde126e122da65ac05a3d">Queue::getNext</a></div><div class="ttdeci">Entry * getNext() const</div><div class="ttdoc">Returns the WriteQueueEntry at the head of the readyList. </div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00219">queue.hh:219</a></div></div>
<div class="ttc" id="classBaseCache_html_ac3d540c1c7f35d32db46e82155fa771d"><div class="ttname"><a href="classBaseCache.html#ac3d540c1c7f35d32db46e82155fa771d">BaseCache::clusivity</a></div><div class="ttdeci">const Enums::Clusivity clusivity</div><div class="ttdoc">Clusivity with respect to the upstream cache, determining if we fill into both this cache and the cac...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00878">base.hh:878</a></div></div>
<div class="ttc" id="mem_2cache_2base_8cc_html_a15ba2990e32b8762240968c67c453242"><div class="ttname"><a href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a></div><div class="ttdeci">#define SUM_DEMAND(s)</div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a6fef46d5019ef219bd1ac428006a476d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d">BaseCache::CacheStats::demandMshrMisses</a></div><div class="ttdeci">Stats::Formula demandMshrMisses</div><div class="ttdoc">Demand misses that miss in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01027">base.hh:1027</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classPacket_html_ad1382602367d7ce5546d941e7bb13d8f"><div class="ttname"><a href="classPacket.html#ad1382602367d7ce5546d941e7bb13d8f">Packet::isClean</a></div><div class="ttdeci">bool isClean() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00545">packet.hh:545</a></div></div>
<div class="ttc" id="classSectorBlk_html_ae56257ba127c5b438f2a20113d5cf06a"><div class="ttname"><a href="classSectorBlk.html#ae56257ba127c5b438f2a20113d5cf06a">SectorBlk::blks</a></div><div class="ttdeci">std::vector&lt; SectorSubBlk * &gt; blks</div><div class="ttdoc">List of blocks associated to this sector. </div><div class="ttdef"><b>Definition:</b> <a href="sector__blk_8hh_source.html#l00168">sector_blk.hh:168</a></div></div>
<div class="ttc" id="classBaseCache_html_abfde4b7031bd01341cdc9919731487a2"><div class="ttname"><a href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">BaseCache::system</a></div><div class="ttdeci">System * system</div><div class="ttdoc">System we are currently operating in. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00913">base.hh:913</a></div></div>
<div class="ttc" id="classPacket_html_a14141460ec6de11c61eb6dc2ab5eda8f"><div class="ttname"><a href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">Packet::cacheResponding</a></div><div class="ttdeci">bool cacheResponding() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00591">packet.hh:591</a></div></div>
<div class="ttc" id="classWriteAllocator_html_ab3fe8aa801c01a5b4fed500e2020e7d4"><div class="ttname"><a href="classWriteAllocator.html#ab3fe8aa801c01a5b4fed500e2020e7d4">WriteAllocator::updateMode</a></div><div class="ttdeci">void updateMode(Addr write_addr, unsigned write_size, Addr blk_addr)</div><div class="ttdoc">Update the write mode based on the current write packet. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02487">base.cc:2487</a></div></div>
<div class="ttc" id="classBaseCache_html_a626c1023df0c20d932f99843c4accb30"><div class="ttname"><a href="classBaseCache.html#a626c1023df0c20d932f99843c4accb30">BaseCache::isReadOnly</a></div><div class="ttdeci">const bool isReadOnly</div><div class="ttdoc">Is this cache read only, for example the instruction cache, or table-walker cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00886">base.hh:886</a></div></div>
<div class="ttc" id="classBaseCache_html_a83c68c6576f53c4029f454e853993533"><div class="ttname"><a href="classBaseCache.html#a83c68c6576f53c4029f454e853993533">BaseCache::ppMiss</a></div><div class="ttdeci">ProbePointArg&lt; PacketPtr &gt; * ppMiss</div><div class="ttdoc">To probe when a cache miss occurs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00336">base.hh:336</a></div></div>
<div class="ttc" id="classBaseCache_html_a21834cba4bc4554ec53f09e54adb41dc"><div class="ttname"><a href="classBaseCache.html#a21834cba4bc4554ec53f09e54adb41dc">BaseCache::handleTimingReqMiss</a></div><div class="ttdeci">virtual void handleTimingReqMiss(PacketPtr pkt, CacheBlk *blk, Tick forward_time, Tick request_time)=0</div></div>
<div class="ttc" id="classMSHR_html_adf243590ece325fbb9d05a36b060862c"><div class="ttname"><a href="classMSHR.html#adf243590ece325fbb9d05a36b060862c">MSHR::isPendingModified</a></div><div class="ttdeci">bool isPendingModified() const</div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00352">mshr.hh:352</a></div></div>
<div class="ttc" id="classBaseCache_html_ad1d4e0e25482f70d23ef650555be7970"><div class="ttname"><a href="classBaseCache.html#ad1d4e0e25482f70d23ef650555be7970">BaseCache::addrRanges</a></div><div class="ttdeci">const AddrRangeList addrRanges</div><div class="ttdoc">The address range to which the cache responds on the CPU side. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00909">base.hh:909</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a6fd99ada9ef2e326e888da9d312e3646"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a6fd99ada9ef2e326e888da9d312e3646">BaseCache::CacheStats::overallMshrMisses</a></div><div class="ttdeci">Stats::Formula overallMshrMisses</div><div class="ttdoc">Total number of misses that miss in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01029">base.hh:1029</a></div></div>
<div class="ttc" id="classBaseCache_html_afdc3e094b5fea76a080f1d6673236285"><div class="ttname"><a href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">BaseCache::stats</a></div><div class="ttdeci">BaseCache::CacheStats stats</div></div>
<div class="ttc" id="classBaseCache_html_a19ba33e4cabf4363fcea7eceb3bfa685"><div class="ttname"><a href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">BaseCache::invalidateBlock</a></div><div class="ttdeci">void invalidateBlock(CacheBlk *blk)</div><div class="ttdoc">Invalidate a cache block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01490">base.cc:1490</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a485be8305adfc07759f7a62daa2afac4"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a485be8305adfc07759f7a62daa2afac4">Request::SECURE</a></div><div class="ttdoc">The request targets the secure memory space. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00181">request.hh:181</a></div></div>
<div class="ttc" id="classBaseCache_1_1MemSidePort_html_af5aea68d1342973114bab8de9147abc0"><div class="ttname"><a href="classBaseCache_1_1MemSidePort.html#af5aea68d1342973114bab8de9147abc0">BaseCache::MemSidePort::recvTimingSnoopReq</a></div><div class="ttdeci">virtual void recvTimingSnoopReq(PacketPtr pkt)</div><div class="ttdoc">Receive a timing snoop request from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02411">base.cc:2411</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html_a8e8d53e4d9596dd75770478de95515cb"><div class="ttname"><a href="classQueuedSlavePort.html#a8e8d53e4d9596dd75770478de95515cb">QueuedSlavePort::trySatisfyFunctional</a></div><div class="ttdeci">bool trySatisfyFunctional(PacketPtr pkt)</div><div class="ttdoc">Check the list of buffered packets against the supplied functional request. </div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00097">qport.hh:97</a></div></div>
<div class="ttc" id="classTempCacheBlk_html_ab6b787a327273b58007a79e5e74c8b0e"><div class="ttname"><a href="classTempCacheBlk.html#ab6b787a327273b58007a79e5e74c8b0e">TempCacheBlk::invalidate</a></div><div class="ttdeci">void invalidate() override</div><div class="ttdoc">Invalidate the block and clear all state. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00467">cache_blk.hh:467</a></div></div>
<div class="ttc" id="classBaseCache_html_a353447c0492c1e19924000cc7306e1f7"><div class="ttname"><a href="classBaseCache.html#a353447c0492c1e19924000cc7306e1f7">BaseCache::updateCompressionData</a></div><div class="ttdeci">bool updateCompressionData(CacheBlk *blk, const uint64_t *data, PacketList &amp;writebacks)</div><div class="ttdoc">When a block is overwriten, its compression information must be updated, and it may need to be recomp...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00798">base.cc:798</a></div></div>
<div class="ttc" id="namespaceStats_html_ab9cd159e7f4ac914ca3db1a14ff1d8a8"><div class="ttname"><a href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8">Stats::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="statistics_8cc_source.html#l00570">statistics.cc:570</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a4610e651790fbdba51e6c626694d9f1c"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a4610e651790fbdba51e6c626694d9f1c">BaseCache::CacheStats::overallMshrUncacheable</a></div><div class="ttdeci">Stats::Formula overallMshrUncacheable</div><div class="ttdoc">Total number of misses that miss in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01032">base.hh:1032</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_ae51571a9ce454b2b4cb6d1e2d91e03ce"><div class="ttname"><a href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a></div><div class="ttdeci">virtual void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00066">group.cc:66</a></div></div>
<div class="ttc" id="classCompressionBlk_html_a3180fc78cbb7ef8e3a8e246677b46efc"><div class="ttname"><a href="classCompressionBlk.html#a3180fc78cbb7ef8e3a8e246677b46efc">CompressionBlk::setUncompressed</a></div><div class="ttdeci">void setUncompressed()</div><div class="ttdoc">Clear compression bit. </div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8cc_source.html#l00059">super_blk.cc:59</a></div></div>
<div class="ttc" id="classCacheBlkPrintWrapper_html"><div class="ttname"><a href="classCacheBlkPrintWrapper.html">CacheBlkPrintWrapper</a></div><div class="ttdoc">Simple class to provide virtual print() method on cache blocks without allocating a vtable pointer fo...</div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00508">cache_blk.hh:508</a></div></div>
<div class="ttc" id="mem_2cache_2compressors_2base_8hh_html"><div class="ttname"><a href="mem_2cache_2compressors_2base_8hh.html">base.hh</a></div><div class="ttdoc">Definition of a basic cache compressor. </div></div>
<div class="ttc" id="classBaseCache_html_a2c63511e80262cb3bfa17482dc077eff"><div class="ttname"><a href="classBaseCache.html#a2c63511e80262cb3bfa17482dc077eff">BaseCache::allocateMissBuffer</a></div><div class="ttdeci">MSHR * allocateMissBuffer(PacketPtr pkt, Tick time, bool sched_send=true)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01089">base.hh:1089</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a19e4a68ca5c93c6136351d804b432b09"><div class="ttname"><a href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">ArmISA::offset</a></div><div class="ttdeci">Bitfield&lt; 23, 0 &gt; offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00154">types.hh:154</a></div></div>
<div class="ttc" id="classMSHRQueue_html_a0e0217db77f8809a67cbb1660d72d196"><div class="ttname"><a href="classMSHRQueue.html#a0e0217db77f8809a67cbb1660d72d196">MSHRQueue::canPrefetch</a></div><div class="ttdeci">bool canPrefetch() const</div><div class="ttdoc">Returns true if sufficient mshrs for prefetch. </div><div class="ttdef"><b>Definition:</b> <a href="mshr__queue_8hh_source.html#l00153">mshr_queue.hh:153</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a5458e44cd3a458d64c2c9106d6f8a191"><div class="ttname"><a href="classWriteAllocator.html#a5458e44cd3a458d64c2c9106d6f8a191">WriteAllocator::allocate</a></div><div class="ttdeci">bool allocate() const</div><div class="ttdoc">Should writes allocate? </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01320">base.hh:1320</a></div></div>
<div class="ttc" id="classMasterPort_html_acba350c337376f074a37507d6018bec3"><div class="ttname"><a href="classMasterPort.html#acba350c337376f074a37507d6018bec3">MasterPort::sendTimingReq</a></div><div class="ttdeci">bool sendTimingReq(PacketPtr pkt)</div><div class="ttdoc">Attempt to send a timing request to the slave port by calling its corresponding receive function...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00445">port.hh:445</a></div></div>
<div class="ttc" id="classPort_html_a7a6e9cd272a3a45c147cae34067f5e77"><div class="ttname"><a href="classPort.html#a7a6e9cd272a3a45c147cae34067f5e77">Port::isConnected</a></div><div class="ttdeci">bool isConnected() const</div><div class="ttdoc">Is this port currently connected to a peer? </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00128">port.hh:128</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html"><div class="ttname"><a href="classQueuedSlavePort.html">QueuedSlavePort</a></div><div class="ttdoc">A queued port is a port that has an infinite queue for outgoing packets and thus decouples the module...</div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00060">qport.hh:60</a></div></div>
<div class="ttc" id="classBaseCache_html_a4211cc1885d9b59f563abc4354737b26"><div class="ttname"><a href="classBaseCache.html#a4211cc1885d9b59f563abc4354737b26">BaseCache::dataLatency</a></div><div class="ttdeci">const Cycles dataLatency</div><div class="ttdoc">The latency of data access of a cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00843">base.hh:843</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00090">packet.hh:90</a></div></div>
<div class="ttc" id="classBaseCache_html_a4f51a87abb89cf3d8d5b3ac41d63df99"><div class="ttname"><a href="classBaseCache.html#a4f51a87abb89cf3d8d5b3ac41d63df99">BaseCache::coalesce</a></div><div class="ttdeci">bool coalesce() const</div><div class="ttdoc">Checks if the cache is coalescing writes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01623">base.cc:1623</a></div></div>
<div class="ttc" id="classBaseCache_1_1CpuSidePort_html_af5e287127125195867af17af594f86e9"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html#af5e287127125195867af17af594f86e9">BaseCache::CpuSidePort::recvAtomic</a></div><div class="ttdeci">virtual Tick recvAtomic(PacketPtr pkt) override</div><div class="ttdoc">Receive an atomic request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02359">base.cc:2359</a></div></div>
<div class="ttc" id="classBaseTags_html_a25549abcbac446e4904734eb6a977bcc"><div class="ttname"><a href="classBaseTags.html#a25549abcbac446e4904734eb6a977bcc">BaseTags::accessBlock</a></div><div class="ttdeci">virtual CacheBlk * accessBlock(Addr addr, bool is_secure, Cycles &amp;lat)=0</div><div class="ttdoc">Access block and update replacement data. </div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classBaseCache_html_acec38a82c154e435e264ad95cbe5a2b1"><div class="ttname"><a href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">BaseCache::fillLatency</a></div><div class="ttdeci">const Cycles fillLatency</div><div class="ttdoc">The latency to fill a cache block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00853">base.hh:853</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classBaseCache_html_a216137a9a4aa58667e1e760a4069d5f4"><div class="ttname"><a href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">BaseCache::writeAllocator</a></div><div class="ttdeci">WriteAllocator *const writeAllocator</div><div class="ttdoc">The writeAllocator drive optimizations for streaming writes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00355">base.hh:355</a></div></div>
<div class="ttc" id="classMSHR_html_a368418ca85b26a0d65b2d9ad4fe9fd91"><div class="ttname"><a href="classMSHR.html#a368418ca85b26a0d65b2d9ad4fe9fd91">MSHR::promoteWritable</a></div><div class="ttdeci">void promoteWritable()</div><div class="ttdoc">Promotes deferred targets that do not require writable. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8cc_source.html#l00613">mshr.cc:613</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_abb0c00ef272f6d8d8fa93979453a4764"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#abb0c00ef272f6d8d8fa93979453a4764">BaseCache::CacheStats::overallMissLatency</a></div><div class="ttdeci">Stats::Formula overallMissLatency</div><div class="ttdoc">Total number of cycles spent waiting for all misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00989">base.hh:989</a></div></div>
<div class="ttc" id="classBaseCache_1_1CpuSidePort_html_ad4755e2db2c429637ae7c126afd114bb"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html#ad4755e2db2c429637ae7c126afd114bb">BaseCache::CpuSidePort::recvTimingSnoopResp</a></div><div class="ttdeci">virtual bool recvTimingSnoopResp(PacketPtr pkt) override</div><div class="ttdoc">Receive a timing snoop response from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02312">base.cc:2312</a></div></div>
<div class="ttc" id="classQueueEntry_html_aaa39ac485e8f2464dbafc9535f637441"><div class="ttname"><a href="classQueueEntry.html#aaa39ac485e8f2464dbafc9535f637441">QueueEntry::order</a></div><div class="ttdeci">Counter order</div><div class="ttdoc">Order number assigned to disambiguate writes and misses. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00111">queue_entry.hh:111</a></div></div>
<div class="ttc" id="classBaseCache_html_abba5733fdabadd287824eff7ee7f8a34"><div class="ttname"><a href="classBaseCache.html#abba5733fdabadd287824eff7ee7f8a34">BaseCache::sendWriteQueuePacket</a></div><div class="ttdeci">bool sendWriteQueuePacket(WriteQueueEntry *wq_entry)</div><div class="ttdoc">Similar to sendMSHR, but for a write-queue entry instead. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01785">base.cc:1785</a></div></div>
<div class="ttc" id="classClocked_html_aa7fa265550d8232e766522699ca8fa38"><div class="ttname"><a href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">Clocked::clockPeriod</a></div><div class="ttdeci">Tick clockPeriod() const</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00220">clocked_object.hh:220</a></div></div>
<div class="ttc" id="classCompressionBlk_html_ab9d2158ef6c0ceff43e4f8b9a0d7060c"><div class="ttname"><a href="classCompressionBlk.html#ab9d2158ef6c0ceff43e4f8b9a0d7060c">CompressionBlk::setSizeBits</a></div><div class="ttdeci">void setSizeBits(const std::size_t size)</div><div class="ttdoc">Set size, in bits, of this compressed block&amp;#39;s data. </div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8cc_source.html#l00071">super_blk.cc:71</a></div></div>
<div class="ttc" id="classMSHR_html_a0a16f5c99e27fea90c211e834896e22d"><div class="ttname"><a href="classMSHR.html#a0a16f5c99e27fea90c211e834896e22d">MSHR::allocOnFill</a></div><div class="ttdeci">bool allocOnFill() const</div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00366">mshr.hh:366</a></div></div>
<div class="ttc" id="classPacket_html_abf1a177ee6ddce59da49869cfeecc7bc"><div class="ttname"><a href="classPacket.html#abf1a177ee6ddce59da49869cfeecc7bc">Packet::pushLabel</a></div><div class="ttdeci">void pushLabel(const std::string &amp;lbl)</div><div class="ttdoc">Push label for PrintReq (safe to call unconditionally). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01326">packet.hh:1326</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a743433a101605bef26e17b8816f161c7"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a743433a101605bef26e17b8816f161c7">BaseCache::CacheStats::overallAvgMshrUncacheableLatency</a></div><div class="ttdeci">Stats::Formula overallAvgMshrUncacheableLatency</div><div class="ttdoc">The average overall latency of an MSHR miss. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01053">base.hh:1053</a></div></div>
<div class="ttc" id="classPacket_html_aec89f98657b94e77f4f7a3087dfe690c"><div class="ttname"><a href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">Packet::isWrite</a></div><div class="ttdeci">bool isWrite() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00529">packet.hh:529</a></div></div>
<div class="ttc" id="classBaseTags_html_ade08c79ecee36705b62b7a66e2055515"><div class="ttname"><a href="classBaseTags.html#ade08c79ecee36705b62b7a66e2055515">BaseTags::invalidate</a></div><div class="ttdeci">virtual void invalidate(CacheBlk *blk)</div><div class="ttdoc">This function updates the tags when a block is invalidated. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2tags_2base_8hh_source.html#l00254">base.hh:254</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a6df2e4f0c3b039ff3e55b26963ff136d"><div class="ttname"><a href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">Stats::DataWrap::flags</a></div><div class="ttdeci">Derived &amp; flags(Flags _flags)</div><div class="ttdoc">Set the flags and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00336">statistics.hh:336</a></div></div>
<div class="ttc" id="classPacket_html_ad9975fd49c410e40ac9b6c5ebc872caa"><div class="ttname"><a href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">Packet::isInvalidate</a></div><div class="ttdeci">bool isInvalidate() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00543">packet.hh:543</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ad5d89049d436c1d4e06fdfeb5e4c7f8d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">BaseCache::CacheStats::cache</a></div><div class="ttdeci">const BaseCache &amp; cache</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00974">base.hh:974</a></div></div>
<div class="ttc" id="classPacket_html_adfa0fbd34b0d03fbee86a1df3c81c5c1"><div class="ttname"><a href="classPacket.html#adfa0fbd34b0d03fbee86a1df3c81c5c1">Packet::setSatisfied</a></div><div class="ttdeci">void setSatisfied()</div><div class="ttdoc">Set when a request hits in a cache and the cache is not going to respond. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00681">packet.hh:681</a></div></div>
<div class="ttc" id="classPacket_html_a1c89f5514a473f96561758b00c4a5e00"><div class="ttname"><a href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">Packet::isRead</a></div><div class="ttdeci">bool isRead() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00528">packet.hh:528</a></div></div>
<div class="ttc" id="logging_8hh_html_a2a71fb8492c58a8b76d5cbe29cb4d561"><div class="ttname"><a href="logging_8hh.html#a2a71fb8492c58a8b76d5cbe29cb4d561">chatty_assert</a></div><div class="ttdeci">#define chatty_assert(cond,...)</div><div class="ttdoc">The chatty assert macro will function like a normal assert, but will allow the specification of addit...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00252">logging.hh:252</a></div></div>
<div class="ttc" id="classRequest_html_a18a3c9464dbc6480509587b2c21b2b89a230edc3067d263fcbce6836014ed4429"><div class="ttname"><a href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a230edc3067d263fcbce6836014ed4429">Request::wbMasterId</a></div><div class="ttdoc">This master id is used for writeback requests by the caches. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00212">request.hh:212</a></div></div>
<div class="ttc" id="classBaseCacheCompressor_html_aa9920205f15a15c2ad68c51222e09bbc"><div class="ttname"><a href="classBaseCacheCompressor.html#aa9920205f15a15c2ad68c51222e09bbc">BaseCacheCompressor::getDecompressionLatency</a></div><div class="ttdeci">Cycles getDecompressionLatency(const CacheBlk *blk) const</div><div class="ttdoc">Get the decompression latency if the block is compressed. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2compressors_2base_8cc_source.html#l00119">base.cc:119</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classMSHRQueue_html_ac5031e6524ca790de2446f73b6da0fba"><div class="ttname"><a href="classMSHRQueue.html#ac5031e6524ca790de2446f73b6da0fba">MSHRQueue::markPending</a></div><div class="ttdeci">void markPending(MSHR *mshr)</div><div class="ttdoc">Mark an in service entry as pending, used to resend a request. </div><div class="ttdef"><b>Definition:</b> <a href="mshr__queue_8cc_source.html#l00107">mshr_queue.cc:107</a></div></div>
<div class="ttc" id="classStats_1_1VectorBase_html_ada7b4d1605ccdfba6975aa1025b861a2"><div class="ttname"><a href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">Stats::VectorBase::init</a></div><div class="ttdeci">Derived &amp; init(size_type size)</div><div class="ttdoc">Set this vector to have the given size. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l01152">statistics.hh:1152</a></div></div>
<div class="ttc" id="classCompressionBlk_html_aec14c43a9b14c84da48ab283dc92b8d8"><div class="ttname"><a href="classCompressionBlk.html#aec14c43a9b14c84da48ab283dc92b8d8">CompressionBlk::getSizeBits</a></div><div class="ttdeci">std::size_t getSizeBits() const</div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8cc_source.html#l00065">super_blk.cc:65</a></div></div>
<div class="ttc" id="classPacket_html_afe77e06caa81808b679abf9291dfc44f"><div class="ttname"><a href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">Packet::dataStatic</a></div><div class="ttdeci">void dataStatic(T *p)</div><div class="ttdoc">Set the data pointer to the following value that should not be freed. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01040">packet.hh:1040</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a00875f9a4af71cfcf600cd7658838543"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a00875f9a4af71cfcf600cd7658838543">BaseCache::CacheStats::writebacks</a></div><div class="ttdeci">Stats::Vector writebacks</div><div class="ttdoc">Number of blocks written back per thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01019">base.hh:1019</a></div></div>
<div class="ttc" id="classBaseCache_html_a52ad63e475e9f8bf6c4743ecc04da5c8"><div class="ttname"><a href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">BaseCache::memSidePort</a></div><div class="ttdeci">MemSidePort memSidePort</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00313">base.hh:313</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a36bd6b5e1e0fb5c19effae4930d00054"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a36bd6b5e1e0fb5c19effae4930d00054">BaseCache::CacheStats::CacheStats</a></div><div class="ttdeci">CacheStats(BaseCache &amp;c)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02015">base.cc:2015</a></div></div>
<div class="ttc" id="classBaseTags_html_ae797c35ffdd8122d21e4b5b711b6b19b"><div class="ttname"><a href="classBaseTags.html#ae797c35ffdd8122d21e4b5b711b6b19b">BaseTags::tagsInit</a></div><div class="ttdeci">virtual void tagsInit()=0</div><div class="ttdoc">Initialize blocks. </div></div>
<div class="ttc" id="classPacket_html_a360150749606cbb2a28ab49e5351fbab"><div class="ttname"><a href="classPacket.html#a360150749606cbb2a28ab49e5351fbab">Packet::isAtomicOp</a></div><div class="ttdeci">bool isAtomicOp() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00765">packet.hh:765</a></div></div>
<div class="ttc" id="cache__blk_8hh_html_a5da1d0bc50f2053ecee729f644c5c1f1aa64aeb976bf10b41a7c383f0035f753b"><div class="ttname"><a href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1aa64aeb976bf10b41a7c383f0035f753b">BlkHWPrefetched</a></div><div class="ttdoc">block was a hardware prefetch yet unaccessed </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00076">cache_blk.hh:76</a></div></div>
<div class="ttc" id="classBaseCache_html_a730ad791e4d8c82c65d053c56d86ecfc"><div class="ttname"><a href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">BaseCache::calculateTagOnlyLatency</a></div><div class="ttdeci">Cycles calculateTagOnlyLatency(const uint32_t delay, const Cycles lookup_lat) const</div><div class="ttdoc">Calculate latency of accesses that only touch the tag array. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00980">base.cc:980</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_aa26b751c81e754cfb4dff45b95ea492d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#aa26b751c81e754cfb4dff45b95ea492d">BaseCache::CacheStats::dataExpansions</a></div><div class="ttdeci">Stats::Scalar dataExpansions</div><div class="ttdoc">Number of data expansions. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01059">base.hh:1059</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html">BaseCache::CacheCmdStats</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00915">base.hh:915</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a41b96ff6b543cf94f3137a0566ca10dd"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">BaseCache::CacheStats::cmdStats</a></div><div class="ttdeci">CacheCmdStats &amp; cmdStats(const PacketPtr p)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00970">base.hh:970</a></div></div>
<div class="ttc" id="classBaseCache_html_ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e"><div class="ttname"><a href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e">BaseCache::NUM_BLOCKED_CAUSES</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00112">base.hh:112</a></div></div>
<div class="ttc" id="classPacket_html_a85a63311f59c1582ba8a4419e14dfb94"><div class="ttname"><a href="classPacket.html#a85a63311f59c1582ba8a4419e14dfb94">Packet::needsWritable</a></div><div class="ttdeci">bool needsWritable() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00533">packet.hh:533</a></div></div>
<div class="ttc" id="classBaseCache_html_a8cbe03b3d7a0b3bc810a65acec97bb77"><div class="ttname"><a href="classBaseCache.html#a8cbe03b3d7a0b3bc810a65acec97bb77">BaseCache::allocateBlock</a></div><div class="ttdeci">CacheBlk * allocateBlock(const PacketPtr pkt, PacketList &amp;writebacks)</div><div class="ttdoc">Allocate a new block and perform any necessary writebacks. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01396">base.cc:1396</a></div></div>
<div class="ttc" id="classPacket_html_ad143614d376622e093aaf4324106bed1"><div class="ttname"><a href="classPacket.html#ad143614d376622e093aaf4324106bed1">Packet::getBlockAddr</a></div><div class="ttdeci">Addr getBlockAddr(unsigned int blk_size) const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00750">packet.hh:750</a></div></div>
<div class="ttc" id="classSlavePort_html_a339071200ed705563c4e115476a9078e"><div class="ttname"><a href="classSlavePort.html#a339071200ed705563c4e115476a9078e">SlavePort::sendFunctionalSnoop</a></div><div class="ttdeci">void sendFunctionalSnoop(PacketPtr pkt) const</div><div class="ttdoc">Send a functional snoop request packet, where the data is instantly updated everywhere in the memory ...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00337">port.hh:337</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_af9a02fa1587db96169f0120477b7a140"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#af9a02fa1587db96169f0120477b7a140">BaseCache::CacheCmdStats::hits</a></div><div class="ttdeci">Stats::Vector hits</div><div class="ttdoc">Number of hits per thread for each type of command. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00931">base.hh:931</a></div></div>
<div class="ttc" id="classPacket_html_ae348c208f0ffb3cf22f1f65a19c13c4f"><div class="ttname"><a href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">Packet::req</a></div><div class="ttdeci">RequestPtr req</div><div class="ttdoc">A pointer to the original request. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00327">packet.hh:327</a></div></div>
<div class="ttc" id="classBaseCache_html_add6b8e503007b9534146c556cd4798b3"><div class="ttname"><a href="classBaseCache.html#add6b8e503007b9534146c556cd4798b3">BaseCache::memWriteback</a></div><div class="ttdeci">virtual void memWriteback() override</div><div class="ttdoc">Write back dirty blocks in the cache using functional accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01605">base.cc:1605</a></div></div>
<div class="ttc" id="classBaseCache_html_a90460436425bc171f6aa478c50cabe04"><div class="ttname"><a href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">BaseCache::responseLatency</a></div><div class="ttdeci">const Cycles responseLatency</div><div class="ttdoc">The latency of sending reponse to its upper level cache/core on a linefill. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00860">base.hh:860</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a5c48e023106681c79eb0e07d84247c8c"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a5c48e023106681c79eb0e07d84247c8c">BaseCache::CacheCmdStats::mshr_uncacheable_lat</a></div><div class="ttdeci">Stats::Vector mshr_uncacheable_lat</div><div class="ttdoc">Total cycle latency of each MSHR miss, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00955">base.hh:955</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_afbab72c39305b6b79bfbc8c909656668"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#afbab72c39305b6b79bfbc8c909656668">BaseCache::CacheStats::demandMshrMissRate</a></div><div class="ttdeci">Stats::Formula demandMshrMissRate</div><div class="ttdoc">The demand miss rate in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01043">base.hh:1043</a></div></div>
<div class="ttc" id="classBaseCache_html_adc0a86c7c8f60485e1df7260f36f7710"><div class="ttname"><a href="classBaseCache.html#adc0a86c7c8f60485e1df7260f36f7710">BaseCache::ppFill</a></div><div class="ttdeci">ProbePointArg&lt; PacketPtr &gt; * ppFill</div><div class="ttdoc">To probe when a cache fill occurs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00339">base.hh:339</a></div></div>
<div class="ttc" id="classQueue_html_adeecccff37663a13090fb1a20bc02022"><div class="ttname"><a href="classQueue.html#adeecccff37663a13090fb1a20bc02022">Queue::deallocate</a></div><div class="ttdeci">void deallocate(Entry *entry)</div><div class="ttdoc">Removes the given entry from the queue. </div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00238">queue.hh:238</a></div></div>
<div class="ttc" id="classPacket_html_aaf1f26587ac7e1e5790b04931e35f64d"><div class="ttname"><a href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">Packet::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00736">packet.hh:736</a></div></div>
<div class="ttc" id="classBaseCache_html_a6fef050591b3c4e9a418f6141ab94b06"><div class="ttname"><a href="classBaseCache.html#a6fef050591b3c4e9a418f6141ab94b06">BaseCache::recvTimingReq</a></div><div class="ttdeci">virtual void recvTimingReq(PacketPtr pkt)</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00337">base.cc:337</a></div></div>
<div class="ttc" id="classClocked_html_adc0341d92e8be42fa30cf9d524ed54a6"><div class="ttname"><a href="classClocked.html#adc0341d92e8be42fa30cf9d524ed54a6">Clocked::cyclesToTicks</a></div><div class="ttdeci">Tick cyclesToTicks(Cycles c) const</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00230">clocked_object.hh:230</a></div></div>
<div class="ttc" id="classBaseCache_html_a28138901c2f94cd8437f6252bf1a9f57"><div class="ttname"><a href="classBaseCache.html#a28138901c2f94cd8437f6252bf1a9f57">BaseCache::invalidateVisitor</a></div><div class="ttdeci">void invalidateVisitor(CacheBlk &amp;blk)</div><div class="ttdoc">Cache block visitor that invalidates all blocks in the cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01652">base.cc:1652</a></div></div>
<div class="ttc" id="classCache_html"><div class="ttname"><a href="classCache.html">Cache</a></div><div class="ttdoc">A coherent cache that can be arranged in flexible topologies. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8hh_source.html#l00069">cache.hh:69</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102adaee4eac9ff880d992f4023aeb9c4096"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102adaee4eac9ff880d992f4023aeb9c4096">MemCmd::HardPFResp</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00100">packet.hh:100</a></div></div>
<div class="ttc" id="classBaseCacheCompressor_html_a4ec4c9fd606053f5bfc3ea1d26265186"><div class="ttname"><a href="classBaseCacheCompressor.html#a4ec4c9fd606053f5bfc3ea1d26265186">BaseCacheCompressor::setSizeBits</a></div><div class="ttdeci">static void setSizeBits(CacheBlk *blk, const std::size_t size_bits)</div><div class="ttdoc">Set the size of the compressed block, in bits. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2compressors_2base_8cc_source.html#l00146">base.cc:146</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="classBaseCache_html_a66e6a1d30ed498335b4e115e3806b021"><div class="ttname"><a href="classBaseCache.html#a66e6a1d30ed498335b4e115e3806b021">BaseCache::recvAtomic</a></div><div class="ttdeci">virtual Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00543">base.cc:543</a></div></div>
<div class="ttc" id="classPacket_html_ac9867cdbf0c0157b274dc11fe177a449"><div class="ttname"><a href="classPacket.html#ac9867cdbf0c0157b274dc11fe177a449">Packet::isRequest</a></div><div class="ttdeci">bool isRequest() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00531">packet.hh:531</a></div></div>
<div class="ttc" id="base_2types_8hh_html_abe940b1b328825e234da719447e15ca5"><div class="ttname"><a href="base_2types_8hh.html#abe940b1b328825e234da719447e15ca5">MaxTick</a></div><div class="ttdeci">const Tick MaxTick</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00065">types.hh:65</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheMasterPort_html"><div class="ttname"><a href="classBaseCache_1_1CacheMasterPort.html">BaseCache::CacheMasterPort</a></div><div class="ttdoc">A cache master port is used for the memory-side port of the cache, and in addition to the basic timin...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00126">base.hh:126</a></div></div>
<div class="ttc" id="classBaseTags_html_a78b849c04512773e862662f7c01d3767"><div class="ttname"><a href="classBaseTags.html#a78b849c04512773e862662f7c01d3767">BaseTags::regenerateBlkAddr</a></div><div class="ttdeci">virtual Addr regenerateBlkAddr(const CacheBlk *blk) const =0</div><div class="ttdoc">Regenerate the block address. </div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="classCacheBlk_html"><div class="ttname"><a href="classCacheBlk.html">CacheBlk</a></div><div class="ttdoc">A Basic Cache block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00087">cache_blk.hh:87</a></div></div>
<div class="ttc" id="classClocked_html_a90eb2e088ca3c76399571b0cbc013f51"><div class="ttname"><a href="classClocked.html#a90eb2e088ca3c76399571b0cbc013f51">Clocked::tick</a></div><div class="ttdeci">Tick tick</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00071">clocked_object.hh:71</a></div></div>
<div class="ttc" id="classMSHR_html_ac64340bf9b47246abb7ecdc653e95a2c"><div class="ttname"><a href="classMSHR.html#ac64340bf9b47246abb7ecdc653e95a2c">MSHR::isCleaning</a></div><div class="ttdeci">bool isCleaning() const</div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00347">mshr.hh:347</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_adfeb2ae8bd20962d64cc6ddcabc8a2cb"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#adfeb2ae8bd20962d64cc6ddcabc8a2cb">BaseCache::CacheSlavePort::CacheSlavePort</a></div><div class="ttdeci">CacheSlavePort(const std::string &amp;_name, BaseCache *_cache, const std::string &amp;_label)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00069">base.cc:69</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a5707dfae1d0038aeff1fc6df8b487c40"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">BaseCache::CacheCmdStats::mshr_misses</a></div><div class="ttdeci">Stats::Vector mshr_misses</div><div class="ttdoc">Number of misses that miss in the MSHRs, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00949">base.hh:949</a></div></div>
<div class="ttc" id="classBaseCache_html_a3f437b2c91f3ac9c0712b2b3e73871e0"><div class="ttname"><a href="classBaseCache.html#a3f437b2c91f3ac9c0712b2b3e73871e0">BaseCache::tempBlockWriteback</a></div><div class="ttdeci">PacketPtr tempBlockWriteback</div><div class="ttdoc">Writebacks from the tempBlock, resulting on the response path in atomic mode, must happen after the c...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00639">base.hh:639</a></div></div>
<div class="ttc" id="classCacheBlk_html_a865d5ebf036ab4f44fc6f9ee9df59e51"><div class="ttname"><a href="classCacheBlk.html#a865d5ebf036ab4f44fc6f9ee9df59e51">CacheBlk::checkWrite</a></div><div class="ttdeci">bool checkWrite(PacketPtr pkt)</div><div class="ttdoc">Handle interaction of load-locked operations and stores. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00395">cache_blk.hh:395</a></div></div>
<div class="ttc" id="classPacket_html_abb255770a0a1278960af6ffa1e0ceb64"><div class="ttname"><a href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">Packet::needsResponse</a></div><div class="ttdeci">bool needsResponse() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00542">packet.hh:542</a></div></div>
<div class="ttc" id="classCacheBlk_html_acbcbb169912c4561dc089283b03dc868"><div class="ttname"><a href="classCacheBlk.html#acbcbb169912c4561dc089283b03dc868">CacheBlk::trackLoadLocked</a></div><div class="ttdeci">void trackLoadLocked(PacketPtr pkt)</div><div class="ttdoc">Track the fact that a local locked was issued to the block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00312">cache_blk.hh:312</a></div></div>
<div class="ttc" id="classMSHR_html_aeef50cd983f697cb45e2c84bb461c08b"><div class="ttname"><a href="classMSHR.html#aeef50cd983f697cb45e2c84bb461c08b">MSHR::allocateTarget</a></div><div class="ttdeci">void allocateTarget(PacketPtr target, Tick when, Counter order, bool alloc_on_fill)</div><div class="ttdoc">Add a request to the list of targets. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8cc_source.html#l00326">mshr.cc:326</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a63fbb0d0be3e14d71ecceb7cabdb51bb"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a63fbb0d0be3e14d71ecceb7cabdb51bb">BaseCache::CacheStats::blocked_causes</a></div><div class="ttdeci">Stats::Vector blocked_causes</div><div class="ttdoc">The number of times this cache blocked for each blocked cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01009">base.hh:1009</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a0b67b4932ab5c7854dac4bf35a75a647"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a0b67b4932ab5c7854dac4bf35a75a647">BaseCache::CacheStats::avg_blocked</a></div><div class="ttdeci">Stats::Formula avg_blocked</div><div class="ttdoc">The average number of cycles blocked for each blocked cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01012">base.hh:1012</a></div></div>
<div class="ttc" id="classPacket_html_ae035c719eee7a7713ab831a11e9e7406"><div class="ttname"><a href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">Packet::headerDelay</a></div><div class="ttdeci">uint32_t headerDelay</div><div class="ttdoc">The extra delay from seeing the packet until the header is transmitted. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00366">packet.hh:366</a></div></div>
<div class="ttc" id="classSuperBlk_html_a80abd925ae20b1ad7443ae200cb65db5"><div class="ttname"><a href="classSuperBlk.html#a80abd925ae20b1ad7443ae200cb65db5">SuperBlk::canCoAllocate</a></div><div class="ttdeci">bool canCoAllocate(const std::size_t compressed_size) const</div><div class="ttdoc">Checks whether a superblock can co-allocate given compressed data block. </div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8cc_source.html#l00110">super_blk.cc:110</a></div></div>
<div class="ttc" id="classPacket_html_a58f5ba118cd03b6948424973cfe46154"><div class="ttname"><a href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">Packet::isError</a></div><div class="ttdeci">bool isError() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00555">packet.hh:555</a></div></div>
<div class="ttc" id="classPacket_html_ae868effb4ada6beba486666a63304ec7"><div class="ttname"><a href="classPacket.html#ae868effb4ada6beba486666a63304ec7">Packet::getOffset</a></div><div class="ttdeci">Addr getOffset(unsigned int blk_size) const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00745">packet.hh:745</a></div></div>
<div class="ttc" id="classBaseCache_html_ae7da1b0583d4763435a735b6d08703ae"><div class="ttname"><a href="classBaseCache.html#ae7da1b0583d4763435a735b6d08703ae">BaseCache::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01829">base.cc:1829</a></div></div>
<div class="ttc" id="classBaseCache_html_a73b405884d22af4cb441c8bedbaa943d"><div class="ttname"><a href="classBaseCache.html#a73b405884d22af4cb441c8bedbaa943d">BaseCache::inRange</a></div><div class="ttdeci">bool inRange(Addr addr) const</div><div class="ttdoc">Determine if an address is in the ranges covered by this cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00203">base.cc:203</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html_a99f59dcf30fb949b9c2ff72928e23a97"><div class="ttname"><a href="classQueuedSlavePort.html#a99f59dcf30fb949b9c2ff72928e23a97">QueuedSlavePort::schedTimingResp</a></div><div class="ttdeci">void schedTimingResp(PacketPtr pkt, Tick when)</div><div class="ttdoc">Schedule the sending of a timing response. </div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00092">qport.hh:92</a></div></div>
<div class="ttc" id="classBaseTags_html_a3b20858ef9fe17647d853b15ba2aefbb"><div class="ttname"><a href="classBaseTags.html#a3b20858ef9fe17647d853b15ba2aefbb">BaseTags::extractBlkOffset</a></div><div class="ttdeci">int extractBlkOffset(Addr addr) const</div><div class="ttdoc">Calculate the block offset of an address. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2tags_2base_8hh_source.html#l00225">base.hh:225</a></div></div>
<div class="ttc" id="classPacket_html_a758810a25a789ae0be9a461fd0bcf7e5"><div class="ttname"><a href="classPacket.html#a758810a25a789ae0be9a461fd0bcf7e5">Packet::setData</a></div><div class="ttdeci">void setData(const uint8_t *p)</div><div class="ttdoc">Copy data into the packet from the provided pointer. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01158">packet.hh:1158</a></div></div>
<div class="ttc" id="classBaseCache_html_abe51dd667594a0a1302067450334b3e8"><div class="ttname"><a href="classBaseCache.html#abe51dd667594a0a1302067450334b3e8">BaseCache::sequentialAccess</a></div><div class="ttdeci">const bool sequentialAccess</div><div class="ttdoc">Whether tags and data are accessed sequentially. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00865">base.hh:865</a></div></div>
<div class="ttc" id="classBaseCache_1_1CpuSidePort_html_a3f9f6eb07232a0d7624762e8d382020c"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html#a3f9f6eb07232a0d7624762e8d382020c">BaseCache::CpuSidePort::CpuSidePort</a></div><div class="ttdeci">CpuSidePort(const std::string &amp;_name, BaseCache *_cache, const std::string &amp;_label)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02391">base.cc:2391</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a58167cfcc19a813e813b3b7c47697a97"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a58167cfcc19a813e813b3b7c47697a97">MemCmd::CleanEvict</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00095">packet.hh:95</a></div></div>
<div class="ttc" id="classPacket_html_a79f71e6885712d4951e70eaba2e364cb"><div class="ttname"><a href="classPacket.html#a79f71e6885712d4951e70eaba2e364cb">Packet::makeAtomicResponse</a></div><div class="ttdeci">void makeAtomicResponse()</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00949">packet.hh:949</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="super__blk_8hh_html"><div class="ttname"><a href="super__blk_8hh.html">super_blk.hh</a></div><div class="ttdoc">Copyright (c) 2018 Inria All rights reserved. </div></div>
<div class="ttc" id="classBaseCache_html_a19030c9f1fa2d86743577b0e4051622c"><div class="ttname"><a href="classBaseCache.html#a19030c9f1fa2d86743577b0e4051622c">BaseCache::recvTimingSnoopResp</a></div><div class="ttdeci">virtual void recvTimingSnoopResp(PacketPtr pkt)=0</div><div class="ttdoc">Handle a snoop response. </div></div>
<div class="ttc" id="queue__entry_8hh_html"><div class="ttname"><a href="queue__entry_8hh.html">queue_entry.hh</a></div><div class="ttdoc">Generic queue entry. </div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classBaseCache_html_a7a26123ca2f1e00d27beb47c8d17ae2a"><div class="ttname"><a href="classBaseCache.html#a7a26123ca2f1e00d27beb47c8d17ae2a">BaseCache::incMissCount</a></div><div class="ttdeci">void incMissCount(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01212">base.hh:1212</a></div></div>
<div class="ttc" id="classWriteQueueEntry_html_ab79daf5eb495589a9e623d1b48238610"><div class="ttname"><a href="classWriteQueueEntry.html#ab79daf5eb495589a9e623d1b48238610">WriteQueueEntry::getTarget</a></div><div class="ttdeci">Target * getTarget() override</div><div class="ttdoc">Returns a reference to the first target. </div><div class="ttdef"><b>Definition:</b> <a href="write__queue__entry_8hh_source.html#l00153">write_queue_entry.hh:153</a></div></div>
<div class="ttc" id="classPacket_html_ae116431868d1c7f6b0dd127bbb7faeab"><div class="ttname"><a href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">Packet::isResponse</a></div><div class="ttdeci">bool isResponse() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00532">packet.hh:532</a></div></div>
<div class="ttc" id="classBaseCache_1_1CpuSidePort_html_a67fd5d38e6eb40bee63dd7b502b5e4c4"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">BaseCache::CpuSidePort::cache</a></div><div class="ttdeci">BaseCache * cache</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00290">base.hh:290</a></div></div>
<div class="ttc" id="classPacket_html_a18aaefcd9a94849f7b4956802e051046"><div class="ttname"><a href="classPacket.html#a18aaefcd9a94849f7b4956802e051046">Packet::trySatisfyFunctional</a></div><div class="ttdeci">bool trySatisfyFunctional(PacketPtr other)</div><div class="ttdoc">Check a functional request against a memory value stored in another packet (i.e. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01264">packet.hh:1264</a></div></div>
<div class="ttc" id="classPacket_html_ad28d4bd566aee12a370dc9180e064bea"><div class="ttname"><a href="classPacket.html#ad28d4bd566aee12a370dc9180e064bea">Packet::popLabel</a></div><div class="ttdeci">void popLabel()</div><div class="ttdoc">Pop label for PrintReq (safe to call unconditionally). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01336">packet.hh:1336</a></div></div>
<div class="ttc" id="classClockedObject_html"><div class="ttname"><a href="classClockedObject.html">ClockedObject</a></div><div class="ttdoc">The ClockedObject class extends the SimObject with a clock and accessor functions to relate ticks to ...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00237">clocked_object.hh:237</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_a2b9f54ce812fcea38c81066446d435b3"><div class="ttname"><a href="classStats_1_1Group.html#a2b9f54ce812fcea38c81066446d435b3">Stats::Group::Group</a></div><div class="ttdeci">Group()=delete</div></div>
<div class="ttc" id="classBaseCache_html_a61e8516f11811b2861cdf8e627cccf2d"><div class="ttname"><a href="classBaseCache.html#a61e8516f11811b2861cdf8e627cccf2d">BaseCache::writecleanBlk</a></div><div class="ttdeci">PacketPtr writecleanBlk(CacheBlk *blk, Request::Flags dest, PacketId id)</div><div class="ttdoc">Create a writeclean request for the given block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01559">base.cc:1559</a></div></div>
<div class="ttc" id="cache__blk_8hh_html_a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f"><div class="ttname"><a href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a87715983fd384f5ee41ec0608f5c6e5f">BlkDirty</a></div><div class="ttdoc">dirty (modified) </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00074">cache_blk.hh:74</a></div></div>
<div class="ttc" id="classCacheBlk_html_afb5eeab7e07e8072a5a071b42a6a9102"><div class="ttname"><a href="classCacheBlk.html#afb5eeab7e07e8072a5a071b42a6a9102">CacheBlk::State</a></div><div class="ttdeci">unsigned State</div><div class="ttdoc">block state: OR of CacheBlkStatusBit </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00105">cache_blk.hh:105</a></div></div>
<div class="ttc" id="classCompressionBlk_html"><div class="ttname"><a href="classCompressionBlk.html">CompressionBlk</a></div><div class="ttdoc">A superblock is composed of sub-blocks, and each sub-block has information regarding its superblock a...</div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8hh_source.html#l00050">super_blk.hh:50</a></div></div>
<div class="ttc" id="classCacheBlk_html_a56457654d98fe119037fee80bfcaf58f"><div class="ttname"><a href="classCacheBlk.html#a56457654d98fe119037fee80bfcaf58f">CacheBlk::isSecure</a></div><div class="ttdeci">bool isSecure() const</div><div class="ttdoc">Check if this block holds data from the secure memory space. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00248">cache_blk.hh:248</a></div></div>
<div class="ttc" id="classMSHR_html"><div class="ttname"><a href="classMSHR.html">MSHR</a></div><div class="ttdoc">Miss Status and handling Register. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00072">mshr.hh:72</a></div></div>
<div class="ttc" id="classBaseCache_html_ab5bcd5e38bcedee9ddf234aebd4f1188"><div class="ttname"><a href="classBaseCache.html#ab5bcd5e38bcedee9ddf234aebd4f1188">BaseCache::recvTimingResp</a></div><div class="ttdeci">virtual void recvTimingResp(PacketPtr pkt)</div><div class="ttdoc">Handles a response (cache line fill/write ack) from the bus. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00405">base.cc:405</a></div></div>
<div class="ttc" id="classMSHR_html_a7725b678533e1358d32a6f282ac7d0e9"><div class="ttname"><a href="classMSHR.html#a7725b678533e1358d32a6f282ac7d0e9">MSHR::getTarget</a></div><div class="ttdeci">QueueEntry::Target * getTarget() override</div><div class="ttdoc">Returns a reference to the first target. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00483">mshr.hh:483</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ab5eb417a0eab1330af12bf608bb31cf0"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ab5eb417a0eab1330af12bf608bb31cf0">BaseCache::CacheStats::demandMshrHits</a></div><div class="ttdeci">Stats::Formula demandMshrHits</div><div class="ttdoc">Demand misses that hit in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01022">base.hh:1022</a></div></div>
<div class="ttc" id="classPacket_html_a5bb2c132f904d455ffac6057faf5a584"><div class="ttname"><a href="classPacket.html#a5bb2c132f904d455ffac6057faf5a584">Packet::writeThrough</a></div><div class="ttdeci">bool writeThrough() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00674">packet.hh:674</a></div></div>
<div class="ttc" id="classBaseCache_html_ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf"><div class="ttname"><a href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">BaseCache::Blocked_NoMSHRs</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00109">base.hh:109</a></div></div>
<div class="ttc" id="classPacket_html_a5d8b9bb469e6879c03c73effe3640634"><div class="ttname"><a href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">Packet::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00726">packet.hh:726</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ae2a32a9d3d2acb21e164d026bbfdd68a"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ae2a32a9d3d2acb21e164d026bbfdd68a">BaseCache::CacheStats::overallAvgMissLatency</a></div><div class="ttdeci">Stats::Formula overallAvgMissLatency</div><div class="ttdoc">The average miss latency for all misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01004">base.hh:1004</a></div></div>
<div class="ttc" id="classBaseCache_html_a1ca69771c34fd192e1e1ef2684829d35"><div class="ttname"><a href="classBaseCache.html#a1ca69771c34fd192e1e1ef2684829d35">BaseCache::pendingDelete</a></div><div class="ttdeci">std::unique_ptr&lt; Packet &gt; pendingDelete</div><div class="ttdoc">Upstream caches need this packet until true is returned, so hold it for deletion until a subsequent c...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00369">base.hh:369</a></div></div>
<div class="ttc" id="classBaseCache_html_a127842094ea1e2a25d3d77515ac8fb8c"><div class="ttname"><a href="classBaseCache.html#a127842094ea1e2a25d3d77515ac8fb8c">BaseCache::allocateWriteBuffer</a></div><div class="ttdeci">void allocateWriteBuffer(PacketPtr pkt, Tick time)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01107">base.hh:1107</a></div></div>
<div class="ttc" id="classBaseCache_html"><div class="ttname"><a href="classBaseCache.html">BaseCache</a></div><div class="ttdoc">A basic cache interface. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00093">base.hh:93</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a73624487448f203d920ad494fde0ef3d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a73624487448f203d920ad494fde0ef3d">BaseCache::CacheStats::blocked_cycles</a></div><div class="ttdeci">Stats::Vector blocked_cycles</div><div class="ttdoc">The total number of cycles blocked for each blocked cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01007">base.hh:1007</a></div></div>
<div class="ttc" id="classPacket_html_a389afe9616729132378ab8228a74441d"><div class="ttname"><a href="classPacket.html#a389afe9616729132378ab8228a74441d">Packet::hasData</a></div><div class="ttdeci">bool hasData() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00548">packet.hh:548</a></div></div>
<div class="ttc" id="classPacket_html_ac508f4cb732d0f2f3c26d29fd1ad524f"><div class="ttname"><a href="classPacket.html#ac508f4cb732d0f2f3c26d29fd1ad524f">Packet::writeData</a></div><div class="ttdeci">void writeData(uint8_t *p) const</div><div class="ttdoc">Copy data from the packet to the memory at the provided pointer. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01187">packet.hh:1187</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3c3acc97fbea659dbde9afcf8ecd1380"><div class="ttname"><a href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">MipsISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="classQueuedMasterPort_html_ab44fb7734f897b884bdcfd92a99c9ccc"><div class="ttname"><a href="classQueuedMasterPort.html#ab44fb7734f897b884bdcfd92a99c9ccc">QueuedMasterPort::trySatisfyFunctional</a></div><div class="ttdeci">bool trySatisfyFunctional(PacketPtr pkt)</div><div class="ttdoc">Check the list of buffered packets against the supplied functional request. </div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00162">qport.hh:162</a></div></div>
<div class="ttc" id="classBaseCache_html_a261a58c559c839c05e28bae729d9aadc"><div class="ttname"><a href="classBaseCache.html#a261a58c559c839c05e28bae729d9aadc">BaseCache::cmpAndSwap</a></div><div class="ttdeci">void cmpAndSwap(CacheBlk *blk, PacketPtr pkt)</div><div class="ttdoc">Handle doing the Compare and Swap function for SPARC. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00680">base.cc:680</a></div></div>
<div class="ttc" id="classBaseCache_html_a7136399aa1ba63dc3616d5c60dc97fff"><div class="ttname"><a href="classBaseCache.html#a7136399aa1ba63dc3616d5c60dc97fff">BaseCache::createMissPacket</a></div><div class="ttdeci">virtual PacketPtr createMissPacket(PacketPtr cpu_pkt, CacheBlk *blk, bool needs_writable, bool is_whole_line_write) const =0</div><div class="ttdoc">Create an appropriate downstream bus request packet. </div></div>
<div class="ttc" id="classCacheBlk_html_a282219609de52a17d17209fb08df0258"><div class="ttname"><a href="classCacheBlk.html#a282219609de52a17d17209fb08df0258">CacheBlk::setWhenReady</a></div><div class="ttdeci">void setWhenReady(const Tick tick)</div><div class="ttdoc">Set tick at which block&amp;#39;s data will be available for access. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00288">cache_blk.hh:288</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ae951b4b7569c0c6b78b469a738dc41d8"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ae951b4b7569c0c6b78b469a738dc41d8">BaseCache::CacheStats::overallHits</a></div><div class="ttdeci">Stats::Formula overallHits</div><div class="ttdoc">Number of hit for all accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00979">base.hh:979</a></div></div>
<div class="ttc" id="classBaseCache_html_a445260a19a1239f2a9072d075e0bed20"><div class="ttname"><a href="classBaseCache.html#a445260a19a1239f2a9072d075e0bed20">BaseCache::handleTimingReqHit</a></div><div class="ttdeci">virtual void handleTimingReqHit(PacketPtr pkt, CacheBlk *blk, Tick request_time)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00214">base.cc:214</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list</a></div><div class="ttdoc">STL list class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00054">stl.hh:54</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a8c58e797be4d80fd69c83289a116f597"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a8c58e797be4d80fd69c83289a116f597">BaseCache::CacheStats::overallMissRate</a></div><div class="ttdeci">Stats::Formula overallMissRate</div><div class="ttdoc">The miss rate for all accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00999">base.hh:999</a></div></div>
<div class="ttc" id="classSlavePort_html_a4b207ec12e29557c7675b95d8b8b722c"><div class="ttname"><a href="classSlavePort.html#a4b207ec12e29557c7675b95d8b8b722c">SlavePort::isSnooping</a></div><div class="ttdeci">bool isSnooping() const</div><div class="ttdoc">Find out if the peer master port is snooping or not. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00280">port.hh:280</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_af1b2a7f23948db7d02f06cc53eb16924"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#af1b2a7f23948db7d02f06cc53eb16924">BaseCache::CacheStats::overallAccesses</a></div><div class="ttdeci">Stats::Formula overallAccesses</div><div class="ttdoc">The number of overall accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00994">base.hh:994</a></div></div>
<div class="ttc" id="classBaseCache_html_afdf824e8a2768255ee33c27d823ba4f5"><div class="ttname"><a href="classBaseCache.html#afdf824e8a2768255ee33c27d823ba4f5">BaseCache::memInvalidate</a></div><div class="ttdeci">virtual void memInvalidate() override</div><div class="ttdoc">Invalidates all blocks in the cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01611">base.cc:1611</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a41a1fa92bc754405d8c27770d68e4a71"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a41a1fa92bc754405d8c27770d68e4a71">BaseCache::CacheStats::demandAvgMissLatency</a></div><div class="ttdeci">Stats::Formula demandAvgMissLatency</div><div class="ttdoc">The average miss latency for demand misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01002">base.hh:1002</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a23badb643fc839a97f67b13049b97b7d"><div class="ttname"><a href="classWriteAllocator.html#a23badb643fc839a97f67b13049b97b7d">WriteAllocator::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdoc">Reset the write allocator state, meaning that it allocates for writes and has not recorded any inform...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01330">base.hh:1330</a></div></div>
<div class="ttc" id="classBaseCache_html_aaa21adb94f43634fa752ab539d22f279"><div class="ttname"><a href="classBaseCache.html#aaa21adb94f43634fa752ab539d22f279">BaseCache::recvTimingSnoopReq</a></div><div class="ttdeci">virtual void recvTimingSnoopReq(PacketPtr pkt)=0</div><div class="ttdoc">Snoops bus transactions to maintain coherence. </div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_ae47979e97ad652910269981eb6351d30"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#ae47979e97ad652910269981eb6351d30">BaseCache::CacheSlavePort::setBlocked</a></div><div class="ttdeci">void setBlocked()</div><div class="ttdoc">Do not accept any new requests. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00135">base.cc:135</a></div></div>
<div class="ttc" id="sim_2core_8hh_html"><div class="ttname"><a href="sim_2core_8hh.html">core.hh</a></div></div>
<div class="ttc" id="classBaseCache_html_a25bed8a0eac63925919cadd3dcccf1ef"><div class="ttname"><a href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">BaseCache::blocked</a></div><div class="ttdeci">uint8_t blocked</div><div class="ttdoc">Bit vector of the blocking reasons for the access path. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00892">base.hh:892</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classBaseCache_html_a03419adaca086ddc8bf8c76fcc3b646d"><div class="ttname"><a href="classBaseCache.html#a03419adaca086ddc8bf8c76fcc3b646d">BaseCache::schedMemSideSendEvent</a></div><div class="ttdeci">void schedMemSideSendEvent(Tick time)</div><div class="ttdoc">Schedule a send event for the memory-side port. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01190">base.hh:1190</a></div></div>
<div class="ttc" id="classPacket_html_a672f63108880c72376276d9ed01b3fc3"><div class="ttname"><a href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">Packet::payloadDelay</a></div><div class="ttdeci">uint32_t payloadDelay</div><div class="ttdoc">The extra pipelining delay from seeing the packet until the end of payload is transmitted by the comp...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00384">packet.hh:384</a></div></div>
<div class="ttc" id="classBaseCache_html_a22f96dd31e7b45875dadc09783afe325"><div class="ttname"><a href="classBaseCache.html#a22f96dd31e7b45875dadc09783afe325">BaseCache::handleFill</a></div><div class="ttdeci">CacheBlk * handleFill(PacketPtr pkt, CacheBlk *blk, PacketList &amp;writebacks, bool allocate)</div><div class="ttdoc">Handle a fill operation caused by a received packet. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01299">base.cc:1299</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classBaseCache_html_a2bc94d2599be5ffddfdfeb84511089fa"><div class="ttname"><a href="classBaseCache.html#a2bc94d2599be5ffddfdfeb84511089fa">BaseCache::writebackClean</a></div><div class="ttdeci">const bool writebackClean</div><div class="ttdoc">Determine if clean lines should be written back or not. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00630">base.hh:630</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classBaseTags_html_a67916a1e41fc324614ac499b3b3c0cf7"><div class="ttname"><a href="classBaseTags.html#a67916a1e41fc324614ac499b3b3c0cf7">BaseTags::insertBlock</a></div><div class="ttdeci">virtual void insertBlock(const PacketPtr pkt, CacheBlk *blk)</div><div class="ttdoc">Insert the new block into the cache and update stats. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2tags_2base_8cc_source.html#l00103">base.cc:103</a></div></div>
<div class="ttc" id="classBaseCache_html_ac977421e6358b9b7ec2f17bb5a537f26"><div class="ttname"><a href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">BaseCache::blkSize</a></div><div class="ttdeci">const unsigned blkSize</div><div class="ttdoc">Block size of this cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00831">base.hh:831</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a65ab86badab16569bc205aceab17b6c1"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a65ab86badab16569bc205aceab17b6c1">BaseCache::CacheCmdStats::regStatsFromParent</a></div><div class="ttdeci">void regStatsFromParent()</div><div class="ttdoc">Callback to register stats from parent CacheStats::regStats(). </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01891">base.cc:1891</a></div></div>
<div class="ttc" id="classCacheBlk_html_a6a2f8f22c0c8e7f73b397bb7fe85f6ff"><div class="ttname"><a href="classCacheBlk.html#a6a2f8f22c0c8e7f73b397bb7fe85f6ff">CacheBlk::isReadable</a></div><div class="ttdeci">bool isReadable() const</div><div class="ttdoc">Checks the read permissions of this block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00196">cache_blk.hh:196</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_a6b55e89ee43a569b6297fe5f36ce76e2"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#a6b55e89ee43a569b6297fe5f36ce76e2">BaseCache::CacheSlavePort::processSendRetry</a></div><div class="ttdeci">void processSendRetry()</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00162">base.cc:162</a></div></div>
<div class="ttc" id="classStats_1_1Group_html"><div class="ttname"><a href="classStats_1_1Group.html">Stats::Group</a></div><div class="ttdoc">Statistics container. </div><div class="ttdef"><b>Definition:</b> <a href="group_8hh_source.html#l00085">group.hh:85</a></div></div>
<div class="ttc" id="classQueue_html_a724d62f321546f0efe7a3e62a5579ee1"><div class="ttname"><a href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">Queue::findMatch</a></div><div class="ttdeci">Entry * findMatch(Addr blk_addr, bool is_secure, bool ignore_uncacheable=true) const</div><div class="ttdoc">Find the first entry that matches the provided address. </div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00166">queue.hh:166</a></div></div>
<div class="ttc" id="classClocked_html_a082ec89d11f90b11b91ba7876040e41e"><div class="ttname"><a href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">Clocked::clockEdge</a></div><div class="ttdeci">Tick clockEdge(Cycles cycles=Cycles(0)) const</div><div class="ttdoc">Determine the tick when a cycle begins, by default the current one, but the argument also enables the...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00180">clocked_object.hh:180</a></div></div>
<div class="ttc" id="logging_8hh_html_abb243c15dfbeedf4ae64aa213f4f18c7"><div class="ttname"><a href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a></div><div class="ttdeci">#define warn_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00216">logging.hh:216</a></div></div>
<div class="ttc" id="classRequest_html_a18a3c9464dbc6480509587b2c21b2b89a64493c20049b32503a5befa73533e10f"><div class="ttname"><a href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a64493c20049b32503a5befa73533e10f">Request::funcMasterId</a></div><div class="ttdoc">This master id is used for functional requests that don&amp;#39;t come from a particular device. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00217">request.hh:217</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a2d774e8cb56cc1536b46e10c20a8ac6d"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a2d774e8cb56cc1536b46e10c20a8ac6d">BaseCache::CacheCmdStats::misses</a></div><div class="ttdeci">Stats::Vector misses</div><div class="ttdoc">Number of misses per thread for each type of command. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00934">base.hh:934</a></div></div>
<div class="ttc" id="classBaseTags_html_ac577f48be07186eed6b59d9b3f50ce73"><div class="ttname"><a href="classBaseTags.html#ac577f48be07186eed6b59d9b3f50ce73">BaseTags::anyBlk</a></div><div class="ttdeci">virtual bool anyBlk(std::function&lt; bool(CacheBlk &amp;)&gt; visitor)=0</div><div class="ttdoc">Find if any of the blocks satisfies a condition. </div></div>
<div class="ttc" id="classBaseCache_html_ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9"><div class="ttname"><a href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">BaseCache::Blocked_NoTargets</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00111">base.hh:111</a></div></div>
<div class="ttc" id="classPacket_html_a4d5a80b775ab033127c54d2fdedf531d"><div class="ttname"><a href="classPacket.html#a4d5a80b775ab033127c54d2fdedf531d">Packet::setDataFromBlock</a></div><div class="ttdeci">void setDataFromBlock(const uint8_t *blk_data, int blkSize)</div><div class="ttdoc">Copy data into the packet from the provided block pointer, which is aligned to the given block size...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01177">packet.hh:1177</a></div></div>
<div class="ttc" id="classBaseCache_html_a680f2910da959f01f85e09740e72e53d"><div class="ttname"><a href="classBaseCache.html#a680f2910da959f01f85e09740e72e53d">BaseCache::order</a></div><div class="ttdeci">uint64_t order</div><div class="ttdoc">Increasing order number assigned to each incoming request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00895">base.hh:895</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a28b71bb48b82dbea330ae2e6cb237bd8"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a28b71bb48b82dbea330ae2e6cb237bd8">MemCmd::NUM_MEM_CMDS</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00137">packet.hh:137</a></div></div>
<div class="ttc" id="classCompressionBlk_html_a8636f2d2e6b857aeca27fffba7c0743d"><div class="ttname"><a href="classCompressionBlk.html#a8636f2d2e6b857aeca27fffba7c0743d">CompressionBlk::setCompressed</a></div><div class="ttdeci">void setCompressed()</div><div class="ttdoc">Set compression bit. </div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8cc_source.html#l00053">super_blk.cc:53</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ae2a7d5bf5f4b271e9c6f891d0cc70b59"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">BaseCache::CacheStats::demandMisses</a></div><div class="ttdeci">Stats::Formula demandMisses</div><div class="ttdoc">Number of misses for demand accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00982">base.hh:982</a></div></div>
<div class="ttc" id="classQueueEntry_1_1Target_html"><div class="ttname"><a href="classQueueEntry_1_1Target.html">QueueEntry::Target</a></div><div class="ttdoc">A queue entry is holding packets that will be serviced as soon as resources are available. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00086">queue_entry.hh:86</a></div></div>
<div class="ttc" id="namespaceStats_html_a4a8d8ef967fddb728594b751a6170802"><div class="ttname"><a href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">Stats::total</a></div><div class="ttdeci">const FlagsType total</div><div class="ttdoc">Print the total. </div><div class="ttdef"><b>Definition:</b> <a href="info_8hh_source.html#l00051">info.hh:51</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a26697e94c797b12bbfa4bca93b01a3d3"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a26697e94c797b12bbfa4bca93b01a3d3">MemCmd::UpgradeResp</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00104">packet.hh:104</a></div></div>
<div class="ttc" id="classBaseCache_html_a1a4a1f0377057707b8f6c35e862bfc14"><div class="ttname"><a href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">BaseCache::evictBlock</a></div><div class="ttdeci">virtual M5_NODISCARD PacketPtr evictBlock(CacheBlk *blk)=0</div><div class="ttdoc">Evict a cache block. </div></div>
<div class="ttc" id="classSystem_html_a3bc92c6265d68a68a8e200fff429ded8"><div class="ttname"><a href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">System::maxMasters</a></div><div class="ttdeci">MasterID maxMasters()</div><div class="ttdoc">Get the number of masters registered in the system. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00409">system.hh:409</a></div></div>
<div class="ttc" id="classQueue_html_a51dfe258c0984ba70eec943061df17e4"><div class="ttname"><a href="classQueue.html#a51dfe258c0984ba70eec943061df17e4">Queue::findPending</a></div><div class="ttdeci">Entry * findPending(const QueueEntry *entry) const</div><div class="ttdoc">Find any pending requests that overlap the given request of a different queue. </div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00205">queue.hh:205</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="classBaseCache_html_a7433e11ce281c8dc59a8e3befdc5f23d"><div class="ttname"><a href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">BaseCache::tempBlock</a></div><div class="ttdeci">TempCacheBlk * tempBlock</div><div class="ttdoc">Temporary cache block for occasional transitory use. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00363">base.hh:363</a></div></div>
<div class="ttc" id="classPacket_html_a85724e95fcdde23c4f33840cfa04bc98"><div class="ttname"><a href="classPacket.html#a85724e95fcdde23c4f33840cfa04bc98">Packet::hasSharers</a></div><div class="ttdeci">bool hasSharers() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00618">packet.hh:618</a></div></div>
<div class="ttc" id="cache__blk_8hh_html_a5da1d0bc50f2053ecee729f644c5c1f1a202d95c1090db0082a7a954856ad5358"><div class="ttname"><a href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a202d95c1090db0082a7a954856ad5358">BlkWritable</a></div><div class="ttdoc">write permission </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00070">cache_blk.hh:70</a></div></div>
<div class="ttc" id="classQueueEntry_html"><div class="ttname"><a href="classQueueEntry.html">QueueEntry</a></div><div class="ttdoc">A queue entry base class, to be used by both the MSHRs and write-queue entries. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00061">queue_entry.hh:61</a></div></div>
<div class="ttc" id="classCompressionBlk_html_ab44e13ebb83443e46406d8f429c7dd44"><div class="ttname"><a href="classCompressionBlk.html#ab44e13ebb83443e46406d8f429c7dd44">CompressionBlk::isCompressed</a></div><div class="ttdeci">bool isCompressed() const</div><div class="ttdoc">Check if this block holds compressed data. </div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8cc_source.html#l00047">super_blk.cc:47</a></div></div>
<div class="ttc" id="classPacket_html_a4dd3ec691f080416b43c501f974b176f"><div class="ttname"><a href="classPacket.html#a4dd3ec691f080416b43c501f974b176f">Packet::isLLSC</a></div><div class="ttdeci">bool isLLSC() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00554">packet.hh:554</a></div></div>
<div class="ttc" id="classBaseCache_html_ab45e7a22be13e50571c6d0b2609d0f98"><div class="ttname"><a href="classBaseCache.html#ab45e7a22be13e50571c6d0b2609d0f98">BaseCache::doWritebacksAtomic</a></div><div class="ttdeci">virtual void doWritebacksAtomic(PacketList &amp;writebacks)=0</div><div class="ttdoc">Send writebacks down the memory hierarchy in atomic mode. </div></div>
<div class="ttc" id="classPacket_html_a51e1ba3f32ebb3c8be10cf9b58ca54e0"><div class="ttname"><a href="classPacket.html#a51e1ba3f32ebb3c8be10cf9b58ca54e0">Packet::makeResponse</a></div><div class="ttdeci">void makeResponse()</div><div class="ttdoc">Take a request packet and modify it in place to be suitable for returning as a response to that reque...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00937">packet.hh:937</a></div></div>
<div class="ttc" id="classBaseCache_html_a0de5edddc93ec40a74c35c184c35d2eb"><div class="ttname"><a href="classBaseCache.html#a0de5edddc93ec40a74c35c184c35d2eb">BaseCache::ppHit</a></div><div class="ttdeci">ProbePointArg&lt; PacketPtr &gt; * ppHit</div><div class="ttdoc">To probe when a cache hit occurs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00333">base.hh:333</a></div></div>
<div class="ttc" id="classBaseCache_html_a329a69af869ca9b8cb82804deb51cab9"><div class="ttname"><a href="classBaseCache.html#a329a69af869ca9b8cb82804deb51cab9">BaseCache::getAddrRanges</a></div><div class="ttdeci">const AddrRangeList &amp; getAddrRanges() const</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01087">base.hh:1087</a></div></div>
<div class="ttc" id="classBaseCache_html_a7bdccc0027724833e335c521dd15b451"><div class="ttname"><a href="classBaseCache.html#a7bdccc0027724833e335c521dd15b451">BaseCache::satisfyRequest</a></div><div class="ttdeci">virtual void satisfyRequest(PacketPtr pkt, CacheBlk *blk, bool deferred_response=false, bool pending_downgrade=false)</div><div class="ttdoc">Perform any necessary updates to the block and perform any data exchange between the packet and the b...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00897">base.cc:897</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_ac8eeb8c708e50ea2c6410ca0396c10e4"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#ac8eeb8c708e50ea2c6410ca0396c10e4">BaseCache::CacheCmdStats::mshrMissRate</a></div><div class="ttdeci">Stats::Formula mshrMissRate</div><div class="ttdoc">The miss rate in the MSHRs pre command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00957">base.hh:957</a></div></div>
<div class="ttc" id="classProbePointArg_html"><div class="ttname"><a href="classProbePointArg.html">ProbePointArg</a></div><div class="ttdoc">ProbePointArg generates a point for the class of Arg. </div><div class="ttdef"><b>Definition:</b> <a href="thermal__domain_8hh_source.html#l00052">thermal_domain.hh:52</a></div></div>
<div class="ttc" id="classBaseCache_html_aae1188bd3d50ade5d0b344609c568d5d"><div class="ttname"><a href="classBaseCache.html#aae1188bd3d50ade5d0b344609c568d5d">BaseCache::markInService</a></div><div class="ttdeci">void markInService(MSHR *mshr, bool pending_modified_resp)</div><div class="ttdoc">Mark a request as in service (sent downstream in the memory system), effectively making this MSHR the...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00375">base.hh:375</a></div></div>
<div class="ttc" id="classPacket_html_a66394881a222e2bbc3abb33783df0f46"><div class="ttname"><a href="classPacket.html#a66394881a222e2bbc3abb33783df0f46">Packet::fromCache</a></div><div class="ttdeci">bool fromCache() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00546">packet.hh:546</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a21f7b327cbedf079597394ec2c3f2a6d"><div class="ttname"><a href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">ArmISA::c</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00053">miscregs_types.hh:53</a></div></div>
<div class="ttc" id="classMSHR_html_a5cef34cf3ba86780bb68f214d34f0925"><div class="ttname"><a href="classMSHR.html#a5cef34cf3ba86780bb68f214d34f0925">MSHR::wasWholeLineWrite</a></div><div class="ttdeci">bool wasWholeLineWrite</div><div class="ttdoc">Track if we sent this as a whole line write or not. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00122">mshr.hh:122</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a27b59702daa7922dcab86ba64c6dff9d"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a27b59702daa7922dcab86ba64c6dff9d">BaseCache::CacheCmdStats::missRate</a></div><div class="ttdeci">Stats::Formula missRate</div><div class="ttdoc">The miss rate per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00943">base.hh:943</a></div></div>
<div class="ttc" id="classBaseCache_html_a31c0f109a68ddc0159af380daab29313"><div class="ttname"><a href="classBaseCache.html#a31c0f109a68ddc0159af380daab29313">BaseCache::allocOnFill</a></div><div class="ttdeci">bool allocOnFill(MemCmd cmd) const</div><div class="ttdoc">Determine whether we should allocate on a fill or not. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00408">base.hh:408</a></div></div>
<div class="ttc" id="classClocked_html_a314e8fc6d3ddb73cd546c6c47248b120"><div class="ttname"><a href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">Clocked::ticksToCycles</a></div><div class="ttdeci">Cycles ticksToCycles(Tick t) const</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00225">clocked_object.hh:225</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102ac7f755b88d8c576770c6cdfc67af5fc9"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ac7f755b88d8c576770c6cdfc67af5fc9">MemCmd::SwapReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00115">packet.hh:115</a></div></div>
<div class="ttc" id="classPacket_html_ae096121f2a49ded72e13e144089dce7c"><div class="ttname"><a href="classPacket.html#ae096121f2a49ded72e13e144089dce7c">Packet::hasRespData</a></div><div class="ttdeci">bool hasRespData() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00549">packet.hh:549</a></div></div>
<div class="ttc" id="classQueueEntry_html_a62372f09e2fc0abcd4a6a71d1fed3b4f"><div class="ttname"><a href="classQueueEntry.html#a62372f09e2fc0abcd4a6a71d1fed3b4f">QueueEntry::blkAddr</a></div><div class="ttdeci">Addr blkAddr</div><div class="ttdoc">Block aligned address. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00114">queue_entry.hh:114</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_adc5c3ae035d4bac25ac15372d4539a6d"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#adc5c3ae035d4bac25ac15372d4539a6d">BaseCache::CacheCmdStats::avgMshrMissLatency</a></div><div class="ttdeci">Stats::Formula avgMshrMissLatency</div><div class="ttdoc">The average latency of an MSHR miss, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00959">base.hh:959</a></div></div>
<div class="ttc" id="classBaseCache_1_1MemSidePort_html_a8a4176b6602fd376dbfca06eaa359779"><div class="ttname"><a href="classBaseCache_1_1MemSidePort.html#a8a4176b6602fd376dbfca06eaa359779">BaseCache::MemSidePort::MemSidePort</a></div><div class="ttdeci">MemSidePort(const std::string &amp;_name, BaseCache *_cache, const std::string &amp;_label)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02477">base.cc:2477</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html">BaseCache::CacheSlavePort</a></div><div class="ttdoc">A cache slave port is used for the CPU-side port of the cache, and it is basically a simple timing po...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00248">base.hh:248</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classBaseCache_html_a4388a5a4d7079e9bc22b9bac1388f347"><div class="ttname"><a href="classBaseCache.html#a4388a5a4d7079e9bc22b9bac1388f347">BaseCache::recvAtomicSnoop</a></div><div class="ttdeci">virtual Tick recvAtomicSnoop(PacketPtr pkt)=0</div><div class="ttdoc">Snoop for the provided request in the cache and return the estimated time taken. </div></div>
<div class="ttc" id="classBaseTags_html_aba98f4b58f8a6aad4ffa010f017d3266"><div class="ttname"><a href="classBaseTags.html#aba98f4b58f8a6aad4ffa010f017d3266">BaseTags::findVictim</a></div><div class="ttdeci">virtual CacheBlk * findVictim(Addr addr, const bool is_secure, const std::size_t size, std::vector&lt; CacheBlk *&gt; &amp;evict_blks) const =0</div><div class="ttdoc">Find replacement victim based on address. </div></div>
<div class="ttc" id="classMSHRQueue_html_ad5c8bfd8545ca44e577359da4dc48c48"><div class="ttname"><a href="classMSHRQueue.html#ad5c8bfd8545ca44e577359da4dc48c48">MSHRQueue::delay</a></div><div class="ttdeci">void delay(MSHR *mshr, Tick delay_ticks)</div><div class="ttdoc">Adds a delay to the provided MSHR and moves MSHRs that will be ready earlier than this entry to the t...</div><div class="ttdef"><b>Definition:</b> <a href="mshr__queue_8cc_source.html#l00088">mshr_queue.cc:88</a></div></div>
<div class="ttc" id="classBaseCache_html_ab0535c733a947b3c375f796fab24a150"><div class="ttname"><a href="classBaseCache.html#ab0535c733a947b3c375f796fab24a150">BaseCache::doWritebacks</a></div><div class="ttdeci">virtual void doWritebacks(PacketList &amp;writebacks, Tick forward_time)=0</div><div class="ttdoc">Insert writebacks into the write buffer. </div></div>
<div class="ttc" id="classBaseCache_html_adf7b8750885b9ce55da290e013986aba"><div class="ttname"><a href="classBaseCache.html#adf7b8750885b9ce55da290e013986aba">BaseCache::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize the state of the caches. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01809">base.cc:1809</a></div></div>
<div class="ttc" id="classBaseCache_html_a45c4807bac491875320686b49466e042"><div class="ttname"><a href="classBaseCache.html#a45c4807bac491875320686b49466e042">BaseCache::setBlocked</a></div><div class="ttdeci">void setBlocked(BlockedCause cause)</div><div class="ttdoc">Marks the access path of the cache as blocked for the given cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01152">base.hh:1152</a></div></div>
<div class="ttc" id="classSuperBlk_html_aa9d61badd20e754c0dd6bf9432ace066"><div class="ttname"><a href="classSuperBlk.html#aa9d61badd20e754c0dd6bf9432ace066">SuperBlk::isCompressed</a></div><div class="ttdeci">bool isCompressed(const CompressionBlk *ignored_blk=nullptr) const</div><div class="ttdoc">Returns whether the superblock contains compressed blocks or not. </div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8cc_source.html#l00097">super_blk.cc:97</a></div></div>
<div class="ttc" id="classPacket_html_a7a19b40cc01e43c41bc99fb7fadb89ea"><div class="ttname"><a href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">Packet::print</a></div><div class="ttdeci">void print(std::ostream &amp;o, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8cc_source.html#l00376">packet.cc:376</a></div></div>
<div class="ttc" id="classPacket_html_ade61bff6cd470a7ce6376f3c85bdd3ae"><div class="ttname"><a href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">Packet::cmd</a></div><div class="ttdeci">MemCmd cmd</div><div class="ttdoc">The command field of the packet. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00322">packet.hh:322</a></div></div>
<div class="ttc" id="classSystem_html_abc658a627235f9f0fee0a19fd34e43ab"><div class="ttname"><a href="classSystem.html#abc658a627235f9f0fee0a19fd34e43ab">System::bypassCaches</a></div><div class="ttdeci">bool bypassCaches() const</div><div class="ttdoc">Should caches be bypassed? </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00160">system.hh:160</a></div></div>
<div class="ttc" id="classWriteAllocator_html"><div class="ttname"><a href="classWriteAllocator.html">WriteAllocator</a></div><div class="ttdoc">The write allocator inspects write packets and detects streaming patterns. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01294">base.hh:1294</a></div></div>
<div class="ttc" id="classPacket_html_aee3d51b535ec42973453f5584dc16cb6"><div class="ttname"><a href="classPacket.html#aee3d51b535ec42973453f5584dc16cb6">Packet::isEviction</a></div><div class="ttdeci">bool isEviction() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00544">packet.hh:544</a></div></div>
<div class="ttc" id="classMSHR_html_a1deb4f9b2b6e6c4a2e99503525b15a0c"><div class="ttname"><a href="classMSHR.html#a1deb4f9b2b6e6c4a2e99503525b15a0c">MSHR::isForward</a></div><div class="ttdeci">bool isForward</div><div class="ttdoc">True if the entry is just a simple forward from an upper level. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00125">mshr.hh:125</a></div></div>
<div class="ttc" id="classMSHR_html_aa3c2715ba77e29f6a53db68b978703bc"><div class="ttname"><a href="classMSHR.html#aa3c2715ba77e29f6a53db68b978703bc">MSHR::promoteReadable</a></div><div class="ttdeci">void promoteReadable()</div><div class="ttdoc">Promotes deferred targets that do not require writable. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8cc_source.html#l00592">mshr.cc:592</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a809591b6bd817df2fca5dd35fc69596b"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a809591b6bd817df2fca5dd35fc69596b">BaseCache::CacheCmdStats::avgMissLatency</a></div><div class="ttdeci">Stats::Formula avgMissLatency</div><div class="ttdoc">The average miss latency per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00945">base.hh:945</a></div></div>
<div class="ttc" id="classSimObject_html_ab6f8b1c9e7c8239917c9b27254c5fe82"><div class="ttname"><a href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">SimObject::getProbeManager</a></div><div class="ttdeci">ProbeManager * getProbeManager()</div><div class="ttdoc">Get the probe manager for this object. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00120">sim_object.cc:120</a></div></div>
<div class="ttc" id="classPort_html_a18a1938a97583fef5c9cb8433df30ceb"><div class="ttname"><a href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">Port::name</a></div><div class="ttdeci">const std::string name() const</div><div class="ttdoc">Return port name (for DPRINTF). </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00106">port.hh:106</a></div></div>
<div class="ttc" id="classWriteQueueEntry_html_ade5e753180c3d0270eede16f27d22c72"><div class="ttname"><a href="classWriteQueueEntry.html#ade5e753180c3d0270eede16f27d22c72">WriteQueueEntry::getNumTargets</a></div><div class="ttdeci">int getNumTargets() const</div><div class="ttdoc">Returns the current number of allocated targets. </div><div class="ttdef"><b>Definition:</b> <a href="write__queue__entry_8hh_source.html#l00140">write_queue_entry.hh:140</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a7deeaf60fc3f48d198115a612902315e"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a7deeaf60fc3f48d198115a612902315e">BaseCache::CacheCmdStats::accesses</a></div><div class="ttdeci">Stats::Formula accesses</div><div class="ttdoc">The number of accesses per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00941">base.hh:941</a></div></div>
<div class="ttc" id="classBasePrefetcher_html_aa44afe96fd8e7ea9df794b29b20f5c8b"><div class="ttname"><a href="classBasePrefetcher.html#aa44afe96fd8e7ea9df794b29b20f5c8b">BasePrefetcher::setCache</a></div><div class="ttdeci">virtual void setCache(BaseCache *_cache)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2prefetch_2base_8cc_source.html#l00104">base.cc:104</a></div></div>
<div class="ttc" id="classMSHR_html_a8edd0ff452799be2a43166bb264ea1b4"><div class="ttname"><a href="classMSHR.html#a8edd0ff452799be2a43166bb264ea1b4">MSHR::promoteDeferredTargets</a></div><div class="ttdeci">bool promoteDeferredTargets()</div><div class="ttdef"><b>Definition:</b> <a href="mshr_8cc_source.html#l00530">mshr.cc:530</a></div></div>
<div class="ttc" id="classPacket_html_ae57a04ffe0cad417cf8892797a92428c"><div class="ttname"><a href="classPacket.html#ae57a04ffe0cad417cf8892797a92428c">Packet::writeDataToBlock</a></div><div class="ttdeci">void writeDataToBlock(uint8_t *blk_data, int blkSize) const</div><div class="ttdoc">Copy data from the packet to the provided block pointer, which is aligned to the given block size...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01211">packet.hh:1211</a></div></div>
<div class="ttc" id="classCompressionBlk_html_ae9b71a57573f2af79c81ee89cbb52466"><div class="ttname"><a href="classCompressionBlk.html#ae9b71a57573f2af79c81ee89cbb52466">CompressionBlk::print</a></div><div class="ttdeci">std::string print() const override</div><div class="ttdoc">Pretty-print sector offset and other CacheBlk information. </div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8cc_source.html#l00089">super_blk.cc:89</a></div></div>
<div class="ttc" id="namespaceStats_html"><div class="ttname"><a href="namespaceStats.html">Stats</a></div><div class="ttdef"><b>Definition:</b> <a href="statistics_8cc_source.html#l00062">statistics.cc:62</a></div></div>
<div class="ttc" id="classTempCacheBlk_html_a3e0a27a790973a1e34b23cf782e83f20"><div class="ttname"><a href="classTempCacheBlk.html#a3e0a27a790973a1e34b23cf782e83f20">TempCacheBlk::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdoc">Get block&amp;#39;s address. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00496">cache_blk.hh:496</a></div></div>
<div class="ttc" id="classQueueEntry_1_1Target_html_ae06404d0ff367904de893118ee4200f8"><div class="ttname"><a href="classQueueEntry_1_1Target.html#ae06404d0ff367904de893118ee4200f8">QueueEntry::Target::pkt</a></div><div class="ttdeci">const PacketPtr pkt</div><div class="ttdoc">Pending request packet. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00091">queue_entry.hh:91</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_adca90cc0510de8bbd416e172ffa5f0ea"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#adca90cc0510de8bbd416e172ffa5f0ea">BaseCache::CacheStats::overallMshrMissRate</a></div><div class="ttdeci">Stats::Formula overallMshrMissRate</div><div class="ttdoc">The overall miss rate in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01045">base.hh:1045</a></div></div>
<div class="ttc" id="classBaseCache_html_ac478c17d31d42cc43836e6eeec728820"><div class="ttname"><a href="classBaseCache.html#ac478c17d31d42cc43836e6eeec728820">BaseCache::~BaseCache</a></div><div class="ttdeci">~BaseCache()</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00129">base.cc:129</a></div></div>
<div class="ttc" id="classBaseCache_html_a3bae1b66febd6ed64b12bac3302b12b2"><div class="ttname"><a href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">BaseCache::numTarget</a></div><div class="ttdeci">const int numTarget</div><div class="ttdoc">The number of targets for each MSHR. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00868">base.hh:868</a></div></div>
<div class="ttc" id="classPacket_html_a164a45730b5b52b42fe0cf7c586dec9c"><div class="ttname"><a href="classPacket.html#a164a45730b5b52b42fe0cf7c586dec9c">Packet::getConstPtr</a></div><div class="ttdeci">const T * getConstPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01099">packet.hh:1099</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_aafc8ce72a3e8a9741843cdf5c6882335"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#aafc8ce72a3e8a9741843cdf5c6882335">BaseCache::CacheStats::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02085">base.cc:2085</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_ac53a9b1e6acedb36526c4e86e2a5e008"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#ac53a9b1e6acedb36526c4e86e2a5e008">BaseCache::CacheCmdStats::CacheCmdStats</a></div><div class="ttdeci">CacheCmdStats(BaseCache &amp;c, const std::string &amp;name)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01841">base.cc:1841</a></div></div>
<div class="ttc" id="classBaseCache_html_ac7bb7a24abe18767b35cdfac8b37b566"><div class="ttname"><a href="classBaseCache.html#ac7bb7a24abe18767b35cdfac8b37b566">BaseCache::sendMSHRQueuePacket</a></div><div class="ttdeci">virtual bool sendMSHRQueuePacket(MSHR *mshr)</div><div class="ttdoc">Take an MSHR, turn it into a suitable downstream packet, and send it out. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01682">base.cc:1682</a></div></div>
<div class="ttc" id="classCacheBlk_html_a4e61ee90fd5b26024493ee91e2bfb964"><div class="ttname"><a href="classCacheBlk.html#a4e61ee90fd5b26024493ee91e2bfb964">CacheBlk::task_id</a></div><div class="ttdeci">uint32_t task_id</div><div class="ttdoc">Task Id associated with this block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00091">cache_blk.hh:91</a></div></div>
<div class="ttc" id="classQueueEntry_1_1Target_html_a17ba29bcd3bc3136db4859914440d3d1"><div class="ttname"><a href="classQueueEntry_1_1Target.html#a17ba29bcd3bc3136db4859914440d3d1">QueueEntry::Target::recvTime</a></div><div class="ttdeci">const Tick recvTime</div><div class="ttdoc">Time when request was received (for stats) </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00088">queue_entry.hh:88</a></div></div>
<div class="ttc" id="classBaseCache_html_a883a316213d56a880e13ac4cc43e761b"><div class="ttname"><a href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">BaseCache::forwardLatency</a></div><div class="ttdeci">const Cycles forwardLatency</div><div class="ttdoc">This is the forward latency of the cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00850">base.hh:850</a></div></div>
<div class="ttc" id="classBaseTags_html_adb3d8310c817bfa7cf13fd61f1d4d8fa"><div class="ttname"><a href="classBaseTags.html#adb3d8310c817bfa7cf13fd61f1d4d8fa">BaseTags::forEachBlk</a></div><div class="ttdeci">virtual void forEachBlk(std::function&lt; void(CacheBlk &amp;)&gt; visitor)=0</div><div class="ttdoc">Visit each block in the tags and apply a visitor. </div></div>
<div class="ttc" id="classWriteAllocator_html_a0553100594e4d81db05cd5f0359a4b9c"><div class="ttname"><a href="classWriteAllocator.html#a0553100594e4d81db05cd5f0359a4b9c">WriteAllocator::coalesce</a></div><div class="ttdeci">bool coalesce() const</div><div class="ttdoc">Should writes be coalesced? This is true if the mode is set to NO_ALLOCATE. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01311">base.hh:1311</a></div></div>
<div class="ttc" id="compiler_8hh_html"><div class="ttname"><a href="compiler_8hh.html">compiler.hh</a></div></div>
<div class="ttc" id="classPacket_html_a8036e59fcb2cf3391e8bb9d0ffc37b9e"><div class="ttname"><a href="classPacket.html#a8036e59fcb2cf3391e8bb9d0ffc37b9e">Packet::pushSenderState</a></div><div class="ttdeci">void pushSenderState(SenderState *sender_state)</div><div class="ttdoc">Push a new sender state to the packet and make the current sender state the predecessor of the new on...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8cc_source.html#l00319">packet.cc:319</a></div></div>
<div class="ttc" id="classQueueEntry_html_a373d647a33d9f545ab5aacfe28e76022"><div class="ttname"><a href="classQueueEntry.html#a373d647a33d9f545ab5aacfe28e76022">QueueEntry::sendPacket</a></div><div class="ttdeci">virtual bool sendPacket(BaseCache &amp;cache)=0</div><div class="ttdoc">Send this queue entry as a downstream packet, with the exact behaviour depending on the specific entr...</div></div>
<div class="ttc" id="classWriteAllocator_html_a4edecf07c8f9ee889940377cd68ed56e"><div class="ttname"><a href="classWriteAllocator.html#a4edecf07c8f9ee889940377cd68ed56e">WriteAllocator::resetDelay</a></div><div class="ttdeci">void resetDelay(Addr blk_addr)</div><div class="ttdoc">Clear delay counter for the input block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01356">base.hh:1356</a></div></div>
<div class="ttc" id="classPacket_html_aca85c7ecfa5461f6804ad4dbaec28b29"><div class="ttname"><a href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">Packet::isSecure</a></div><div class="ttdeci">bool isSecure() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00755">packet.hh:755</a></div></div>
<div class="ttc" id="classPacket_html_af6ab9a18584eefa18e4c2b41f208b8e6"><div class="ttname"><a href="classPacket.html#af6ab9a18584eefa18e4c2b41f208b8e6">Packet::popSenderState</a></div><div class="ttdeci">SenderState * popSenderState()</div><div class="ttdoc">Pop the top of the state stack and return a pointer to it. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8cc_source.html#l00327">packet.cc:327</a></div></div>
<div class="ttc" id="classMasterPort_html_a84190aa477270de3be5e87506f7103eb"><div class="ttname"><a href="classMasterPort.html#a84190aa477270de3be5e87506f7103eb">MasterPort::sendFunctional</a></div><div class="ttdeci">void sendFunctional(PacketPtr pkt) const</div><div class="ttdoc">Send a functional request packet, where the data is instantly updated everywhere in the memory system...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00439">port.hh:439</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a3f4af76e2fd560d0fe5f3898db79c57c"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a3f4af76e2fd560d0fe5f3898db79c57c">BaseCache::CacheStats::overallMshrHits</a></div><div class="ttdeci">Stats::Formula overallMshrHits</div><div class="ttdoc">Total number of misses that hit in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01024">base.hh:1024</a></div></div>
<div class="ttc" id="classCacheBlk_html_abe5628afb5acaa599cf1f3703b027f3f"><div class="ttname"><a href="classCacheBlk.html#abe5628afb5acaa599cf1f3703b027f3f">CacheBlk::print</a></div><div class="ttdeci">virtual std::string print() const</div><div class="ttdoc">Pretty-print tag, set and way, and interpret state bits to readable form including mapping to a MOESI...</div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00348">cache_blk.hh:348</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_abf75e28081459b1a3927550fb1b83b8d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#abf75e28081459b1a3927550fb1b83b8d">BaseCache::CacheStats::demandAccesses</a></div><div class="ttdeci">Stats::Formula demandAccesses</div><div class="ttdoc">The number of demand accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00992">base.hh:992</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="classBaseCache_html_a02554355646a2ae8c8deecb68b2d9bce"><div class="ttname"><a href="classBaseCache.html#a02554355646a2ae8c8deecb68b2d9bce">BaseCache::missCount</a></div><div class="ttdeci">Counter missCount</div><div class="ttdoc">The number of misses to trigger an exit event. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00904">base.hh:904</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_afc890963fe2cd85e10dbcd73f1a04de0"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#afc890963fe2cd85e10dbcd73f1a04de0">BaseCache::CacheStats::unusedPrefetches</a></div><div class="ttdeci">Stats::Scalar unusedPrefetches</div><div class="ttdoc">The number of times a HW-prefetched block is evicted w/o reference. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01016">base.hh:1016</a></div></div>
<div class="ttc" id="classBaseCache_html_a2a7bd39e1bdc01a0e6435bdbd5a0742d"><div class="ttname"><a href="classBaseCache.html#a2a7bd39e1bdc01a0e6435bdbd5a0742d">BaseCache::serviceMSHRTargets</a></div><div class="ttdeci">virtual void serviceMSHRTargets(MSHR *mshr, const PacketPtr pkt, CacheBlk *blk)=0</div><div class="ttdoc">Service non-deferred MSHR targets using the received response. </div></div>
<div class="ttc" id="classBaseCache_html_a0a9040aa817abe8b5903b559bc4e8d37"><div class="ttname"><a href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">BaseCache::regenerateBlkAddr</a></div><div class="ttdeci">Addr regenerateBlkAddr(CacheBlk *blk)</div><div class="ttdoc">Regenerate block address using tags. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00172">base.cc:172</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_a4a522b8848c4afad8c6404708a44a05f"><div class="ttname"><a href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a></div><div class="ttdeci">static const int NumArgumentRegs M5_VAR_USED</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00084">process.cc:84</a></div></div>
<div class="ttc" id="classBasePrefetcher_html_a4f3413377606b989454d782e886424aa"><div class="ttname"><a href="classBasePrefetcher.html#a4f3413377606b989454d782e886424aa">BasePrefetcher::nextPrefetchReadyTime</a></div><div class="ttdeci">virtual Tick nextPrefetchReadyTime() const =0</div></div>
<div class="ttc" id="classEventBase_html_ab8a9ee7d5b2058cce35fed239ad412af"><div class="ttname"><a href="classEventBase.html#ab8a9ee7d5b2058cce35fed239ad412af">EventBase::Delayed_Writeback_Pri</a></div><div class="ttdeci">static const Priority Delayed_Writeback_Pri</div><div class="ttdoc">For some reason &quot;delayed&quot; inter-cluster writebacks are scheduled before regular writebacks (which hav...</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00146">eventq.hh:146</a></div></div>
<div class="ttc" id="classBaseCache_html_a478d9617550ecad90c58cb21d360d146"><div class="ttname"><a href="classBaseCache.html#a478d9617550ecad90c58cb21d360d146">BaseCache::nextQueueReadyTime</a></div><div class="ttdeci">Tick nextQueueReadyTime() const</div><div class="ttdoc">Find next request ready time from among possible sources. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01665">base.cc:1665</a></div></div>
<div class="ttc" id="classWriteQueueEntry_html"><div class="ttname"><a href="classWriteQueueEntry.html">WriteQueueEntry</a></div><div class="ttdoc">Write queue entry. </div><div class="ttdef"><b>Definition:</b> <a href="write__queue__entry_8hh_source.html#l00068">write_queue_entry.hh:68</a></div></div>
<div class="ttc" id="classBaseCache_html_a8ee52023d4ec4207e87d5ca7969a9631"><div class="ttname"><a href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">BaseCache::compressor</a></div><div class="ttdeci">BaseCacheCompressor * compressor</div><div class="ttdoc">Compression method being used. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00327">base.hh:327</a></div></div>
<div class="ttc" id="classBaseCache_html_ab8c6b35704c18805d15e0c3af97258a5"><div class="ttname"><a href="classBaseCache.html#ab8c6b35704c18805d15e0c3af97258a5">BaseCache::writebackTempBlockAtomic</a></div><div class="ttdeci">void writebackTempBlockAtomic()</div><div class="ttdoc">Send the outstanding tempBlock writeback. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00646">base.hh:646</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a172477bd42269dab7090dd03d9844e72"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a172477bd42269dab7090dd03d9844e72">BaseCache::CacheStats::demandMissRate</a></div><div class="ttdeci">Stats::Formula demandMissRate</div><div class="ttdoc">The miss rate of all demand accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00997">base.hh:997</a></div></div>
<div class="ttc" id="classCacheBlk_html_aae42f0351a21c65080743e52356e261e"><div class="ttname"><a href="classCacheBlk.html#aae42f0351a21c65080743e52356e261e">CacheBlk::wasPrefetched</a></div><div class="ttdeci">bool wasPrefetched() const</div><div class="ttdoc">Check if this block was the result of a hardware prefetch, yet to be touched. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00239">cache_blk.hh:239</a></div></div>
<div class="ttc" id="classMasterPort_html_a444096e9902c823aa36ce5b3fa847fe5"><div class="ttname"><a href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">MasterPort::sendAtomic</a></div><div class="ttdeci">Tick sendAtomic(PacketPtr pkt)</div><div class="ttdoc">Send an atomic request packet, where the data is moved and the state is updated in zero time...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00427">port.hh:427</a></div></div>
<div class="ttc" id="classBaseCacheCompressor_html_a4ffd30c915fdfbb3b3362d90e869cb0b"><div class="ttname"><a href="classBaseCacheCompressor.html#a4ffd30c915fdfbb3b3362d90e869cb0b">BaseCacheCompressor::setDecompressionLatency</a></div><div class="ttdeci">static void setDecompressionLatency(CacheBlk *blk, const Cycles lat)</div><div class="ttdoc">Set the decompression latency of compressed block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2compressors_2base_8cc_source.html#l00136">base.cc:136</a></div></div>
<div class="ttc" id="mem_2cache_2prefetch_2base_8hh_html"><div class="ttname"><a href="mem_2cache_2prefetch_2base_8hh.html">base.hh</a></div><div class="ttdoc">Miss and writeback queue declarations. </div></div>
<div class="ttc" id="namespaceStats_html_a00451440f3857f3f127f9493cfe6eede"><div class="ttname"><a href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">Stats::nozero</a></div><div class="ttdeci">const FlagsType nozero</div><div class="ttdoc">Don&amp;#39;t print if this is zero. </div><div class="ttdef"><b>Definition:</b> <a href="info_8hh_source.html#l00059">info.hh:59</a></div></div>
<div class="ttc" id="classBaseCache_html_a4a21d1869a46209f677e3e32ced9a6a0"><div class="ttname"><a href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">BaseCache::prefetcher</a></div><div class="ttdeci">BasePrefetcher * prefetcher</div><div class="ttdoc">Prefetcher. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00330">base.hh:330</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classCacheBlk_html_afd5859dc298c11e22536d3cfc99595fb"><div class="ttname"><a href="classCacheBlk.html#afd5859dc298c11e22536d3cfc99595fb">CacheBlk::getWhenReady</a></div><div class="ttdeci">Tick getWhenReady() const</div><div class="ttdoc">Get tick at which block&amp;#39;s data will be available for access. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00275">cache_blk.hh:275</a></div></div>
<div class="ttc" id="classBaseCache_1_1MemSidePort_html_a129ed0a6a0ae8ce4e42995ac28011f2a"><div class="ttname"><a href="classBaseCache_1_1MemSidePort.html#a129ed0a6a0ae8ce4e42995ac28011f2a">BaseCache::MemSidePort::recvFunctionalSnoop</a></div><div class="ttdeci">virtual void recvFunctionalSnoop(PacketPtr pkt)</div><div class="ttdoc">Receive a functional snoop request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02430">base.cc:2430</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="packet_8hh_html_ad38dfafec51e964d93d60cdec3bfb489"><div class="ttname"><a href="packet_8hh.html#ad38dfafec51e964d93d60cdec3bfb489">PacketId</a></div><div class="ttdeci">uint64_t PacketId</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00074">packet.hh:74</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b">MemCmd::WriteClean</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00094">packet.hh:94</a></div></div>
<div class="ttc" id="cache__blk_8hh_html_a5da1d0bc50f2053ecee729f644c5c1f1ac413eacf0a0c4c85665e24fc3138ad50"><div class="ttname"><a href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1ac413eacf0a0c4c85665e24fc3138ad50">BlkReadable</a></div><div class="ttdoc">read permission (yes, block can be valid but not readable) </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00072">cache_blk.hh:72</a></div></div>
<div class="ttc" id="classBaseCache_html_ac644dbc9b60d9dc8855db2fa8e468d27"><div class="ttname"><a href="classBaseCache.html#ac644dbc9b60d9dc8855db2fa8e468d27">BaseCache::handleUncacheableWriteResp</a></div><div class="ttdeci">void handleUncacheableWriteResp(PacketPtr pkt)</div><div class="ttdoc">Handling the special case of uncacheable write responses to make recvTimingResp less cluttered...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00393">base.cc:393</a></div></div>
<div class="ttc" id="classBaseCache_html_aba38be5d117cc8bbea893c098a56c670"><div class="ttname"><a href="classBaseCache.html#aba38be5d117cc8bbea893c098a56c670">BaseCache::incHitCount</a></div><div class="ttdeci">void incHitCount(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01223">base.hh:1223</a></div></div>
<div class="ttc" id="classBaseCache_html_a7535c9f8459f5df8af6f24d312cb97e7"><div class="ttname"><a href="classBaseCache.html#a7535c9f8459f5df8af6f24d312cb97e7">BaseCache::isDirty</a></div><div class="ttdeci">bool isDirty() const</div><div class="ttdoc">Determine if there are any dirty blocks in the cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01617">base.cc:1617</a></div></div>
<div class="ttc" id="classSuperBlk_html"><div class="ttname"><a href="classSuperBlk.html">SuperBlk</a></div><div class="ttdoc">A basic compression superblock. </div><div class="ttdef"><b>Definition:</b> <a href="super__blk_8hh_source.html#l00127">super_blk.hh:127</a></div></div>
<div class="ttc" id="classCacheBlk_html_a0ca6b49995d8fc8f07c0a014a37adeac"><div class="ttname"><a href="classCacheBlk.html#a0ca6b49995d8fc8f07c0a014a37adeac">CacheBlk::data</a></div><div class="ttdeci">uint8_t * data</div><div class="ttdoc">Contains a copy of the data in this block for easy access. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00102">cache_blk.hh:102</a></div></div>
<div class="ttc" id="classWriteAllocator_html_af668ab233c9995ebfcc0022fd1d56423"><div class="ttname"><a href="classWriteAllocator.html#af668ab233c9995ebfcc0022fd1d56423">WriteAllocator::delay</a></div><div class="ttdeci">bool delay(Addr blk_addr)</div><div class="ttdoc">Access whether we need to delay the current write. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01342">base.hh:1342</a></div></div>
<div class="ttc" id="classBasePrefetcher_html_a609ff8e59a04aba8794d61b2db624cab"><div class="ttname"><a href="classBasePrefetcher.html#a609ff8e59a04aba8794d61b2db624cab">BasePrefetcher::getPacket</a></div><div class="ttdeci">virtual PacketPtr getPacket()=0</div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a824c457ba4fc4206e5cbc6e9f3564e3c"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a824c457ba4fc4206e5cbc6e9f3564e3c">BaseCache::CacheStats::demandAvgMshrMissLatency</a></div><div class="ttdeci">Stats::Formula demandAvgMshrMissLatency</div><div class="ttdoc">The average latency of a demand MSHR miss. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01048">base.hh:1048</a></div></div>
<div class="ttc" id="classBaseCache_html_a0732ba11ddd0e5ceb902f912e0c05ebf"><div class="ttname"><a href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">BaseCache::tags</a></div><div class="ttdeci">BaseTags * tags</div><div class="ttdoc">Tag and data Storage. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00324">base.hh:324</a></div></div>
<div class="ttc" id="classQueue_html_a8d0d23f45ffa72e24c3942c74264caa0"><div class="ttname"><a href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">Queue::isFull</a></div><div class="ttdeci">bool isFull() const</div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00148">queue.hh:148</a></div></div>
<div class="ttc" id="classPacket_html_a2875abee78be7cb12a52829cd793213d"><div class="ttname"><a href="classPacket.html#a2875abee78be7cb12a52829cd793213d">Packet::isWriteback</a></div><div class="ttdeci">bool isWriteback() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00547">packet.hh:547</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a71d9795317c883139d94c2c0dbe2d81f"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a71d9795317c883139d94c2c0dbe2d81f">MemCmd::InvalidateResp</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00136">packet.hh:136</a></div></div>
<div class="ttc" id="classPacket_html_aaa5d4a16d37597168dcff5857d9c6717"><div class="ttname"><a href="classPacket.html#aaa5d4a16d37597168dcff5857d9c6717">Packet::allocate</a></div><div class="ttdeci">void allocate()</div><div class="ttdoc">Allocate memory for the packet. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01232">packet.hh:1232</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a58b98dc827f78ecbeb0afe71acfa8a2b"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a58b98dc827f78ecbeb0afe71acfa8a2b">BaseCache::CacheCmdStats::mshr_uncacheable</a></div><div class="ttdeci">Stats::Vector mshr_uncacheable</div><div class="ttdoc">Number of misses that miss in the MSHRs, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00951">base.hh:951</a></div></div>
<div class="ttc" id="classBaseCache_html_a5340ffb2ce8eb1d2dc93033cba32166d"><div class="ttname"><a href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d">BaseCache::clearBlocked</a></div><div class="ttdeci">void clearBlocked(BlockedCause cause)</div><div class="ttdoc">Marks the cache as unblocked for the given cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01171">base.hh:1171</a></div></div>
<div class="ttc" id="classBaseCache_html_a54f1ca1a176209a5678aac8c457ff0ee"><div class="ttname"><a href="classBaseCache.html#a54f1ca1a176209a5678aac8c457ff0ee">BaseCache::functionalAccess</a></div><div class="ttdeci">virtual void functionalAccess(PacketPtr pkt, bool from_cpu_side)</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00623">base.cc:623</a></div></div>
<div class="ttc" id="classQueue_html_a591b29fbf0fa0b2d0caa90124bfdaccf"><div class="ttname"><a href="classQueue.html#a591b29fbf0fa0b2d0caa90124bfdaccf">Queue::nextReadyTime</a></div><div class="ttdeci">Tick nextReadyTime() const</div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00227">queue.hh:227</a></div></div>
<div class="ttc" id="namespaceProbePoints_html_ad737652905dacb8536adf3c5c4051bc4"><div class="ttname"><a href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">ProbePoints::Packet</a></div><div class="ttdeci">ProbePointArg&lt; PacketInfo &gt; Packet</div><div class="ttdoc">Packet probe point. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2probe_2mem_8hh_source.html#l00104">mem.hh:104</a></div></div>
<div class="ttc" id="classQueueEntry_html_a4c6c4e2c91b9a8ac562432a7e4d1f9da"><div class="ttname"><a href="classQueueEntry.html#a4c6c4e2c91b9a8ac562432a7e4d1f9da">QueueEntry::getTarget</a></div><div class="ttdeci">virtual Target * getTarget()=0</div><div class="ttdoc">Returns a pointer to the first target. </div></div>
<div class="ttc" id="classBaseCache_html_a81d149b39280e1470e7285677f352bda"><div class="ttname"><a href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">BaseCache::mshrQueue</a></div><div class="ttdeci">MSHRQueue mshrQueue</div><div class="ttdoc">Miss status registers. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00318">base.hh:318</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a0f7604f8ddd6593e486afbdb8f439bd0"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a0f7604f8ddd6593e486afbdb8f439bd0">MemCmd::WritebackDirty</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00092">packet.hh:92</a></div></div>
<div class="ttc" id="classBaseCache_html_a7c5d1d239f35e099b495b7bed919d5eb"><div class="ttname"><a href="classBaseCache.html#a7c5d1d239f35e099b495b7bed919d5eb">BaseCache::maintainClusivity</a></div><div class="ttdeci">void maintainClusivity(bool from_cache, CacheBlk *blk)</div><div class="ttdoc">Maintain the clusivity of this cache by potentially invalidating a block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01287">base.cc:1287</a></div></div>
<div class="ttc" id="classPacket_html_ad3fb432d9d7a922312dbd1ef8a876162"><div class="ttname"><a href="classPacket.html#ad3fb432d9d7a922312dbd1ef8a876162">Packet::clearBlockCached</a></div><div class="ttdeci">void clearBlockCached()</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00693">packet.hh:693</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a2610b12c10658ec524c8df9a7c16274c"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a2610b12c10658ec524c8df9a7c16274c">BaseCache::CacheStats::demandMshrMissLatency</a></div><div class="ttdeci">Stats::Formula demandMshrMissLatency</div><div class="ttdoc">Total cycle latency of demand MSHR misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01035">base.hh:1035</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ac840338c07f6bfbb9d66657e31f54554"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ac840338c07f6bfbb9d66657e31f54554">BaseCache::CacheStats::overallMisses</a></div><div class="ttdeci">Stats::Formula overallMisses</div><div class="ttdoc">Number of misses for all accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00984">base.hh:984</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a219459352320a7c4117bbce33575d5b2"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a219459352320a7c4117bbce33575d5b2">BaseCache::CacheStats::overallAvgMshrMissLatency</a></div><div class="ttdeci">Stats::Formula overallAvgMshrMissLatency</div><div class="ttdoc">The average overall latency of an MSHR miss. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01050">base.hh:1050</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_abce29a2806ed85ea0bc761f394c6c3da"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#abce29a2806ed85ea0bc761f394c6c3da">BaseCache::CacheSlavePort::clearBlocked</a></div><div class="ttdeci">void clearBlocked()</div><div class="ttdoc">Return to normal operation and accept new requests. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00150">base.cc:150</a></div></div>
<div class="ttc" id="classCacheBlk_html_ab8455deac3351b77e9462dff68c732e4"><div class="ttname"><a href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">CacheBlk::isDirty</a></div><div class="ttdeci">bool isDirty() const</div><div class="ttdoc">Check to see if a block has been written. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00229">cache_blk.hh:229</a></div></div>
<div class="ttc" id="classPacket_html_a115cf2fb1e5b871e02e6286d8b569d17"><div class="ttname"><a href="classPacket.html#a115cf2fb1e5b871e02e6286d8b569d17">Packet::setCacheResponding</a></div><div class="ttdeci">void setCacheResponding()</div><div class="ttdoc">Snoop flags. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00585">packet.hh:585</a></div></div>
<div class="ttc" id="classPacket_html_a836e225e423e0c4abf5811682b5a3cdb"><div class="ttname"><a href="classPacket.html#a836e225e423e0c4abf5811682b5a3cdb">Packet::setWriteThrough</a></div><div class="ttdeci">void setWriteThrough()</div><div class="ttdoc">A writeback/writeclean cmd gets propagated further downstream by the receiver when the flag is set...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00667">packet.hh:667</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
