
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102530                       # Number of seconds simulated
sim_ticks                                102529565586                       # Number of ticks simulated
final_tick                               632167282896                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127485                       # Simulator instruction rate (inst/s)
host_op_rate                                   161179                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5936445                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914960                       # Number of bytes of host memory used
host_seconds                                 17271.21                       # Real time elapsed on the host
sim_insts                                  2201823897                       # Number of instructions simulated
sim_ops                                    2783763252                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       451968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       263808                       # Number of bytes read from this memory
system.physmem.bytes_read::total               718464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       713088                       # Number of bytes written to this memory
system.physmem.bytes_written::total            713088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3531                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2061                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5613                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5571                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5571                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4408172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2572994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 7007384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12484                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6954950                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6954950                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6954950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4408172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2572994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               13962334                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245874259                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21383369                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17420462                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1905255                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8437926                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8102102                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230939                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86497                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192901674                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120279049                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21383369                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10333041                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25413615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5668478                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7153101                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11795154                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1902974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229203388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.005939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       203789773     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2720362      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134676      0.93%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2293362      1.00%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955844      0.85%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1086367      0.47%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          748238      0.33%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1938331      0.85%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12536435      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229203388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086969                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.489189                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190644661                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9449234                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25263964                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       117060                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3728465                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3641832                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145192700                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51736                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3728465                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190903265                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6266996                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2061818                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25129141                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1113691                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144978380                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          137                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        429287                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556995                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2888                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202867005                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675646727                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675646727                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34416299                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32634                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16554                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3593180                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13940736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7840024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293984                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1719638                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144459979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32633                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137140488                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        78705                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20000728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41322952                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          473                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229203388                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303447                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171367698     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24366960     10.63%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12306351      5.37%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7990543      3.49%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6575183      2.87%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2579254      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3183164      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780669      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53566      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229203388                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962756     75.27%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146884     11.48%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169421     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113712482     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006885      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13604161      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7800880      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137140488                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.557767                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279061                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009327                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504842130                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164494043                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133338127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138419549                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       147754                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1789136                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          704                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       130458                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3728465                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5543909                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       300772                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144492612                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          190                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13940736                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7840024                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16553                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        236550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12472                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          704                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135448                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2198452                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134560768                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13477680                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579720                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21278250                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19208765                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7800570                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547275                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133341381                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133338127                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79192331                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213414017                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.542302                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371074                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22035401                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1926382                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225474923                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543148                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396906                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175701803     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23324473     10.34%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10815877      4.80%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822879      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656318      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1548188      0.69%     97.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534881      0.68%     98.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098031      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972473      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225474923                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367004214                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292732055                       # The number of ROB writes
system.switch_cpus0.timesIdled                2834148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16670871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.458743                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.458743                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406712                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406712                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608323484                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183731860                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137882139                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245874259                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20355458                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16641083                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1987485                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8436037                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7996237                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2086891                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89942                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196164956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             114290813                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20355458                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10083128                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23817973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5500983                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3828561                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12017973                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1989030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227291709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.961345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203473736     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1145918      0.50%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1746120      0.77%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2383504      1.05%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2447823      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2045477      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1162821      0.51%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1711489      0.75%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11174821      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227291709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082788                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464834                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193923872                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6087849                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23754825                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45173                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3479981                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3360345                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     140050111                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1326                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3479981                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194471642                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1300705                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3406170                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23261439                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1371763                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     139960364                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1139                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        309296                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       548000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          937                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    194491981                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    651335938                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    651335938                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168222309                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26269637                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38756                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22334                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3988206                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13299929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7287894                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       128355                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1587143                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         139767239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        132629194                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26538                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15811640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37443947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5896                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227291709                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.583520                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272372                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171196174     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22877178     10.07%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11834700      5.21%     90.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8906413      3.92%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6920882      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2778794      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1769558      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       895549      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       112461      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227291709                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23759     10.11%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86859     36.95%     47.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       124473     52.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111120829     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2052558      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16422      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12205983      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7233402      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     132629194                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.539419                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             235091                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001773                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    492811722                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    155617958                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130628125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     132864285                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       309117                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2199050                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172597                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3479981                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1013866                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       124887                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    139805979                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64075                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13299929                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7287894                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22318                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         92322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1158186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1129383                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2287569                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    130817496                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11508214                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1811694                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18740096                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18497291                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7231882                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.532050                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130628361                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130628125                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75190474                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        201406723                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.531280                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373327                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98519249                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121084377                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18729534                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2020138                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223811728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.390922                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174305916     77.88%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24410349     10.91%     88.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9277944      4.15%     92.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4473926      2.00%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3706081      1.66%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2215088      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1876444      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       829906      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2716074      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223811728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98519249                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121084377                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18216173                       # Number of memory references committed
system.switch_cpus1.commit.loads             11100876                       # Number of loads committed
system.switch_cpus1.commit.membars              16422                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17366287                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109141204                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2470652                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2716074                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           360909565                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          283108048                       # The number of ROB writes
system.switch_cpus1.timesIdled                3056764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18582550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98519249                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121084377                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98519249                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.495698                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.495698                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400690                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400690                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       589595149                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181257081                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130333474                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32844                       # number of misc regfile writes
system.l20.replacements                          3541                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1188020                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69077                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.198489                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43732.223728                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.062645                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1840.946906                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           156.617396                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19797.149325                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.667301                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000138                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.028091                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002390                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.302081                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        91464                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  91464                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           43326                       # number of Writeback hits
system.l20.Writeback_hits::total                43326                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        91464                       # number of demand (read+write) hits
system.l20.demand_hits::total                   91464                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        91464                       # number of overall hits
system.l20.overall_hits::total                  91464                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3531                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3541                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3531                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3541                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3531                       # number of overall misses
system.l20.overall_misses::total                 3541                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2017677                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    715328077                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      717345754                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2017677                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    715328077                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       717345754                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2017677                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    715328077                       # number of overall miss cycles
system.l20.overall_miss_latency::total      717345754                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        94995                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95005                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        43326                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            43326                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        94995                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95005                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        94995                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95005                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.037170                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.037272                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.037170                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.037272                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.037170                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.037272                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 201767.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 202585.125177                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 202582.816718                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 201767.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 202585.125177                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 202582.816718                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 201767.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 202585.125177                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 202582.816718                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3512                       # number of writebacks
system.l20.writebacks::total                     3512                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3531                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3541                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3531                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3541                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3531                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3541                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1417256                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    503558610                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    504975866                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1417256                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    503558610                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    504975866                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1417256                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    503558610                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    504975866                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.037170                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.037272                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.037170                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.037272                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.037170                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.037272                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 141725.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142610.764656                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 142608.264897                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 141725.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 142610.764656                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 142608.264897                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 141725.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 142610.764656                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 142608.264897                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2072                       # number of replacements
system.l21.tagsinuse                     65535.982736                       # Cycle average of tags in use
system.l21.total_refs                          786407                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67608                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.631863                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42793.918121                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.997286                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1050.017848                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           132.795552                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21548.253928                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.652983                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.016022                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002026                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.328800                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        49638                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  49640                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           28496                       # number of Writeback hits
system.l21.Writeback_hits::total                28496                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        49638                       # number of demand (read+write) hits
system.l21.demand_hits::total                   49640                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        49638                       # number of overall hits
system.l21.overall_hits::total                  49640                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2058                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2069                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2061                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2072                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2061                       # number of overall misses
system.l21.overall_misses::total                 2072                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2058414                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    417788107                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      419846521                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       591407                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       591407                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2058414                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    418379514                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       420437928                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2058414                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    418379514                       # number of overall miss cycles
system.l21.overall_miss_latency::total      420437928                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51696                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51709                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        28496                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            28496                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51699                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51712                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51699                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51712                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.039810                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.040012                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.039865                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.040068                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.039865                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.040068                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 187128.545455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203006.854713                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202922.436443                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 197135.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 197135.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 187128.545455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202998.308588                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202914.057915                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 187128.545455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202998.308588                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202914.057915                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2059                       # number of writebacks
system.l21.writebacks::total                     2059                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2058                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2069                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2061                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2072                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2061                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2072                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1394678                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    293915367                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    295310045                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       410507                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       410507                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1394678                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    294325874                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    295720552                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1394678                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    294325874                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    295720552                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.039810                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.040012                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.039865                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.040068                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.039865                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.040068                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126788.909091                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142816.018950                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142730.809570                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 136835.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 136835.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126788.909091                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142807.313925                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142722.274131                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126788.909091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142807.313925                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142722.274131                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.062639                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011802794                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849730.884826                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.062639                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.014523                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.875100                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11795144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11795144                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11795144                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11795144                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11795144                       # number of overall hits
system.cpu0.icache.overall_hits::total       11795144                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2205677                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2205677                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2205677                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2205677                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2205677                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2205677                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11795154                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11795154                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11795154                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11795154                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11795154                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11795154                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 220567.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 220567.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 220567.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 220567.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 220567.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 220567.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2100677                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2100677                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2100677                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2100677                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2100677                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2100677                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 210067.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 210067.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 210067.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 210067.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 210067.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 210067.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 94995                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190967102                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95251                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.882909                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.581960                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.418040                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916336                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083664                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382910                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382910                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16387                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16387                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18060142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18060142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18060142                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18060142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       395490                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       395490                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       395570                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        395570                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       395570                       # number of overall misses
system.cpu0.dcache.overall_misses::total       395570                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  32746148793                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32746148793                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10734391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10734391                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  32756883184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  32756883184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  32756883184                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  32756883184                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10778400                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10778400                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18455712                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18455712                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18455712                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18455712                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036693                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036693                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021433                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021433                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021433                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021433                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82798.929917                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82798.929917                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 134179.887500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 134179.887500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82809.321192                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82809.321192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82809.321192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82809.321192                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        43326                       # number of writebacks
system.cpu0.dcache.writebacks::total            43326                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       300495                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       300495                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       300575                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       300575                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       300575                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       300575                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        94995                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        94995                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        94995                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        94995                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        94995                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        94995                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6956116181                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6956116181                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6956116181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6956116181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6956116181                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6956116181                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008813                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008813                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005147                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005147                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005147                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005147                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73226.129596                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73226.129596                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73226.129596                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73226.129596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73226.129596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73226.129596                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996992                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015330222                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2059493.350913                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996992                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12017955                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12017955                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12017955                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12017955                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12017955                       # number of overall hits
system.cpu1.icache.overall_hits::total       12017955                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3308733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3308733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3308733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3308733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3308733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3308733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12017973                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12017973                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12017973                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12017973                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12017973                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12017973                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 183818.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 183818.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 183818.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 183818.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 183818.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 183818.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2278455                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2278455                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2278455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2278455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2278455                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2278455                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175265.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175265.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175265.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175265.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175265.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175265.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51699                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172114679                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51955                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3312.764488                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.214082                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.785918                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910993                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089007                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8444088                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8444088                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7078411                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7078411                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17314                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16422                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16422                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15522499                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15522499                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15522499                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15522499                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148832                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148832                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3051                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3051                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151883                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151883                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151883                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151883                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12699771046                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12699771046                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    511949172                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    511949172                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13211720218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13211720218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13211720218                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13211720218                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8592920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8592920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7081462                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7081462                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15674382                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15674382                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15674382                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15674382                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017320                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017320                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000431                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000431                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009690                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009690                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009690                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009690                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85329.573250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85329.573250                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 167797.172075                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 167797.172075                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 86986.168419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86986.168419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 86986.168419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86986.168419                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1051867                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 131483.375000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28496                       # number of writebacks
system.cpu1.dcache.writebacks::total            28496                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97136                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97136                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3048                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3048                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100184                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100184                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51696                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51696                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51699                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51699                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51699                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51699                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3689894869                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3689894869                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       616307                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       616307                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3690511176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3690511176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3690511176                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3690511176                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71376.796445                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71376.796445                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 205435.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 205435.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71384.575640                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71384.575640                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71384.575640                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71384.575640                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
