{"vcs1":{"timestamp_begin":1682274421.411263876, "rt":0.88, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1682274422.357765594, "rt":1.03, "ut":0.22, "st":0.25}}
{"link":{"timestamp_begin":1682274423.446444923, "rt":1.71, "ut":0.07, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682274421.120665012}
{"VCS_COMP_START_TIME": 1682274421.120665012}
{"VCS_COMP_END_TIME": 1682274425.886460626}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340780}}
{"stitch_vcselab": {"peak_mem": 238988}}
