Hello user, 

This is my group's five stage MIPS Processor with hazard detection. Our branches and unconditional jumps are resolved in the Decode stage. It was designed to run our vbsme.s file, that accommodates for the following instructions: add, addi, sub, mul, sw, sb, sh, lw, lb, lh, beq, bne, bgtz, bgez, blez, bltz, j, jr, jal, and, andi, or, ori, xor, xori, nor, sll, srl, slt, slti.
