{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.851282",
   "Default View_TopLeft":"-144,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 1110 -y 590 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 1110 -y 610 -defaultsOSRD
preplace port S_AXIS -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port M_AXIS -pg 1 -lvl 4 -x 1110 -y 340 -defaultsOSRD
preplace port M_AXIS_dds_out -pg 1 -lvl 4 -x 1110 -y 230 -defaultsOSRD
preplace port M_AXIS2 -pg 1 -lvl 4 -x 1110 -y 100 -defaultsOSRD
preplace port aclk -pg 1 -lvl 4 -x 1110 -y 630 -defaultsOSRD
preplace port locked -pg 1 -lvl 4 -x 1110 -y 690 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port clk_out2 -pg 1 -lvl 4 -x 1110 -y 730 -defaultsOSRD
preplace portBus aresetn -pg 1 -lvl 4 -x 1110 -y 710 -defaultsOSRD
preplace inst Core -pg 1 -lvl 2 -x 530 -y 660 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 1 -x 210 -y 380 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 530 -y 380 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 2 -x 530 -y 170 -defaultsOSRD
preplace inst Measurment_control_0 -pg 1 -lvl 3 -x 920 -y 240 -defaultsOSRD
preplace inst ch1_output_dac_mem_split_1 -pg 1 -lvl 3 -x 920 -y 90 -defaultsOSRD
preplace netloc slice_3_dout 1 0 3 30 240 NJ 240 690
preplace netloc writer_0_sts_data 1 1 1 N 380
preplace netloc Memory_IO_cfg_data 1 1 1 N 400
preplace netloc pll_0_clk_out1 1 0 4 50 230 370 470 720 630 NJ
preplace netloc pll_0_locked 1 2 2 NJ 690 NJ
preplace netloc rst_0_peripheral_aresetn 1 0 4 70 500 360 480 740 710 NJ
preplace netloc adc_clk_p_i_1 1 0 2 NJ 660 NJ
preplace netloc adc_clk_n_i_1 1 0 2 NJ 680 NJ
preplace netloc pll_0_clk_out2 1 2 2 NJ 730 NJ
preplace netloc Reg_Brakeout_dout 1 0 3 80 510 NJ 510 690
preplace netloc Reg_Brakeout_dout5 1 2 1 730 270n
preplace netloc In3_1 1 0 4 60 250 350 490 750J 330 1090
preplace netloc writer_0_M_AXI 1 1 1 340 360n
preplace netloc ps_0_DDR 1 2 2 NJ 590 NJ
preplace netloc rate_0_M_AXIS 1 2 2 NJ 340 NJ
preplace netloc conv_0_M_AXIS 1 0 1 NJ 350
preplace netloc ps_0_FIXED_IO 1 2 2 NJ 610 NJ
preplace netloc dds_compiler_0_M_AXIS_DATA 1 2 1 710 170n
preplace netloc ps_0_axi_periph_M00_AXI 1 0 3 40 520 NJ 520 700
preplace netloc Measurment_control_0_M_AXIS_dds_out 1 3 1 NJ 230
preplace netloc ps_0_axi_periph_M01_AXI 1 0 3 20 530 NJ 530 690
preplace netloc Reg_Brakeout_M_AXIS2 1 2 1 700 70n
preplace netloc ch1_output_dac_mem_split_1_M01_AXIS 1 3 1 NJ 100
preplace netloc ch1_output_dac_mem_split_1_M00_AXIS 1 1 3 370 10 NJ 10 1090
levelinfo -pg 1 0 210 530 920 1110
pagesize -pg 1 -db -bbox -sgen -130 0 1270 780
"
}
0
