
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035600                       # Number of seconds simulated
sim_ticks                                 35600463438                       # Number of ticks simulated
final_tick                               562566826623                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  76739                       # Simulator instruction rate (inst/s)
host_op_rate                                    96727                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2483584                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904304                       # Number of bytes of host memory used
host_seconds                                 14334.31                       # Real time elapsed on the host
sim_insts                                  1100000003                       # Number of instructions simulated
sim_ops                                    1386509644                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       991744                       # Number of bytes read from this memory
system.physmem.bytes_read::total               993536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       693248                       # Number of bytes written to this memory
system.physmem.bytes_written::total            693248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         7748                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7762                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5416                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5416                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        50336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     27857615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27907951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        50336                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              50336                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19473005                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19473005                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19473005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        50336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     27857615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               47380956                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 85372815                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31083817                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25262148                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2122995                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13147777                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12139391                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3281898                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        89856                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     31215310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              172410981                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31083817                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15421289                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              37925652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11392233                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6106180                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          15286732                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        911768                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     84469165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.521640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.307548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46543513     55.10%     55.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3334563      3.95%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2689416      3.18%     62.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          6550165      7.75%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1771972      2.10%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2285522      2.71%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1651713      1.96%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           927236      1.10%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         18715065     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     84469165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364095                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.019507                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         32653483                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5914911                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          36477085                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        243789                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9179895                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5310601                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         42442                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      206146972                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         83692                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9179895                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         35038498                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1256519                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1148447                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          34279528                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3566276                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      198885192                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         27463                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1480303                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1108960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          563                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    278472551                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     928541219                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    928541219                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170695504                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        107776931                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        40823                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        23003                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           9776890                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     18538765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9446732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       147935                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3082635                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          188065337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         149393128                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       289175                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     64964911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    198513546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6195                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     84469165                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.768611                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.887639                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29130760     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18235787     21.59%     56.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11947953     14.14%     70.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8848387     10.48%     80.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7623221      9.02%     89.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3951936      4.68%     94.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3375711      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       633836      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       721574      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     84469165                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          875357     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         178302     14.48%     85.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        177610     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     124471693     83.32%     83.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2125813      1.42%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14836095      9.93%     94.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7942993      5.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      149393128                       # Type of FU issued
system.switch_cpus.iq.rate                   1.749891                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1231274                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    384775868                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    253070133                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    145578728                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      150624402                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       557687                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7304792                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3071                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          624                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2420956                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9179895                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          519957                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         80217                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    188104600                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       415990                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      18538765                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      9446732                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22729                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          72129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          624                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1272737                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1190483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2463220                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     147009511                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      13915311                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2383615                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21649657                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20739709                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7734346                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.721971                       # Inst execution rate
system.switch_cpus.iew.wb_sent              145675952                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             145578728                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          94861919                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         267882942                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.705212                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.354117                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     65295799                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2127682                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     75289270                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.631168                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.140851                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29042887     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     20968252     27.85%     66.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8539833     11.34%     77.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4789919      6.36%     84.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3920691      5.21%     89.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1592174      2.11%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1893202      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       949580      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3592732      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     75289270                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122809437                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18259741                       # Number of memory references committed
system.switch_cpus.commit.loads              11233968                       # Number of loads committed
system.switch_cpus.commit.membars               16534                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17645481                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110655598                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3592732                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            259801774                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           385396424                       # The number of ROB writes
system.switch_cpus.timesIdled                   38183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  903650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000002                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.853728                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.853728                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.171333                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.171333                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        661342357                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       201223476                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       190202131                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33068                       # number of misc regfile writes
system.l2.replacements                           7762                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1068849                       # Total number of references to valid blocks.
system.l2.sampled_refs                         138834                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.698755                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         99571.583058                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.995820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4102.672430                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    111                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           27272.748692                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.759671                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.031301                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000847                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.208075                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        64778                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   64778                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            30063                       # number of Writeback hits
system.l2.Writeback_hits::total                 30063                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         64778                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64778                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        64778                       # number of overall hits
system.l2.overall_hits::total                   64778                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7748                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7762                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         7748                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7762                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         7748                       # number of overall misses
system.l2.overall_misses::total                  7762                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       778646                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    459098542                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       459877188                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       778646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    459098542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        459877188                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       778646                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    459098542                       # number of overall miss cycles
system.l2.overall_miss_latency::total       459877188                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        72526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               72540                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        30063                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             30063                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        72526                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72540                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        72526                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72540                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.106831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.107003                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.106831                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107003                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.106831                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107003                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 55617.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 59253.812855                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59247.254316                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 55617.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59253.812855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59247.254316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 55617.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59253.812855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59247.254316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5416                       # number of writebacks
system.l2.writebacks::total                      5416                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7748                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7762                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         7748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7762                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         7748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7762                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       695784                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    412839061                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    413534845                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       695784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    412839061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    413534845                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       695784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    412839061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    413534845                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.106831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.107003                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.106831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.107003                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.106831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107003                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 49698.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 53283.306789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 53276.841665                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 49698.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 53283.306789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53276.841665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 49698.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 53283.306789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53276.841665                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                496.995817                       # Cycle average of tags in use
system.cpu.icache.total_refs               1015294333                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    497                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2042845.740443                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.995817                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022429                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.796468                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15286716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15286716                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15286716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15286716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15286716                       # number of overall hits
system.cpu.icache.overall_hits::total        15286716                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       938502                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       938502                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       938502                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       938502                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       938502                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       938502                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15286732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15286732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15286732                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15286732                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15286732                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15286732                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 58656.375000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58656.375000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 58656.375000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58656.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 58656.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58656.375000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       811986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       811986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       811986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       811986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       811986                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       811986                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        57999                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        57999                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        57999                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        57999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        57999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        57999                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  72526                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                180565926                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  72782                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                2480.914594                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   230.508908                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      25.491092                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.900425                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.099575                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10573873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10573873                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      6992705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6992705                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        22330                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        22330                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16534                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     17566578                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17566578                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     17566578                       # number of overall hits
system.cpu.dcache.overall_hits::total        17566578                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       154314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        154314                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       154314                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         154314                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       154314                       # number of overall misses
system.cpu.dcache.overall_misses::total        154314                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4103267372                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4103267372                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4103267372                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4103267372                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4103267372                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4103267372                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10728187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10728187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        22330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        22330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17720892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17720892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17720892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17720892                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014384                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014384                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008708                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008708                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008708                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008708                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26590.376583                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26590.376583                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26590.376583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26590.376583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26590.376583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26590.376583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        30063                       # number of writebacks
system.cpu.dcache.writebacks::total             30063                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        81788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        81788                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        81788                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        81788                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        81788                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        81788                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        72526                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        72526                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        72526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        72526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        72526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72526                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    981491099                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    981491099                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    981491099                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    981491099                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    981491099                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    981491099                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13532.955064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13532.955064                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 13532.955064                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13532.955064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 13532.955064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13532.955064                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
