# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
# Date created = 11:13:12  August 03, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_Entrada_Salidas_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #



# Project-Wide Assignments
# ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:26:11  AUGUST 03, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files

# Pin & Location Assignments
# ==========================
set_location_assignment PIN_AK4 -to Boton_Start_AK4
set_location_assignment PIN_AA14 -to Boton_Stop_AA14
set_location_assignment PIN_AF14 -to clock_50_AF14
set_location_assignment PIN_AA24 -to Led_Out_AA24
set_location_assignment PIN_AJ4 -to resetn_AJ4

# Classic Timing Assignments
# ==========================
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name TOP_LEVEL_ENTITY Proyecto_Test1

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE 5CSXFC6D6F31C6
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256

# Power Estimation Assignments
# ============================
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"

# ------------------------
# start ENTITY(ANTIREBOTE)

# end ENTITY(ANTIREBOTE)
# ----------------------

# ------------------------------
# start ENTITY(CLOCK_DIV_10_MHz)

# end ENTITY(CLOCK_DIV_10_MHz)
# ----------------------------

# ----------------------------
# start ENTITY(Proyecto_Test1)

# end ENTITY(Proyecto_Test1)
# --------------------------

# ----------------------------------
# start ENTITY(Test_Entrada_Salidas)

# end ENTITY(Test_Entrada_Salidas)
# --------------------------------

# ------------------------
# start ENTITY(comparador)

	# start DESIGN_PARTITION(Top)
	# ---------------------------

		# Incremental Compilation Assignments
		# ===================================

	# end DESIGN_PARTITION(Top)
	# -------------------------

# end ENTITY(comparador)
# ----------------------

# ----------------------
# start ENTITY(contador)

# end ENTITY(contador)
# --------------------

# -----------------
# start ENTITY(mss)

# end ENTITY(mss)
# ---------------
set_location_assignment PIN_AC22 -to Led_Out_AC22
set_location_assignment PIN_AB23 -to Led_Out_AB23
set_location_assignment PIN_AC23 -to Led_Out_AC23
set_location_assignment PIN_AH3 -to Ent[3]
set_location_assignment PIN_AJ2 -to Ent[2]
set_location_assignment PIN_AK3 -to Ent[1]
set_location_assignment PIN_AK2 -to Ent[0]
set_location_assignment PIN_W15 -to Sal[0]
set_location_assignment PIN_Y16 -to Sal[1]
set_location_assignment PIN_AJ1 -to Sal[2]
set_location_assignment PIN_AH2 -to Sal[3]
set_location_assignment PIN_AD24 -to Tecla
set_location_assignment PIN_W17 -to Hex0[0]
set_location_assignment PIN_V18 -to Hex0[1]
set_location_assignment PIN_AG17 -to Hex0[2]
set_location_assignment PIN_AG16 -to Hex0[3]
set_location_assignment PIN_AH17 -to Hex0[4]
set_location_assignment PIN_AG18 -to Hex0[5]
set_location_assignment PIN_AH18 -to Hex0[6]
set_location_assignment PIN_V17 -to Hex1[6]
set_location_assignment PIN_AE17 -to Hex1[5]
set_location_assignment PIN_AE18 -to Hex1[4]
set_location_assignment PIN_AD17 -to Hex1[3]
set_location_assignment PIN_AE16 -to Hex1[2]
set_location_assignment PIN_V16 -to Hex1[1]
set_location_assignment PIN_AF16 -to Hex1[0]
set_location_assignment PIN_AA15 -to botonDisplay
set_location_assignment PIN_AB30 -to Sensor_AB30
set_location_assignment PIN_AB22 -to BUZZER
set_location_assignment PIN_AH22 -to Hex4[6]
set_location_assignment PIN_AF23 -to Hex4[5]
set_location_assignment PIN_AG23 -to Hex4[4]
set_location_assignment PIN_AE23 -to Hex4[3]
set_location_assignment PIN_AE22 -to Hex4[2]
set_location_assignment PIN_AG22 -to Hex4[1]
set_location_assignment PIN_AD21 -to Hex4[0]
set_location_assignment PIN_AB21 -to Hex5[6]
set_location_assignment PIN_AF21 -to Hex5[0]
set_location_assignment PIN_AG21 -to Hex5[1]
set_location_assignment PIN_AF20 -to Hex5[2]
set_location_assignment PIN_AG20 -to Hex5[3]
set_location_assignment PIN_AE19 -to Hex5[4]
set_location_assignment PIN_AF19 -to Hex5[5]
set_location_assignment PIN_Y19 -to Hex3[0]
set_location_assignment PIN_W19 -to Hex3[1]
set_location_assignment PIN_AD19 -to Hex3[2]
set_location_assignment PIN_AA20 -to Hex3[3]
set_location_assignment PIN_AC20 -to Hex3[4]
set_location_assignment PIN_AA19 -to Hex3[5]
set_location_assignment PIN_AD20 -to Hex3[6]
set_location_assignment PIN_AA21 -to Hex2[0]
set_location_assignment PIN_AB17 -to Hex2[1]
set_location_assignment PIN_AA18 -to Hex2[2]
set_location_assignment PIN_Y17 -to Hex2[3]
set_location_assignment PIN_Y18 -to Hex2[4]
set_location_assignment PIN_AF18 -to Hex2[5]
set_location_assignment PIN_W16 -to Hex2[6]
set_global_assignment -name VHDL_FILE Bloques/Antirebote_ms2.vhd
set_global_assignment -name VHDL_FILE Bloques/RegistroSostenimiento4Bits.vhd
set_global_assignment -name VHDL_FILE Bloques/Registro_Sostenimiento4.vhd
set_global_assignment -name VHDL_FILE Bloques/Act_Display.vhd
set_global_assignment -name VHDL_FILE Bloques/teclado_matricial.vhd
set_global_assignment -name VHDL_FILE Bloques/mss.vhd
set_global_assignment -name VHDL_FILE Bloques/CLOCK_DIV_10_MHz.vhd
set_global_assignment -name VHDL_FILE Bloques/RELOJ.VHD
set_global_assignment -name VHDL_FILE Bloques/ANTIREBOTE.vhd
set_global_assignment -name BDF_FILE Proyecto_Test1.bdf
set_global_assignment -name VHDL_FILE Bloques/contador.vhd
set_global_assignment -name VHDL_FILE output_files/comparador.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/Waveform.vwf
set_global_assignment -name VHDL_FILE output_files/clock_div_50_mhz.vhd
set_global_assignment -name VHDL_FILE Bloques/FlipFlopJK.vhd
set_global_assignment -name VHDL_FILE Bloques/contador1min.vhd
set_global_assignment -name VHDL_FILE Bloques/comparador1min.vhd
set_global_assignment -name VHDL_FILE Bloques/contador10min.vhd
set_global_assignment -name VHDL_FILE Bloques/comparador10min.vhd
set_global_assignment -name VHDL_FILE Bloques/Validacion.vhd
set_global_assignment -name VHDL_FILE Bloques/num_Display.vhd
set_location_assignment PIN_AD9 -to Estado_AL
set_location_assignment PIN_AD10 -to Estado_ER
set_location_assignment PIN_AB12 -to Estado_IN
set_location_assignment PIN_AC9 -to Estado_PA
set_global_assignment -name VHDL_FILE Bloques/Delay1.vhd
set_global_assignment -name VHDL_FILE Bloques/Delay2.vhd
set_location_assignment PIN_AA12 -to Led_Ok
set_location_assignment PIN_AC12 -to Led_Wrong
set_location_assignment PIN_AD12 -to Alarma
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top