$date
	Tue Sep 06 16:48:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module RC $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ out [3:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b1 $
0#
0"
b1 !
$end
#10
1"
#20
1#
0"
#30
1"
#40
b1000 !
b1000 $
b11 %
0"
#50
1"
#60
b100 !
b100 $
b11 %
0"
#70
1"
#80
b10 !
b10 $
b11 %
0"
#90
1"
#100
b1 !
b1 $
b11 %
0"
#110
1"
#120
b1000 !
b1000 $
b11 %
0"
#130
1"
#140
b100 !
b100 $
b11 %
0"
#150
1"
#160
b10 !
b10 $
b11 %
0"
#170
1"
#180
b1 !
b1 $
b11 %
0"
#190
1"
#200
b1000 !
b1000 $
b11 %
0"
#210
1"
#220
b100 !
b100 $
b11 %
0"
#230
1"
#240
b10 !
b10 $
b11 %
0"
#250
1"
#260
b1 !
b1 $
b11 %
0"
#270
1"
#280
b1000 !
b1000 $
b11 %
0"
#290
1"
#300
b100 !
b100 $
b11 %
0"
#310
1"
#320
b10 !
b10 $
b11 %
0"
