
*** Running vivado
    with args -log intellight_database_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source intellight_database_v1_0.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source intellight_database_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.cache/ip 
Command: link_design -top intellight_database_v1_0 -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1294.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.020 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.844 . Memory (MB): peak = 1294.020 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ee3bdbb0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.750 ; gain = 191.730

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ee3bdbb0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1795.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ee3bdbb0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1795.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fc28725b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1795.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fc28725b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1795.637 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fc28725b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1795.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fc28725b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1795.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1795.637 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17f671506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1795.637 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17f671506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1795.637 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17f671506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1795.637 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.637 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17f671506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1795.637 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1795.637 ; gain = 501.617
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.runs/impl_1/intellight_database_v1_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file intellight_database_v1_0_drc_opted.rpt -pb intellight_database_v1_0_drc_opted.pb -rpx intellight_database_v1_0_drc_opted.rpx
Command: report_drc -file intellight_database_v1_0_drc_opted.rpt -pb intellight_database_v1_0_drc_opted.pb -rpx intellight_database_v1_0_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.runs/impl_1/intellight_database_v1_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.859 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a9a6dcd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1841.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1841.859 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 491 I/O ports
 while the target  device: 7z020 package: clg400, contains only 255 available user I/O. The target device has 255 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
ERROR: [Place 30-68] Instance Dnew_OBUF[0]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[10]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[11]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[12]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[13]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[14]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[15]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[16]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[17]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[18]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[19]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[1]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[20]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[21]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[22]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[23]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[24]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[25]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[26]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[27]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[28]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[29]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[2]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[30]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[31]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[32]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[33]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[34]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[35]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[36]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[37]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[38]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[39]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[3]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[40]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[41]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[42]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[43]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[44]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[45]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[46]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[47]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[48]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[49]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[4]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[50]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[51]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[52]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[53]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[54]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[55]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[56]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[57]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[58]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[59]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[5]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[60]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[61]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[62]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[63]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[6]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[7]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[8]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Dnew_OBUF[9]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[18]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[19]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[20]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[21]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[22]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[23]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[24]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[25]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[26]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[27]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[28]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[29]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[30]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[31]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[32]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[33]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[34]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[35]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[36]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[37]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[38]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[39]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[40]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance Droad0_IBUF[41]_inst (IBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3119b156

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.459 . Memory (MB): peak = 1841.859 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 3119b156

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1841.859 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 3119b156

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1841.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 18:25:35 2022...
