$date
	Sat Jul 23 16:01:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module contador_7_n_reciclavel_tb $end
$var wire 1 ! saida_tb $end
$var reg 1 " Clear_tb $end
$var reg 1 # Clock_tb $end
$scope module UUT $end
$var wire 1 " Clear $end
$var wire 1 # Clock $end
$var reg 3 $ contador [2:0] $end
$var reg 1 ! saida $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
x!
$end
#5000
0!
b1 $
1#
#10000
0#
#15000
b10 $
1#
#20000
0#
#25000
b11 $
1#
#30000
0#
#35000
1!
b100 $
1#
#40000
0#
#45000
0!
b101 $
1#
#50000
0#
#55000
b110 $
1#
#60000
0#
#65000
b111 $
1#
#70000
0#
#75000
1#
#80000
b0 $
0#
1"
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
0"
#165000
b1 $
1#
#170000
0#
#175000
b10 $
1#
#180000
0#
#185000
b11 $
1#
#190000
0#
#195000
1!
b100 $
1#
#200000
0#
#205000
0!
b101 $
1#
#210000
0#
#215000
b110 $
1#
#220000
0#
#225000
b111 $
1#
#230000
0#
#235000
1#
#240000
b0 $
0#
1"
#245000
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
#270000
0#
#275000
1#
#280000
0#
#285000
1#
#290000
0#
#295000
1#
#300000
0#
