[jtrace] - Set to turn undefined ops into NOPs.
[jtrace] - run error limit set to 1.

AS400 mode: tags inactive

+----- Cache Configs -----
|
| -- L1 Data Cache --
| Size:      65536 bytes
| Assoc:     8 way
| Latency:   3 cycles
| Line Size: 128 bytes
|
| -- L1 Instruction Cache --
| Size:      32768 bytes
| Assoc:     8 way
| Latency:   3 cycles
| Line Size: 128 bytes
|
| -- L2 Cache --
| Size:      524288 bytes
| Assoc:     8 way
| Latency:   10.5 cycles
| Line Size: 128 bytes
|
| -- L3 Cache --
| Size:      8388608 bytes
| Assoc:     8 way
| Latency:   27.5 cycles
| Line Size: 128 bytes
|
| -- L3.1 Cache --
| Size:      disabled
| Assoc:     disabled
| Latency:   disabled
| Line Size: disabled
|
| -- Memory --
| Size:    n/a
| Assoc:   n/a
| Latency: 339.5 cycles
|
| -- IERAT --
| Size:    64 entries
| Assoc:   64 way
| Latency (tlb hit): 18 cycles
|
| -- DERAT --
| Size:    48 entries
| Assoc:   48 way
| Latency (tlb hit): 19 cycles
|
| -- TLB --
| Size:    2048 entries
| Assoc:   4 way
|
| -- Core Frequency --
| Speed:   4.0 GHz
|
+--------------------------

|---- M1 VERSION = 2626 ----|
 trace 0 ended on read_inst returns false last arch inst 5000000 at time 7748230.000000
 arch inst 4999803  time 7748230.000000 
 trace 0 lpar 0 completed arch 4999803 int 6485891 
   cumulative total lines from mem  130338 core0 130338 
   cumulative total lines to   mem  113428 core0 113428 
   split CPI ------------------------------------          1.54971 
 CMPL: CPI---------------------------------------          1.54971 

IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL



***********************************************************************************
*                    Timer Statistics Generated During Run                        *
***********************************************************************************


+---------------------------------------------------------------------------------+
|                          Branch Prediction Stats                                |
+---------------------------------------------------------------------------------+


BHT (Branch History Table) accuracy for completed branches 
---------------------------------------------------------- 
Probability the BHT guessed correctly for thread 0:
Non Taken Unconditional Branch Immediate =    nan
    Taken Unconditional Branch Immediate = 1.0000
Non Taken Conditional Branch Immediate   = 0.7424
    Taken Conditional Branch Immediate   = 0.9996
Non Taken Unconditional Branch to Link   =    nan
    Taken Unconditional Branch to Link   = 0.9991
Non Taken Conditional Branch to Link     = 1.0000
    Taken Conditional Branch to Link     =    nan
Non Taken Unconditional Branch to Count  =    nan
    Taken Unconditional Branch to Count  =    nan
Non Taken Conditional Branch to Count    =    nan
    Taken Conditional Branch to Count    =    nan


Summary of BHT accuracy for completed branches for all threads
---------------------------------------------------------------
Probability the BHT guessed taken and the branch was taken          = 0.9996 
Probability the BHT guessed NOT taken and the branch was NOT taken  = 0.7935 
Probability the Link Stack was correct                              = 0.9991 

Count Cache Stats: at prediction time for all threads 
------------------------------------------------------ 
Probability conditional branch to count hits in count cache         =    nan 
Probability conditional branch to count hits and cache is correct   =    nan 
Probability unconditional branch to count hits in count cache       =    nan
Probability unconditional branch to count hits and cache is correct =    nan 




 global/local count cache stats 
 winner 1 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 winner 2 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 both miss        0 
 global/local count cache stats w. branch_and_link
 winner 1 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 winner 2 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 both miss        0 



Number of branch mispredict flushes  =    38848


+---------------------------------------------------------------------------------+
|                                Ifetch Stats                                     |
+---------------------------------------------------------------------------------+

+--------------------------+ 
| Ifetch translation stats | 
+--------------------------+ 

Ifetches for thread 0
---------------------
Ifetch hits in the i-erat  =  1135496
Ifetch misses in the i-erat=       14
Ifetch hits in the TLB     =        3
Ifetch misses in the TLB   =        5


Ifetch translation summary for all threads
------------------------------------------
Probability ifetch request hits in i-erat                    = 1.0000
Probability ifetch request misses in i-erat but hits in TLB  = 0.3750


Upon TLB miss, location i-fetch translation data was sourced for thread 0
-------------------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 0    
L3                                 0    
L3.1                               0    
Memory                             5    



+--------------+ 
| Icache stats | 
+--------------+ 

Icache summary for all threads
-------------------------------
Probability ifetch request hits in L1                               = 0.0000
Probability ifetch request misses in L1 but hits in prefetch buffer =    nan
Probability ifetch request misses in L1 but hits in L2              = 0.9471
Average time an ifetch miss waits until data back                   = 100.7346


Upon icache miss, location i-fetch data was sourced for thread 0
----------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 0    
L3                                92    
L3.1                              54    
Memory                            15    

Upon i-prefetch generation, location i-prefetch data was sourced for thread 0
           (i-prefetches are installed in the prefetch buffer)
-----------------------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 0    
L3                                49    
L3.1                              14    
Memory                            29    

+---------------------------------------------------------------------------------+
|                                Dfetch Stats                                     |
+---------------------------------------------------------------------------------+

+-----------------------------+ 
| Data side translation stats | 
+-----------------------------+ 

Translation summary stats for thread 0
--------------------------------------
Probability a load  will hit in the erat on its first try    = 0.9989
Probability a store will hit in the erat on its first try    = 0.9505
Probability any LSU op will hit in the erat on its first try = 0.9615
Probability a load  will hit in the erat at any time         = 0.9952
Probability a store will hit in the erat at any time         = 0.7849
Probability any LSU op will hit in the erat at any time      = 0.8244
Probability of erat miss hitting in the TLB                  = 0.1362


Upon TLB miss, location translation data was sourced for thread 0
-----------------------------------------------------------------
Location                Loads              Stores            All   
--------              ---------           --------         --------
L2                         5                  0                5
L3                      2988                  0             2988
L3.1                       1                  0                1
Memory                  2837                  0             2837


+---------------------+ 
| Data prefetch stats | 
+---------------------+ 

Data prefetch stream summary stats
----------------------------------
Stream number    Average number of cycles L2 when out before L1     Average L2 distance ahead
-------------    ----------------------------------------------     -------------------------
 0                                nan                                        nan


Data prefetch behavior stats
----------------------------

STREAM ALLOCATION STATS - GOOD
------------------------------
a load miss, missed prefetch request queue (PRQ) and allocated a new load stream                      =         0
a load, hit on a load stream in the PRQ and advanced it                                               =         0
a store, missed prefetch request queue (PRQ) and allocated a new store stream                         =         0
a store, hit on a store stream in the PRQ and advanced it                                             =         0
allocated a stream going up                                                                           =         0
allocated a stream going up but ws convereted to a downward stream                                    =         0
a load miss, missed prefetch request queue (PRQ) and allocated a new stride N load steam              =         0
a load, hit on a stride N stream in the PRQ and advanced it                                           =         0
STREAM ALLOCATION STATS - BAD
-----------------------------
a load miss, matched in the PRQ, if it already has a steam why did it miss?                           =         0
a load that hit the PRQ found a duplicate load stream and cleared it                                  =         0
a store that hit the PRQ found a duplicate store stream and cleared it                                =         0
a stream that was in the process of being hit on was clear by another stream                          =         0
a stream crossed a page boundry and was cleared                                                       =         0
a stream being alocated crossed a page boundry and was halted                                         =         0

L1 PREFETCH STATS
-----------------
number of L1 touches created                                                                          =         0
number of L1 touches sent                                                                             =         0
number of L1 touches shifted in L1 touch table                                                        =         0
number of L1 touches overwritten in L1 touch table                                                    =         0
number of L1 touches killed due to crossing a page                                                    =         0
number of L1 touches rejected from LSU pipe due to congruence class conflict in LMQ                   =         0
number of L1 touches rejected from LSU pipe due to no LMQ entry                                       =         0

L2 PREFETCH STATS
-----------------
number of cycles the L2 touch scheduler was blocked from sending due to max L2 touch rate limit       =         0
number of cycles the L2 touch scheduler was blocked from sending due to translation request           =         0
number of cycles the L2 touch scheduler was blocked from sending due to hold off signal               =         0
number of cycles the L2 touch scheduler was blocked from sending due L2 touch table empty             =   3874114
number of L2 touches sent                                                                             =         0
average time in between L2 touches                                                                    =      0.00


+------------------+ 
| Data cache stats | 
+------------------+ 

L1 Data cache summary stats, Probability that:
----------------------------------------------
a load that has never been rejected will hit in L1                                  = 0.8915
any load will hit in L1 (includes rejected loads)                                   = 0.4703
a load that has never been rejected will hit on an LMQ entry                        = 0.6538
any load will hit on an LMQ entry (includes rejected loads)                         = 0.9651
a load that has never been rejected will hit on an LMQ entry and won't be rejected  = 0.0002
any load will hit on an LMQ entry and won't be rejected (includes rejected loads)   = 0.0000
a load that misses L1 will hit in L2                                                = 0.0136
Average time a load miss waits for its first sector back                            = 140.4268
Average time a load hit reload waits for its first sector to return form memory     = 111.82


Upon L1 dcache miss / L1 dcache prefetch, location data was sourced for thread 0
--------------------------------------------------------------------------------
Location                 Loads             L1 Touches          L2 Touches           Stores
--------               ---------           ----------          ----------           ------
L2                        11450                    0                8179                79750 
L3                          181                    0                  39                51090 
L3.1                       1642                    0                1538                 9959 
Memory                     1666                    0                5456                99921 


    Cast Outs  
----------------

Level                    Clean               Dirty
--------               ---------           ----------
L2                         8024               158497
L3                            0               113428
L3.1                          0                    0


+---------------------------------------------------------------------------------+
|                              Resource usage stats                               |
+---------------------------------------------------------------------------------+

+----------------------+ 
| Execution unit stats | 
+----------------------+ 

Execution unit issue summary
----------------------------


Execution_unit_issue_cycles_busy: 

                            number / fraction of cycles     number / fraction of cycles     number / fraction of cycles
    Unit                      an op was issued to unit       an op was finished in unit     an op was completed in unit
   ------                  ----------------------------    ----------------------------    ----------------------------

   fx0                         1104380 0.142533                  782409 0.100979                  714835 0.092258 
   ------------------         -----------------                -----------------                -----------------
      simple fx                 659019 0.085054                  518032 0.066858                  486465 0.062784 
      single cycle              425301 0.054890                  253025 0.032656                  217020 0.028009 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle               20060 0.002589                   11352 0.001465                   11350 0.001465 

   fx1                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx2                         1101071 0.142106                  778978 0.100536                  711676 0.091850 
   ------------------         -----------------                -----------------                -----------------
      simple fx                 656422 0.084719                  515275 0.066502                  483894 0.062452 
      single cycle              424660 0.054807                  252454 0.032582                  216533 0.027946 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle               19989 0.002580                   11249 0.001452                   11249 0.001452 

   fx3                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   ls0                         1249314 0.161239                  805701 0.103985                  789570 0.101903 
   ------------------         -----------------                -----------------                -----------------
      store agen               1099516 0.141905                  721211 0.093081                  714691 0.092239 
      load                       60953 0.007867                   38425 0.004959                   35670 0.004604 
      fxu op                     88845 0.011466                   46065 0.005945                   39209 0.005060 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls1                          826538 0.106674                  271631 0.035057                  252176 0.032546 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                      538859 0.069546                  166277 0.021460                  156754 0.020231 
      fxu op                     31264 0.004035                   18852 0.002433                   17132 0.002211 
      stdata                    256415 0.033093                   86502 0.011164                   78290 0.010104 

   ls2                         1246038 0.160816                  805576 0.103969                  789432 0.101885 
   ------------------         -----------------                -----------------                -----------------
      store agen               1097212 0.141608                  721605 0.093132                  715086 0.092290 
      load                       60978 0.007870                   38505 0.004970                   35738 0.004612 
      fxu op                     87848 0.011338                   45466 0.005868                   38608 0.004983 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls3                          835107 0.107780                  272546 0.035175                  252986 0.032651 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                      545922 0.070458                  166794 0.021527                  157173 0.020285 
      fxu op                     30823 0.003978                   18794 0.002426                   17090 0.002206 
      stdata                    258362 0.033345                   86958 0.011223                   78723 0.010160 

   ls4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   fp0                         1676588 0.216383                  965398 0.124596                  950545 0.122679 
   ------------------         -----------------                -----------------                -----------------
      store  data              1205442 0.155576                   20007 0.002582                   19902 0.002569 
      single cycle              471146 0.060807                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp               573708 0.074044                       0 0.000000                       0 0.000000 
        permute                 303351 0.039151                  301978 0.038974                  298348 0.038505 
        simple                  167795 0.021656                   15570 0.002009                   15570 0.002009 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store               631734 0.081533                  627843 0.081031                  616725 0.079596 

   fp1                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp2                         1675693 0.216268                  968220 0.124960                  953333 0.123039 
   ------------------         -----------------                -----------------                -----------------
      store  data              1203590 0.155337                   19738 0.002547                   19638 0.002535 
      single cycle              472103 0.060930                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp               572070 0.073832                       0 0.000000                       0 0.000000 
        permute                 306736 0.039588                  305341 0.039408                  301702 0.038938 
        simple                  165367 0.021343                   15495 0.002000                   15494 0.002000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store               631520 0.081505                  627646 0.081005                  616499 0.079566 

   fp3                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   br0                         1055785 0.136261                  975956 0.125959                  904450 0.116730 
   br1                               0 0.000000                       0 0.000000                       0 0.000000 

   cr                             8380 0.001082                    8379 0.001081                    7007 0.000904 




+----------------------------+ 
| Queue resource usage stats | 
+----------------------------+ 

Information queue usage stats, Average number of:
-------------------------------------------------
EMQ (Erat Miss Queue) entries in use                                      = 0.2252
PRQ (Data Prefetch Request Queue) entries in use                          = 0.0000
CLB (Instruction Fetch Buffer) entries in use for thread 0 -              = 7.0046
GCT (Global Completion Table) entries in use for thread 0                 = 21.4686
LRQ (Load Reorder Queue) entries in use for thread 0                      = 10.2840
SRQ (Load Reorder Queue) entries in use for thread 0                      = 20.4931
Architected ops in the system (from dispatch to completion)               = 70.9665
Internal ops in the system (from dispatch to completion)                  = 84.8496


Issue queue usage stats, Average number of ops in the:
------------------------------------------------------
Branch Issue Queue                                                        = 3.8733
Unified Issue Queue                                                       = 14.2475


+-----------------------------+ 
| Rename Resource usage stats | 
+-----------------------------+ 

Rename Resource usage stats, Average number of:
-------------------------------------------------
GPR renames in use        = 62.1861
FPR/VMX renames in use    = 15.5602
CR renames in use         = 17.1072
Link/Count renames in use = 5.7134
XER renames in use        = 6.0103
FPSCR renames in use      = 0.0000

TOTAL FXU b2b (back to back): 0

header_ops
+---------------------------------------------------------------------------------+
|                             Instruction Frequency                               |
+---------------------------------------------------------------------------------+


This table counts architected instructions

+-------------------------------ARCH-OP-FREQUENCIES------------------------------+
+----MNEMONIC-----+--------ARCH-OPS---------+--------EXPANSIONS-------+---RATIO--+
+-----------------+----COUNT---+--FREQUENCY-+----COUNT---+--FREQUENCY-+----------+
|    arch op name | # of arch  | % of total |  # of iops | % of total | ratio of |
|                 |    ops     |   arch ops | created by |    iops    | iop/arch |
|                 |  executed  |  executed  |  these ops |  executed  | executed |
+-----------------+------------+------------+------------+------------+----------+

This table counts internal instructions

+---------------------------------IOP-FREQUENCIES--------------------------------------+
+----MNEMONIC-----+-----FROM-ANY-OP------+--FROM-NON-EXPANDED---+-----FROM-EXPANDED----+
+-----------------+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+
| internal op name| # created| % of any  | # created| % of non  | # created|   % of    |
|                 | from any |  op total | from non | expanded  |    from  |  expanded |
|                 |    op    |           | expanded | op total  | expanded |  op total |
+-----------------+----------+-----------+----------+-----------+----------+-----------+




IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL


+-------------------------------ARCH-OP-FREQUENCIES------------------------------+-----+
+----MNEMONIC-----+--------ARCH-OPS---------+--------EXPANSIONS-------+---RATIO--+TYPE-+
+-----------------+----COUNT---+--FREQUENCY-+----COUNT---+--FREQUENCY-+----------+-----+
|         stxvd2x |    1233224 |    24.6655 |    2466448 |    38.0600 |    2.000 |  C  |
|            addi |     887421 |    17.7491 |     887421 |    13.6939 |    1.000 |  A  |
|        bc.1z00y |     599212 |    11.9847 |     599212 |     9.2465 |    1.000 |  A  |
|       xxpermdi2 |     597226 |    11.9450 |     597226 |     9.2159 |    1.000 |  A  |
|              ld |     199693 |     3.9940 |     199693 |     3.0815 |    1.000 |  A  |
|        bc.001zy |     133265 |     2.6654 |     133265 |     2.0564 |    1.000 |  A  |
|             add |     110239 |     2.2049 |     110239 |     1.7011 |    1.000 |  A  |
|             ori |     104938 |     2.0988 |     104938 |     1.6193 |    1.000 |  A  |
|             std |      89233 |     1.7847 |     178466 |     2.7539 |    2.000 |  C  |
|        bc.011zy |      79073 |     1.5815 |      79073 |     1.2202 |    1.000 |  A  |
|              or |      73432 |     1.4687 |      73432 |     1.1331 |    1.000 |  A  |
|             lfd |      64952 |     1.2991 |      64952 |     1.0023 |    1.000 |  A  |
|           cmpwi |      59310 |     1.1862 |      59310 |     0.9152 |    1.000 |  A  |
|           addis |      56492 |     1.1299 |      56492 |     0.8717 |    1.000 |  A  |
|             stw |      56483 |     1.1297 |     112966 |     1.7432 |    2.000 |  C  |
|          rldicr |      50836 |     1.0168 |      50836 |     0.7845 |    1.000 |  A  |
|          cmpldi |      42360 |     0.8472 |      42360 |     0.6537 |    1.000 |  A  |
|             lwa |      39547 |     0.7910 |      79094 |     1.2205 |    2.000 |  C  |
|            stfd |      39540 |     0.7908 |      79080 |     1.2203 |    2.000 |  C  |
|           cmpdi |      39536 |     0.7908 |      39536 |     0.6101 |    1.000 |  A  |
|          rldicl |      36714 |     0.7343 |      36714 |     0.5665 |    1.000 |  A  |
|           fcmpu |      31064 |     0.6213 |      31064 |     0.4794 |    1.000 |  A  |
|          lxvd2x |      28620 |     0.5724 |      28620 |     0.4416 |    1.000 |  A  |
|       mtspr_CTR |      28315 |     0.5663 |      28315 |     0.4369 |    1.000 |  A  |
|               b |      25420 |     0.5084 |      25420 |     0.3923 |    1.000 |  A  |
|             blr |      25419 |     0.5084 |      25419 |     0.3922 |    1.000 |  A  |
|      mtocrf_cr7 |      25416 |     0.5083 |      25416 |     0.3922 |    1.000 |  A  |
|            lfdx |      22596 |     0.4519 |      22596 |     0.3487 |    1.000 |  A  |
|            cmpl |      19464 |     0.3893 |      19464 |     0.3004 |    1.000 |  A  |
|             lwz |      18625 |     0.3725 |      18625 |     0.2874 |    1.000 |  A  |
|           extsw |      17784 |     0.3557 |      17784 |     0.2744 |    1.000 |  A  |
|           mulli |      16949 |     0.3390 |      16949 |     0.2615 |    1.000 |  A  |
|      bclr.011zy |      16947 |     0.3390 |      16947 |     0.2615 |    1.000 |  A  |
|               b |      16640 |     0.3328 |      16640 |     0.2568 |    1.000 |  A  |
|           andi. |      14120 |     0.2824 |      14120 |     0.2179 |    1.000 |  A  |
|            lwax |      11299 |     0.2260 |      22598 |     0.3487 |    2.000 |  C  |
|             neg |      11296 |     0.2259 |      11296 |     0.1743 |    1.000 |  A  |
|      bclr.001zy |       8474 |     0.1695 |       8474 |     0.1308 |    1.000 |  A  |
|           rldic |       8472 |     0.1694 |       8472 |     0.1307 |    1.000 |  A  |
|          rldimi |       8472 |     0.1694 |       8472 |     0.1307 |    1.000 |  A  |
|           mulld |       5650 |     0.1130 |       5650 |     0.0872 |    1.000 |  A  |
|        mfspr_LR |       5649 |     0.1130 |       5649 |     0.0872 |    1.000 |  A  |
|        mtspr_LR |       5649 |     0.1130 |       5649 |     0.0872 |    1.000 |  A  |
|            stdu |       5649 |     0.1130 |      11298 |     0.1743 |    2.000 |  C  |
|          mfocrf |       2825 |     0.0565 |       2825 |     0.0436 |    1.000 |  A  |
|      mtocrf_cr4 |       2825 |     0.0565 |       2825 |     0.0436 |    1.000 |  A  |
|          subfic |       2824 |     0.0565 |       2824 |     0.0436 |    1.000 |  A  |
|            stwu |       2824 |     0.0565 |       5648 |     0.0872 |    2.000 |  C  |
|             sth |       2824 |     0.0565 |       5648 |     0.0872 |    2.000 |  C  |
|        vspltisw |       2824 |     0.0565 |       2824 |     0.0436 |    1.000 |  A  |
|            cror |       2824 |     0.0565 |       2824 |     0.0436 |    1.000 |  C  |
|            cmpl |       2824 |     0.0565 |       2824 |     0.0436 |    1.000 |  A  |
|            subf |       2824 |     0.0565 |       2824 |     0.0436 |    1.000 |  A  |
|           subf. |       2824 |     0.0565 |       2824 |     0.0436 |    1.000 |  A  |
|            cmpw |        841 |     0.0168 |        841 |     0.0130 |    1.000 |  A  |
+-----------------+------------+------------+------------+------------+----------+-----+
|          *Total |    4999798 |   100.0000 |    6480421 |   100.0000 |    1.296 |
+-----------------+------------+------------+------------+------------+----------+-----+
 * The Total includes 1 unconditional branches that were inserted to fix trace
   address discontinuities.


+---------------------------------IOP-FREQUENCIES--------------------------------------+
+----MNEMONIC-----+-----FROM-ANY-OP------+--FROM-NON-EXPANDED---+-----FROM-EXPANDED----+
+-----------------+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+
|    stxvd2x_agen |  1233224 |   19.0300 |        0 |    0.0000 |  1233224 |   41.6454 |
|    stxvd2x_data |  1233224 |   19.0300 |        0 |    0.0000 |  1233224 |   41.6454 |
|            addi |   887421 |   13.6939 |   887421 |   25.2167 |        0 |    0.0000 |
|              bc |   811550 |   12.5231 |   811550 |   23.0608 |        0 |    0.0000 |
|       xxpermdi2 |   597226 |    9.2159 |   597226 |   16.9706 |        0 |    0.0000 |
|              ld |   199693 |    3.0815 |   199693 |    5.6744 |        0 |    0.0000 |
|          STAGEN |   196553 |    3.0330 |        0 |    0.0000 |   196553 |    6.6375 |
|             add |   110239 |    1.7011 |   110239 |    3.1325 |        0 |    0.0000 |
|             ori |   104938 |    1.6193 |   104938 |    2.9819 |        0 |    0.0000 |
|             std |    89233 |    1.3770 |        0 |    0.0000 |    89233 |    3.0134 |
|              or |    73432 |    1.1331 |    73432 |    2.0866 |        0 |    0.0000 |
|           extsw |    68630 |    1.0590 |    17784 |    0.5053 |    50846 |    1.7170 |
|             lfd |    64952 |    1.0023 |    64952 |    1.8457 |        0 |    0.0000 |
|           cmpwi |    59310 |    0.9152 |    59310 |    1.6853 |        0 |    0.0000 |
|             lwz |    58172 |    0.8977 |    18625 |    0.5292 |    39547 |    1.3355 |
|           addis |    56492 |    0.8717 |    56492 |    1.6053 |        0 |    0.0000 |
|             stw |    56483 |    0.8716 |        0 |    0.0000 |    56483 |    1.9074 |
|            bclr |    50840 |    0.7845 |    50840 |    1.4447 |        0 |    0.0000 |
|          rldicr |    50836 |    0.7845 |    50836 |    1.4445 |        0 |    0.0000 |
|          cmpldi |    42360 |    0.6537 |    42360 |    1.2037 |        0 |    0.0000 |
|            stfd |    39540 |    0.6101 |        0 |    0.0000 |    39540 |    1.3352 |
|           cmpdi |    39536 |    0.6101 |    39536 |    1.1234 |        0 |    0.0000 |
|          rldicl |    36714 |    0.5665 |    36714 |    1.0433 |        0 |    0.0000 |
|           fcmpu |    31064 |    0.4794 |    31064 |    0.8827 |        0 |    0.0000 |
|          lxvd2x |    28620 |    0.4416 |    28620 |    0.8133 |        0 |    0.0000 |
|       mtspr_CTR |    28315 |    0.4369 |    28315 |    0.8046 |        0 |    0.0000 |
|              bl |    25420 |    0.3923 |    25420 |    0.7223 |        0 |    0.0000 |
|      mtocrf_cr7 |    25416 |    0.3922 |    25416 |    0.7222 |        0 |    0.0000 |
|            lfdx |    22596 |    0.3487 |    22596 |    0.6421 |        0 |    0.0000 |
|            cmpl |    22288 |    0.3439 |    22288 |    0.6333 |        0 |    0.0000 |
|           mulli |    16949 |    0.2615 |    16949 |    0.4816 |        0 |    0.0000 |
|               b |    16640 |    0.2568 |    16640 |    0.4728 |        0 |    0.0000 |
|           andi. |    14120 |    0.2179 |    14120 |    0.4012 |        0 |    0.0000 |
|            lwax |    11299 |    0.1744 |        0 |    0.0000 |    11299 |    0.3816 |
|             neg |    11296 |    0.1743 |    11296 |    0.3210 |        0 |    0.0000 |
|          rldimi |     8472 |    0.1307 |     8472 |    0.2407 |        0 |    0.0000 |
|           rldic |     8472 |    0.1307 |     8472 |    0.2407 |        0 |    0.0000 |
|           mulld |     5650 |    0.0872 |     5650 |    0.1605 |        0 |    0.0000 |
|        mtspr_LR |     5649 |    0.0872 |     5649 |    0.1605 |        0 |    0.0000 |
|            stdu |     5649 |    0.0872 |        0 |    0.0000 |     5649 |    0.1908 |
|        mfspr_LR |     5649 |    0.0872 |     5649 |    0.1605 |        0 |    0.0000 |
|      mtocrf_cr4 |     2825 |    0.0436 |     2825 |    0.0803 |        0 |    0.0000 |
|          mfocrf |     2825 |    0.0436 |     2825 |    0.0803 |        0 |    0.0000 |
|        vspltisw |     2824 |    0.0436 |     2824 |    0.0802 |        0 |    0.0000 |
|             sth |     2824 |    0.0436 |        0 |    0.0000 |     2824 |    0.0954 |
|          subfic |     2824 |    0.0436 |     2824 |    0.0802 |        0 |    0.0000 |
|            cror |     2824 |    0.0436 |     2824 |    0.0802 |        0 |    0.0000 |
|            subf |     2824 |    0.0436 |     2824 |    0.0802 |        0 |    0.0000 |
|            stwu |     2824 |    0.0436 |        0 |    0.0000 |     2824 |    0.0954 |
|           subf. |     2824 |    0.0436 |     2824 |    0.0802 |        0 |    0.0000 |
|            cmpw |      841 |    0.0130 |      841 |    0.0239 |        0 |    0.0000 |
+-----------------+----------+-----------+----------+-----------+----------+-----------+
|           Total |  6480421 |   100.0000|  3519175 |   100.0000|  2961246 |   100.0000|
+-----------------+----------+-----------+----------+-----------+----------+-----------+


+---------------------------------------------------------------------------------+
|                                  CPI Stack                                      |
+---------------------------------------------------------------------------------+

   The CPI stack which follows breaks down the final CPI of the run into 
   various CPI components.  The view is from the front end of the machine back.
   In each cycle the machine either completes a group or does not, so for
   each cycle in which no group completed the timer will try and account for why.
   There are 3 modes of counting.  The first is when there are no groups waiting
   to complete (groups begin waiting as soon as they are dispatched).  During this
   time the pipeline is empty and the cycles will be counted in a bucket under 
   "pipeline_empty".  The second mode of counting occurs when a group has been
   dispatched and is waiting to complete but has experienced no stall events in the
   pipelines so the cycles are counted under "pipeline_refill".  The final and
   most common mode of counting is when there are groups waiting to complete and they
   experienced stall conditions during their lifetime. If the group cannot complete
   on the cycle in which it became eligible the timer will look back over the life of all
   instructions in the group that have not finished from dispatch and moving towards finish and it
   will find the instruction within that group that went the deepest into the machine
   before encountering a stall condition.  The timer will then begin examining the
   stall events that happened to that instruction beginning with dispatch and
   incrementing that reasons bucket and decrement that stall condition.  If that
   instruction's stalls are exhausted before the group completes the next instruction
   yet to finish will be chosen in a similar manner.  If there is a tie the older instruction is
   chosen.  If all instrucitons have finished then the timer looks at the last instruciton to finish   and pulls stall events off starting at the end of the instuctions life.On the cycle when a group    does completes it is counted in the "Complete_current_grp" bucket.

   In the end the timer has made a count for each cycle simulated in one of the many
   reason counts.  This allows the timer to figure the fraction of the CPI for various
   stalls.  This can be used to compare against similar runs to provide insight into the
   behavior of the machine.  Please note that not all stall reasons are valid for a given
   timer configuration.

   Here is a break down of the various reason counts:

............................ pipeline_contention......... = This mode of counting occurs 
                                                            when there is a group waiting
                                                            to complete
CMPL: Wait_for_dispatch_requirements                      = groups was held at dispatch 
                                                            waiting for dispatch requirements
CMPL: Wait_for_execution_unit                             = sum of waiting for one of the 
                                                            following type of execution units 
                                                            (pipelines) to be free
CMPL:      cr_unit/vmx_unit                               = conditional register logical unit or
                                                            a VMX unit (store,simple,complex,float,
                                                            permute)
CMPL:      br_unit                                        = branch unit
CMPL:      fpu_unit                                       = floating point unit
CMPL:      fxu_unit                                       = fixed point unit
CMPL:      lsu_unit                                       = load store unit
CMPL: Wait_for_sources                                    = waiting a source register to be written
                                                            by one of the following type of op
CMPL:      written_by_br                                  = branch
CMPL:      written_by_cr                                  = conditional logical
CMPL:      written_by_fp                                  = floating point
CMPL:      written_by_fp_store                            = floating point store
CMPL:      written_by_fp_load                             = floating point load
CMPL:      written_by_fx                                  = fixed point
CMPL:      written_by_fx_store_agen                       = fixed point store address generation
CMPL:      written_by_fx_store_data                       = fixed point store data
CMPL:      written_by_fx_load                             = fixed point load
CMPL:      written_by_vmx                                 = VMX
CMPL: Wait_for_serializer_to_be_next_group                = waiting for op to be next to complete (NTC)
CMPL: Wait_for_agen                                       = sum of ops waiting in the address generation
                                                            of the LSU pipe for the following reasons
CMPL:      result_bus_busy_store                          = store rejected due to the result bus being busy
CMPL:      result_bus_busy_load                           = load  rejected due to the result bus being busy
CMPL:      erat_dir_update_store                          = store rejected due to the erat directory being 
                                                            busy with an update
CMPL:      erat_dir_update_load                           = load  rejected due to the erat directory being
                                                            busy with an update
CMPL:      L1D_dir_update_store                           = store rejected due to the L1 data cache directory
                                                            being busy with an update
CMPL:      L1D_dir_update_load                            = load  rejected due to the L1 data cache directory
                                                            being busy with an update
CMPL: Wait_for_translation                                = sum of ops waiting due to various address
                                                            translation problems
CMPL:      erat_miss_store                                = store rejected due to missing the erat
CMPL:      tlb_miss_store                                 = store rejected due to missing the erat and TLB
CMPL:      erat_miss_load                                 = load  rejected due to missing the erat
CMPL:      tlb_miss_load                                  = load  rejected due to missing the erat and TLB
CMPL:      erat_miss_store_guarded                        = guarded store waits rejected to missing the erat
CMPL:      tlb_miss_store_guarded                         = guarded store waits rejected to missing the TLB
CMPL:      erat_miss_load_guarded                         = guarded load  waits rejected to missing the erat
CMPL:      tlb_miss_load_guarded                          = guarded load  waits rejected to missing the TLB
CMPL: Wait_load_rejected                                  = sum of load waiting rejected to being rejected 
                                                            because of one of the following reasons
CMPL:      load_hit_dcbz                                  = load hits a dcbz or if dcache is interleaved then
                                                            the bank is busy
CMPL:      load_hit_stwcx                                 = load hits a stwcx
CMPL:      load_hit_lwarx                                 = load hits a lwarx
CMPL:      lwarx_hit_earlier_lwarx                        = lwarx hits earlier lwarx
CMPL:      load_hit_store_diff_grp_contained_sdq_not_read = load hits a store in a different group and the
                                                            load's address is contained by the store's
                                                            but the store's data is not ready
CMPL:      load_hit_store_diff_grp_overlap_not_contained  = load hit store in a different group but the load's
                                                            address is not contained by the store's
CMPL:      load_defers_to_prefetch                        = load  defers to a L1 touch using memory interface 
CMPL:      store_defers_to_prefetch                       = store defers to a L1 touch using memory interface 
CMPL:      load_hit_reload_lmq_full                       = a load miss hits in the LMQ (Load Miss Queue) but
                                                            there are too many misses on that LMQ entry
CMPL:      load_hit_reload_both_from_same_side            = a load miss hits in the LMQ but the load miss already
                                                            there is from the same side
CMPL:      load_hit_reload_store_invalidated              = a load miss hits in the LMQ but a store has
                                                            invalidated the entry as is had newer data
CMPL:      load_hit_reload_sector_already_came            = a load miss hits in the LMQ but it's sectors have
                                                            already begun coming back form memory
CMPL:      load_hit_reload_on_same_cycle                  = a load miss hits in the LMQ but the entry was
                                                            allocated on the same cycle
CMPL:      load_miss_congruence_class_busy                = a load misses L1 but there are too many outstanding
                                                            misses for its congruence class
CMPL:      load_miss_with_addr_compare_other_side_cyc     = a load miss' address matches EA bits 52-56 with
                                                            another op in the other LSU
CMPL:      load_miss_all_lmqs_used                        = a load miss finds all the LMQ entries used
CMPL:      load_miss_2nd_gps_request_this_cycle_side      = a load miss tries to make a memory request but another
                                                            op has already made a request
CMPL:      load_issued_with_virtual_lrq                   = a load was issued with a virtual LRQ
                                                            (Load  Reorder Queue) entry
CMPL:      store_issued_with_virtual_srq                  = a load was issued with a virtual SRQ
                                                            (Store Reorder Queue) entry
CMPL:      load_miss_while_load_ntc_rejecting             = a load saw a NTC load rejecting
CMPL: Wait_reject_fp_results_bus_busy                     = fp/vsx op rejeted due to a conflict with another op's finish
CMPL: Wait_reject_fx_results_bus_busy                     = fx op rejeted due to a conflict with another op's finish
CMPL: Wait_no_real_lrq                                    = issue hold as a load  waits for virtual LRQ to become real
CMPL: Wait_no_real_srq                                    = issue hold as a store waits for virtual SRQ to become real
CMPL: Wait_lmq_reject_issue_hold                          = issue hold as a LSU op after LMQ reject while wait for wakeup
CMPL: Wait_emq_reject_issue_hold                          = issue hold as a LSU op after erat reject while wait for wakeup
CMPL: Wait_ntc_rejecting_issue_hold                       = issue hold since next to finish op has not issued recentlly
CMPL: Wait_load_miss                                      = waiting on a load miss
CMPL: Wait_load_hit_reload                                = waiting on a load miss for which this load merged in
                                                            the LMQ with (Load Hit Reload)
CMPL: Wait_load_for_hit_store_path                        = waiting for store forward
CMPL: Wait_lwarx_gps_complete                             = waiting for lwarx to complete
CMPL: Wait_stwcx_gps_complete                             = waiting for stwcx to complete
CMPL: Wait_sync_gps_complete                              = waiting for sync to complete
CMPL: Wait_completion_serializer                          = waiting to become next to complete (NTC)

............................ pipeline_empty  ............ = this mode of counting is when no groups are in the
                                                            system (between dispatch and completion)
CMPL: Wait_for_ifetch                                     = waiting for ifetch (cache or translation miss)
CMPL: Wait_for_dispatch_requirements                      = waiting for dispatch requirements to be satisfied
CMPL: Wait_for_re_ifetch_on_branch_mis_predict            = sum of waiting for a re-ifetch after a branch 
                                                            mispredict flush for one of these branch types
                                                            (can include subsequent cache or translation miss)
CMPL:    unconditional_immediate                          = unconditional immediate
CMPL:    conditional_immediate                            = conditional immediate
CMPL:    unconditional_link                               = unconditional link
CMPL:    conditional_link                                 = conditional link
CMPL:    unconditional_count                              = unconditional count
CMPL:    conditional_count                                = conditional count
CMPL: Wait_for_re_ifetch_on_other_flushes                 = sum of waiting for a re-ifetch after one of the
                                                            following types of flushes
                                                            (can include subsequent cache or translation miss)
CMPL:    load_hit_store_same_grp_overlap_or_no_sdq        = load hit store in the same group with address not
                                                            contained or store data was not ready
CMPL:    load_value_mispredict                            = misaligned store flush
CMPL:    store_hit_load_same_grp                          = store hit load in the same group
CMPL:    store_hit_load_diff_grp                          = store hit load different group
CMPL:    lwarx_hits_later_load_same_line                  = lwarx hits later load in the same line
CMPL:    lwarx_hits_later_lwarx                           = lwarx hits older lwarx
CMPL:    isync_on_context_switch                          = isync flushed due to seeing a context switch
CMPL:    flush_misalligned_load                           = misaligned load

............................ pipeline_refill ............ = this mode of counting is when there is a group waiting
                                                            to complete but there are no stall
                                                            reasons for the group so the delay is simply due to
                                                            refilling the pipeline
CMPL: No_wait_after_dispatch_grp                          = sum of the below reasons (basically the last reason
                                                            before this group became NTC)
CMPL:    trace_start                                      = initial startup (includes icache misses or i-translation
                                                            misses suffered by the first group)
CMPL:    ifetch_miss_and..                                = refilling after ifetch miss, translation miss or spr
                                                            scorebaording
CMPL:    br_wrong_guess_flushes                           = refilling after a mispredict branch flush
CMPL:    all_non_branch_flushes                           = refilling after all other flushes (LSU,sync...)
CMPL:    logjam                                           = refilling due to the decode pipe being held due to a
                                                            dispatch hold by another group
CMPL:    spr_reader_waits_for_writer_dispatched           = refilling due to a SPR reader who had to wait at dispatch
                                                            for a writer to finish
CMPL:    isync_dispatched                                 = refilling after dispatching an isync
CMPL:    sync_dispatched                                  = refilling after dispatching a sync
CMPL:    other_waits_at_dispatch_for_req                  = refilling due to another group being held at dispatch
                                                            waiting for requirements

CMPL: Complete_current_grp                                = every cycle in which a group completed is counted here
CMPL: CPI----------------------------------- X  inst Y    = X = CPI and Y = number of architected instructions completed
CMPL: Total_internal_inst                    W  time Z    = W = internal op count and Z = total number of cycles executed





IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL

 Completion_Unit_CPI_STACK___________________________________CPI________CYC 
 _________________________________________________________________________

............................. pipeline_contention..............................
 CMPL: Wait_for_dispatch_requirements                      0.02461     123029
 CMPL: Wait_for_execution_unit                             0.23181    1159027
 CMPL:      cr_unit/vmx_unit                                 0.00000          0
 CMPL:      br_unit                                          0.00707      35326
 CMPL:      fpu_unit                                         0.00000          0
 CMPL:      fxu_unit                                         0.02513     125656
 CMPL:      lsu_unit                                         0.19962     998045
 CMPL: Wait_for_sources                                    0.14162     708075
 CMPL:      cant_use_dispatch_bypass                         0.10325     516254
 CMPL:      written_by_br                                    0.00000          0
 CMPL:      written_by_cr                                    0.00125       6271
 CMPL:      written_by_fp                                    0.00000          0
 CMPL:      written_by_fp_load                               0.00000          0
 CMPL:      written_by_fx                                    0.01870      93510
 CMPL:      written_by_fx_store_agen                         0.00193       9632
 CMPL:      written_by_fx_store_data                         0.00000          0
 CMPL:      written_by_fx_load                               0.01562      78086
 CMPL:      written_by_vmx                                   0.00086       4322
 CMPL: Wait_for_serializer_to_be_next_group                0.00000          0
 CMPL: Wait_for_next_to_finish_to_issue                    0.00000          0
 CMPL: Wait_store_data_wait_after_agen_issue               0.00000          0
 CMPL: Wait_for_agen                                       0.00289      14469
 CMPL:      result_bus_busy_store                            0.00002         77
 CMPL:      result_bus_busy_load                             0.00255      12725
 CMPL:      erat_dir_update_store                            0.00030       1480
 CMPL:      erat_dir_update_load                             0.00004        187
 CMPL:      L1D_dir_update_load_store                        0.00000          0
 CMPL:      retry_issue_constraints                          0.00000          0
 CMPL: Wait_for_translation                                0.05267     263355
 CMPL:      erat_miss_store                                  0.02474     123712
 CMPL:      tlb_miss_store                                   0.02732     136579
 CMPL:      erat_miss_load                                   0.00039       1963
 CMPL:      tlb_miss_load                                    0.00022       1101
 CMPL:      erat_miss_store_guarded                          0.00000          0
 CMPL:      tlb_miss_store_guarded                           0.00000          0
 CMPL:      erat_miss_load_guarded                           0.00000          0
 CMPL:      tlb_miss_load_guarded                            0.00000          0
 CMPL: Wait_load_rejected                                  0.01389      69468
 CMPL:      load_hit_dcbz                                    0.00005        236
 CMPL:      load_hit_stwcx                                   0.00000          0
 CMPL:      load_hit_lwarx                                   0.00000          0
 CMPL:      lwarx_hit_earlier_lwarx                          0.00000          0
 CMPL:      load_hit_store_diff_grp_contained_sdq_not_ready  0.00002        112
 CMPL:      load_hit_store_diff_grp_overlap_not_contained    0.00216      10786
 CMPL:      load_defers_to_prefetch                          0.00000          0
 CMPL:      store_defers_to_prefetch                         0.00000          0
 CMPL:      load_hit_reload_lmq_full                         0.01047      52340
 CMPL:      load_hit_reload_both_from_same_side              0.00000          0
 CMPL:      load_hit_reload_store_invalidated                0.00075       3761
 CMPL:      load_hit_reload_sector_already_came              0.00002        100
 CMPL:      load_hit_reload_on_same_cycle                    0.00000          0
 CMPL:      load_miss_congruence_class_busy                  0.00000          0
 CMPL:      load_miss_with_addr_compare_other_side_cyc       0.00000          0
 CMPL:      load_miss_all_lmqs_used                          0.00043       2133
 CMPL:      load_miss_2nd_gps_request_this_cycle_side        0.00000          0
 CMPL:      load_issued_with_virtual_lrq                     0.00000          0
 CMPL:      store_issued_with_virtual_srq                    0.00000          0
 CMPL:      load_miss_while_load_ntc_rejecting               0.00000          0
 CMPL: Wait_reject_fp_results_bus_busy                     0.00000          0
 CMPL: Wait_reject_fx_results_bus_busy                     0.00002        103
 CMPL: Wait_no_real_lrq                                    0.00000          0
 CMPL: Wait_no_real_srq                                    0.00045       2253
 CMPL: Wait_lmq_reject_issue_hold                          0.01064      53192
 CMPL: Wait_emq_reject_issue_hold                          0.23339    1166910
 CMPL: Wait_ntc_rejecting_issue_hold                       0.00000          0
 CMPL: Wait_load_miss                                      0.30436    1521724
 CMPL: Wait_load_hit_reload                                0.00000          0
 CMPL: Wait_load_for_hit_store_path                        0.00002        120
 CMPL: Wait_lwarx_gps_complete                             0.00000          0
 CMPL: Wait_stwcx_gps_complete                             0.00000          0
 CMPL: Wait_sync_gps_complete                              0.00000          0
 CMPL: Wait_completion_serializer                          0.00000          0

............................. pipeline_empty  ..............................
 CMPL: Wait_for_ifetch_in_pipe                             0.01485      74258
 CMPL: Wait_for_ifetch_in_pipe_stall                       0.02336     116819
 CMPL: Wait_for_ifetch_translate                           0.00025       1253
 CMPL: Wait_for_ifetch_miss                                0.00117       5835
 CMPL: Wait_for_ifetch_other                               0.00027       1334
 CMPL: Wait_for_re_ifetch_on_branch_mis_predict            0.00239      11957
 CMPL:    unconditional_immediate                             0.00000          0
 CMPL:    conditional_immediate                               0.00222      11092
 CMPL:    unconditional_link                                  0.00017        865
 CMPL:    conditional_link                                    0.00000          0
 CMPL:    unconditional_count                                 0.00000          0
 CMPL:    conditional_count                                   0.00000          0
 CMPL: Wait_for_re_ifetch_on_other_flushes                 0.00152       7586
 CMPL:    load_hit_store_same_grp_overlap_or_no_sdq           0.00005        255
 CMPL:    mis_store+scv_etc                                   0.00000          0
 CMPL:    store_hit_load_same_grp                             0.00000          0
 CMPL:    store_hit_load_diff_grp                             0.00000          0
 CMPL:    lwarx_hits_later_load_same_line                     0.00000          0
 CMPL:    lwarx_hits_later_lwarx                              0.00000          0
 CMPL:    isync_on_context_switch                             0.00000          0
 CMPL:    flush_misalligned_load                              0.00147       7331

............................. pipeline_refill ..............................
 CMPL: No_wait_after_dispatch_grp                          0.48951    2447462
 CMPL:    trace_start                                         0.00009        432
 CMPL:    ifetch_miss_and..                                   0.40495    2024661
 CMPL:    br_wrong_guess_flushes                              0.01816      90785
 CMPL:    all_non_branch_flushes                              0.00038       1918
 CMPL:    logjam                                              0.06361     318042
 CMPL:    spr_reader_waits_for_writer_dispatched              0.00000          0
 CMPL:    isync_dispatched                                    0.00000          0
 CMPL:    sync_dispatched                                     0.00000          0
 CMPL:    other_waits_at_dispatch_for_req                     0.00000          0

 CMPL: Complete_current_grp                                0.00000          0
 CMPL: CPI---------------------------------------          1.54971 inst  4999803

 CMPL: Total_internal_inst                                 6485891 time  7748230


 CMPL: Old Complete_current_grp                                0.46374    2318587

IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL

 arch inst 5000001  time 7748824.000000 
 trace 0 lpar 0 completed arch 5000001 int 6486121 
   cumulative total lines from mem  130341 core0 130341 
   cumulative total lines to   mem  113430 core0 113430 
   split CPI ------------------------------------          3.00000 
 CMPL: CPI---------------------------------------          1.54976 
 trace ended on max inst 5000000 at time 7748825.000000
