

================================================================
== Vivado HLS Report for 'sample_iterator_get_offset'
================================================================
* Date:           Thu Apr 17 08:58:47 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        oil_plainc_hls
* Solution:       solution_spartan3
* Product family: spartan3a spartan3a_fpv5 
* Target device:  xc3s200avq100-5


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   1.00|      1.16|        0.13|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   18|   18|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+------+----------+
|       Name      | BRAM_18K|  FF  |  LUT | MULT18x18|
+-----------------+---------+------+------+----------+
|Expression       |        -|     -|     -|         -|
|FIFO             |        -|     -|     -|         -|
|Instance         |        -|     -|     -|         -|
|Memory           |        -|     -|     -|         -|
|Multiplexer      |        -|     -|     -|         -|
|Register         |        -|     -|     -|         -|
|ShiftMemory      |        -|     -|     -|         -|
+-----------------+---------+------+------+----------+
|Total            |        0|     0|     0|         0|
+-----------------+---------+------+------+----------+
|Available        |       16|  3584|  3584|        16|
+-----------------+---------+------+------+----------+
|Utilization (%)  |        0|     0|     0|         0|
+-----------------+---------+------+------+----------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 1
  Pipeline-0: II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
* FSM state operations: 

 <State 1>: 0.88ns
ST_1: sample_length8 [1/1] 0.00ns
:6  %sample_length8 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sample_length)

ST_1: sample_buffer_size7 [1/1] 0.00ns
:7  %sample_buffer_size7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sample_buffer_size)

ST_1: i_sample_read [1/1] 0.00ns
:8  %i_sample_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %i_sample)

ST_1: i_index_read [1/1] 0.00ns
:9  %i_index_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %i_index)

ST_1: tmp [1/1] 0.00ns
:10  %tmp = zext i16 %i_index_read to i32

ST_1: indices_stride_addr [1/1] 0.00ns
:14  %indices_stride_addr = getelementptr i8* %indices_stride, i32 %tmp

ST_1: indices_stride_load_req [1/1] 0.88ns
:15  %indices_stride_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i8P(i8* %indices_stride_addr, i32 1)


 <State 2>: 0.88ns
ST_2: indices_stride_addr_read [1/1] 0.88ns
:16  %indices_stride_addr_read = call i8 @_ssdm_op_Read.ap_bus.i8P(i8* %indices_stride_addr)


 <State 3>: 0.82ns
ST_3: tmp_cast [1/1] 0.00ns
:17  %tmp_cast = zext i8 %indices_stride_addr_read to i24

ST_3: tmp_6_cast [1/1] 0.00ns
:18  %tmp_6_cast = zext i16 %i_sample_read to i24

ST_3: tmp_7 [9/9] 0.82ns
:19  %tmp_7 = mul i24 %tmp_6_cast, %tmp_cast


 <State 4>: 0.82ns
ST_4: tmp_7 [8/9] 0.82ns
:19  %tmp_7 = mul i24 %tmp_6_cast, %tmp_cast


 <State 5>: 0.82ns
ST_5: tmp_7 [7/9] 0.82ns
:19  %tmp_7 = mul i24 %tmp_6_cast, %tmp_cast


 <State 6>: 0.82ns
ST_6: tmp_7 [6/9] 0.82ns
:19  %tmp_7 = mul i24 %tmp_6_cast, %tmp_cast


 <State 7>: 0.82ns
ST_7: tmp_7 [5/9] 0.82ns
:19  %tmp_7 = mul i24 %tmp_6_cast, %tmp_cast


 <State 8>: 0.82ns
ST_8: tmp_7 [4/9] 0.82ns
:19  %tmp_7 = mul i24 %tmp_6_cast, %tmp_cast


 <State 9>: 0.82ns
ST_9: tmp_7 [3/9] 0.82ns
:19  %tmp_7 = mul i24 %tmp_6_cast, %tmp_cast


 <State 10>: 0.88ns
ST_10: indices_begin_addr [1/1] 0.00ns
:11  %indices_begin_addr = getelementptr i32* %indices_begin, i32 %tmp

ST_10: indices_begin_load_req [1/1] 0.88ns
:12  %indices_begin_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %indices_begin_addr, i32 1)

ST_10: tmp_7 [2/9] 0.82ns
:19  %tmp_7 = mul i24 %tmp_6_cast, %tmp_cast


 <State 11>: 0.88ns
ST_11: indices_begin_addr_read [1/1] 0.88ns
:13  %indices_begin_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %indices_begin_addr)

ST_11: tmp_7 [1/9] 0.82ns
:19  %tmp_7 = mul i24 %tmp_6_cast, %tmp_cast


 <State 12>: 1.16ns
ST_12: tmp_7_cast [1/1] 0.00ns
:20  %tmp_7_cast = zext i24 %tmp_7 to i32

ST_12: offset [8/8] 1.16ns
:21  %offset = add i32 %tmp_7_cast, %indices_begin_addr_read


 <State 13>: 1.16ns
ST_13: offset [7/8] 1.16ns
:21  %offset = add i32 %tmp_7_cast, %indices_begin_addr_read


 <State 14>: 1.16ns
ST_14: offset [6/8] 1.16ns
:21  %offset = add i32 %tmp_7_cast, %indices_begin_addr_read


 <State 15>: 1.16ns
ST_15: offset [5/8] 1.16ns
:21  %offset = add i32 %tmp_7_cast, %indices_begin_addr_read


 <State 16>: 1.16ns
ST_16: offset [4/8] 1.16ns
:21  %offset = add i32 %tmp_7_cast, %indices_begin_addr_read


 <State 17>: 1.16ns
ST_17: offset [3/8] 1.16ns
:21  %offset = add i32 %tmp_7_cast, %indices_begin_addr_read


 <State 18>: 1.16ns
ST_18: offset [2/8] 1.16ns
:21  %offset = add i32 %tmp_7_cast, %indices_begin_addr_read


 <State 19>: 1.16ns
ST_19: stg_50 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i16* %indices_samples, [1 x i8]* @p_str1132, [7 x i8]* @p_str38, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132)

ST_19: stg_51 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBus(i16* %indices_samples, [7 x i8]* @p_str35, i32 0, i32 0, i32 0, [1 x i8]* @p_str1132)

ST_19: stg_52 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i32* %indices_begin, i8* %indices_stride, [1 x i8]* @p_str1132, [7 x i8]* @p_str38, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132)

ST_19: stg_53 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(i16 %sample_length, [1 x i8]* @p_str1132, [7 x i8]* @p_str39, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [17 x i8]* @p_str40)

ST_19: stg_54 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i32 %sample_buffer_size, [1 x i8]* @p_str1132, [7 x i8]* @p_str39, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [17 x i8]* @p_str40)

ST_19: stg_55 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBus(i32* %indices_begin, i8* %indices_stride, [7 x i8]* @p_str35, i32 0, i32 0, i32 0, [1 x i8]* @p_str1132)

ST_19: offset [1/8] 1.16ns
:21  %offset = add i32 %tmp_7_cast, %indices_begin_addr_read

ST_19: stg_57 [1/1] 0.00ns
:22  ret i32 %offset



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
