[globcfg]
data_width = 32
address_width = 16
regmap_path = regs.yaml

[sv_module]
path = regs.sv
read_filler = 0
interface = axil
generator = SystemVerilog

[csv]
path = regs.csv
custom_param = 42
generator = custom_generator.py::CsvGenerator
