/*
 * /sound/soc/samsung/exynos/codecs/s5m3500x-register.h
 *
 * ALSA SoC Audio Layer - Samsung Codec Driver
 *
 * Copyright (C) 2024 Samsung Electronics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef _S5M3500X_REGISTER_H
#define _S5M3500X_REGISTER_H

/*
 * Helper macros for creating bitmasks
 */

#define MASK(width, shift)	(((0x1 << (width)) - 1) << shift)
#define VALUE(v, shift)	(v << shift)

/*
 * Register Map
 */

/* Interrupt Register */
#define S5M3500X_001_IRQ1						0x0001
#define S5M3500X_002_IRQ2						0x0002
#define S5M3500X_003_IRQ3						0x0003
#define S5M3500X_004_IRQ4						0x0004
#define S5M3500X_005_IRQ5						0x0005
#define S5M3500X_006_IRQ6						0x0006

#define S5M3500X_008_IRQ1M						0x0008
#define S5M3500X_009_IRQ2M						0x0009
#define S5M3500X_00A_IRQ3M						0x000A
#define S5M3500X_00B_IRQ4M						0x000B
#define S5M3500X_00C_IRQ5M						0x000C
#define S5M3500X_00D_IRQ6M						0x000D
#define S5M3500X_00F_LV_IRQ						0x000F

/* Clock & Reset */
#define S5M3500X_010_CLKGATE0					0x0010
#define S5M3500X_011_CLKGATE1					0x0011
#define S5M3500X_012_CLKGATE2					0x0012
#define S5M3500X_013_CLKGATE3					0x0013
#define S5M3500X_014_RESETB0					0x0014
#define S5M3500X_015_RESETB1					0x0015
#define S5M3500X_016_CLK_MODE_SEL0				0x0016
#define S5M3500X_017_CLK_MODE_SEL1				0x0017
#define S5M3500X_018_PWAUTO_AD					0x0018
#define S5M3500X_019_PWAUTO_DA					0x0019
#define S5M3500X_01A_COM_OTP_TEST				0x001A
#define S5M3500X_01B_COM_OTP_ADRL				0x001B
#define S5M3500X_01C_COM_OTP_ADRH				0x001C
#define S5M3500X_01D_COM_OTP_DATA				0x001D
#define S5M3500X_01E_COM_OTP_REGADD0			0x001E
#define S5M3500X_01F_COM_OTP_REGADD1			0x001F

/* Digital Audio Interface */
#define S5M3500X_020_IF_FORM1					0x0020
#define S5M3500X_021_IF_FORM2					0x0021
#define S5M3500X_022_IF_FORM3					0x0022
#define S5M3500X_023_IF_FORM4					0x0023
#define S5M3500X_024_IF_FORM5					0x0024
#define S5M3500X_025_IF_LOOPBACK				0x0025
#define S5M3500X_026_IF_CK0						0x0026
#define S5M3500X_027_IF_CK1						0x0027
#define S5M3500X_028_IF_CK2						0x0028
#define S5M3500X_029_IF_FORM6					0x0029
#define S5M3500X_02F_GPIO_ST					0x002F

/* Recording Path Digital */
#define S5M3500X_030_ADC1						0x0030
#define S5M3500X_031_ADC2						0x0031
#define S5M3500X_033_ADC3						0x0033
#define S5M3500X_034_AD_VOLL					0x0034
#define S5M3500X_035_AD_VOLR					0x0035
#define S5M3500X_037_AD_HPF						0x0037
#define S5M3500X_038_AD_TRIM					0x0038
#define S5M3500X_039_AD_TRIM					0x0039
#define S5M3500X_03A_AD_VOL						0x003A
#define S5M3500X_03B_AD_NS_DET0				0x003B
#define S5M3500X_03C_AD_NS_DET1				0x003C
#define S5M3500X_03D_AD_OFFSETL				0x003D
#define S5M3500X_03E_AD_OFFSETR				0x003E

/* Playback Path Digital */
#define S5M3500X_040_PLAY_MODE					0x0040
#define S5M3500X_041_PLAY_VOLL					0x0041
#define S5M3500X_042_PLAY_VOLR					0x0042
#define S5M3500X_044_PLAY_MIX0					0x0044
#define S5M3500X_045_PLAY_MIX1					0x0045
#define S5M3500X_046_PLAY_MIX2					0x0046
#define S5M3500X_047_TRIM_DAC0					0x0047
#define S5M3500X_048_TRIM_DAC1					0x0048
#define S5M3500X_049_OFFSET_CTR				0x0049
#define S5M3500X_04A_HPL_OFFMSK0				0x004A
#define S5M3500X_04B_HPL_OFFMSK1				0x004B
#define S5M3500X_04C_HPL_OFFMSK2				0x004C
#define S5M3500X_04D_HPR_OFFMSK0				0x004D
#define S5M3500X_04E_HPR_OFFMSK1				0x004E
#define S5M3500X_04F_HPR_OFFMSK2				0x004F

/* Adaptive Volume Control */
#define S5M3500X_050_AVC1						0x0050
#define S5M3500X_051_AVC2						0x0051
#define S5M3500X_052_AVC3						0x0052
#define S5M3500X_053_AVC4						0x0053
#define S5M3500X_054_AVC5						0x0054
#define S5M3500X_055_AVC6						0x0055
#define S5M3500X_056_AVC7						0x0056
#define S5M3500X_057_AVC8						0x0057
#define S5M3500X_058_AVC9						0x0058
#define S5M3500X_059_AVC10						0x0059
#define S5M3500X_05A_AVC11						0x005A
#define S5M3500X_05B_AVC12						0x005B
#define S5M3500X_05C_AVC13						0x005C
#define S5M3500X_05D_AVC14						0x005D
#define S5M3500X_05E_AVC15						0x005E
#define S5M3500X_05F_AVC16						0x005F

#define S5M3500X_060_AVC17						0x0060
#define S5M3500X_061_AVC18						0x0061
#define S5M3500X_062_AVC19						0x0062
#define S5M3500X_063_AVC20						0x0063
#define S5M3500X_064_AVC21						0x0064
#define S5M3500X_065_AVC22						0x0065
#define S5M3500X_066_AVC23						0x0066
#define S5M3500X_067_AVC24						0x0067
#define S5M3500X_068_AVC25						0x0068
#define S5M3500X_069_AVC26						0x0069
#define S5M3500X_06A_AVC27						0x006A
#define S5M3500X_06B_AVC28						0x006B
#define S5M3500X_06C_AVC29						0x006C
#define S5M3500X_06D_AVC30						0x006D
#define S5M3500X_06E_AVC31						0x006E
#define S5M3500X_06F_AVC32						0x006F

#define S5M3500X_070_AVC33						0x0070
#define S5M3500X_071_AVC34						0x0071
#define S5M3500X_072_AVC35						0x0072
#define S5M3500X_073_AVC36						0x0073
#define S5M3500X_074_AVC37						0x0074
#define S5M3500X_075_AVC38						0x0075
#define S5M3500X_076_AVC39						0x0076
#define S5M3500X_077_AVC40						0x0077
#define S5M3500X_078_AVC41						0x0078
#define S5M3500X_079_AVC42						0x0079
#define S5M3500X_07A_AVC43						0x007A
#define S5M3500X_07B_AVC44						0x007B
#define S5M3500X_07C_OCPCTRL0					0x007C
#define S5M3500X_07D_OCPCTRL1					0x007D
#define S5M3500X_07E_AVC45						0x007E
#define S5M3500X_07F_AVC46						0x007F

/* IRQ for LV */
#define S5M3500X_080_ANA_INTR					0x0080
#define S5M3500X_081_NOISE_INTR_POS			0x0081
#define S5M3500X_082_I2S_INTR					0x0082
#define S5M3500X_083_VTS_INTR_POS				0x0083
#define S5M3500X_084_VTS_INTR_NEG				0x0084
#define S5M3500X_085_ASEQ_INTR_POS				0x0085
#define S5M3500X_086_ASEQ_INTR_NEG				0x0086
#define S5M3500X_087_OCP_INTR_POS				0x0087
#define S5M3500X_088_OCP_INTR_NEG				0x0088
#define S5M3500X_089_ANA_INTR_MASK				0x0089
#define S5M3500X_08A_NOISE_INTR_MASK			0x008A
#define S5M3500X_08B_I2S_INTR_MASK				0x008B
#define S5M3500X_08C_VTS_INTR_MASK				0x008C
#define S5M3500X_08D_ASEQ_INTR_MASK			0x008D
#define S5M3500X_08E_OCP_INTR_MASK				0x008E
#define S5M3500X_08F_NOISE_INTR_NEG			0x008F

/* Digital DSM COntrol */
#define S5M3500X_093_DSM_CON1					0x0093
#define S5M3500X_094_DSM_CON2					0x0094
#define S5M3500X_095_DSM_CON3					0x0095
#define S5M3500X_096_DSM_CON4					0x0096
#define S5M3500X_097_CP2_HOLD					0x0097
#define S5M3500X_098_GPIO1_CON					0x0098
#define S5M3500X_099_GPIO2_CON					0x0099
#define S5M3500X_09A_GPIO3_CON					0x009A
#define S5M3500X_09B_DSM_MONL					0x009B
#define S5M3500X_09C_DSM_MONR					0x009C
#define S5M3500X_09D_AVC_DWA_OFF_THRES		0x009D
#define S5M3500X_09E_GPIO123_CON				0x009E

/* Auto Sequence Control */
#define S5M3500X_0A0_AMU_CTRL1					0x00A0
#define S5M3500X_0A1_AMU_CTRL2					0x00A1
#define S5M3500X_0A2_AMU_CTRL3					0x00A2
#define S5M3500X_0A3_AMU_CTRL4					0x00A3
#define S5M3500X_0A4_AMU_CTRL5					0x00A4
#define S5M3500X_0A5_AMU_CTRL6					0x00A5
#define S5M3500X_0A6_AMU_CTRL7					0x00A6
#define S5M3500X_0A7_AMU_CTRL8					0x00A7
#define S5M3500X_0A8_AMU_CTRL9					0x00A8
#define S5M3500X_0A9_AMU_CTRL10				0x00A9
#define S5M3500X_0AA_AMU_CTRL11				0x00AA
#define S5M3500X_0AB_AMU_CTRL12				0x00AB
#define S5M3500X_0AC_AMU_CTRL13				0x00AC
#define S5M3500X_0AD_AMU_CTRL14				0x00AD
#define S5M3500X_0AE_RESERVED					0x00AE

#define S5M3500X_0B0_TEST_CTRL1				0x00B0
#define S5M3500X_0B1_TEST_CTRL2				0x00B1
#define S5M3500X_0B2_TEST_CTRL3				0x00B2
#define S5M3500X_0B3_TEST_CTRL4				0x00B3
#define S5M3500X_0B4_TEST_CTRL5				0x00B4
#define S5M3500X_0B5_TEST_CTRL6				0x00B5
#define S5M3500X_0B6_TEST_CTRL7				0x00B6
#define S5M3500X_0B7_TEST_CTRL8				0x00B7
#define S5M3500X_0B8_TEST_CTRL9				0x00B8
#define S5M3500X_0B9_TEST_CTRL10				0x00B9
#define S5M3500X_0BA_TEST_CTRL11				0x00BA

/* Headphone Management Unit Control */
#define S5M3500X_0C0_ACTR_JD1					0x00C0
#define S5M3500X_0C1_ACTR_JD2					0x00C1
#define S5M3500X_0C2_ACTR_JD3					0x00C2
#define S5M3500X_0C3_ACTR_JD4					0x00C3
#define S5M3500X_0C4_ACTR_JD5					0x00C4
#define S5M3500X_0C5_ACTR_MCB1					0x00C5
#define S5M3500X_0C6_ACTR_MCB2					0x00C6
#define S5M3500X_0C7_ACTR_MCB3					0x00C7
#define S5M3500X_0C8_ACTR_MCB4					0x00C8
#define S5M3500X_0C9_ACTR_MCB5					0x00C9
#define S5M3500X_0CA_ACTR_MCB6					0x00CA
#define S5M3500X_0CB_RESERVED					0x00CB
#define S5M3500X_0CC_RESERVED					0x00CC
#define S5M3500X_0CD_RESERVED					0x00CD

#define S5M3500X_0D1_RESERVED					0x00D1
#define S5M3500X_0D2_RESERVED					0x00D2
#define S5M3500X_0D3_RESERVED					0x00D3
#define S5M3500X_0D4_DCTR_TEST4				0x00D4
#define S5M3500X_0D5_DCTR_TEST5				0x00D5
#define S5M3500X_0D6_DCTR_TEST6				0x00D6
#define S5M3500X_0D7_RESERVED					0x00D7
#define S5M3500X_0D8_DCTR_DBNC1				0x00D8
#define S5M3500X_0D9_DCTR_DBNC2				0x00D9
#define S5M3500X_0DA_DCTR_DBNC3				0x00DA
#define S5M3500X_0DB_DCTR_DBNC4				0x00DB
#define S5M3500X_0DC_DCTR_DBNC5				0x00DC
#define S5M3500X_0DD_DCTR_DBNC6				0x00DD
#define S5M3500X_0DF_RESERVED					0x00DF

#define S5M3500X_0E0_DCTR_FSM1					0x00E0
#define S5M3500X_0E1_DCTR_FSM2					0x00E1
#define S5M3500X_0E2_RESERVED					0x00E2
#define S5M3500X_0E3_RESERVED					0x00E3
#define S5M3500X_0E4_RESERVED					0x00E4
#define S5M3500X_0E5_RESERVED					0x00E5
#define S5M3500X_0E6_RESERVED					0x00E6
#define S5M3500X_0E7_RESERVED					0x00E7

#define S5M3500X_0F0_STATUS1					0x00F0
#define S5M3500X_0F1_STATUS2					0x00F1
#define S5M3500X_0F2_STATUS3					0x00F2
#define S5M3500X_0F3_STATUS4					0x00F3
#define S5M3500X_0F4_STATUS5					0x00F4
#define S5M3500X_0F5_STATUS6					0x00F5
#define S5M3500X_0F9_STATUS10					0x00F9
#define S5M3500X_0FA_STATUS11					0x00FA
#define S5M3500X_0FB_STATUS12					0x00FB
#define S5M3500X_0FD_ACTR_GP					0x00FD
#define S5M3500X_0FE_DCTR_GP1					0x00FE
#define S5M3500X_0FF_DCTR_GP2					0x00FF

/* Analog Clock & Reference & CP Control */
#define S5M3500X_100_CTRL_REF1					0x0100
#define S5M3500X_101_CTRL_REF2					0x0101
#define S5M3500X_105_AD_CLK0					0x0105
#define S5M3500X_106_DA_CLK0					0x0106
#define S5M3500X_107_DA_CLK1					0x0107
#define S5M3500X_108_DA_CP0						0x0108
#define S5M3500X_109_DA_CP1						0x0109
#define S5M3500X_10A_DA_CP2						0x010A
#define S5M3500X_10B_DA_CP3						0x010B
#define S5M3500X_10C_DA_CP4						0x010C
#define S5M3500X_10D_DA_CP5						0x010D
#define S5M3500X_10E_DA_CP6						0x010E
#define S5M3500X_10F_DA_CP7						0x010F

/* Analog Recording Path Control */
#define S5M3500X_110_CTRL_MIC1					0x0110
#define S5M3500X_111_CTRL_MIC2					0x0111
#define S5M3500X_112_CTRL_MIC3					0x0112
#define S5M3500X_113_CTRL_MIC4					0x0113
#define S5M3500X_114_CTRL_MIC5					0x0114
#define S5M3500X_115_CTRL_MIC6					0x0115
#define S5M3500X_116_CTRL_MIC7					0x0116
#define S5M3500X_117_CTRL_MIC8					0x0117
#define S5M3500X_118_CTRL_MIC9					0x0118
#define S5M3500X_119_CTRL_MIC10				0x0119
#define S5M3500X_11A_CTRL_MIC11				0x011A
#define S5M3500X_11B_CTRL_MIC12				0x011B
#define S5M3500X_11C_CTRL_MIC13				0x011C
#define S5M3500X_11D_CTRL_MIC14				0x011D
#define S5M3500X_11E_CTRL_MIC15				0x011E
#define S5M3500X_11F_CTRL_MIC16				0x011F
#define S5M3500X_120_CTRL_MIC17				0x0120
#define S5M3500X_121_CTRL_MIC18				0x0121

/* Analog Playback Path Control */
#define S5M3500X_130_CTRL_RXREF1				0x0130
#define S5M3500X_131_CTRL_RXREF2				0x0131
#define S5M3500X_132_CTRL_IDAC1				0x0132
#define S5M3500X_133_CTRL_IDAC2				0x0133
#define S5M3500X_134_CTRL_IDAC3				0x0134
#define S5M3500X_135_CTRL_IDAC4				0x0135
#define S5M3500X_136_CTRL_IDAC5				0x0136
#define S5M3500X_137_CTRL_IDAC6				0x0137
#define S5M3500X_138_CTRL_HP1					0x0138
#define S5M3500X_139_CTRL_HP2					0x0139
#define S5M3500X_13A_CTRL_HP3					0x013A
#define S5M3500X_13B_CTRL_HP4					0x013B
#define S5M3500X_13C_CTRL_HP5					0x013C
#define S5M3500X_13D_CTRL_HP6					0x013D
#define S5M3500X_13E_CTRL_HP7					0x013E
#define S5M3500X_13F_CTRL_HP8					0x013F
#define S5M3500X_140_CTRL_HP9					0x0140
#define S5M3500X_141_CTRL_HP10					0x0141
#define S5M3500X_142_CTRL_HP11					0x0142
#define S5M3500X_143_CTRL_HP12					0x0143
#define S5M3500X_144_CTRL_HP13					0x0144
#define S5M3500X_145_CTRL_HP14					0x0145
#define S5M3500X_146_CTRL_HP15					0x0146
#define S5M3500X_148_CTRL_EP1					0x0148
#define S5M3500X_149_CTRL_EP2					0x0149
#define S5M3500X_14A_CTRL_EP3					0x014A
#define S5M3500X_14B_CTRL_EP4					0x014B
#define S5M3500X_14C_CTRL_EP5					0x014C
#define S5M3500X_14D_CTRL_EP6					0x014D
#define S5M3500X_14E_CTRL_OVP1					0x014E
#define S5M3500X_14F_CTRL_OVP2					0x014F

/* Analog Read Register */
#define S5M3500X_150_ANA_RO0					0x0150
#define S5M3500X_151_ANA_RO1					0x0151
#define S5M3500X_152_ANA_RO2					0x0152
#define S5M3500X_153_ANA_RO3					0x0153
#define S5M3500X_154_ANA_RO4					0x0154
#define S5M3500X_155_ANA_RO5					0x0155
#define S5M3500X_156_ANA_RO6					0x0156
#define S5M3500X_157_ANA_RO7					0x0157
#define S5M3500X_158_ANA_RO8					0x0158
#define S5M3500X_159_ANA_RO9					0x0159
#define S5M3500X_15A_ANA_RO10					0x015A
#define S5M3500X_15B_ANA_RO11					0x015B
#define S5M3500X_15C_ANA_RO12					0x015C
#define S5M3500X_15D_ANA_RO13					0x015D
#define S5M3500X_15E_ANA_RO14					0x015E
#define S5M3500X_15F_ANA_RO15					0x015F
#define S5M3500X_160_ANA_RO16					0x0160

/* OTP Register for Offset Calibration */
#define S5M3500X_200_HPL_OFFSET0					0x0200
#define S5M3500X_201_HPL_OFFSET1					0x0201
#define S5M3500X_202_HPL_OFFSET2					0x0202
#define S5M3500X_203_HPL_OFFSET3					0x0203
#define S5M3500X_204_HPL_OFFSET4					0x0204
#define S5M3500X_205_HPL_OFFSET5					0x0205
#define S5M3500X_206_HPL_OFFSET6					0x0206
#define S5M3500X_207_HPL_OFFSET7					0x0207
#define S5M3500X_208_HPL_OFFSET8					0x0208
#define S5M3500X_209_HPL_OFFSET9					0x0209
#define S5M3500X_20A_HPL_OFFSET10					0x020A
#define S5M3500X_20B_HPL_OFFSET11					0x020B
#define S5M3500X_20C_HPL_OFFSET12					0x020C
#define S5M3500X_20D_HPL_OFFSET13					0x020D
#define S5M3500X_20E_HPL_OFFSET14					0x020E
#define S5M3500X_20F_HPL_OFFSET15					0x020F
#define S5M3500X_210_HPL_OFFSET16					0x0210
#define S5M3500X_211_HPL_OFFSET17					0x0211
#define S5M3500X_212_HPL_OFFSET18					0x0212
#define S5M3500X_213_HPL_OFFSET19					0x0213
#define S5M3500X_214_HPL_OFFSET20					0x0214
#define S5M3500X_215_HPL_OFFSET_S0					0x0215
#define S5M3500X_216_HPL_OFFSET_S1					0x0216
#define S5M3500X_217_HPL_OFFSET_S2					0x0217

#define S5M3500X_218_HPR_OFFSET0					0x0218
#define S5M3500X_219_HPR_OFFSET1					0x0219
#define S5M3500X_21A_HPR_OFFSET2					0x021A
#define S5M3500X_21B_HPR_OFFSET3					0x021B
#define S5M3500X_21C_HPR_OFFSET4					0x021C
#define S5M3500X_21D_HPR_OFFSET5					0x021D
#define S5M3500X_21E_HPR_OFFSET6					0x021E
#define S5M3500X_21F_HPR_OFFSET7					0x021F
#define S5M3500X_220_HPR_OFFSET8					0x0220
#define S5M3500X_221_HPR_OFFSET9					0x0221
#define S5M3500X_222_HPR_OFFSET10					0x0222
#define S5M3500X_223_HPR_OFFSET11					0x0223
#define S5M3500X_224_HPR_OFFSET12					0x0224
#define S5M3500X_225_HPR_OFFSET13					0x0225
#define S5M3500X_226_HPR_OFFSET14					0x0226
#define S5M3500X_227_HPR_OFFSET15					0x0227
#define S5M3500X_228_HPR_OFFSET16					0x0228
#define S5M3500X_229_HPR_OFFSET17					0x0229
#define S5M3500X_22A_HPR_OFFSET18					0x022A
#define S5M3500X_22B_HPR_OFFSET19					0x022B
#define S5M3500X_22C_HPR_OFFSET20					0x022C
#define S5M3500X_22D_HPR_OFFSET_S0					0x022D
#define S5M3500X_22E_HPR_OFFSET_S1					0x022E
#define S5M3500X_22F_HPR_OFFSET_S2					0x022F

#define S5M3500X_230_DSM_OFFSETL					0x0230
#define S5M3500X_231_DSM_OFFSETR					0x0231
#define S5M3500X_232_DSM_OFFSET_RANGE				0x0232
#define S5M3500X_233_AD_TRIM0						0x0233
#define S5M3500X_234_AD_TRIM1						0x0234
#define S5M3500X_235_REF_TRIM						0x0235
#define S5M3500X_236_HP_TRIM0						0x0236
#define S5M3500X_237_HP_TRIM1						0x0237
#define S5M3500X_238_HP_TRIM2						0x0238
#define S5M3500X_239_GPADC_TRIM					0x0239
#define S5M3500X_23A_CHIP_ID1						0x023A
#define S5M3500X_23B_CHIP_ID2						0x023B
#define S5M3500X_23C_CHIP_ID3						0x023C
#define S5M3500X_23D_CHIP_ID4						0x023D
#define S5M3500X_23E_CHIP_ID5						0x023E
#define S5M3500X_23F_CHIP_ID6						0x023F


/* S5M3500X_001_IRQ1 */
#define ST_JO_R_SHIFT								7
#define ST_JO_R_WIDTH								1
#define ST_JO_R_MASK									MASK(ST_JO_R_WIDTH, ST_JO_R_SHIFT)
#define ST_JO_R										VALUE(1, ST_JO_R_SHIFT)

#define ST_C_JI_R_SHIFT								6
#define ST_C_JI_R_WIDTH								1
#define ST_C_JI_R_MASK								MASK(ST_C_JI_R_WIDTH, ST_C_JI_R_SHIFT)
#define ST_C_JI_R										VALUE(1, ST_C_JI_R_SHIFT)

#define ST_S_JI_R_SHIFT								5
#define ST_S_JI_R_WIDTH								1
#define ST_S_JI_R_MASK								MASK(ST_S_JI_R_WIDTH, ST_S_JI_R_SHIFT)
#define ST_S_JI_R										VALUE(1, ST_S_JI_R_SHIFT)

#define ST_WTP_R_SHIFT								4
#define ST_WTP_R_WIDTH								1
#define ST_WTP_R_MASK								MASK(ST_WTP_R_WIDTH, ST_WTP_R_SHIFT)
#define ST_WTP_R										VALUE(1, ST_WTP_R_SHIFT)


/* S5M3500X_002_IRQ2 */
#define INT_WT_JACK_R_SHIFT							7
#define INT_WT_JACK_R_WIDTH							1
#define INT_WT_JACK_R_MASK							MASK(INT_WT_JACK_R_WIDTH, INT_WT_JACK_R_SHIFT)
#define INT_WT_JACK_R								VALUE(1, INT_WT_JACK_R_SHIFT)

#define POLE_CHK_R_SHIFT							6
#define POLE_CHK_R_WIDTH							1
#define POLE_CHK_R_MASK								MASK(POLE_CHK_R_WIDTH, POLE_CHK_R_SHIFT)
#define POLE_CHK_R									VALUE(1, POLE_CHK_R_SHIFT)

#define GP_AVG_DONE_R_SHIFT							5
#define GP_AVG_DONE_R_WIDTH							1
#define GP_AVG_DONE_R_MASK							MASK(GP_AVG_DONE_R_WIDTH, GP_AVG_DONE_R_SHIFT)
#define GP_AVG_DONE_R								VALUE(1, GP_AVG_DONE_R_SHIFT)

#define INT_JACK_HIGH_IMP_SHIFT					2
#define INT_JACK_HIGH_IMP_WIDTH					1
#define INT_JACK_HIGH_IMP_MASK						MASK(INT_JACK_HIGH_IMP_WIDTH, INT_JACK_HIGH_IMP_SHIFT)
#define INT_JACK_HIGH_IMP							VALUE(1, INT_JACK_HIGH_IMP_SHIFT)

#define INT_JACK_MID_IMP_SHIFT						1
#define INT_JACK_MID_IMP_WIDTH						1
#define INT_JACK_MID_IMP_MASK						MASK(INT_JACK_MID_IMP_WIDTH, INT_JACK_MID_IMP_SHIFT)
#define INT_JACK_MID_IMP							VALUE(1, INT_JACK_MID_IMP_SHIFT)

#define INT_JACK_LOW_IMP_SHIFT						0
#define INT_JACK_LOW_IMP_WIDTH						1
#define INT_JACK_LOW_IMP_MASK						MASK(INT_JACK_LOW_IMP_WIDTH, INT_JACK_LOW_IMP_SHIFT)
#define INT_JACK_LOW_IMP							VALUE(1, INT_JACK_LOW_IMP_SHIFT)


/* S5M3500X_003_IRQ3 */
#define A2D_JACK_R_SHIFT							5
#define A2D_JACK_R_WIDTH							1
#define A2D_JACK_R_MASK								MASK(A2D_JACK_R_WIDTH, A2D_JACK_R_SHIFT)
#define A2D_JACK_R									VALUE(1, A2D_JACK_R_SHIFT)

#define A2D_GDET_R_SHIFT							4
#define A2D_GDET_R_WIDTH							1
#define A2D_GDET_R_MASK								MASK(A2D_GDET_R_WIDTH, A2D_GDET_R_SHIFT)
#define A2D_GDET_R									VALUE(1, A2D_GDET_R_SHIFT)

#define ANT_MDET_R_SHIFT							3
#define ANT_MDET_R_WIDTH							1
#define ANT_MDET_R_MASK								MASK(ANT_MDET_R_WIDTH, ANT_MDET_R_SHIFT)
#define ANT_MDET_R									VALUE(1, ANT_MDET_R_SHIFT)

#define ANT_MDET2_R_SHIFT							2
#define ANT_MDET2_R_WIDTH							1
#define ANT_MDET2_R_MASK							MASK(ANT_MDET2_R_WIDTH, ANT_MDET2_R_SHIFT)
#define ANT_MDET2_R									VALUE(1, ANT_MDET2_R_SHIFT)

#define ANT_LDET_R_SHIFT							1
#define ANT_LDET_R_WIDTH							1
#define ANT_LDET_R_MASK								MASK(ANT_LDET_R_WIDTH, ANT_LDET_R_SHIFT)
#define ANT_LDET_R									VALUE(1, ANT_LDET_R_SHIFT)

#define BTN_DET_R_SHIFT								0
#define BTN_DET_R_WIDTH								1
#define BTN_DET_R_MASK								MASK(BTN_DET_R_WIDTH, BTN_DET_R_SHIFT)
#define BTN_DET_R										VALUE(1, BTN_DET_R_SHIFT)


/* S5M3500X_005_IRQ5 */
#define OCP_STAT_IRQ_R_SHIFT						4
#define OCP_STAT_IRQ_R_WIDTH						1
#define OCP_STAT_IRQ_R_MASK							MASK(OCP_STAT_IRQ_R_SHIFT, OCP_STAT_IRQ_R_SHIFT)
#define OCP_STAT_IRQ_R								VALUE(1, OCP_STAT_IRQ_R_SHIFT)

#define ASEQ_STAT_IRQ_R_SHIFT						3
#define ASEQ_STAT_IRQ_R_WIDTH						1
#define ASEQ_STAT_IRQ_R_MASK						MASK(ASEQ_STAT_IRQ_R_WIDTH, ASEQ_STAT_IRQ_R_SHIFT)
#define ASEQ_STAT_IRQ_R								VALUE(1, ASEQ_STAT_IRQ_R_SHIFT)

#define I2S_ERR_IRQ_R_SHIFT							2
#define I2S_ERR_IRQ_R_WIDTH							1
#define I2S_ERR_IRQ_R_MASK							MASK(I2S_ERR_IRQ_R_WIDTH, I2S_ERR_IRQ_R_SHIFT)
#define I2S_ERR_IRQ_R								VALUE(1, I2S_ERR_IRQ_R_SHIFT)

#define NOISE_IRQ_R_SHIFT							1
#define NOISE_IRQ_R_WIDTH							1
#define NOISE_IRQ_R_MASK							MASK(NOISE_IRQ_R_WIDTH, NOISE_IRQ_R_SHIFT)
#define NOISE_IRQ_R									VALUE(1, NOISE_IRQ_R_SHIFT)

#define ANA_IRQ_R_SHIFT								0
#define ANA_IRQ_R_WIDTH								1
#define ANA_IRQ_R_MASK								MASK(ANA_IRQ_R_WIDTH, ANA_IRQ_R_SHIFT)
#define ANA_IRQ_R										VALUE(1, ANA_IRQ_R_SHIFT)


/* S5M3500X_006_IRQ6 */
#define OCP_STAT_IRQ_F_SHIFT						4
#define OCP_STAT_IRQ_F_WIDTH						1
#define OCP_STAT_IRQ_F_MASK							MASK(OCP_STAT_IRQ_F_WIDTH, OCP_STAT_IRQ_F_SHIFT)
#define OCP_STAT_IRQ_F								VALUE(1, OCP_STAT_IRQ_F_SHIFT)

#define ASEQ_STAT_IRQ_F_SHIFT						3
#define ASEQ_STAT_IRQ_F_WIDTH						1
#define ASEQ_STAT_IRQ_F_MASK						MASK(ASEQ_STAT_IRQ_F_WIDTH, ASEQ_STAT_IRQ_F_SHIFT)
#define ASEQ_STAT_IRQ_F								VALUE(1, ASEQ_STAT_IRQ_F_SHIFT)

#define I2S_ERR_IRQ_F_SHIFT							2
#define I2S_ERR_IRQ_F_WIDTH							1
#define I2S_ERR_IRQ_F_MASK							MASK(I2S_ERR_IRQ_F_WIDTH, I2S_ERR_IRQ_F_SHIFT)
#define I2S_ERR_IRQ_F								VALUE(1, I2S_ERR_IRQ_F_SHIFT)

#define NOISE_IRQ_F_SHIFT							1
#define NOISE_IRQ_F_WIDTH							1
#define NOISE_IRQ_F_MASK							MASK(NOISE_IRQ_F_WIDTH, NOISE_IRQ_F_SHIFT)
#define NOISE_IRQ_F									VALUE(1, NOISE_IRQ_F_SHIFT)

#define ANA_IRQ_F_SHIFT								0
#define ANA_IRQ_F_WIDTH								1
#define ANA_IRQ_F_MASK								MASK(ANA_IRQ_F_WIDTH, ANA_IRQ_F_SHIFT)
#define ANA_IRQ_F										VALUE(1, ANA_IRQ_F_SHIFT)


/* S5M3500X_008_IRQ1M */
#define ST_JO_R_M_SHIFT								7
#define ST_JO_R_M_WIDTH								1
#define ST_JO_R_M_MASK								MASK(ST_JO_R_M_WIDTH, ST_JO_R_M_SHIFT)
#define ST_JO_R_M										VALUE(1, ST_JO_R_M_SHIFT)

#define ST_C_JI_R_M_SHIFT							6
#define ST_C_JI_R_M_WIDTH							1
#define ST_C_JI_R_M_MASK							MASK(ST_C_JI_R_M_WIDTH, ST_C_JI_R_M_SHIFT)
#define ST_C_JI_R_M									VALUE(1, ST_C_JI_R_M_SHIFT)

#define ST_S_JI_R_M_SHIFT							5
#define ST_S_JI_R_M_WIDTH							1
#define ST_S_JI_R_M_MASK							MASK(ST_S_JI_R_M_WIDTH, ST_S_JI_R_M_SHIFT)
#define ST_S_JI_R_M									VALUE(1, ST_S_JI_R_M_SHIFT)

#define ST_WTP_R_M_SHIFT							4
#define ST_WTP_R_M_WIDTH							1
#define ST_WTP_R_M_MASK								MASK(ST_WTP_R_M_WIDTH, ST_WTP_R_M_SHIFT)
#define ST_WTP_R_M									VALUE(1, ST_WTP_R_M_SHIFT)

#define ST_BTN_IDLE_R_M_SHIFT						3
#define ST_BTN_IDLE_R_M_WIDTH						1
#define ST_BTN_IDLE_R_M_MASK						MASK(ST_BTN_IDLE_R_M_WIDTH, ST_BTN_IDLE_R_M_SHIFT)
#define ST_BTN_IDLE_R_M								VALUE(1, ST_BTN_IDLE_R_M_SHIFT)

#define ST_BTN_RELEASE_R_M_SHIFT					2
#define ST_BTN_RELEASE_R_M_WIDTH					1
#define ST_BTN_RELEASE_R_M_MASK					MASK(ST_BTN_RELEASE_R_M_WIDTH, ST_BTN_RELEASE_R_M_SHIFT)
#define ST_BTN_RELEASE_R_M							VALUE(1, ST_BTN_RELEASE_R_M_SHIFT)

#define ST_BTN_PRESS_R_M_SHIFT						1
#define ST_BTN_PRESS_R_M_WIDTH						1
#define ST_BTN_PRESS_R_M_MASK						MASK(ST_BTN_PRESS_R_M_WIDTH, ST_BTN_PRESS_R_M_SHIFT)
#define ST_BTN_PRESS_R_M							VALUE(1, ST_BTN_PRESS_R_M_SHIFT)


/* S5M3500X_009_IRQ2M */
#define INT_WT_JACK_R_M_SHIFT						7
#define INT_WT_JACK_R_M_WIDTH						1
#define INT_WT_JACK_R_M_MASK						MASK(INT_WT_JACK_R_M_WIDTH, INT_WT_JACK_R_M_SHIFT)
#define INT_WT_JACK_R_M								VALUE(1, INT_WT_JACK_R_M_SHIFT)

#define POLE_CHK_R_M_SHIFT							6
#define POLE_CHK_R_M_WIDTH							1
#define POLE_CHK_R_M_MASK							MASK(POLE_CHK_R_M_WIDTH, POLE_CHK_R_M_SHIFT)
#define POLE_CHK_R_M									VALUE(1, POLE_CHK_R_M_SHIFT)

#define GP_AVG_DONE_R_M_SHIFT						5
#define GP_AVG_DONE_R_M_WIDTH						1
#define GP_AVG_DONE_R_M_MASK						MASK(GP_AVG_DONE_R_M_WIDTH, GP_AVG_DONE_R_M_SHIFT)
#define GP_AVG_DONE_R_M								VALUE(1, GP_AVG_DONE_R_M_SHIFT)

#define INT_JACK_HIGH_IMP_M_SHIFT					2
#define INT_JACK_HIGH_IMP_M_WIDTH					1
#define INT_JACK_HIGH_IMP_M_MASK					MASK(INT_JACK_HIGH_IMP_M_WIDTH, INT_JACK_HIGH_IMP_M_SHIFT)
#define INT_JACK_HIGH_IMP_M							VALUE(1, INT_JACK_HIGH_IMP_M_SHIFT)

#define INT_JACK_MID_IMP_M_SHIFT					1
#define INT_JACK_MID_IMP_M_WIDTH					1
#define INT_JACK_MID_IMP_M_MASK					MASK(INT_JACK_MID_IMP_M_WIDTH, INT_JACK_MID_IMP_M_SHIFT)
#define INT_JACK_MID_IMP_M							VALUE(1, INT_JACK_MID_IMP_M_SHIFT)

#define INT_JACK_LOW_IMP_M_SHIFT					0
#define INT_JACK_LOW_IMP_M_WIDTH					1
#define INT_JACK_LOW_IMP_M_MASK					MASK(INT_JACK_LOW_IMP_M_WIDTH, INT_JACK_LOW_IMP_M_SHIFT)
#define INT_JACK_LOW_IMP_M							VALUE(1, INT_JACK_LOW_IMP_M_SHIFT)

/* S5M3500X_00A_IRQ3M */
#define A2D_JACK_R_M_SHIFT							5
#define A2D_JACK_R_M_WIDTH							1
#define A2D_JACK_R_M_MASK							MASK(A2D_JACK_R_M_WIDTH, A2D_JACK_R_M_SHIFT)
#define A2D_JACK_R_M									VALUE(1, A2D_JACK_R_M_SHIFT)

#define A2D_GDET_R_M_SHIFT							4
#define A2D_GDET_R_M_WIDTH							1
#define A2D_GDET_R_M_MASK							MASK(A2D_GDET_R_M_WIDTH, A2D_GDET_R_M_SHIFT)
#define A2D_GDET_R_M									VALUE(1, A2D_GDET_R_M_SHIFT)

#define ANT_MDET_R_M_SHIFT							3
#define ANT_MDET_R_M_WIDTH							1
#define ANT_MDET_R_M_MASK							MASK(ANT_MDET_R_M_WIDTH, ANT_MDET_R_M_SHIFT)
#define ANT_MDET_R_M									VALUE(1, ANT_MDET_R_M_SHIFT)

#define ANT_MDET2_R_M_SHIFT							2
#define ANT_MDET2_R_M_WIDTH							1
#define ANT_MDET2_R_M_MASK							MASK(ANT_MDET2_R_M_WIDTH, ANT_MDET2_R_M_SHIFT)
#define ANT_MDET2_R_M								VALUE(1, ANT_MDET2_R_M_SHIFT)

#define ANT_LDET_R_M_SHIFT							1
#define ANT_LDET_R_M_WIDTH							1
#define ANT_LDET_R_M_MASK							MASK(ANT_LDET_R_M_WIDTH, ANT_LDET_R_M_SHIFT)
#define ANT_LDET_R_M									VALUE(1, ANT_LDET_R_M_SHIFT)

#define BTN_DET_R_M_SHIFT							0
#define BTN_DET_R_M_WIDTH							1
#define BTN_DET_R_M_MASK							MASK(BTN_DET_R_M_WIDTH, BTN_DET_R_M_SHIFT)
#define BTN_DET_R_M									VALUE(1, BTN_DET_R_M_SHIFT)

/* S5M3500X_00C_IRQ5M */
#define OCP_STAT_IRQ_R_M_SHIFT						4
#define OCP_STAT_IRQ_R_M_WIDTH						1
#define OCP_STAT_IRQ_R_M_MASK						MASK(OCP_STAT_IRQ_R_M_WIDTH, OCP_STAT_IRQ_R_M_SHIFT)
#define OCP_STAT_IRQ_R_M							VALUE(1, OCP_STAT_IRQ_R_M_SHIFT)

#define ASEQ_STAT_IRQ_R_M_SHIFT					3
#define ASEQ_STAT_IRQ_R_M_WIDTH					1
#define ASEQ_STAT_IRQ_R_M_MASK						MASK(ASEQ_STAT_IRQ_R_M_WIDTH, ASEQ_STAT_IRQ_R_M_SHIFT)
#define ASEQ_STAT_IRQ_R_M							VALUE(1, ASEQ_STAT_IRQ_R_M_SHIFT)

#define I2S_ERR_IRQ_R_M_SHIFT						2
#define I2S_ERR_IRQ_R_M_WIDTH						1
#define I2S_ERR_IRQ_R_M_MASK						MASK(I2S_ERR_IRQ_R_M_WIDTH, I2S_ERR_IRQ_R_M_SHIFT)
#define I2S_ERR_IRQ_R_M								VALUE(1, I2S_ERR_IRQ_R_M_SHIFT)

#define NOISE_IRQ_R_M_SHIFT							1
#define NOISE_IRQ_R_M_WIDTH							1
#define NOISE_IRQ_R_M_MASK							MASK(NOISE_IRQ_R_M_WIDTH, NOISE_IRQ_R_M_SHIFT)
#define NOISE_IRQ_R_M								VALUE(1, NOISE_IRQ_R_M_SHIFT)

#define ANA_IRQ_R_M_SHIFT							0
#define ANA_IRQ_R_M_WIDTH							1
#define ANA_IRQ_R_M_MASK							MASK(ANA_IRQ_R_M_WIDTH, ANA_IRQ_R_M_SHIFT)
#define ANA_IRQ_R_M									VALUE(1, ANA_IRQ_R_M_SHIFT)

/* S5M3500X_00D_IRQ6M */
#define OCP_STAT_IRQ_F_M_SHIFT						4
#define OCP_STAT_IRQ_F_M_WIDTH						1
#define OCP_STAT_IRQ_F_M_MASK						MASK(OCP_STAT_IRQ_F_M_WIDTH, OCP_STAT_IRQ_F_M_SHIFT)
#define OCP_STAT_IRQ_F_M							VALUE(1, OCP_STAT_IRQ_F_M_SHIFT)

#define ASEQ_STAT_IRQ_F_M_SHIFT					3
#define ASEQ_STAT_IRQ_F_M_WIDTH					1
#define ASEQ_STAT_IRQ_F_M_MASK						MASK(ASEQ_STAT_IRQ_F_M_WIDTH, ASEQ_STAT_IRQ_F_M_SHIFT)
#define ASEQ_STAT_IRQ_F_M							VALUE(1, ASEQ_STAT_IRQ_F_M_SHIFT)

#define I2S_ERR_IRQ_F_M_SHIFT						2
#define I2S_ERR_IRQ_F_M_WIDTH						1
#define I2S_ERR_IRQ_F_M_MASK						MASK(I2S_ERR_IRQ_F_M_WIDTH, I2S_ERR_IRQ_F_M_SHIFT)
#define I2S_ERR_IRQ_F_M								VALUE(1, I2S_ERR_IRQ_F_M_SHIFT)

#define NOISE_IRQ_F_M_SHIFT							1
#define NOISE_IRQ_F_M_WIDTH							1
#define NOISE_IRQ_F_M_MASK							MASK(NOISE_IRQ_F_M_WIDTH, NOISE_IRQ_F_M_SHIFT)
#define NOISE_IRQ_F_M								VALUE(1, NOISE_IRQ_F_M_SHIFT)

#define ANA_IRQ_F_M_SHIFT							0
#define ANA_IRQ_F_M_WIDTH							1
#define ANA_IRQ_F_M_MASK							MASK(ANA_IRQ_F_M_WIDTH, ANA_IRQ_F_M_SHIFT)
#define ANA_IRQ_F_M									VALUE(1, ANA_IRQ_F_M_SHIFT)

/* S5M3500X_010_CLKGATE0 */
#define ACC_CLK_GATE_SHIFT							7
#define ACC_CLK_GATE_WIDTH							1
#define ACC_CLK_GATE_MASK							MASK(ACC_CLK_GATE_WIDTH, ACC_CLK_GATE_SHIFT)
#define ACC_CLK_GATE_ENABLE							VALUE(1, ACC_CLK_GATE_SHIFT)

#define OVP_CLK_GATE_SHIFT							6
#define OVP_CLK_GATE_WIDTH							1
#define OVP_CLK_GATE_MASK							MASK(OVP_CLK_GATE_WIDTH, OVP_CLK_GATE_SHIFT)
#define OVP_CLK_GATE_ENABLE							VALUE(1, OVP_CLK_GATE_SHIFT)

#define SEQ_CLK_GATE_SHIFT							5
#define SEQ_CLK_GATE_WIDTH							1
#define SEQ_CLK_GATE_MASK							MASK(SEQ_CLK_GATE_WIDTH, SEQ_CLK_GATE_SHIFT)
#define SEQ_CLK_GATE_ENABLE							VALUE(1, SEQ_CLK_GATE_SHIFT)

#define AVC_CLK_GATE_SHIFT							4
#define AVC_CLK_GATE_WIDTH							1
#define AVC_CLK_GATE_MASK							MASK(AVC_CLK_GATE_WIDTH, AVC_CLK_GATE_SHIFT)
#define AVC_CLK_GATE_ENABLE							VALUE(1, AVC_CLK_GATE_SHIFT)

#define CED_CLK_GATE_SHIFT							3
#define CED_CLK_GATE_WIDTH							1
#define CED_CLK_GATE_MASK							MASK(CED_CLK_GATE_WIDTH, CED_CLK_GATE_SHIFT)
#define CED_CLK_GATE_ENABLE							VALUE(1, CED_CLK_GATE_SHIFT)

#define ADC_CLK_GATE_SHIFT							2
#define ADC_CLK_GATE_WIDTH							1
#define ADC_CLK_GATE_MASK							MASK(ADC_CLK_GATE_WIDTH, ADC_CLK_GATE_SHIFT)
#define ADC_CLK_GATE_ENABLE							VALUE(1, ADC_CLK_GATE_SHIFT)

#define DAC_CLK_GATE_SHIFT							1
#define DAC_CLK_GATE_WIDTH							1
#define DAC_CLK_GATE_MASK							MASK(DAC_CLK_GATE_WIDTH, DAC_CLK_GATE_SHIFT)
#define DAC_CLK_GATE_ENABLE							VALUE(1, DAC_CLK_GATE_SHIFT)

#define COM_CLK_GATE_SHIFT							0
#define COM_CLK_GATE_WIDTH							1
#define COM_CLK_GATE_MASK							MASK(COM_CLK_GATE_WIDTH, COM_CLK_GATE_SHIFT)
#define COM_CLK_GATE_ENABLE							VALUE(1, COM_CLK_GATE_SHIFT)

/* S5M3500X_011_CLKGATE1 */
#define DAC_CIC_CGL_SHIFT							1
#define DAC_CIC_CGL_WIDTH							1
#define DAC_CIC_CGL_MASK							MASK(DAC_CIC_CGL_WIDTH, DAC_CIC_CGL_SHIFT)
#define DAC_CIC_CGL_ENABLE							VALUE(1, DAC_CIC_CGL_SHIFT)

#define DAC_CIC_CGR_SHIFT							0
#define DAC_CIC_CGR_WIDTH							1
#define DAC_CIC_CGR_MASK							MASK(DAC_CIC_CGR_WIDTH, DAC_CIC_CGR_SHIFT)
#define DAC_CIC_CGR_ENABLE							VALUE(1, DAC_CIC_CGR_SHIFT)

/* S5M3500X_012_CLKGATE2 */
#define ADC_CIC_CGL_SHIFT							2
#define ADC_CIC_CGL_WIDTH							1
#define ADC_CIC_CGL_MASK							MASK(ADC_CIC_CGL_WIDTH, ADC_CIC_CGL_SHIFT)
#define ADC_CIC_CGL_ENABLE							VALUE(1, ADC_CIC_CGL_SHIFT)

#define ADC_CIC_CGR_SHIFT							1
#define ADC_CIC_CGR_WIDTH							1
#define ADC_CIC_CGR_MASK							MASK(ADC_CIC_CGR_WIDTH, ADC_CIC_CGR_SHIFT)
#define ADC_CIC_CGR_ENABLE							VALUE(1, ADC_CIC_CGR_SHIFT)

/* S5M3500X_014_RESETB0 */
#define AVC_RESETB_SHIFT							7
#define AVC_RESETB_WIDTH							1
#define AVC_RESETB_MASK								MASK(AVC_RESETB_WIDTH, AVC_RESETB_SHIFT)
#define AVC_RESETB_NORMAL							VALUE(1, AVC_RESETB_SHIFT)

#define ENOF_RESETDAC_SHIFT							6
#define ENOF_RESETDAC_WIDTH							1
#define ENOF_RESETDAC_MASK							MASK(ENOF_RESETDAC_WIDTH, ENOF_RESETDAC_SHIFT)
#define ENOF_RESETDAC_NORMAL						VALUE(1, ENOF_RESETDAC_SHIFT)

#define RSTB_ADC_SHIFT								5
#define RSTB_ADC_WIDTH								1
#define RSTB_ADC_MASK								MASK(RSTB_ADC_WIDTH, RSTB_ADC_SHIFT)
#define RSTB_ADC_NORMAL								VALUE(1, RSTB_ADC_SHIFT)

#define RSTB_DAC_DSM_SHIFT							4
#define RSTB_DAC_DSM_WIDTH							1
#define RSTB_DAC_DSM_MASK							MASK(RSTB_DAC_DSM_WIDTH, RSTB_DAC_DSM_SHIFT)
#define RSTB_DAC_DSM_NORMAL							VALUE(1, RSTB_DAC_DSM_SHIFT)

#define ADC_RESETB_SHIFT							3
#define ADC_RESETB_WIDTH							1
#define ADC_RESETB_MASK								MASK(ADC_RESETB_WIDTH, ADC_RESETB_SHIFT)
#define ADC_RESETB_NORMAL							VALUE(1, ADC_RESETB_SHIFT)

#define DAC_RESETB_SHIFT							2
#define DAC_RESETB_WIDTH							1
#define DAC_RESETB_MASK								MASK(DAC_RESETB_WIDTH, DAC_RESETB_SHIFT)
#define DAC_RESETB_NORMAL							VALUE(1, DAC_RESETB_SHIFT)

#define CORE_RESETB_SHIFT							1
#define CORE_RESETB_WIDTH							1
#define CORE_RESETB_MASK							MASK(CORE_RESETB_WIDTH, CORE_RESETB_SHIFT)
#define CORE_RESETB_NORMAL							VALUE(1, CORE_RESETB_SHIFT)

#define SYSTEM_RESETB_SHIFT							0
#define SYSTEM_RESETB_WIDTH							1
#define SYSTEM_RESETB_MASK							MASK(SYSTEM_RESETB_WIDTH, SYSTEM_RESETB_SHIFT)
#define SYSTEM_RESETB_NORMAL						VALUE(1, SYSTEM_RESETB_SHIFT)

/* S5M3500X_015_RESETB1 */
#define ACC_RESETB_SHIFT							7
#define ACC_RESETB_WIDTH							1
#define ACC_RESETB_MASK								MASK(ACC_RESETB_WIDTH, ACC_RESETB_SHIFT)
#define ACC_RESETB_NORMAL							VALUE(1, ACC_RESETB_SHIFT)

#define ACC_SMP_RESETB_FSM_SHIFT					6
#define ACC_SMP_RESETB_FSM_WIDTH					1
#define ACC_SMP_RESETB_FSM_MASK					MASK(ACC_SMP_RESETB_FSM_WIDTH, ACC_SMP_RESETB_FSM_SHIFT)
#define ACC_SMP_RESETB_FSM_NORMAL					VALUE(1, ACC_SMP_RESETB_FSM_SHIFT)

/* S5M3500X_016_CLK_MODE_SEL0 */
#define ACC_CLKSEL_SHIFT							7
#define ACC_CLKSEL_WIDTH							1
#define ACC_CLKSEL_MASK								MASK(ACC_CLKSEL_WIDTH, ACC_CLKSEL_SHIFT)
#define ACC_CLKSEL_32KHZ_CLK						VALUE(0, ACC_CLKSEL_SHIFT)
#define ACC_CLKSEL_32KHZ_MCLK						VALUE(1, ACC_CLKSEL_SHIFT)

#define ADC_FSEL_SHIFT								4
#define ADC_FSEL_WIDTH								2
#define ADC_FSEL_MASK								MASK(ADC_FSEL_WIDTH, ADC_FSEL_SHIFT)
#define ADC_FSEL_NORMAL_STEREO						VALUE(0, ADC_FSEL_SHIFT)
#define ADC_FSEL_UHQA_MONO							VALUE(0, ADC_FSEL_SHIFT)
#define ADC_FSEL_UHQA_STEREO						VALUE(1, ADC_FSEL_SHIFT)
#define ADC_FSEL_NORMAL_MONO						VALUE(2, ADC_FSEL_SHIFT)

#define DAC_DSEL_SHIFT								2
#define DAC_DSEL_WIDTH								2
#define DAC_DSEL_MASK								MASK(DAC_DSEL_WIDTH, DAC_DSEL_SHIFT)
#define DAC_DSEL_128FS								VALUE(0, DAC_DSEL_SHIFT)
#define DAC_DSEL_64FS								VALUE(1, DAC_DSEL_SHIFT)

#define DAC_FSEL_SHIFT								1
#define DAC_FSEL_WIDTH								1
#define DAC_FSEL_MASK								MASK(DAC_FSEL_WIDTH, DAC_FSEL_SHIFT)
#define DAC_FSEL_48KHZ								VALUE(0, DAC_FSEL_SHIFT)
#define DAC_FSEL_192KHZ								VALUE(1, DAC_FSEL_SHIFT)

#define AVC_CLK_SEL_SHIFT							0
#define AVC_CLK_SEL_WIDTH							1
#define AVC_CLK_SEL_MASK							MASK(AVC_CLK_SEL_WIDTH, AVC_CLK_SEL_SHIFT)
#define AVC_CLK_SEL_256FS							VALUE(0, AVC_CLK_SEL_SHIFT)
#define AVC_CLK_SEL_RESERVED						VALUE(1, AVC_CLK_SEL_SHIFT)


/* S5M3500X_018_PWAUTO_AD */
#define APW_MIC1_SHIFT								1
#define APW_MIC1_WIDTH								1
#define APW_MIC1_MASK								MASK(APW_MIC1_WIDTH, APW_MIC1_SHIFT)
#define APW_MIC1_ENABLE								VALUE(1, APW_MIC1_SHIFT)

#define APW_MIC2_SHIFT								0
#define APW_MIC2_WIDTH								1
#define APW_MIC2_MASK								MASK(APW_MIC2_WIDTH, APW_MIC2_SHIFT)
#define APW_MIC2_ENABLE								VALUE(1, APW_MIC2_SHIFT)

/* S5M3500X_019_PWAUTO_DA */
#define APW_HP_SHIFT									1
#define APW_HP_WIDTH									1
#define APW_HP_MASK									MASK(APW_HP_WIDTH, APW_HP_SHIFT)
#define APW_HP_ENABLE								VALUE(1, APW_HP_SHIFT)

#define APW_EP_SHIFT									0
#define APW_EP_WIDTH									1
#define APW_EP_MASK									MASK(APW_EP_WIDTH, APW_EP_SHIFT)
#define APW_EP_ENABLE								VALUE(1, APW_EP_SHIFT)

/* S5M3500X_020_IF_FORM1 */
#define I2S_DF_SHIFT									4
#define I2S_DF_WIDTH									3
#define I2S_DF_MASK									MASK(I2S_DF_WIDTH, I2S_DF_SHIFT)
#define I2S_DF_I2S_F									VALUE(0, I2S_DF_SHIFT)
#define I2S_DF_LEFT_J_F								VALUE(1, I2S_DF_SHIFT)
#define I2S_DF_RIGHT_J_F							VALUE(2, I2S_DF_SHIFT)
#define I2S_DF_PCM_S_F								VALUE(4, I2S_DF_SHIFT)

#define BCLK_POL_SHIFT								1
#define BCLK_POL_WIDTH								1
#define BCLK_POL_MASK								MASK(BCLK_POL_WIDTH, BCLK_POL_SHIFT)
#define BCLK_POL_NORMAL								VALUE(0, BCLK_POL_SHIFT)
#define BCLK_POL_INVERT								VALUE(1, BCLK_POL_SHIFT)

#define LRCLK_POL_SHIFT								0
#define LRCLK_POL_WIDTH								1
#define LRCLK_POL_MASK								MASK(LRCLK_POL_WIDTH, LRCLK_POL_SHIFT)
#define LRCLK_POL_NORMAL							VALUE(0, LRCLK_POL_SHIFT)
#define LRCLK_POL_INVERT							VALUE(1, LRCLK_POL_SHIFT)


/* S5M3500X_021_IF_FORM2 */
#define I2S_LPBK_SHIFT								6
#define I2S_LPBK_WIDTH								1
#define I2S_LPBK_MASK								MASK(I2S_LPBK_WIDTH, I2S_LPBK_SHIFT)
#define I2S_LPBK_NORMAL								VALUE(0, I2S_LPBK_SHIFT)
#define I2S_LPBK_LOOPBACK							VALUE(1, I2S_LPBK_SHIFT)

#define I2S_DL_SHIFT									0
#define I2S_DL_WIDTH									6
#define I2S_DL_MASK									MASK(I2S_DL_WIDTH, I2S_DL_SHIFT)
#define I2S_DL_16BIT									VALUE(16, I2S_DL_SHIFT)
#define I2S_DL_20BIT									VALUE(20, I2S_DL_SHIFT)
#define I2S_DL_24BIT									VALUE(24, I2S_DL_SHIFT)
#define I2S_DL_32BIT									VALUE(32, I2S_DL_SHIFT)


/* S5M3500X_022_IF_FORM3 */
#define I2S_XFS_SHIFT								0
#define I2S_XFS_WIDTH								8
#define I2S_XFS_MASK									MASK(I2S_XFS_WIDTH, I2S_XFS_SHIFT)
#define I2S_XFS_32FS									VALUE(32, I2S_XFS_SHIFT)
#define I2S_XFS_64FS									VALUE(64, I2S_XFS_SHIFT)
#define I2S_XFS_128FS								VALUE(128, I2S_XFS_SHIFT)


/* S5M3500X_023_IF_FORM4 */
#define SEL_ADC1_SHIFT								2
#define SEL_ADC1_WIDTH								2
#define SEL_ADC1_MASK								MASK(SEL_ADC1_WIDTH, SEL_ADC1_SHIFT)
#define SEL_ADC1_LEFT_CH							VALUE(0, SEL_ADC1_SHIFT)
#define SEL_ADC1_RIGHT_CH							VALUE(1, SEL_ADC1_SHIFT)
#define SEL_ADC1_LR_MIX								VALUE(2, SEL_ADC1_SHIFT)
#define SEL_ADC1_ZERO_DATA							VALUE(3, SEL_ADC1_SHIFT)

#define SEL_ADC0_SHIFT								0
#define SEL_ADC0_WIDTH								2
#define SEL_ADC0_MASK								MASK(SEL_ADC0_WIDTH, SEL_ADC0_SHIFT)
#define SEL_ADC0_LEFT_CH							VALUE(0, SEL_ADC0_SHIFT)
#define SEL_ADC0_RIGHT_CH							VALUE(1, SEL_ADC0_SHIFT)
#define SEL_ADC0_LR_MIX								VALUE(2, SEL_ADC0_SHIFT)
#define SEL_ADC0_ZERO_DATA							VALUE(3, SEL_ADC0_SHIFT)

/* S5M3500X_024_IF_FORM5 */
#define STDIN_TIE0_SHIFT							7
#define STDIN_TIE0_WIDTH							1
#define STDIN_TIE0_MASK								MASK(STDIN_TIE0_WIDTH, STDIN_TIE0_SHIFT)
#define STDIN_TIE0_ENABLE							VALUE(1, STDIN_TIE0_SHIFT)

#define STDOUT_TIE0_SHIFT							6
#define STDOUT_TIE0_WIDTH							1
#define STDOUT_TIE0_MASK							MASK(STDOUT_TIE0_WIDTH, STDOUT_TIE0_SHIFT)
#define STDOUT_TIE0_ENABLE							VALUE(1, STDOUT_TIE0_SHIFT)

#define SEL_DAC1_SHIFT								4
#define SEL_DAC1_WIDTH								2
#define SEL_DAC1_MASK								MASK(SEL_DAC1_WIDTH, SEL_DAC1_SHIFT)
#define SEL_DAC1_CH0									VALUE(0, SEL_DAC1_SHIFT)
#define SEL_DAC1_CH1									VALUE(1, SEL_DAC1_SHIFT)

#define SEL_DAC0_SHIFT								0
#define SEL_DAC0_WIDTH								2
#define SEL_DAC0_MASK								MASK(SEL_DAC0_WIDTH, SEL_DAC0_SHIFT)
#define SEL_DAC0_CH0									VALUE(0, SEL_DAC0_SHIFT)
#define SEL_DAC0_CH1									VALUE(1, SEL_DAC0_SHIFT)

/* S5M3500X_029_IF_FORM6 */
#define ADC_OUT_FORMAT_SEL_SHIFT					0
#define ADC_OUT_FORMAT_SEL_WIDTH					3
#define ADC_OUT_FORMAT_SEL_MASK					MASK(ADC_OUT_FORMAT_SEL_WIDTH, ADC_OUT_FORMAT_SEL_SHIFT)
#define ADC_OUT_FORMAT_SEL_FOTMAT1					VALUE(0, ADC_OUT_FORMAT_SEL_SHIFT)
#define ADC_OUT_FORMAT_SEL_FOTMAT2					VALUE(1, ADC_OUT_FORMAT_SEL_SHIFT)
#define ADC_OUT_FORMAT_SEL_FOTMAT3					VALUE(2, ADC_OUT_FORMAT_SEL_SHIFT)
#define ADC_OUT_FORMAT_SEL_FOTMAT4					VALUE(3, ADC_OUT_FORMAT_SEL_SHIFT)

/* S5M3500X_02F_GPIO_ST */
#define IRQB_ST_SHIFT								6
#define IRQB_ST_WIDTH								2
#define IRQB_ST_MASK									MASK(IRQB_ST_WIDTH, IRQB_ST_SHIFT)
#define IRQB_ST_4MA									VALUE(0, IRQB_ST_SHIFT)
#define IRQB_ST_8MA									VALUE(1, IRQB_ST_SHIFT)
#define IRQB_ST_12MA									VALUE(2, IRQB_ST_SHIFT)
#define IRQB_ST_16MA									VALUE(3, IRQB_ST_SHIFT)

#define I2C_10K_SHIFT								5
#define I2C_10K_WIDTH								1
#define I2C_10K_MASK									MASK(I2C_10K_WIDTH, I2C_10K_SHIFT)
#define I2C_10K_DISABLE								VALUE(1, I2C_10K_SHIFT)

#define I2C_2K_SHIFT									4
#define I2C_2K_WIDTH									1
#define I2C_2K_MASK									MASK(I2C_2K_WIDTH, I2C_2K_SHIFT)
#define I2C_2K_ENABLE								VALUE(1, I2C_2K_SHIFT)

#define SDAT_ST_SHIFT								2
#define SDAT_ST_WIDTH								2
#define SDAT_ST_MASK									MASK(SDAT_ST_WIDTH, SDAT_ST_SHIFT)
#define SDAT_ST_4MA									VALUE(0, SDAT_ST_SHIFT)
#define SDAT_ST_8MA									VALUE(1, SDAT_ST_SHIFT)
#define SDAT_ST_12MA									VALUE(2, SDAT_ST_SHIFT)
#define SDAT_ST_16MA									VALUE(3, SDAT_ST_SHIFT)

#define SDOUT_ST_SHIFT								0
#define SDOUT_ST_WIDTH								2
#define SDOUT_ST_MASK								MASK(SDOUT_ST_WIDTH, SDOUT_ST_SHIFT)
#define SDOUT_ST_4MA									VALUE(0, SDOUT_ST_SHIFT)
#define SDOUT_ST_8MA									VALUE(1, SDOUT_ST_SHIFT)
#define SDOUT_ST_12MA								VALUE(2, SDOUT_ST_SHIFT)
#define SDOUT_ST_16MA								VALUE(3, SDOUT_ST_SHIFT)

/* S5M3500X_030_ADC1 */
#define FS_SEL_SHIFT									6
#define FS_SEL_WIDTH									1
#define FS_SEL_MASK									MASK(FS_SEL_WIDTH, FS_SEL_SHIFT)
#define FS_SEL_NORMAL								VALUE(0, FS_SEL_SHIFT)
#define FS_SEL_UHQA									VALUE(1, FS_SEL_SHIFT)

#define CH_MODE_SHIFT								4
#define CH_MODE_WIDTH								2
#define CH_MODE_MASK									MASK(CH_MODE_WIDTH, CH_MODE_SHIFT)
#define CH_MODE_STEREO								VALUE(0, CH_MODE_SHIFT)
#define CH_MODE_MONO									VALUE(1, CH_MODE_SHIFT)

#define MU_TYPE_SHIFT								3
#define MU_TYPE_WIDTH								1
#define MU_TYPE_MASK									MASK(MU_TYPE_WIDTH, MU_TYPE_SHIFT)
#define MU_TYPE_SOFT_MUTE							VALUE(0, MU_TYPE_SHIFT)
#define MU_TYPE_HARD_MUTE							VALUE(1, MU_TYPE_SHIFT)

#define ADC_MUTEL_SHIFT								2
#define ADC_MUTEL_WIDTH								1
#define ADC_MUTEL_MASK								MASK(ADC_MUTEL_WIDTH, ADC_MUTEL_SHIFT)
#define ADC_MUTEL_ENABLE							VALUE(1, ADC_MUTEL_SHIFT)

#define ADC_MUTER_SHIFT								1
#define ADC_MUTER_WIDTH								1
#define ADC_MUTER_MASK								MASK(ADC_MUTER_WIDTH, ADC_MUTER_SHIFT)
#define ADC_MUTER_ENABLE							VALUE(1, ADC_MUTER_SHIFT)

/* S5M3500X_031_ADC2 */
#define SEL_INPR_SHIFT								4
#define SEL_INPR_WIDTH								3
#define SEL_INPR_MASK								MASK(SEL_INPR_WIDTH, SEL_INPR_SHIFT)
#define SEL_INPR_AMIC_RIGHT							VALUE(0, SEL_INPR_SHIFT)
#define SEL_INPR_AMIC_LEFT							VALUE(1, SEL_INPR_SHIFT)

#define SEL_INPL_SHIFT								0
#define SEL_INPL_WIDTH								3
#define SEL_INPL_MASK								MASK(SEL_INPL_WIDTH, SEL_INPL_SHIFT)
#define SEL_INPL_AMIC_LEFT							VALUE(0, SEL_INPL_SHIFT)
#define SEL_INPL_AMIC_RIGHT							VALUE(1, SEL_INPL_SHIFT)

/* S5M3500X_033_ADC3 */
#define CP_TYPE_SHIFT								2
#define CP_TYPE_WIDTH								3
#define CP_TYPE_MASK									MASK(CP_TYPE_WIDTH, CP_TYPE_SHIFT)
#define CP_TYPE_NORMAL								VALUE(0, CP_TYPE_SHIFT)
#define CP_TYPE_UHQA_WITH_LPF						VALUE(1, CP_TYPE_SHIFT)
#define CP_TYPE_UHQA_WITHOUT_LPF					VALUE(2, CP_TYPE_SHIFT)

/* S5M3500X_034_AD_VOLL */
#define DVOL_ADCL_SHIFT								0
#define DVOL_ADCL_WIDTH								8
#define DVOL_ADCL_MASK								MASK(DVOL_ADCL_WIDTH, DVOL_ADCL_SHIFT)

/* S5M3500X_035_AD_VOLR */
#define DVOL_ADCR_SHIFT								0
#define DVOL_ADCR_WIDTH								8
#define DVOL_ADCR_MASK								MASK(DVOL_ADCR_WIDTH, DVOL_ADCR_SHIFT)

/* S5M3500X_037_AD_HPF */
#define HPF_MODE_SHIFT								4
#define HPF_MODE_WIDTH								2
#define HPF_MODE_MASK								MASK(HPF_MODE_WIDTH, HPF_MODE_SHIFT)
#define HPF_MODE_MODE1								VALUE(0, HPF_MODE_SHIFT)
#define HPF_MODE_MODE2								VALUE(1, HPF_MODE_SHIFT)
#define HPF_MODE_MODE3								VALUE(2, HPF_MODE_SHIFT)
#define HPF_MODE_MODE4								VALUE(3, HPF_MODE_SHIFT)

#define HPF_ORDER_SHIFT								3
#define HPF_ORDER_WIDTH								1
#define HPF_ORDER_MASK								MASK(HPF_ORDER_WIDTH, HPF_ORDER_SHIFT)
#define HPF_ORDER_2ND								VALUE(0, HPF_ORDER_SHIFT)
#define HPF_ORDER_1ST								VALUE(1, HPF_ORDER_SHIFT)

#define HPF_ENL_SHIFT								2
#define HPF_ENL_WIDTH								1
#define HPF_ENL_MASK									MASK(HPF_ENL_WIDTH, HPF_ENL_SHIFT)
#define HPF_ENL_ENABLE								VALUE(1, HPF_ENL_SHIFT)

#define HPF_ENR_SHIFT								1
#define HPF_ENR_WIDTH								1
#define HPF_ENR_MASK									MASK(HPF_ENR_WIDTH, HPF_ENR_SHIFT)
#define HPF_ENR_ENABLE								VALUE(1, HPF_ENR_SHIFT)

/* S5M3500X_03A_AD_VOL */
#define BTN_MUTEL_SHIFT								2
#define BTN_MUTEL_WIDTH								1
#define BTN_MUTEL_MASK								MASK(BTN_MUTEL_WIDTH, BTN_MUTEL_SHIFT)
#define BTN_MUTEL_ENABLE							VALUE(1, BTN_MUTEL_SHIFT)

#define BTN_MUTER_SHIFT								1
#define BTN_MUTER_WIDTH								1
#define BTN_MUTER_MASK								MASK(BTN_MUTER_WIDTH, BTN_MUTER_SHIFT)
#define BTN_MUTER_ENABLE							VALUE(1, BTN_MUTER_SHIFT)

/* S5M3500X_040_PLAY_MODE */
#define PLAYMODE_SEL_SHIFT							4
#define PLAYMODE_SEL_WIDTH							3
#define PLAYMODE_SEL_MASK							MASK(PLAYMODE_SEL_WIDTH, PLAYMODE_SEL_SHIFT)
#define PLAYMODE_SEL_48KHZ							VALUE(0, PLAYMODE_SEL_SHIFT)
#define PLAYMODE_SEL_192KHZ							VALUE(4, PLAYMODE_SEL_SHIFT)

#define DA_SMUTEL_SHIFT								1
#define DA_SMUTEL_WIDTH								1
#define DA_SMUTEL_MASK								MASK(DA_SMUTEL_WIDTH, DA_SMUTEL_SHIFT)
#define DA_SMUTEL_ENABLE							VALUE(1, DA_SMUTEL_SHIFT)

#define DA_SMUTER_SHIFT								0
#define DA_SMUTER_WIDTH								1
#define DA_SMUTER_MASK								MASK(DA_SMUTER_WIDTH, DA_SMUTER_SHIFT)
#define DA_SMUTER_ENABLE							VALUE(1, DA_SMUTER_SHIFT)

/* S5M3500X_041_PLAY_VOLL */
#define DVOL_DAL_SHIFT								0
#define DVOL_DAL_WIDTH								8
#define DVOL_DAL_MASK								MASK(DVOL_DAL_WIDTH, DVOL_DAL_SHIFT)

/* S5M3500X_042_PLAY_VOLR */
#define DVOL_DAR_SHIFT								0
#define DVOL_DAR_WIDTH								8
#define DVOL_DAR_MASK								MASK(DVOL_DAR_WIDTH, DVOL_DAR_SHIFT)

/* S5M3500X_044_PLAY_MIX0 */
#define DAC_MIXL_SHIFT								4
#define DAC_MIXL_WIDTH								3
#define DAC_MIXL_MASK								MASK(DAC_MIXL_WIDTH, DAC_MIXL_SHIFT)
#define DAC_MIXL_DATAL								VALUE(0, DAC_MIXL_SHIFT)
#define DAC_MIXL_LRMIX_HALF							VALUE(1, DAC_MIXL_SHIFT)
#define DAC_MIXL_LRMIX								VALUE(2, DAC_MIXL_SHIFT)
#define DAC_MIXL_LRMIX_HALF_N						VALUE(3, DAC_MIXL_SHIFT)
#define DAC_MIXL_LRMIX_N							VALUE(4, DAC_MIXL_SHIFT)
#define DAC_MIXL_ZERO								VALUE(5, DAC_MIXL_SHIFT)
#define DAC_MIXL_DATAL_N							VALUE(6, DAC_MIXL_SHIFT)
#define DAC_MIXL_DATAR								VALUE(7, DAC_MIXL_SHIFT)

#define EP_FLT_SEL_SHIFT							3
#define EP_FLT_SEL_WIDTH							1
#define EP_FLT_SEL_MASK								MASK(EP_FLT_SEL_WIDTH, EP_FLT_SEL_SHIFT)
#define EP_FLT_SEL_NORMAL							VALUE(0, EP_FLT_SEL_SHIFT)
#define EP_FLT_SEL_ZERO								VALUE(1, EP_FLT_SEL_SHIFT)

#define DAC_MIXR_SHIFT								0
#define DAC_MIXR_WIDTH								3
#define DAC_MIXR_MASK								MASK(DAC_MIXR_WIDTH, DAC_MIXR_SHIFT)
#define DAC_MIXR_DATAR								VALUE(0, DAC_MIXR_SHIFT)
#define DAC_MIXR_LRMIX_HALF_N						VALUE(1, DAC_MIXR_SHIFT)
#define DAC_MIXR_LRMIX_N							VALUE(2, DAC_MIXR_SHIFT)
#define DAC_MIXR_LRMIX_HALF							VALUE(3, DAC_MIXR_SHIFT)
#define DAC_MIXR_LRMIX								VALUE(4, DAC_MIXR_SHIFT)
#define DAC_MIXR_ZERO								VALUE(5, DAC_MIXR_SHIFT)
#define DAC_MIXR_DATAR_N							VALUE(6, DAC_MIXR_SHIFT)
#define DAC_MIXR_DATAL								VALUE(7, DAC_MIXR_SHIFT)

/* S5M3500X_050_AVC1 */
#define AVC_CON_FLAG_SHIFT							6
#define AVC_CON_FLAG_WIDTH							1
#define AVC_CON_FLAG_MASK							MASK(AVC_CON_FLAG_WIDTH, AVC_CON_FLAG_SHIFT)

#define AVC_VA_FLAG_SHIFT							5
#define AVC_VA_FLAG_WIDTH							1
#define AVC_VA_FLAG_MASK							MASK(AVC_VA_FLAG_WIDTH, AVC_VA_FLAG_SHIFT)

#define AVC_MU_FLAG_SHIFT							4
#define AVC_MU_FLAG_WIDTH							1
#define AVC_MU_FLAG_MASK							MASK(AVC_MU_FLAG_WIDTH, AVC_MU_FLAG_SHIFT)

#define AVC_BYPS_SHIFT								3
#define AVC_BYPS_WIDTH								1
#define AVC_BYPS_MASK								MASK(AVC_BYPS_WIDTH, AVC_BYPS_SHIFT)
#define AVC_BYPS_ENABLE								VALUE(1, AVC_BYPS_SHIFT)

/* S5M3500X_05C_AVC13 */
#define AMUTE_MASKB_SHIFT							7
#define AMUTE_MASKB_WIDTH							1
#define AMUTE_MASKB_MASK							MASK(AMUTE_MASKB_WIDTH, AMUTE_MASKB_SHIFT)
#define AMUTE_MASKB_MASKING							VALUE(1, AMUTE_MASKB_SHIFT)

#define DMUTE_MASKB_SHIFT							3
#define DMUTE_MASKB_WIDTH							1
#define DMUTE_MASKB_MASK							MASK(DMUTE_MASKB_WIDTH, DMUTE_MASKB_SHIFT)
#define DMUTE_MASKB_MASKING							VALUE(1, DMUTE_MASKB_SHIFT)

/* S5M3500X_07C_OCPCTRL0 */
#define OCP_ENL_SHIFT								1
#define OCP_ENL_WIDTH								1
#define OCP_ENL_MASK									MASK(OCP_ENL_WIDTH, OCP_ENL_SHIFT)
#define OCP_ENL_ENABLE								VALUE(1, OCP_ENL_SHIFT)

#define OCP_ENR_SHIFT								0
#define OCP_ENR_WIDTH								1
#define OCP_ENR_MASK									MASK(OCP_ENR_WIDTH, OCP_ENR_SHIFT)
#define OCP_ENR_ENABLE								VALUE(1, OCP_ENR_SHIFT)

/* S5M3500X_0C0_ACTR_JD1 */
#define ACC_SMP_RESETB_SHIFT						7
#define ACC_SMP_RESETB_WIDTH						1
#define ACC_SMP_RESETB_MASK							MASK(ACC_SMP_RESETB_WIDTH, ACC_SMP_RESETB_SHIFT)
#define ACC_SMP_RESETB_NORMAL						VALUE(1, ACC_SMP_RESETB_SHIFT)

#define EN_IN_MDET_SHIFT							5
#define EN_IN_MDET_WIDTH							1
#define EN_IN_MDET_MASK								MASK(EN_IN_MDET_WIDTH, EN_IN_MDET_SHIFT)
#define EN_IN_MDET_ENABLE							VALUE(1, EN_IN_MDET_SHIFT)

#define PDB_BTN_DET_SHIFT							4
#define PDB_BTN_DET_WIDTH							1
#define PDB_BTN_DET_MASK							MASK(PDB_BTN_DET_WIDTH, PDB_BTN_DET_SHIFT)
#define PDB_BTN_DET_NORMAL							VALUE(1, PDB_BTN_DET_SHIFT)

#define PDB_ANT_MDET_SHIFT							3
#define PDB_ANT_MDET_WIDTH							1
#define PDB_ANT_MDET_MASK							MASK(PDB_ANT_MDET_WIDTH, PDB_ANT_MDET_SHIFT)
#define PDB_ANT_MDET_NORMAL							VALUE(1, PDB_ANT_MDET_SHIFT)

#define PDB_ANT_LDET_SHIFT							1
#define PDB_ANT_LDET_WIDTH							1
#define PDB_ANT_LDET_MASK							MASK(PDB_ANT_LDET_WIDTH, PDB_ANT_LDET_SHIFT)
#define PDB_ANT_LDET_NORMAL							VALUE(1, PDB_ANT_LDET_SHIFT)

#define PDB_JD_SHIFT									0
#define PDB_JD_WIDTH									1
#define PDB_JD_MASK									MASK(PDB_JD_WIDTH, PDB_JD_SHIFT)
#define PDB_JD_NORMAL								VALUE(1, PDB_JD_SHIFT)

/* S5M3500X_0C1_ACTR_JD2 */
#define CTRV_VTH_GDET_SHIFT							4
#define CTRV_VTH_GDET_WIDTH							3
#define CTRV_VTH_GDET_MASK							MASK(CTRV_VTH_GDET_WIDTH, CTRV_VTH_GDET_SHIFT)
#define CTRV_VTH_GDET_P675V							VALUE(0, CTRV_VTH_GDET_SHIFT)
#define CTRV_VTH_GDET_P8V							VALUE(1, CTRV_VTH_GDET_SHIFT)
#define CTRV_VTH_GDET_P9V							VALUE(2, CTRV_VTH_GDET_SHIFT)
#define CTRV_VTH_GDET_P982V							VALUE(3, CTRV_VTH_GDET_SHIFT)
#define CTRV_VTH_GDET_1P05V							VALUE(4, CTRV_VTH_GDET_SHIFT)
#define CTRV_VTH_GDET_1P11V							VALUE(5, CTRV_VTH_GDET_SHIFT)
#define CTRV_VTH_GDET_1P16V							VALUE(6, CTRV_VTH_GDET_SHIFT)
#define CTRV_VTH_GDET_1P2V							VALUE(7, CTRV_VTH_GDET_SHIFT)

#define CTRV_POP_GDET_SHIFT							0
#define CTRV_POP_GDET_WIDTH							3
#define CTRV_POP_GDET_MASK							MASK(CTRV_POP_GDET_WIDTH, CTRV_POP_GDET_SHIFT)
#define CTRV_POP_GDET_50K							VALUE(0, CTRV_POP_GDET_SHIFT)
#define CTRV_POP_GDET_100K							VALUE(1, CTRV_POP_GDET_SHIFT)
#define CTRV_POP_GDET_200K							VALUE(2, CTRV_POP_GDET_SHIFT)
#define CTRV_POP_GDET_300K							VALUE(3, CTRV_POP_GDET_SHIFT)
#define CTRV_POP_GDET_500K							VALUE(4, CTRV_POP_GDET_SHIFT)
#define CTRV_POP_GDET_1M							VALUE(5, CTRV_POP_GDET_SHIFT)
#define CTRV_POP_GDET_1P5M							VALUE(6, CTRV_POP_GDET_SHIFT)
#define CTRV_POP_GDET_2M							VALUE(7, CTRV_POP_GDET_SHIFT)

/* S5M3500X_0C2_ACTR_JD3 */
#define CTRV_VTH_LDET_SHIFT							4
#define CTRV_VTH_LDET_WIDTH							3
#define CTRV_VTH_LDET_MASK							MASK(CTRV_VTH_LDET_WIDTH, CTRV_VTH_LDET_SHIFT)
#define CTRV_VTH_LDET_P9V							VALUE(0, CTRV_VTH_LDET_SHIFT)
#define CTRV_VTH_LDET_1P0V							VALUE(1, CTRV_VTH_LDET_SHIFT)
#define CTRV_VTH_LDET_1P1V							VALUE(2, CTRV_VTH_LDET_SHIFT)
#define CTRV_VTH_LDET_1P2V							VALUE(3, CTRV_VTH_LDET_SHIFT)
#define CTRV_VTH_LDET_1P3V							VALUE(4, CTRV_VTH_LDET_SHIFT)
#define CTRV_VTH_LDET_1P4V							VALUE(5, CTRV_VTH_LDET_SHIFT)
#define CTRV_VTH_LDET_1P5V							VALUE(6, CTRV_VTH_LDET_SHIFT)
#define CTRV_VTH_LDET_1P6V							VALUE(7, CTRV_VTH_LDET_SHIFT)

#define CTRV_POP_LDET_SHIFT							0
#define CTRV_POP_LDET_WIDTH							3
#define CTRV_POP_LDET_MASK							MASK(CTRV_POP_LDET_WIDTH, CTRV_POP_LDET_SHIFT)
#define CTRV_POP_LDET_50K							VALUE(0, CTRV_POP_LDET_SHIFT)
#define CTRV_POP_LDET_100K							VALUE(1, CTRV_POP_LDET_SHIFT)
#define CTRV_POP_LDET_200K							VALUE(2, CTRV_POP_LDET_SHIFT)
#define CTRV_POP_LDET_300K							VALUE(3, CTRV_POP_LDET_SHIFT)
#define CTRV_POP_LDET_500K							VALUE(4, CTRV_POP_LDET_SHIFT)
#define CTRV_POP_LDET_1M							VALUE(5, CTRV_POP_LDET_SHIFT)
#define CTRV_POP_LDET_1P5M							VALUE(6, CTRV_POP_LDET_SHIFT)
#define CTRV_POP_LDET_2M							VALUE(7, CTRV_POP_LDET_SHIFT)

/* S5M3500X_0C3_ACTR_JD4 */
#define CTRV_REF_BTN_SHIFT							4
#define CTRV_REF_BTN_WIDTH							3
#define CTRV_REF_BTN_MASK							MASK(CTRV_REF_BTN_WIDTH, CTRV_REF_BTN_SHIFT)
#define CTRV_REF_BTN_P5V							VALUE(0, CTRV_REF_BTN_SHIFT)
#define CTRV_REF_BTN_P7V							VALUE(1, CTRV_REF_BTN_SHIFT)
#define CTRV_REF_BTN_P75V							VALUE(2, CTRV_REF_BTN_SHIFT)
#define CTRV_REF_BTN_P8V							VALUE(3, CTRV_REF_BTN_SHIFT)
#define CTRV_REF_BTN_P85V							VALUE(4, CTRV_REF_BTN_SHIFT)
#define CTRV_REF_BTN_P9V							VALUE(5, CTRV_REF_BTN_SHIFT)
#define CTRV_REF_BTN_P95V							VALUE(6, CTRV_REF_BTN_SHIFT)
#define CTRV_REF_BTN_1P15V							VALUE(7, CTRV_REF_BTN_SHIFT)

#define CTRV_ANT_VTH_LDET_SHIFT					0
#define CTRV_ANT_VTH_LDET_WIDTH					2
#define CTRV_ANT_VTH_LDET_MASK						MASK(CTRV_ANT_VTH_LDET_WIDTH, CTRV_ANT_VTH_LDET_SHIFT)
#define CTRV_ANT_VTH_LDET_18MV						VALUE(0, CTRV_ANT_VTH_LDET_SHIFT)
#define CTRV_ANT_VTH_LDET_27MV						VALUE(1, CTRV_ANT_VTH_LDET_SHIFT)
#define CTRV_ANT_VTH_LDET_35MV						VALUE(2, CTRV_ANT_VTH_LDET_SHIFT)
#define CTRV_ANT_VTH_LDET_44MV						VALUE(3, CTRV_ANT_VTH_LDET_SHIFT)

/* S5M3500X_0C4_ACTR_JD5 */
#define CTRV_REF_ANT_MDET_SHIFT					4
#define CTRV_REF_ANT_MDET_WIDTH					3
#define CTRV_REF_ANT_MDET_MASK						MASK(CTRV_REF_ANT_MDET_WIDTH, CTRV_REF_ANT_MDET_SHIFT)
#define CTRV_REF_ANT_MDET_2P375V					VALUE(0, CTRV_REF_ANT_MDET_SHIFT)
#define CTRV_REF_ANT_MDET_2P425V					VALUE(1, CTRV_REF_ANT_MDET_SHIFT)
#define CTRV_REF_ANT_MDET_2P475V					VALUE(2, CTRV_REF_ANT_MDET_SHIFT)
#define CTRV_REF_ANT_MDET_2P525V					VALUE(3, CTRV_REF_ANT_MDET_SHIFT)
#define CTRV_REF_ANT_MDET_2P575V					VALUE(4, CTRV_REF_ANT_MDET_SHIFT)
#define CTRV_REF_ANT_MDET_2P625V					VALUE(5, CTRV_REF_ANT_MDET_SHIFT)
#define CTRV_REF_ANT_MDET_2P675V					VALUE(6, CTRV_REF_ANT_MDET_SHIFT)
#define CTRV_REF_ANT_MDET_2P725V					VALUE(7, CTRV_REF_ANT_MDET_SHIFT)

#define PDB_MCB_LDO_SHIFT							3
#define PDB_MCB_LDO_WIDTH							1
#define PDB_MCB_LDO_MASK							MASK(PDB_MCB_LDO_WIDTH, PDB_MCB_LDO_SHIFT)
#define PDB_MCB_LDO_NORMAL							VALUE(1, PDB_MCB_LDO_SHIFT)

#define CTRV_MCB_LDO_SHIFT							2
#define CTRV_MCB_LDO_WIDTH							1
#define CTRV_MCB_LDO_MASK							MASK(CTRV_MCB_LDO_WIDTH, CTRV_MCB_LDO_SHIFT)
#define CTRV_MCB_LDO_3P05V							VALUE(0, CTRV_MCB_LDO_SHIFT)
#define CTRV_MCB_LDO_3P15V							VALUE(1, CTRV_MCB_LDO_SHIFT)

#define EN_PULLDN_MCB_LDO_SHIFT					1
#define EN_PULLDN_MCB_LDO_WIDTH					1
#define EN_PULLDN_MCB_LDO_MASK						MASK(EN_PULLDN_MCB_LDO_WIDTH, EN_PULLDN_MCB_LDO_SHIFT)
#define EN_PULLDN_MCB_LDO_BYPS						VALUE(0, EN_PULLDN_MCB_LDO_SHIFT)
#define EN_PULLDN_MCB_LDO_PULLDN					VALUE(1, EN_PULLDN_MCB_LDO_SHIFT)

/* S5M3500X_0C5_ACTR_MCB1 */
#define PDB_PRE_MCB1_SHIFT							3
#define PDB_PRE_MCB1_WIDTH							1
#define PDB_PRE_MCB1_MASK							MASK(PDB_PRE_MCB1_WIDTH, PDB_PRE_MCB1_SHIFT)
#define PDB_PRE_MCB1_NORMAL							VALUE(1, PDB_PRE_MCB1_SHIFT)

#define PDB_PRE_MCB2_SHIFT							2
#define PDB_PRE_MCB2_WIDTH							1
#define PDB_PRE_MCB2_MASK							MASK(PDB_PRE_MCB2_WIDTH, PDB_PRE_MCB2_SHIFT)
#define PDB_PRE_MCB2_NORMAL							VALUE(1, PDB_PRE_MCB2_SHIFT)

#define PDB_MCB1_SHIFT								1
#define PDB_MCB1_WIDTH								1
#define PDB_MCB1_MASK								MASK(PDB_MCB1_WIDTH, PDB_MCB1_SHIFT)
#define PDB_MCB1_NORMAL								VALUE(1, PDB_MCB1_SHIFT)

#define PDB_MCB2_SHIFT								0
#define PDB_MCB2_WIDTH								1
#define PDB_MCB2_MASK								MASK(PDB_MCB2_WIDTH, PDB_MCB2_SHIFT)
#define PDB_MCB2_NORMAL								VALUE(1, PDB_MCB2_SHIFT)

/* S5M3500X_0C6_ACTR_MCB2 */
#define EN_LP_MCB1_SHIFT							7
#define EN_LP_MCB1_WIDTH							1
#define EN_LP_MCB1_MASK								MASK(EN_LP_MCB1_WIDTH, EN_LP_MCB1_SHIFT)
#define EN_LP_MCB1_ENABLE							VALUE(1, EN_LP_MCB1_SHIFT)

#define EN_LP_MCB2_SHIFT							6
#define EN_LP_MCB2_WIDTH							1
#define EN_LP_MCB2_MASK								MASK(EN_LP_MCB2_WIDTH, EN_LP_MCB2_SHIFT)
#define EN_LP_MCB2_ENABLE							VALUE(1, EN_LP_MCB2_SHIFT)

#define EN_BYPS_MCB1_SHIFT							5
#define EN_BYPS_MCB1_WIDTH							1
#define EN_BYPS_MCB1_MASK							MASK(EN_BYPS_MCB1_WIDTH, EN_BYPS_MCB1_SHIFT)
#define EN_BYPS_MCB1_ENABLE							VALUE(1, EN_BYPS_MCB1_SHIFT)

#define EN_BYPS_MCB2_SHIFT							4
#define EN_BYPS_MCB2_WIDTH							1
#define EN_BYPS_MCB2_MASK							MASK(EN_BYPS_MCB2_WIDTH, EN_BYPS_MCB2_SHIFT)
#define EN_BYPS_MCB2_ENABLE							VALUE(1, EN_BYPS_MCB2_SHIFT)

#define CTPD_MCB1_SHIFT								3
#define CTPD_MCB1_WIDTH								1
#define CTPD_MCB1_MASK								MASK(CTPD_MCB1_WIDTH, CTPD_MCB1_SHIFT)
#define CTPD_MCB1_500K								VALUE(0, CTPD_MCB1_SHIFT)
#define CTPD_MCB1_HIZ								VALUE(1, CTPD_MCB1_SHIFT)

#define CTPD_MCB2_SHIFT								2
#define CTPD_MCB2_WIDTH								1
#define CTPD_MCB2_MASK								MASK(CTPD_MCB2_WIDTH, CTPD_MCB2_SHIFT)
#define CTPD_MCB2_500K								VALUE(0, CTPD_MCB2_SHIFT)
#define CTPD_MCB2_HIZ								VALUE(1, CTPD_MCB2_SHIFT)

#define CNT_MDET_DIGCHG_SHIFT						0
#define CNT_MDET_DIGCHG_WIDTH						2
#define CNT_MDET_DIGCHG_MASK						MASK(CNT_MDET_DIGCHG_WIDTH, CNT_MDET_DIGCHG_SHIFT)
#define CNT_MDET_DIGCHG_BYPS						VALUE(0, CNT_MDET_DIGCHG_SHIFT)
#define CNT_MDET_DIGCHG_32M							VALUE(1, CNT_MDET_DIGCHG_SHIFT)
#define CNT_MDET_DIGCHG_64M							VALUE(2, CNT_MDET_DIGCHG_SHIFT)
#define CNT_MDET_DIGCHG_128M						VALUE(3, CNT_MDET_DIGCHG_SHIFT)

/* S5M3500X_0C7_ACTR_MCB3 */
#define CTRV_MCB1_SHIFT								4
#define CTRV_MCB1_WIDTH								4
#define CTRV_MCB1_MASK								MASK(CTRV_MCB1_WIDTH, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_1P3								VALUE(0, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_1P4								VALUE(1, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_1P5								VALUE(2, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_1P6								VALUE(3, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_1P7								VALUE(4, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_1P8								VALUE(5, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_1P9								VALUE(6, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_2P0								VALUE(7, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_2P1								VALUE(8, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_2P2								VALUE(9, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_2P3								VALUE(10, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_2P4								VALUE(11, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_2P5								VALUE(12, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_2P6								VALUE(13, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_2P7								VALUE(14, CTRV_MCB1_SHIFT)
#define CTRV_MCB1_2P8								VALUE(15, CTRV_MCB1_SHIFT)

#define CTRV_MCB2_SHIFT								0
#define CTRV_MCB2_WIDTH								4
#define CTRV_MCB2_MASK								MASK(CTRV_MCB2_WIDTH, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_1P3								VALUE(0, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_1P4								VALUE(1, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_1P5								VALUE(2, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_1P6								VALUE(3, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_1P7								VALUE(4, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_1P8								VALUE(5, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_1P9								VALUE(6, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_2P0								VALUE(7, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_2P1								VALUE(8, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_2P2								VALUE(9, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_2P3								VALUE(10, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_2P4								VALUE(11, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_2P5								VALUE(12, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_2P6								VALUE(13, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_2P7								VALUE(14, CTRV_MCB2_SHIFT)
#define CTRV_MCB2_2P8								VALUE(15, CTRV_MCB2_SHIFT)

/* S5M3500X_0C8_ACTR_MCB4 */
#define T_CTRV_LDET_POP_SHIFT						5
#define T_CTRV_LDET_POP_WIDTH						1
#define T_CTRV_LDET_POP_MASK						MASK(T_CTRV_LDET_POP_WIDTH, T_CTRV_LDET_POP_SHIFT)
#define T_CTRV_LDET_POP_TESTMODE					VALUE(1, T_CTRV_LDET_POP_SHIFT)

#define T_CTRV_GDET_POP_SHIFT						4
#define T_CTRV_GDET_POP_WIDTH						1
#define T_CTRV_GDET_POP_MASK						MASK(T_CTRV_GDET_POP_WIDTH, T_CTRV_GDET_POP_SHIFT)
#define T_CTRV_GDET_POP_TESTMODE					VALUE(1, T_CTRV_GDET_POP_SHIFT)

#define T_CTRV_MCB1_SHIFT							3
#define T_CTRV_MCB1_WIDTH							1
#define T_CTRV_MCB1_MASK							MASK(T_CTRV_MCB1_WIDTH, T_CTRV_MCB1_SHIFT)
#define T_CTRV_MCB1_TESTMODE						VALUE(1, T_CTRV_MCB1_SHIFT)

/* S5M3500X_0C9_ACTR_MCB5 */
#define T_PDB_MCB_LDO_SHIFT							7
#define T_PDB_MCB_LDO_WIDTH							1
#define T_PDB_MCB_LDO_MASK							MASK(T_PDB_MCB_LDO_WIDTH, T_PDB_MCB_LDO_SHIFT)
#define T_PDB_MCB_LDO_TESTMODE						VALUE(1, T_PDB_MCB_LDO_SHIFT)

#define T_PDB_PRE_MCB_SHIFT							6
#define T_PDB_PRE_MCB_WIDTH							1
#define T_PDB_PRE_MCB_MASK							MASK(T_PDB_PRE_MCB_WIDTH, T_PDB_PRE_MCB_SHIFT)
#define T_PDB_PRE_MCB_TESTMODE						VALUE(1, T_PDB_PRE_MCB_SHIFT)

#define T_PDB_MCB2_SHIFT							5
#define T_PDB_MCB2_WIDTH							1
#define T_PDB_MCB2_MASK								MASK(T_PDB_MCB2_WIDTH, T_PDB_MCB2_SHIFT)
#define T_PDB_MCB2_TESTMODE							VALUE(1, T_PDB_MCB2_SHIFT)

#define T_CTRV_MCB2_SHIFT							4
#define T_CTRV_MCB2_WIDTH							1
#define T_CTRV_MCB2_MASK							MASK(T_CTRV_MCB2_WIDTH, T_CTRV_MCB2_SHIFT)
#define T_CTRV_MCB2_TESTMODE						VALUE(1, T_CTRV_MCB2_SHIFT)

#define T_CTRV_ANT_MDET_SHIFT						3
#define T_CTRV_ANT_MDET_WIDTH						1
#define T_CTRV_ANT_MDET_MASK						MASK(T_CTRV_ANT_MDET_WIDTH, T_CTRV_ANT_MDET_SHIFT)
#define T_CTRV_ANT_MDET_TESTMODE					VALUE(1, T_CTRV_ANT_MDET_SHIFT)

#define T_PDB_ANT_MDET_SHIFT						2
#define T_PDB_ANT_MDET_WIDTH						1
#define T_PDB_ANT_MDET_MASK							MASK(T_PDB_ANT_MDET_WIDTH, T_PDB_ANT_MDET_SHIFT)
#define T_PDB_ANT_MDET_TESTMODE					VALUE(1, T_PDB_ANT_MDET_SHIFT)

#define T_PDB_BTN_DET_SHIFT							0
#define T_PDB_BTN_DET_WIDTH							1
#define T_PDB_BTN_DET_MASK							MASK(T_PDB_BTN_DET_WIDTH, T_PDB_BTN_DET_SHIFT)
#define T_PDB_BTN_DET_TESTMODE						VALUE(1, T_PDB_BTN_DET_SHIFT)

/* S5M3500X_0CA_ACTR_MCB6 */
#define APW_MCB1_SHIFT								7
#define APW_MCB1_WIDTH								1
#define APW_MCB1_MASK								MASK(APW_MCB1_WIDTH, APW_MCB1_SHIFT)
#define APW_MCB1_ENABLE								VALUE(1, APW_MCB1_SHIFT)

#define APW_MCB2_SHIFT								6
#define APW_MCB2_WIDTH								1
#define APW_MCB2_MASK								MASK(APW_MCB2_WIDTH, APW_MCB2_SHIFT)
#define APW_MCB2_ENABLE								VALUE(1, APW_MCB2_SHIFT)

/* S5M3500X_0D4_DCTR_TEST4 */
#define T_D2A_IN_JD_SHIFT							0
#define T_D2A_IN_JD_WIDTH							2
#define T_D2A_IN_JD_MASK							MASK(T_D2A_IN_JD_WIDTH, T_D2A_IN_JD_SHIFT)
#define T_D2A_IN_JD_NORMAL							VALUE(0, T_D2A_IN_JD_SHIFT)
#define T_D2A_IN_JD_INVERSE							VALUE(1, T_D2A_IN_JD_SHIFT)

/* S5M3500X_0D5_DCTR_TEST5 */
#define T_A2D_LDET_OUT_SHIFT						6
#define T_A2D_LDET_OUT_WIDTH						2
#define T_A2D_LDET_OUT_MASK							MASK(T_A2D_LDET_OUT_WIDTH, T_A2D_LDET_OUT_SHIFT)
#define T_A2D_LDET_OUT_NORMAL						VALUE(0, T_A2D_LDET_OUT_SHIFT)
#define T_A2D_LDET_OUT_INVERSE						VALUE(1, T_A2D_LDET_OUT_SHIFT)

#define T_A2D_GDET_OUT_SHIFT						4
#define T_A2D_GDET_OUT_WIDTH						2
#define T_A2D_GDET_OUT_MASK							MASK(T_A2D_GDET_OUT_WIDTH, T_A2D_GDET_OUT_SHIFT)
#define T_A2D_GDET_OUT_NORMAL						VALUE(0, T_A2D_GDET_OUT_SHIFT)
#define T_A2D_GDET_OUT_INVERSE						VALUE(1, T_A2D_GDET_OUT_SHIFT)

#define T_A2D_BTN_OUT_SHIFT							2
#define T_A2D_BTN_OUT_WIDTH							2
#define T_A2D_BTN_OUT_MASK							MASK(T_A2D_BTN_OUT_WIDTH, T_A2D_BTN_OUT_SHIFT)
#define T_A2D_BTN_OUT_NORMAL						VALUE(0, T_A2D_BTN_OUT_SHIFT)
#define T_A2D_BTN_OUT_INVERSE						VALUE(1, T_A2D_BTN_OUT_SHIFT)

#define T_A2D_ANT_LDET_OUT_SHIFT					0
#define T_A2D_ANT_LDET_OUT_WIDTH					2
#define T_A2D_ANT_LDET_OUT_MASK					MASK(T_A2D_ANT_LDET_OUT_WIDTH, T_A2D_ANT_LDET_OUT_SHIFT)
#define T_A2D_ANT_LDET_OUT_NORMAL					VALUE(0, T_A2D_ANT_LDET_OUT_SHIFT)
#define T_A2D_ANT_LDET_OUT_INVERSE					VALUE(1, T_A2D_ANT_LDET_OUT_SHIFT)

/* S5M3500X_0D6_DCTR_TEST6 */
#define T_A2D_ANT_MDET_OUT_SHIFT					6
#define T_A2D_ANT_MDET_OUT_WIDTH					2
#define T_A2D_ANT_MDET_OUT_MASK					MASK(T_A2D_ANT_MDET_OUT_WIDTH, T_A2D_ANT_MDET_OUT_SHIFT)
#define T_A2D_ANT_MDET_OUT_NORMAL					VALUE(0, T_A2D_ANT_MDET_OUT_SHIFT)
#define T_A2D_ANT_MDET_OUT_INVERSE					VALUE(1, T_A2D_ANT_MDET_OUT_SHIFT)

#define T_D2D_BTN_DBNC_SHIFT						2
#define T_D2D_BTN_DBNC_WIDTH						2
#define T_D2D_BTN_DBNC_MASK							MASK(T_D2D_BTN_DBNC_WIDTH, T_D2D_BTN_DBNC_SHIFT)
#define T_D2D_BTN_DBNC_NORMAL						VALUE(0, T_D2D_BTN_DBNC_SHIFT)
#define T_D2D_BTN_DBNC_INVERSE						VALUE(1, T_D2D_BTN_DBNC_SHIFT)

#define T_D2D_ANT_MDET_DBNC_SHIFT					0
#define T_D2D_ANT_MDET_DBNC_WIDTH					2
#define T_D2D_ANT_MDET_DBNC_MASK					MASK(T_D2D_ANT_MDET_DBNC_WIDTH, T_D2D_ANT_MDET_DBNC_SHIFT)
#define T_D2D_ANT_MDET_DBNC_NORMAL					VALUE(0, T_D2D_ANT_MDET_DBNC_SHIFT)
#define T_D2D_ANT_MDET_DBNC_INVERSE				VALUE(1, T_D2D_ANT_MDET_DBNC_SHIFT)

/* S5M3500X_0D8_DCTR_DBNC1 */
#define A2D_JACK_DBNC_IN_SHIFT						4
#define A2D_JACK_DBNC_IN_WIDTH						4
#define A2D_JACK_DBNC_IN_MASK						MASK(A2D_JACK_DBNC_IN_WIDTH, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_P032MS					VALUE(0, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_P125MS					VALUE(1, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_P25MS						VALUE(2, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_P5MS						VALUE(3, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_1MS						VALUE(4, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_2MS						VALUE(5, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_4MS						VALUE(6, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_8MS						VALUE(7, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_16MS						VALUE(8, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_32MS						VALUE(9, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_64MS						VALUE(10, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_128MS						VALUE(11, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_256MS						VALUE(12, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_512MS						VALUE(13, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_1S							VALUE(14, A2D_JACK_DBNC_IN_SHIFT)
#define A2D_JACK_DBNC_IN_2S							VALUE(15, A2D_JACK_DBNC_IN_SHIFT)

#define A2D_JACK_DBNC_OUT_SHIFT					0
#define A2D_JACK_DBNC_OUT_WIDTH					4
#define A2D_JACK_DBNC_OUT_MASK						MASK(A2D_JACK_DBNC_OUT_WIDTH, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_P032MS					VALUE(0, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_P125MS					VALUE(1, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_P25MS					VALUE(2, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_P5MS						VALUE(3, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_1MS						VALUE(4, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_2MS						VALUE(5, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_4MS						VALUE(6, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_8MS						VALUE(7, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_16MS						VALUE(8, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_32MS						VALUE(9, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_64MS						VALUE(10, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_128MS					VALUE(11, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_256MS					VALUE(12, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_512MS					VALUE(13, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_1S						VALUE(14, A2D_JACK_DBNC_OUT_SHIFT)
#define A2D_JACK_DBNC_OUT_2S						VALUE(15, A2D_JACK_DBNC_OUT_SHIFT)

/* S5M3500X_0D9_DCTR_DBNC2 */
#define GDET_DBNC_IN_SHIFT							4
#define GDET_DBNC_IN_WIDTH							4
#define GDET_DBNC_IN_MASK							MASK(GDET_DBNC_IN_WIDTH, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_P032MS							VALUE(0, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_P125MS							VALUE(1, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_P25MS							VALUE(2, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_P5MS							VALUE(3, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_1MS							VALUE(4, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_2MS							VALUE(5, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_4MS							VALUE(6, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_8MS							VALUE(7, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_16MS							VALUE(8, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_32MS							VALUE(9, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_64MS							VALUE(10, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_128MS							VALUE(11, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_256MS							VALUE(12, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_512MS							VALUE(13, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_1S								VALUE(14, GDET_DBNC_IN_SHIFT)
#define GDET_DBNC_IN_2S								VALUE(15, GDET_DBNC_IN_SHIFT)

#define GDET_DBNC_OUT_SHIFT							0
#define GDET_DBNC_OUT_WIDTH							4
#define GDET_DBNC_OUT_MASK							MASK(GDET_DBNC_OUT_WIDTH, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_P032MS						VALUE(0, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_P125MS						VALUE(1, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_P25MS							VALUE(2, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_P5MS							VALUE(3, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_1MS							VALUE(4, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_2MS							VALUE(5, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_4MS							VALUE(6, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_8MS							VALUE(7, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_16MS							VALUE(8, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_32MS							VALUE(9, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_64MS							VALUE(10, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_128MS							VALUE(11, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_256MS							VALUE(12, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_512MS							VALUE(13, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_1S							VALUE(14, GDET_DBNC_OUT_SHIFT)
#define GDET_DBNC_OUT_2S							VALUE(15, GDET_DBNC_OUT_SHIFT)

/* S5M3500X_0DA_DCTR_DBNC3 */
#define ANT_LDET_DBNC_IN_SHIFT						4
#define ANT_LDET_DBNC_IN_WIDTH						4
#define ANT_LDET_DBNC_IN_MASK						MASK(ANT_LDET_DBNC_IN_WIDTH, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_P032MS					VALUE(0, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_P125MS					VALUE(1, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_P25MS						VALUE(2, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_P5MS						VALUE(3, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_1MS						VALUE(4, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_2MS						VALUE(5, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_4MS						VALUE(6, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_8MS						VALUE(7, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_16MS						VALUE(8, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_32MS						VALUE(9, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_64MS						VALUE(10, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_128MS						VALUE(11, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_256MS						VALUE(12, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_512MS						VALUE(13, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_1S							VALUE(14, ANT_LDET_DBNC_IN_SHIFT)
#define ANT_LDET_DBNC_IN_2S							VALUE(15, ANT_LDET_DBNC_IN_SHIFT)

#define ANT_LDET_DBNC_OUT_SHIFT					0
#define ANT_LDET_DBNC_OUT_WIDTH					4
#define ANT_LDET_DBNC_OUT_MASK						MASK(ANT_LDET_DBNC_OUT_WIDTH, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_P032MS					VALUE(0, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_P125MS					VALUE(1, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_P25MS					VALUE(2, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_P5MS						VALUE(3, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_1MS						VALUE(4, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_2MS						VALUE(5, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_4MS						VALUE(6, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_8MS						VALUE(7, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_16MS						VALUE(8, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_32MS						VALUE(9, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_64MS						VALUE(10, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_128MS					VALUE(11, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_256MS					VALUE(12, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_512MS					VALUE(13, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_1S						VALUE(14, ANT_LDET_DBNC_OUT_SHIFT)
#define ANT_LDET_DBNC_OUT_2S						VALUE(15, ANT_LDET_DBNC_OUT_SHIFT)

/* S5M3500X_0DB_DCTR_DBNC4 */
#define ANT_MDET_DBNC_IN_SHIFT						4
#define ANT_MDET_DBNC_IN_WIDTH						4
#define ANT_MDET_DBNC_IN_MASK						MASK(ANT_MDET_DBNC_IN_WIDTH, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_P032MS					VALUE(0, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_P125MS					VALUE(1, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_P25MS						VALUE(2, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_P5MS						VALUE(3, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_1MS						VALUE(4, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_2MS						VALUE(5, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_4MS						VALUE(6, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_8MS						VALUE(7, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_16MS						VALUE(8, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_32MS						VALUE(9, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_64MS						VALUE(10, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_128MS						VALUE(11, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_256MS						VALUE(12, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_512MS						VALUE(13, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_1S							VALUE(14, ANT_MDET_DBNC_IN_SHIFT)
#define ANT_MDET_DBNC_IN_2S							VALUE(15, ANT_MDET_DBNC_IN_SHIFT)

#define ANT_MDET_DBNC_OUT_SHIFT					0
#define ANT_MDET_DBNC_OUT_WIDTH					4
#define ANT_MDET_DBNC_OUT_MASK						MASK(ANT_MDET_DBNC_OUT_WIDTH, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_P032MS					VALUE(0, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_P125MS					VALUE(1, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_P25MS					VALUE(2, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_P5MS						VALUE(3, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_1MS						VALUE(4, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_2MS						VALUE(5, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_4MS						VALUE(6, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_8MS						VALUE(7, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_16MS						VALUE(8, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_32MS						VALUE(9, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_64MS						VALUE(10, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_128MS					VALUE(11, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_256MS					VALUE(12, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_512MS					VALUE(13, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_1S						VALUE(14, ANT_MDET_DBNC_OUT_SHIFT)
#define ANT_MDET_DBNC_OUT_2S						VALUE(15, ANT_MDET_DBNC_OUT_SHIFT)

/* S5M3500X_0DC_DCTR_DBNC5 */
#define ANT_MDET2_DBNC_IN_SHIFT					4
#define ANT_MDET2_DBNC_IN_WIDTH					4
#define ANT_MDET2_DBNC_IN_MASK						MASK(ANT_MDET2_DBNC_IN_WIDTH, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_P032MS					VALUE(0, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_P125MS					VALUE(1, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_P25MS					VALUE(2, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_P5MS						VALUE(3, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_1MS						VALUE(4, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_2MS						VALUE(5, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_4MS						VALUE(6, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_8MS						VALUE(7, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_16MS						VALUE(8, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_32MS						VALUE(9, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_64MS						VALUE(10, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_128MS					VALUE(11, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_256MS					VALUE(12, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_512MS					VALUE(13, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_1S						VALUE(14, ANT_MDET2_DBNC_IN_SHIFT)
#define ANT_MDET2_DBNC_IN_2S						VALUE(15, ANT_MDET2_DBNC_IN_SHIFT)

#define ANT_MDET2_DBNC_OUT_SHIFT					0
#define ANT_MDET2_DBNC_OUT_WIDTH					4
#define ANT_MDET2_DBNC_OUT_MASK					MASK(ANT_MDET2_DBNC_OUT_WIDTH, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_P032MS					VALUE(0, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_P125MS					VALUE(1, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_P25MS					VALUE(2, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_P5MS					VALUE(3, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_1MS						VALUE(4, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_2MS						VALUE(5, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_4MS						VALUE(6, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_8MS						VALUE(7, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_16MS					VALUE(8, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_32MS					VALUE(9, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_64MS					VALUE(10, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_128MS					VALUE(11, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_256MS					VALUE(12, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_512MS					VALUE(13, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_1S						VALUE(14, ANT_MDET2_DBNC_OUT_SHIFT)
#define ANT_MDET2_DBNC_OUT_2S						VALUE(15, ANT_MDET2_DBNC_OUT_SHIFT)

/* S5M3500X_0DD_DCTR_DBNC6 */
#define D2D_IN_DBNC_SHIFT							6
#define D2D_IN_DBNC_WIDTH							2
#define D2D_IN_DBNC_MASK							MASK(D2D_IN_DBNC_WIDTH, D2D_IN_DBNC_SHIFT)
#define D2D_IN_DBNC_P031MS							VALUE(0, D2D_IN_DBNC_SHIFT)
#define D2D_IN_DBNC_P5MS							VALUE(1, D2D_IN_DBNC_SHIFT)
#define D2D_IN_DBNC_2MS								VALUE(2, D2D_IN_DBNC_SHIFT)
#define D2D_IN_DBNC_8MS								VALUE(3, D2D_IN_DBNC_SHIFT)

#define D2D_OUT_DBNC_SHIFT							4
#define D2D_OUT_DBNC_WIDTH							2
#define D2D_OUT_DBNC_MASK							MASK(D2D_OUT_DBNC_WIDTH, D2D_OUT_DBNC_SHIFT)
#define D2D_OUT_DBNC_P031MS							VALUE(0, D2D_OUT_DBNC_SHIFT)
#define D2D_OUT_DBNC_P5MS							VALUE(1, D2D_OUT_DBNC_SHIFT)
#define D2D_OUT_DBNC_2MS							VALUE(2, D2D_OUT_DBNC_SHIFT)
#define D2D_OUT_DBNC_8MS							VALUE(3, D2D_OUT_DBNC_SHIFT)

#define CTMD_BTN_DBNC_SHIFT							0
#define CTMD_BTN_DBNC_WIDTH							4
#define CTMD_BTN_DBNC_MASK							MASK(CTMD_BTN_DBNC_WIDTH, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_P031MS						VALUE(0, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_P063MS						VALUE(1, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_P094MS						VALUE(2, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_P125MS						VALUE(3, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_P34MS							VALUE(4, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_P5MS							VALUE(5, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_1MS							VALUE(6, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_2MS							VALUE(7, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_3MS							VALUE(8, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_4P5MS							VALUE(9, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_8MS							VALUE(10, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_16MS							VALUE(11, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_24MS							VALUE(12, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_32MS							VALUE(13, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_48MS							VALUE(14, CTMD_BTN_DBNC_SHIFT)
#define CTMD_BTN_DBNC_64MS							VALUE(15, CTMD_BTN_DBNC_SHIFT)

/* S5M3500X_0E0_DCTR_FSM1 */
#define AP_JI_SHIFT									7
#define AP_JI_WIDTH									1
#define AP_JI_MASK									MASK(AP_JI_WIDTH, AP_JI_SHIFT)
#define AP_JI_SET										VALUE(1, AP_JI_SHIFT)

#define AP_JO_SHIFT									6
#define AP_JO_WIDTH									1
#define AP_JO_MASK									MASK(AP_JO_WIDTH, AP_JO_SHIFT)
#define AP_JO_SET										VALUE(1, AP_JO_SHIFT)

#define AP_POLLING_SHIFT							5
#define AP_POLLING_WIDTH							1
#define AP_POLLING_MASK								MASK(AP_POLLING_WIDTH, AP_POLLING_SHIFT)
#define AP_POLLING_SET								VALUE(1, AP_POLLING_SHIFT)

#define MDET_DISCHG_SHIFT							4
#define MDET_DISCHG_WIDTH							1
#define MDET_DISCHG_MASK							MASK(MDET_DISCHG_WIDTH, MDET_DISCHG_SHIFT)
#define MDET_DISCHG_ON								VALUE(0, MDET_DISCHG_SHIFT)
#define MDET_DISCHG_OFF								VALUE(1, MDET_DISCHG_SHIFT)

#define EN_FIVE_SHIFT								2
#define EN_FIVE_WIDTH								1
#define EN_FIVE_MASK									MASK(EN_FIVE_WIDTH, EN_FIVE_SHIFT)
#define EN_FIVE_SET									VALUE(1, EN_FIVE_SHIFT)

/* S5M3500X_0E1_DCTR_FSM2 */
#define CNT_POLLING_SHIFT							6
#define CNT_POLLING_WIDTH							2
#define CNT_POLLING_MASK							MASK(CNT_POLLING_WIDTH, CNT_POLLING_SHIFT)
#define CNT_POLLING_0P5S							VALUE(0, CNT_POLLING_SHIFT)
#define CNT_POLLING_1P0S							VALUE(1, CNT_POLLING_SHIFT)
#define CNT_POLLING_1P5S							VALUE(2, CNT_POLLING_SHIFT)
#define CNT_POLLING_2P0S							VALUE(3, CNT_POLLING_SHIFT)

#define POLE_VALUE_SHIFT							4
#define POLE_VALUE_WIDTH							2
#define POLE_VALUE_MASK								MASK(POLE_VALUE_WIDTH, POLE_VALUE_SHIFT)
#define POLE_VALUE_NA								VALUE(0, POLE_VALUE_SHIFT)
#define POLE_VALUE_ETC								VALUE(1, POLE_VALUE_SHIFT)
#define POLE_VALUE_3POLE							VALUE(2, POLE_VALUE_SHIFT)
#define POLE_VALUE_4POLE							VALUE(3, POLE_VALUE_SHIFT)

/* S5M3500X_0F3_STATUS4 */
#define CUR_BTN_STATE_SHIFT							4
#define CUR_BTN_STATE_WIDTH							3
#define CUR_BTN_STATE_MASK							MASK(CUR_BTN_STATE_WIDTH, CUR_BTN_STATE_SHIFT)
#define CUR_BTN_IDLE									VALUE(1, POLE_VALUE_SHIFT)
#define CUR_BTN_PRESS								VALUE(2, POLE_VALUE_SHIFT)
#define CUR_BTN_RELEASE								VALUE(4, POLE_VALUE_SHIFT)

/* S5M3500X_0FD_ACTR_GP */
#define T_EN_AVG_START_SHIFT						7
#define T_EN_AVG_START_WIDTH						1
#define T_EN_AVG_START_MASK							MASK(T_EN_AVG_START_WIDTH, T_EN_AVG_START_SHIFT)
#define T_EN_AVG_START_NORMAL						VALUE(0, T_EN_AVG_START_SHIFT)
#define T_EN_AVG_START_TESTMODE					VALUE(1, T_EN_AVG_START_SHIFT)

#define EN_AVG_START_SHIFT							6
#define EN_AVG_START_WIDTH							1
#define EN_AVG_START_MASK							MASK(EN_AVG_START_WIDTH, EN_AVG_START_SHIFT)
#define EN_AVG_START_DISABLE						VALUE(0, EN_AVG_START_SHIFT)
#define EN_AVG_START_ENABLE							VALUE(1, EN_AVG_START_SHIFT)

#define T_CTMP_GPADCIN_SHIFT						3
#define T_CTMP_GPADCIN_WIDTH						1
#define T_CTMP_GPADCIN_MASK							MASK(T_CTMP_GPADCIN_WIDTH, T_CTMP_GPADCIN_SHIFT)
#define T_CTMP_GPADCIN_NORMAL						VALUE(0, T_CTMP_GPADCIN_SHIFT)
#define T_CTMP_GPADCIN_TESTMODE					VALUE(1, T_CTMP_GPADCIN_SHIFT)

#define CTMP_GPADCIN_SHIFT							0
#define CTMP_GPADCIN_WIDTH							3
#define CTMP_GPADCIN_MASK							MASK(CTMP_GPADCIN_WIDTH, CTMP_GPADCIN_SHIFT)
#define CTMP_GPADCIN_NA								VALUE(0, CTMP_GPADCIN_SHIFT)
#define CTMP_GPADCIN_HPOUTR							VALUE(1, CTMP_GPADCIN_SHIFT)
#define CTMP_GPADCIN_HPOUTL							VALUE(2, CTMP_GPADCIN_SHIFT)
#define CTMP_GPADCIN_MIC_DET						VALUE(3, CTMP_GPADCIN_SHIFT)
#define CTMP_GPADCIN_HPL_DET						VALUE(4, CTMP_GPADCIN_SHIFT)
#define CTMP_GPADCIN_HPG_DET						VALUE(5, CTMP_GPADCIN_SHIFT)

/* S5M3500X_0FE_DCTR_GP1 */
#define T_CNT_ADC_DIV_SHIFT							7
#define T_CNT_ADC_DIV_WIDTH							1
#define T_CNT_ADC_DIV_MASK							MASK(T_CNT_ADC_DIV_WIDTH, T_CNT_ADC_DIV_SHIFT)
#define T_CNT_ADC_DIV_NORMAL						VALUE(0, T_CNT_ADC_DIV_SHIFT)
#define T_CNT_ADC_DIV_TESTMODE						VALUE(1, T_CNT_ADC_DIV_SHIFT)

#define CNT_ADC_DIV_SHIFT							4
#define CNT_ADC_DIV_WIDTH							3
#define CNT_ADC_DIV_MASK							MASK(CNT_ADC_DIV_WIDTH, CNT_ADC_DIV_SHIFT)
#define CNT_ADC_DIV_DIV1							VALUE(0, CNT_ADC_DIV_SHIFT)
#define CNT_ADC_DIV_DIV2							VALUE(1, CNT_ADC_DIV_SHIFT)
#define CNT_ADC_DIV_DIV4							VALUE(2, CNT_ADC_DIV_SHIFT)
#define CNT_ADC_DIV_DIV8							VALUE(3, CNT_ADC_DIV_SHIFT)
#define CNT_ADC_DIV_DIV16							VALUE(4, CNT_ADC_DIV_SHIFT)
#define CNT_ADC_DIV_DIV32							VALUE(5, CNT_ADC_DIV_SHIFT)

#define CNT_GPADC_DUMP_SHIFT						0
#define CNT_GPADC_DUMP_WIDTH						3
#define CNT_GPADC_DUMP_MASK							MASK(CNT_GPADC_DUMP_WIDTH, CNT_GPADC_DUMP_SHIFT)
#define CNT_GPADC_DUMP_1EA							VALUE(0, CNT_GPADC_DUMP_SHIFT)
#define CNT_GPADC_DUMP_2EA							VALUE(1, CNT_GPADC_DUMP_SHIFT)
#define CNT_GPADC_DUMP_4EA							VALUE(2, CNT_GPADC_DUMP_SHIFT)
#define CNT_GPADC_DUMP_8EA							VALUE(3, CNT_GPADC_DUMP_SHIFT)
#define CNT_GPADC_DUMP_16EA							VALUE(4, CNT_GPADC_DUMP_SHIFT)
#define CNT_GPADC_DUMP_32EA							VALUE(5, CNT_GPADC_DUMP_SHIFT)
#define CNT_GPADC_DUMP_64EA							VALUE(6, CNT_GPADC_DUMP_SHIFT)
#define CNT_GPADC_DUMP_128EA						VALUE(7, CNT_GPADC_DUMP_SHIFT)

/* S5M3500X_0FF_DCTR_GP2 */
#define T_ADC_START_TIME_SHIFT						4
#define T_ADC_START_TIME_WIDTH						1
#define T_ADC_START_TIME_MASK						MASK(T_ADC_START_TIME_WIDTH, T_ADC_START_TIME_SHIFT)
#define T_ADC_START_TIME_NORMAL					VALUE(0, T_ADC_START_TIME_SHIFT)
#define T_ADC_START_TIME_TESTMODE					VALUE(1, T_ADC_START_TIME_SHIFT)

#define ADC_START_TIME_SHIFT						0
#define ADC_START_TIME_WIDTH						4
#define ADC_START_TIME_MASK							MASK(ADC_START_TIME_WIDTH, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_P031MS						VALUE(0, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_P125MS						VALUE(1, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_P25MS						VALUE(2, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_P5MS							VALUE(3, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_1MS							VALUE(4, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_2MS							VALUE(5, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_4MS							VALUE(6, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_8MS							VALUE(7, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_16MS							VALUE(8, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_32MS							VALUE(9, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_64MS							VALUE(10, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_96MS							VALUE(11, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_128MS						VALUE(12, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_160MS						VALUE(13, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_256MS						VALUE(14, ADC_START_TIME_SHIFT)
#define ADC_START_TIME_512MS						VALUE(15, ADC_START_TIME_SHIFT)

/* S5M3500X_110_CTRL_MIC1 */
#define PDB_BST1_SHIFT								7
#define PDB_BST1_WIDTH								1
#define PDB_BST1_MASK								MASK(PDB_BST1_WIDTH, PDB_BST1_SHIFT)
#define PDB_BST1_NORMAL								VALUE(1, PDB_BST1_SHIFT)

#define PDB_BST2_SHIFT								6
#define PDB_BST2_WIDTH								1
#define PDB_BST2_MASK								MASK(PDB_BST2_WIDTH, PDB_BST2_SHIFT)
#define PDB_BST2_NORMAL								VALUE(1, PDB_BST2_SHIFT)

#define RESETB_BST1_SHIFT							5
#define RESETB_BST1_WIDTH							1
#define RESETB_BST1_MASK							MASK(RESETB_BST1_WIDTH, RESETB_BST1_SHIFT)
#define RESETB_BST1_NORMAL							VALUE(1, RESETB_BST1_SHIFT)

#define RESETB_BST2_SHIFT							4
#define RESETB_BST2_WIDTH							1
#define RESETB_BST2_MASK							MASK(RESETB_BST2_WIDTH, RESETB_BST2_SHIFT)
#define RESETB_BST2_NORMAL							VALUE(1, RESETB_BST2_SHIFT)

#define PDB_IGEN_MIC_SHIFT							0
#define PDB_IGEN_MIC_WIDTH							1
#define PDB_IGEN_MIC_MASK							MASK(PDB_IGEN_MIC_WIDTH, PDB_IGEN_MIC_SHIFT)
#define PDB_IGEN_MIC_NORMAL							VALUE(1, PDB_IGEN_MIC_SHIFT)

/* S5M3500X_111_CTRL_MIC2 */
#define SEL_MICIN2_SHIFT							0
#define SEL_MICIN2_WIDTH							1
#define SEL_MICIN2_MASK								MASK(SEL_MICIN2_WIDTH, SEL_MICIN2_SHIFT)
#define SEL_MICIN2_MICIN3							VALUE(0, SEL_MICIN2_SHIFT)
#define SEL_MICIN2_MICIN2							VALUE(1, SEL_MICIN2_SHIFT)

/* S5M3500X_112_CTRL_MIC3 */
#define CTVOL_BST1_SHIFT							4
#define CTVOL_BST1_WIDTH							4
#define CTVOL_BST1_MASK								MASK(CTVOL_BST1_WIDTH, CTVOL_BST1_SHIFT)
#define CTVOL_BST1_0DB								VALUE(1, CTVOL_BST1_SHIFT)
#define CTVOL_BST1_6DB								VALUE(2, CTVOL_BST1_SHIFT)
#define CTVOL_BST1_12DB								VALUE(3, CTVOL_BST1_SHIFT)
#define CTVOL_BST1_18DB								VALUE(4, CTVOL_BST1_SHIFT)
#define CTVOL_BST1_24DB								VALUE(5, CTVOL_BST1_SHIFT)

#define CTVOL_BST2_SHIFT							0
#define CTVOL_BST2_WIDTH							4
#define CTVOL_BST2_MASK								MASK(CTVOL_BST2_WIDTH, CTVOL_BST2_SHIFT)
#define CTVOL_BST2_0DB								VALUE(1, CTVOL_BST2_SHIFT)
#define CTVOL_BST2_6DB								VALUE(2, CTVOL_BST2_SHIFT)
#define CTVOL_BST2_12DB								VALUE(3, CTVOL_BST2_SHIFT)
#define CTVOL_BST2_18DB								VALUE(4, CTVOL_BST2_SHIFT)
#define CTVOL_BST2_24DB								VALUE(5, CTVOL_BST2_SHIFT)

/* S5M3500X_119_CTRL_MIC10 */
#define PDB_DSM1_SHIFT								7
#define PDB_DSM1_WIDTH								1
#define PDB_DSM1_MASK								MASK(PDB_DSM1_WIDTH, PDB_DSM1_SHIFT)
#define PDB_DSM1_NORMAL								VALUE(1, PDB_DSM1_SHIFT)

#define PDB_DSM2_SHIFT								6
#define PDB_DSM2_WIDTH								1
#define PDB_DSM2_MASK								MASK(PDB_DSM2_WIDTH, PDB_DSM2_SHIFT)
#define PDB_DSM2_NORMAL								VALUE(1, PDB_DSM2_SHIFT)

#define RESETB_INT_DSM1_SHIFT						5
#define RESETB_INT_DSM1_WIDTH						1
#define RESETB_INT_DSM1_MASK						MASK(RESETB_INT_DSM1_WIDTH, RESETB_INT_DSM1_SHIFT)
#define RESETB_INT_DSM1_NORMAL						VALUE(1, RESETB_INT_DSM1_SHIFT)

#define RESETB_INT_DSM2_SHIFT						4
#define RESETB_INT_DSM2_WIDTH						1
#define RESETB_INT_DSM2_MASK						MASK(RESETB_INT_DSM2_WIDTH, RESETB_INT_DSM2_SHIFT)
#define RESETB_INT_DSM2_NORMAL						VALUE(1, RESETB_INT_DSM2_SHIFT)

#define RESETB_QUANT_DSM1_SHIFT					3
#define RESETB_QUANT_DSM1_WIDTH					1
#define RESETB_QUANT_DSM1_MASK						MASK(RESETB_QUANT_DSM1_WIDTH, RESETB_QUANT_DSM1_SHIFT)
#define RESETB_QUANT_DSM1_NORMAL					VALUE(1, RESETB_QUANT_DSM1_SHIFT)

#define RESETB_QUANT_DSM2_SHIFT					2
#define RESETB_QUANT_DSM2_WIDTH					1
#define RESETB_QUANT_DSM2_MASK						MASK(RESETB_QUANT_DSM2_WIDTH, RESETB_QUANT_DSM2_SHIFT)
#define RESETB_QUANT_DSM2_NORMAL					VALUE(1, RESETB_QUANT_DSM2_SHIFT)

/* S5M3500X_130_CTRL_RXREF1 */
#define PDB_CP1_SHIFT								7
#define PDB_CP1_WIDTH								1
#define PDB_CP1_MASK									MASK(PDB_CP1_WIDTH, PDB_CP1_SHIFT)
#define PDB_CP1_NORMAL								VALUE(1, PDB_CP1_SHIFT)

#define PDB_CP2_SHIFT								6
#define PDB_CP2_WIDTH								1
#define PDB_CP2_MASK									MASK(PDB_CP2_WIDTH, PDB_CP2_SHIFT)
#define PDB_CP2_NORMAL								VALUE(1, PDB_CP2_SHIFT)

#define PDB_ALDO_SHIFT								0
#define PDB_ALDO_WIDTH								1
#define PDB_ALDO_MASK								MASK(PDB_ALDO_WIDTH, PDB_ALDO_SHIFT)
#define PDB_ALDO_NORMAL								VALUE(1, PDB_ALDO_SHIFT)

/* S5M3500X_132_CTRL_IDAC1 */
#define PDB_IGEN_IDAC_SHIFT							7
#define PDB_IGEN_IDAC_WIDTH							1
#define PDB_IGEN_IDAC_MASK							MASK(PDB_IGEN_IDAC_WIDTH, PDB_IGEN_IDAC_SHIFT)
#define PDB_IGEN_IDAC_NORMAL						VALUE(1, PDB_IGEN_IDAC_SHIFT)

#define PDB_IGEN_PN_IDAC_SHIFT						6
#define PDB_IGEN_PN_IDAC_WIDTH						1
#define PDB_IGEN_PN_IDAC_MASK						MASK(PDB_IGEN_PN_IDAC_WIDTH, PDB_IGEN_PN_IDAC_SHIFT)
#define PDB_IGEN_PN_IDAC_NORMAL					VALUE(1, PDB_IGEN_PN_IDAC_SHIFT)

#define PDB_IGEN_AMP1_IDAC_SHIFT					5
#define PDB_IGEN_AMP1_IDAC_WIDTH					1
#define PDB_IGEN_AMP1_IDAC_MASK					MASK(PDB_IGEN_AMP1_IDAC_WIDTH, PDB_IGEN_AMP1_IDAC_SHIFT)
#define PDB_IGEN_AMP1_IDAC_NORMAL					VALUE(1, PDB_IGEN_AMP1_IDAC_SHIFT)

#define PDB_IGEN_AMP2_IDAC_SHIFT					4
#define PDB_IGEN_AMP2_IDAC_WIDTH					1
#define PDB_IGEN_AMP2_IDAC_MASK					MASK(PDB_IGEN_AMP2_IDAC_WIDTH, PDB_IGEN_AMP2_IDAC_SHIFT)
#define PDB_IGEN_AMP2_IDAC_NORMAL					VALUE(1, PDB_IGEN_AMP2_IDAC_SHIFT)

#define PDB_IGEN_AMP3_IDACL_SHIFT					3
#define PDB_IGEN_AMP3_IDACL_WIDTH					1
#define PDB_IGEN_AMP3_IDACL_MASK					MASK(PDB_IGEN_AMP3_IDACL_WIDTH, PDB_IGEN_AMP3_IDACL_SHIFT)
#define PDB_IGEN_AMP3_IDACL_NORMAL					VALUE(1, PDB_IGEN_AMP3_IDACL_SHIFT)

#define PDB_IGEN_AMP3_IDACR_SHIFT					2
#define PDB_IGEN_AMP3_IDACR_WIDTH					1
#define PDB_IGEN_AMP3_IDACR_MASK					MASK(PDB_IGEN_AMP3_IDACR_WIDTH, PDB_IGEN_AMP3_IDACR_SHIFT)
#define PDB_IGEN_AMP3_IDACR_NORMAL					VALUE(1, PDB_IGEN_AMP3_IDACR_SHIFT)

#define PDB_AMP_IDACL_SHIFT							1
#define PDB_AMP_IDACL_WIDTH							1
#define PDB_AMP_IDACL_MASK							MASK(PDB_AMP_IDACL_WIDTH, PDB_AMP_IDACL_SHIFT)
#define PDB_AMP_IDACL_NORMAL						VALUE(1, PDB_AMP_IDACL_SHIFT)

#define PDB_AMP_IDACR_SHIFT							0
#define PDB_AMP_IDACR_WIDTH							1
#define PDB_AMP_IDACR_MASK							MASK(PDB_AMP_IDACR_WIDTH, PDB_AMP_IDACR_SHIFT)
#define PDB_AMP_IDACR_NORMAL						VALUE(1, PDB_AMP_IDACR_SHIFT)

/* S5M3500X_133_CTRL_IDAC2 */
#define PDB_IDACL_SHIFT								7
#define PDB_IDACL_WIDTH								1
#define PDB_IDACL_MASK								MASK(PDB_IDACL_WIDTH, PDB_IDACL_SHIFT)
#define PDB_IDACL_NORMAL							VALUE(1, PDB_IDACL_SHIFT)

#define PDB_IDACR_SHIFT								6
#define PDB_IDACR_WIDTH								1
#define PDB_IDACR_MASK								MASK(PDB_IDACR_WIDTH, PDB_IDACR_SHIFT)
#define PDB_IDACR_NORMAL							VALUE(1, PDB_IDACR_SHIFT)

#define EN_OUT_IDACL_SHIFT							5
#define EN_OUT_IDACL_WIDTH							1
#define EN_OUT_IDACL_MASK							MASK(EN_OUT_IDACL_WIDTH, EN_OUT_IDACL_SHIFT)
#define EN_OUT_IDACL_ENABLE							VALUE(1, EN_OUT_IDACL_SHIFT)

#define EN_OUT_IDACR_SHIFT							4
#define EN_OUT_IDACR_WIDTH							1
#define EN_OUT_IDACR_MASK							MASK(EN_OUT_IDACR_WIDTH, EN_OUT_IDACR_SHIFT)
#define EN_OUT_IDACR_ENABLE							VALUE(1, EN_OUT_IDACR_SHIFT)

#define SEL_MUX_IDAC_SHIFT							0
#define SEL_MUX_IDAC_WIDTH							1
#define SEL_MUX_IDAC_MASK							MASK(SEL_MUX_IDAC_WIDTH, SEL_MUX_IDAC_SHIFT)
#define SEL_MUX_IDAC_HP_PATH						VALUE(0, SEL_MUX_IDAC_SHIFT)
#define SEL_MUX_IDAC_RCV_PATH						VALUE(1, SEL_MUX_IDAC_SHIFT)

/* S5M3500X_138_CTRL_HP1 */
#define PDB_BIAS_HP_SHIFT							6
#define PDB_BIAS_HP_WIDTH							1
#define PDB_BIAS_HP_MASK							MASK(PDB_BIAS_HP_WIDTH, PDB_BIAS_HP_SHIFT)
#define PDB_BIAS_HP_NORMAL							VALUE(1, PDB_BIAS_HP_SHIFT)

#define PDB_1ST_HPL_SHIFT							5
#define PDB_1ST_HPL_WIDTH							1
#define PDB_1ST_HPL_MASK							MASK(PDB_1ST_HPL_WIDTH, PDB_1ST_HPL_SHIFT)
#define PDB_1ST_HPL_NORMAL							VALUE(1, PDB_1ST_HPL_SHIFT)

#define PDB_1ST_HPR_SHIFT							4
#define PDB_1ST_HPR_WIDTH							1
#define PDB_1ST_HPR_MASK							MASK(PDB_1ST_HPR_WIDTH, PDB_1ST_HPR_SHIFT)
#define PDB_1ST_HPR_NORMAL							VALUE(1, PDB_1ST_HPR_SHIFT)

#define PDB_2ND_HPL_SHIFT							3
#define PDB_2ND_HPL_WIDTH							1
#define PDB_2ND_HPL_MASK							MASK(PDB_2ND_HPL_WIDTH, PDB_2ND_HPL_SHIFT)
#define PDB_2ND_HPL_NORMAL							VALUE(1, PDB_2ND_HPL_SHIFT)

#define PDB_2ND_HPR_SHIFT							2
#define PDB_2ND_HPR_WIDTH							1
#define PDB_2ND_HPR_MASK							MASK(PDB_2ND_HPR_WIDTH, PDB_2ND_HPR_SHIFT)
#define PDB_2ND_HPR_NORMAL							VALUE(1, PDB_2ND_HPR_SHIFT)

#define PDB_DRV_HPL_SHIFT							1
#define PDB_DRV_HPL_WIDTH							1
#define PDB_DRV_HPL_MASK							MASK(PDB_DRV_HPL_WIDTH, PDB_DRV_HPL_SHIFT)
#define PDB_DRV_HPL_NORMAL							VALUE(1, PDB_DRV_HPL_SHIFT)

#define PDB_DRV_HPR_SHIFT							0
#define PDB_DRV_HPR_WIDTH							1
#define PDB_DRV_HPR_MASK							MASK(PDB_DRV_HPL_WIDTH, PDB_DRV_HPL_SHIFT)
#define PDB_DRV_HPR_NORMAL							VALUE(1, PDB_DRV_HPL_SHIFT)

/* S5M3500X_139_CTRL_HP2 */
#define EN_OCP_HPL_SHIFT							7
#define EN_OCP_HPL_WIDTH							1
#define EN_OCP_HPL_MASK								MASK(EN_OCP_HPL_WIDTH, EN_OCP_HPL_SHIFT)
#define EN_OCP_HPL_ENABLE							VALUE(1, EN_OCP_HPL_SHIFT)

#define EN_OCP_HPR_SHIFT							6
#define EN_OCP_HPR_WIDTH							1
#define EN_OCP_HPR_MASK								MASK(EN_OCP_HPR_WIDTH, EN_OCP_HPR_SHIFT)
#define EN_OCP_HPR_ENABLE							VALUE(1, EN_OCP_HPR_SHIFT)

/* S5M3500X_13A_CTRL_HP3 */
#define PDB_SURGE_REG_HPL_SHIFT					7
#define PDB_SURGE_REG_HPL_WIDTH					1
#define PDB_SURGE_REG_HPL_MASK						MASK(PDB_SURGE_REG_HPL_WIDTH, PDB_SURGE_REG_HPL_SHIFT)
#define PDB_SURGE_REG_HPL_NORMAL					VALUE(1, PDB_SURGE_REG_HPL_SHIFT)

#define PDB_SURGE_REG_HPR_SHIFT					6
#define PDB_SURGE_REG_HPR_WIDTH					1
#define PDB_SURGE_REG_HPR_MASK						MASK(PDB_SURGE_REG_HPR_WIDTH, PDB_SURGE_REG_HPR_SHIFT)
#define PDB_SURGE_REG_HPR_NORMAL					VALUE(1, PDB_SURGE_REG_HPR_SHIFT)

#define PDB_SURGE_HPL_SHIFT							5
#define PDB_SURGE_HPL_WIDTH							1
#define PDB_SURGE_HPL_MASK							MASK(PDB_SURGE_HPL_WIDTH, PDB_SURGE_HPL_SHIFT)
#define PDB_SURGE_HPL_NORMAL						VALUE(1, PDB_SURGE_HPL_SHIFT)

#define PDB_SURGE_HPR_SHIFT							4
#define PDB_SURGE_HPR_WIDTH							1
#define PDB_SURGE_HPR_MASK							MASK(PDB_SURGE_HPR_WIDTH, PDB_SURGE_HPR_SHIFT)
#define PDB_SURGE_HPR_NORMAL						VALUE(1, PDB_SURGE_HPR_SHIFT)

#define PDB_SURGE_COMP_HPL_SHIFT					3
#define PDB_SURGE_COMP_HPL_WIDTH					1
#define PDB_SURGE_COMP_HPL_MASK					MASK(PDB_SURGE_COMP_HPL_WIDTH, PDB_SURGE_COMP_HPL_SHIFT)
#define PDB_SURGE_COMP_HPL_NORMAL					VALUE(1, PDB_SURGE_COMP_HPL_SHIFT)

#define PDB_SURGE_COMP_HPR_SHIFT					2
#define PDB_SURGE_COMP_HPR_WIDTH					1
#define PDB_SURGE_COMP_HPR_MASK					MASK(PDB_SURGE_COMP_HPR_WIDTH, PDB_SURGE_COMP_HPR_SHIFT)
#define PDB_SURGE_COMP_HPR_NORMAL					VALUE(1, PDB_SURGE_COMP_HPR_SHIFT)

#define EN_SURGE_HPL_SHIFT							1
#define EN_SURGE_HPL_WIDTH							1
#define EN_SURGE_HPL_MASK							MASK(EN_SURGE_HPL_WIDTH, EN_SURGE_HPL_SHIFT)
#define EN_SURGE_HPL_ENABLE							VALUE(1, EN_SURGE_HPL_SHIFT)

#define EN_SURGE_HPR_SHIFT							0
#define EN_SURGE_HPR_WIDTH							1
#define EN_SURGE_HPR_MASK							MASK(EN_SURGE_HPR_WIDTH, EN_SURGE_HPR_SHIFT)
#define EN_SURGE_HPR_ENABLE							VALUE(1, EN_SURGE_HPR_SHIFT)

/* S5M3500X_141_CTRL_HP10 */
#define CTRV_OCP_HP_SHIFT							0
#define CTRV_OCP_HP_WIDTH							2
#define CTRV_OCP_HP_MASK							MASK(CTRV_OCP_HP_WIDTH, CTRV_OCP_HP_SHIFT)
#define CTRV_OCP_HP_180MA							VALUE(0, CTRV_OCP_HP_SHIFT)
#define CTRV_OCP_HP_200MA							VALUE(1, CTRV_OCP_HP_SHIFT)
#define CTRV_OCP_HP_220MA							VALUE(2, CTRV_OCP_HP_SHIFT)
#define CTRV_OCP_HP_240MA							VALUE(3, CTRV_OCP_HP_SHIFT)

/* S5M3500X_142_CTRL_HP11 */
#define CTRV_SURGE_REFP_HP_SHIFT					0
#define CTRV_SURGE_REFP_HP_WIDTH					3
#define CTRV_SURGE_REFP_HP_MASK					MASK(CTRV_SURGE_REFP_HP_WIDTH, CTRV_SURGE_REFP_HP_SHIFT)
#define CTRV_SURGE_REFP_HP_NA						VALUE(0, CTRV_SURGE_REFP_HP_SHIFT)
#define CTRV_SURGE_REFP_HP_1P91V					VALUE(1, CTRV_SURGE_REFP_HP_SHIFT)
#define CTRV_SURGE_REFP_HP_2P25V					VALUE(2, CTRV_SURGE_REFP_HP_SHIFT)
#define CTRV_SURGE_REFP_HP_2P5V					VALUE(3, CTRV_SURGE_REFP_HP_SHIFT)
#define CTRV_SURGE_REFP_HP_3P46V					VALUE(4, CTRV_SURGE_REFP_HP_SHIFT)
#define CTRV_SURGE_REFP_HP_4P5V					VALUE(5, CTRV_SURGE_REFP_HP_SHIFT)
#define CTRV_SURGE_REFP_HP_5P63V					VALUE(6, CTRV_SURGE_REFP_HP_SHIFT)
#define CTRV_SURGE_REFP_HP_6P92V					VALUE(7, CTRV_SURGE_REFP_HP_SHIFT)

/* S5M3500X_148_CTRL_EP1 */
#define PDB_BIAS_EP_SHIFT							7
#define PDB_BIAS_EP_WIDTH							1
#define PDB_BIAS_EP_MASK							MASK(PDB_BIAS_EP_WIDTH, PDB_BIAS_EP_SHIFT)
#define PDB_BIAS_EP_NORMAL							VALUE(1, PDB_BIAS_EP_SHIFT)

#define PDB_1ST_EP_SHIFT							6
#define PDB_1ST_EP_WIDTH							1
#define PDB_1ST_EP_MASK								MASK(PDB_1ST_EP_WIDTH, PDB_1ST_EP_SHIFT)
#define PDB_1ST_EP_NORMAL							VALUE(1, PDB_1ST_EP_SHIFT)

#define PDB_2ND_EP_SHIFT							5
#define PDB_2ND_EP_WIDTH							1
#define PDB_2ND_EP_MASK								MASK(PDB_2ND_EP_WIDTH, PDB_2ND_EP_SHIFT)
#define PDB_2ND_EP_NORMAL							VALUE(1, PDB_2ND_EP_SHIFT)

#define PDB_DRV_EP_SHIFT							4
#define PDB_DRV_EP_WIDTH							1
#define PDB_DRV_EP_MASK								MASK(PDB_DRV_EP_WIDTH, PDB_DRV_EP_SHIFT)
#define PDB_DRV_EP_NORMAL							VALUE(1, PDB_DRV_EP_SHIFT)

#define EN_OCP_EP_SHIFT								3
#define EN_OCP_EP_WIDTH								1
#define EN_OCP_EP_MASK								MASK(EN_OCP_EP_WIDTH, EN_OCP_EP_SHIFT)
#define EN_OCP_EP_NORMAL							VALUE(1, EN_OCP_EP_SHIFT)

#define EN_OUTTIE_EP_SHIFT							2
#define EN_OUTTIE_EP_WIDTH							1
#define EN_OUTTIE_EP_MASK							MASK(EN_OUTTIE_EP_WIDTH, EN_OUTTIE_EP_SHIFT)
#define EN_OUTTIE_EP_NORMAL							VALUE(1, EN_OUTTIE_EP_SHIFT)

/* S5M3500X_14B_CTRL_EP4 */
#define CTRV_OCP_EP_SHIFT							0
#define CTRV_OCP_EP_WIDTH							2
#define CTRV_OCP_EP_MASK							MASK(CTRV_OCP_EP_WIDTH, CTRV_OCP_EP_SHIFT)
#define CTRV_OCP_EP_160MA							VALUE(0, CTRV_OCP_EP_SHIFT)
#define CTRV_OCP_EP_180MA							VALUE(1, CTRV_OCP_EP_SHIFT)
#define CTRV_OCP_EP_200MA							VALUE(2, CTRV_OCP_EP_SHIFT)
#define CTRV_OCP_EP_220MA							VALUE(3, CTRV_OCP_EP_SHIFT)

#endif /* _S5M3500X_REGISTER_H */
