-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Sun Dec  2 00:17:02 2018
-- Host        : lais-Inspiron-3421 running 64-bit Ubuntu 16.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5_sim_netlist.vhdl
-- Design      : microblaze_arm_microblaze_0_5
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Cache_Interface is
  port (
    \M_AXI_IC_ARADDR[31]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \Use_XX_Accesses.xx_wait_for_data_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENB1_out : out STD_LOGIC;
    icache_read_idle : out STD_LOGIC;
    new_tag_bits : out STD_LOGIC_VECTOR ( 0 to 0 );
    icache_miss_hold_reg : out STD_LOGIC;
    update_idle : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    new_data_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid : out STD_LOGIC;
    read_victim_valid : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Use_XX_Accesses.xx_wait_for_data_postponed_reg\ : out STD_LOGIC;
    \FSM_sequential_cache_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_cache_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_cache_state_reg[0]\ : out STD_LOGIC;
    \cacheline_cnt_reg[0]\ : out STD_LOGIC;
    \cacheline_cnt_reg[1]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Read_Req : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    Write_ICache_I : in STD_LOGIC;
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    \new_data_low_addr1__0\ : in STD_LOGIC;
    cache_req_raw : in STD_LOGIC;
    icache_miss_hold : in STD_LOGIC;
    read_data_stall : in STD_LOGIC;
    \Use_XX_Accesses.xx_wait_for_data_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \valid_Bits_1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC;
    read_victim_valid_reg : in STD_LOGIC;
    cacheline_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    \FSM_sequential_cache_state_reg[2]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \new_tag_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Carry_IN : in STD_LOGIC;
    xx_wait_for_data_postponed : in STD_LOGIC;
    valid_addr_strobe_q : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    valid_Req_XX_reg : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Cache_Interface : entity is "Cache_Interface";
end microblaze_arm_microblaze_0_5_Cache_Interface;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Cache_Interface is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_cache_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \^m_axi_ic_araddr[31]\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \Use_XX_Accesses.xx_valid_data_i_2_n_0\ : STD_LOGIC;
  signal \Use_XX_Accesses.xx_wait_for_data_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.M_AXI_ARVALID_I_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.first_word_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_3_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr_reg__0\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \Using_FPGA.Native_i_25_n_0\ : STD_LOGIC;
  signal axi_cacheline_cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \cache_state1__0\ : STD_LOGIC;
  signal convert_Burst : STD_LOGIC;
  signal convert_Kind : STD_LOGIC;
  signal convert_Low_Addr : STD_LOGIC_VECTOR ( 28 to 29 );
  signal first_word : STD_LOGIC;
  signal \^icache_read_idle\ : STD_LOGIC;
  signal \^new_data_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^new_tag_bits\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_data_active : STD_LOGIC;
  signal read_data_cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal read_data_counter : STD_LOGIC_VECTOR ( 0 to 1 );
  signal read_data_id : STD_LOGIC;
  signal read_req_granted : STD_LOGIC;
  signal \^update_idle\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cache_state[2]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Use_XX_Accesses.xx_valid_data_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Use_XX_Accesses.xx_wait_for_data_postponed_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Using_AXI.M_AXI_ARVALID_I_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1\ : label is "soft_lutpair82";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][4]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][9]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[0]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[0]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_21__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_22__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \cacheline_cnt[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \cacheline_cnt[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \new_tag_addr[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \valid_Bits_1[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \valid_Bits_1[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \valid_Bits_1[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \valid_Bits_1[3]_i_1\ : label is "soft_lutpair86";
begin
  E(0) <= \^e\(0);
  \M_AXI_IC_ARADDR[31]\(33 downto 0) <= \^m_axi_ic_araddr[31]\(33 downto 0);
  icache_read_idle <= \^icache_read_idle\;
  new_data_addr(1 downto 0) <= \^new_data_addr\(1 downto 0);
  new_tag_bits(0) <= \^new_tag_bits\(0);
  update_idle <= \^update_idle\;
\FSM_sequential_cache_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \FSM_sequential_cache_state_reg[2]_0\,
      I1 => \^update_idle\,
      I2 => read_data_id,
      I3 => \out\(1),
      I4 => \FSM_sequential_cache_state[2]_i_3_n_0\,
      I5 => in0(0),
      O => \FSM_sequential_cache_state_reg[0]\
    );
\FSM_sequential_cache_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => \cache_state1__0\,
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \FSM_sequential_cache_state[2]_i_3_n_0\,
      I5 => in0(1),
      O => \FSM_sequential_cache_state_reg[1]\
    );
\FSM_sequential_cache_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C1FFFF00C10000"
    )
        port map (
      I0 => \cache_state1__0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \FSM_sequential_cache_state[2]_i_3_n_0\,
      I5 => in0(2),
      O => \FSM_sequential_cache_state_reg[2]\
    );
\FSM_sequential_cache_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007E"
    )
        port map (
      I0 => cacheline_cnt(0),
      I1 => cacheline_cnt(1),
      I2 => \^new_tag_bits\(0),
      I3 => read_data_id,
      O => \cache_state1__0\
    );
\FSM_sequential_cache_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008081808100"
    )
        port map (
      I0 => \^new_tag_bits\(0),
      I1 => cacheline_cnt(1),
      I2 => cacheline_cnt(0),
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \out\(2),
      O => \FSM_sequential_cache_state[2]_i_3_n_0\
    );
Pause_Ack_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I1 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I4 => \FSM_sequential_cache_state_reg[2]_0\,
      I5 => \out\(1),
      O => \^icache_read_idle\
    );
\Use_XX_Accesses.xx_valid_data_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000000000"
    )
        port map (
      I0 => read_data_id,
      I1 => \Using_FPGA.Native_i_25_n_0\,
      I2 => \Use_XX_Accesses.xx_wait_for_data_reg_0\,
      I3 => Q(0),
      I4 => read_data_cnt(1),
      I5 => \Use_XX_Accesses.xx_valid_data_i_2_n_0\,
      O => \^e\(0)
    );
\Use_XX_Accesses.xx_valid_data_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA0A35F5"
    )
        port map (
      I0 => read_data_counter(0),
      I1 => convert_Kind,
      I2 => first_word,
      I3 => convert_Low_Addr(28),
      I4 => Q(1),
      O => \Use_XX_Accesses.xx_valid_data_i_2_n_0\
    );
\Use_XX_Accesses.xx_wait_for_data_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_wait_for_data_i_2_n_0\,
      I1 => \^e\(0),
      I2 => sync_reset,
      O => \Use_XX_Accesses.xx_wait_for_data_reg\
    );
\Use_XX_Accesses.xx_wait_for_data_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFF1130"
    )
        port map (
      I0 => Carry_IN,
      I1 => read_data_active,
      I2 => xx_wait_for_data_postponed,
      I3 => cache_req_raw,
      I4 => \Use_XX_Accesses.xx_wait_for_data_reg_0\,
      O => \Use_XX_Accesses.xx_wait_for_data_i_2_n_0\
    );
\Use_XX_Accesses.xx_wait_for_data_postponed_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C074C0C0C0C0C0"
    )
        port map (
      I0 => Carry_IN,
      I1 => read_data_active,
      I2 => xx_wait_for_data_postponed,
      I3 => valid_addr_strobe_q,
      I4 => Carry_OUT,
      I5 => valid_Req_XX_reg,
      O => \Use_XX_Accesses.xx_wait_for_data_postponed_reg\
    );
\Use_XX_Accesses.xx_wait_for_data_postponed_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA8"
    )
        port map (
      I0 => convert_Burst,
      I1 => axi_cacheline_cnt(0),
      I2 => axi_cacheline_cnt(1),
      I3 => \Using_FPGA.Native_i_25_n_0\,
      O => read_data_active
    );
\Using_AXI.M_AXI_ARADDR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(8),
      Q => \^m_axi_ic_araddr[31]\(12),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(9),
      Q => \^m_axi_ic_araddr[31]\(13),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(10),
      Q => \^m_axi_ic_araddr[31]\(14),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(11),
      Q => \^m_axi_ic_araddr[31]\(15),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(12),
      Q => \^m_axi_ic_araddr[31]\(16),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(13),
      Q => \^m_axi_ic_araddr[31]\(17),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(14),
      Q => \^m_axi_ic_araddr[31]\(18),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(15),
      Q => \^m_axi_ic_araddr[31]\(19),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(16),
      Q => \^m_axi_ic_araddr[31]\(20),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(17),
      Q => \^m_axi_ic_araddr[31]\(21),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(18),
      Q => \^m_axi_ic_araddr[31]\(22),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(19),
      Q => \^m_axi_ic_araddr[31]\(23),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(20),
      Q => \^m_axi_ic_araddr[31]\(24),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(21),
      Q => \^m_axi_ic_araddr[31]\(25),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(22),
      Q => \^m_axi_ic_araddr[31]\(26),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(23),
      Q => \^m_axi_ic_araddr[31]\(27),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(24),
      Q => \^m_axi_ic_araddr[31]\(28),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(25),
      Q => \^m_axi_ic_araddr[31]\(29),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(26),
      Q => \^m_axi_ic_araddr[31]\(30),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(27),
      Q => \^m_axi_ic_araddr[31]\(31),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(0),
      Q => \^m_axi_ic_araddr[31]\(4),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(28),
      Q => \^m_axi_ic_araddr[31]\(32),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(29),
      Q => \^m_axi_ic_araddr[31]\(33),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(1),
      Q => \^m_axi_ic_araddr[31]\(5),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(2),
      Q => \^m_axi_ic_araddr[31]\(6),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(3),
      Q => \^m_axi_ic_araddr[31]\(7),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(4),
      Q => \^m_axi_ic_araddr[31]\(8),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(5),
      Q => \^m_axi_ic_araddr[31]\(9),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(6),
      Q => \^m_axi_ic_araddr[31]\(10),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(7),
      Q => \^m_axi_ic_araddr[31]\(11),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARBURST_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_Async_Reset.sync_reset_reg\,
      Q => \^m_axi_ic_araddr[31]\(2),
      R => '0'
    );
\Using_AXI.M_AXI_ARCACHE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Read_Req,
      Q => \^m_axi_ic_araddr[31]\(1),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => '1',
      Q => \^m_axi_ic_araddr[31]\(3),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARVALID_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => \^m_axi_ic_araddr[31]\(0),
      I1 => Read_Req,
      I2 => M_AXI_IC_ARREADY,
      O => \Using_AXI.M_AXI_ARVALID_I_i_1_n_0\
    );
\Using_AXI.M_AXI_ARVALID_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.M_AXI_ARVALID_I_i_1_n_0\,
      Q => \^m_axi_ic_araddr[31]\(0),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_cacheline_cnt(1),
      I1 => axi_cacheline_cnt(0),
      O => \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_cacheline_cnt(1),
      O => \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out,
      D => \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0\,
      Q => axi_cacheline_cnt(0),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out,
      D => \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1_n_0\,
      Q => axi_cacheline_cnt(1),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.first_word_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0ACA"
    )
        port map (
      I0 => first_word,
      I1 => M_AXI_IC_RLAST,
      I2 => \Using_FPGA.Native_i_25_n_0\,
      I3 => read_data_stall,
      I4 => sync_reset,
      O => \Using_AXI.Use_Read_Data_Active.first_word_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.first_word_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_Read_Data_Active.first_word_i_1_n_0\,
      Q => first_word,
      R => '0'
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Using_FPGA.Native_i_25_n_0\,
      I1 => convert_Burst,
      O => p_2_out
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33005A5ACC005A5A"
    )
        port map (
      I0 => read_data_counter(1),
      I1 => convert_Low_Addr(29),
      I2 => read_data_counter(0),
      I3 => convert_Kind,
      I4 => first_word,
      I5 => convert_Low_Addr(28),
      O => plusOp(1)
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35F5"
    )
        port map (
      I0 => read_data_counter(1),
      I1 => convert_Kind,
      I2 => first_word,
      I3 => convert_Low_Addr(29),
      O => plusOp(0)
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out,
      D => plusOp(1),
      Q => read_data_counter(0),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out,
      D => plusOp(0),
      Q => read_data_counter(1),
      R => sync_reset
    );
\Using_AXI.r_fifo_mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => '1',
      Q => convert_Kind
    );
\Using_AXI.r_fifo_mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => \^m_axi_ic_araddr[31]\(5),
      Q => convert_Low_Addr(28)
    );
\Using_AXI.r_fifo_mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => \^m_axi_ic_araddr[31]\(4),
      Q => convert_Low_Addr(29)
    );
\Using_AXI.r_fifo_mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => '1',
      Q => convert_Burst
    );
\Using_AXI.r_fifo_mem_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => \Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2_n_0\,
      Q => read_data_id
    );
\Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_ic_araddr[31]\(0),
      I1 => M_AXI_IC_ARREADY,
      O => read_req_granted
    );
\Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_Req_XX_reg,
      I1 => Carry_IN,
      O => \Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_25_n_0\,
      I1 => M_AXI_IC_RLAST,
      I2 => \^m_axi_ic_araddr[31]\(0),
      I3 => M_AXI_IC_ARREADY,
      O => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr[0]_i_3_n_0\,
      I1 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      O => \Using_AXI.r_read_fifo_addr[0]_i_2_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => M_AXI_IC_RLAST,
      I1 => \Using_FPGA.Native_i_25_n_0\,
      I2 => M_AXI_IC_ARREADY,
      I3 => \^m_axi_ic_araddr[31]\(0),
      O => \Using_AXI.r_read_fifo_addr[0]_i_3_n_0\
    );
\Using_AXI.r_read_fifo_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AFFBF0040"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_IC_RLAST,
      I2 => \Using_FPGA.Native_i_25_n_0\,
      I3 => read_req_granted,
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.r_read_fifo_addr[1]_i_1_n_0\
    );
\Using_AXI.r_read_fifo_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_IC_RLAST,
      I2 => \Using_FPGA.Native_i_25_n_0\,
      I3 => M_AXI_IC_ARREADY,
      I4 => \^m_axi_ic_araddr[31]\(0),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.r_read_fifo_addr[2]_i_1_n_0\
    );
\Using_AXI.r_read_fifo_addr[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      O => \Using_AXI.r_read_fifo_addr[3]_i_1_n_0\
    );
\Using_AXI.r_read_fifo_addr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.r_read_fifo_addr[0]_i_2_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.r_read_fifo_addr[1]_i_1_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.r_read_fifo_addr[2]_i_1_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.r_read_fifo_addr[3]_i_1_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      S => sync_reset
    );
\Using_FPGA.Native_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(8),
      I1 => \Using_FPGA.Native_0\(8),
      I2 => \^new_tag_bits\(0),
      O => ADDRBWRADDR(8)
    );
\Using_FPGA.Native_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(7),
      I1 => \Using_FPGA.Native_0\(7),
      I2 => \^new_tag_bits\(0),
      O => ADDRBWRADDR(7)
    );
\Using_FPGA.Native_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(6),
      I1 => \Using_FPGA.Native_0\(6),
      I2 => \^new_tag_bits\(0),
      O => ADDRBWRADDR(6)
    );
\Using_FPGA.Native_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(5),
      I1 => \Using_FPGA.Native_0\(5),
      I2 => \^new_tag_bits\(0),
      O => ADDRBWRADDR(5)
    );
\Using_FPGA.Native_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(4),
      I1 => \Using_FPGA.Native_0\(4),
      I2 => \^new_tag_bits\(0),
      O => ADDRBWRADDR(4)
    );
\Using_FPGA.Native_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(3),
      I1 => \Using_FPGA.Native_0\(3),
      I2 => \^new_tag_bits\(0),
      O => ADDRBWRADDR(3)
    );
\Using_FPGA.Native_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(2),
      I1 => \Using_FPGA.Native_0\(2),
      I2 => \^new_tag_bits\(0),
      O => ADDRBWRADDR(2)
    );
\Using_FPGA.Native_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(1),
      I1 => \Using_FPGA.Native_0\(1),
      I2 => \^new_tag_bits\(0),
      O => ADDRBWRADDR(1)
    );
\Using_FPGA.Native_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(0),
      I1 => \Using_FPGA.Native_0\(0),
      I2 => \^new_tag_bits\(0),
      O => ADDRBWRADDR(0)
    );
\Using_FPGA.Native_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^icache_read_idle\,
      I1 => \Using_FPGA.Native\,
      I2 => ex_Valid,
      I3 => Write_ICache_I,
      I4 => \^new_tag_bits\(0),
      O => ENB1_out
    );
\Using_FPGA.Native_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \^new_tag_bits\(0),
      I1 => \^new_data_addr\(1),
      I2 => \^new_data_addr\(0),
      I3 => \valid_Bits_1_reg[0]\(3),
      O => DIBDI(3)
    );
\Using_FPGA.Native_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^new_tag_bits\(0),
      I1 => \^new_data_addr\(0),
      I2 => \^new_data_addr\(1),
      I3 => \valid_Bits_1_reg[0]\(2),
      O => DIBDI(2)
    );
\Using_FPGA.Native_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => convert_Low_Addr(28),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(0),
      O => read_data_cnt(0)
    );
\Using_FPGA.Native_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^new_tag_bits\(0),
      I1 => \^new_data_addr\(1),
      I2 => \^new_data_addr\(0),
      I3 => \valid_Bits_1_reg[0]\(1),
      O => DIBDI(1)
    );
\Using_FPGA.Native_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => convert_Low_Addr(29),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(1),
      O => read_data_cnt(1)
    );
\Using_FPGA.Native_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^new_tag_bits\(0),
      I1 => \^new_data_addr\(1),
      I2 => \^new_data_addr\(0),
      I3 => \valid_Bits_1_reg[0]\(0),
      O => DIBDI(0)
    );
\Using_FPGA.Native_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => read_data_id,
      I2 => \Using_FPGA.Native_i_25_n_0\,
      O => \^new_tag_bits\(0)
    );
\Using_FPGA.Native_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444444444444"
    )
        port map (
      I0 => read_data_stall,
      I1 => M_AXI_IC_RVALID,
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      O => \Using_FPGA.Native_i_25_n_0\
    );
\Using_FPGA.Native_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => read_data_cnt(0),
      I1 => read_stream_valid_reg,
      I2 => read_victim_valid_reg,
      I3 => cacheline_cnt(0),
      O => \^new_data_addr\(1)
    );
\Using_FPGA.Native_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => read_data_cnt(1),
      I1 => read_stream_valid_reg,
      I2 => read_victim_valid_reg,
      I3 => cacheline_cnt(1),
      O => \^new_data_addr\(0)
    );
\cacheline_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cacheline_cnt(1),
      I1 => \^new_tag_bits\(0),
      I2 => cacheline_cnt(0),
      O => \cacheline_cnt_reg[0]\
    );
\cacheline_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^new_tag_bits\(0),
      I1 => cacheline_cnt(1),
      O => \cacheline_cnt_reg[1]\
    );
icache_miss_hold_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010FFF0"
    )
        port map (
      I0 => \^update_idle\,
      I1 => \new_data_low_addr1__0\,
      I2 => cache_req_raw,
      I3 => icache_miss_hold,
      I4 => read_req_granted,
      I5 => sync_reset,
      O => icache_miss_hold_reg
    );
\new_tag_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \^new_tag_bits\(0),
      I1 => cacheline_cnt(1),
      I2 => cacheline_cnt(0),
      O => \^update_idle\
    );
read_stream_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101010101010"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => cacheline_cnt(0),
      I4 => cacheline_cnt(1),
      I5 => \^new_tag_bits\(0),
      O => read_stream_valid
    );
read_victim_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101010101010"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => cacheline_cnt(0),
      I4 => cacheline_cnt(1),
      I5 => \^new_tag_bits\(0),
      O => read_victim_valid
    );
\valid_Bits_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \valid_Bits_1_reg[0]\(3),
      I1 => \^new_data_addr\(0),
      I2 => \^new_data_addr\(1),
      O => D(3)
    );
\valid_Bits_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \valid_Bits_1_reg[0]\(2),
      I1 => \^new_data_addr\(1),
      I2 => \^new_data_addr\(0),
      O => D(2)
    );
\valid_Bits_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \valid_Bits_1_reg[0]\(1),
      I1 => \^new_data_addr\(0),
      I2 => \^new_data_addr\(1),
      O => D(1)
    );
\valid_Bits_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \valid_Bits_1_reg[0]\(0),
      I1 => \^new_data_addr\(0),
      I2 => \^new_data_addr\(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_DAXI_interface is
  port (
    active_access_d1 : out STD_LOGIC;
    active_access : out STD_LOGIC;
    dext_DReady : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 70 downto 0 );
    S : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    active_access_reg_0 : in STD_LOGIC;
    M_AXI_DP_AWVALID_i_reg_0 : in STD_LOGIC;
    M_AXI_DP_WVALID_i_reg_0 : in STD_LOGIC;
    M_AXI_DP_ARVALID_i_reg_0 : in STD_LOGIC;
    DReady : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_BVALID : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    byte_i_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    byte_i_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_DAXI_interface : entity is "DAXI_interface";
end microblaze_arm_microblaze_0_5_DAXI_interface;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_DAXI_interface is
  signal \^active_access\ : STD_LOGIC;
  signal \^dext_dready\ : STD_LOGIC;
  signal mem_access_completed0 : STD_LOGIC;
begin
  active_access <= \^active_access\;
  dext_DReady <= \^dext_dready\;
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(0),
      Q => D(39),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(10),
      Q => D(49),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(11),
      Q => D(50),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(12),
      Q => D(51),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(13),
      Q => D(52),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(14),
      Q => D(53),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(15),
      Q => D(54),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(16),
      Q => D(55),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(17),
      Q => D(56),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(18),
      Q => D(57),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(19),
      Q => D(58),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(1),
      Q => D(40),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(20),
      Q => D(59),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(21),
      Q => D(60),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(22),
      Q => D(61),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(23),
      Q => D(62),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(24),
      Q => D(63),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(25),
      Q => D(64),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(26),
      Q => D(65),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(27),
      Q => D(66),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(28),
      Q => D(67),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(29),
      Q => D(68),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(2),
      Q => D(41),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(30),
      Q => D(69),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(31),
      Q => D(70),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(3),
      Q => D(42),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(4),
      Q => D(43),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(5),
      Q => D(44),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(6),
      Q => D(45),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(7),
      Q => D(46),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(8),
      Q => D(47),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_AWADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native\(9),
      Q => D(48),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(0),
      Q => D(6),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(10),
      Q => D(16),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(11),
      Q => D(17),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(12),
      Q => D(18),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(13),
      Q => D(19),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(14),
      Q => D(20),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(15),
      Q => D(21),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(16),
      Q => D(22),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(17),
      Q => D(23),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(18),
      Q => D(24),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(19),
      Q => D(25),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(1),
      Q => D(7),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(20),
      Q => D(26),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(21),
      Q => D(27),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(22),
      Q => D(28),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(23),
      Q => D(29),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(24),
      Q => D(30),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(25),
      Q => D(31),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(26),
      Q => D(32),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(27),
      Q => D(33),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(28),
      Q => D(34),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(29),
      Q => D(35),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(2),
      Q => D(8),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(30),
      Q => D(36),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(31),
      Q => D(37),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(3),
      Q => D(9),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(4),
      Q => D(10),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(5),
      Q => D(11),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(6),
      Q => D(12),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(7),
      Q => D(13),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(8),
      Q => D(14),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg(9),
      Q => D(15),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WSTRB_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg_0(0),
      Q => D(2),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WSTRB_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg_0(1),
      Q => D(3),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WSTRB_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg_0(2),
      Q => D(4),
      R => sync_reset
    );
\Add_Output_DFFs.M_AXI_DP_WSTRB_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => byte_i_reg_0(3),
      Q => D(5),
      R => sync_reset
    );
M_AXI_DP_ARVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => M_AXI_DP_ARVALID_i_reg_0,
      Q => D(0),
      R => '0'
    );
M_AXI_DP_AWVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => M_AXI_DP_AWVALID_i_reg_0,
      Q => D(38),
      R => '0'
    );
M_AXI_DP_WVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => M_AXI_DP_WVALID_i_reg_0,
      Q => D(1),
      R => '0'
    );
\Using_FPGA.Native_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dext_dready\,
      I1 => DReady,
      O => S
    );
\WB_DAXI_Read_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(31),
      Q => Q(31),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(21),
      Q => Q(21),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(20),
      Q => Q(20),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(19),
      Q => Q(19),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(18),
      Q => Q(18),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(17),
      Q => Q(17),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(16),
      Q => Q(16),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(15),
      Q => Q(15),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(14),
      Q => Q(14),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(13),
      Q => Q(13),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(12),
      Q => Q(12),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(30),
      Q => Q(30),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(11),
      Q => Q(11),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(10),
      Q => Q(10),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(9),
      Q => Q(9),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(8),
      Q => Q(8),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(7),
      Q => Q(7),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(6),
      Q => Q(6),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(5),
      Q => Q(5),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(4),
      Q => Q(4),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(3),
      Q => Q(3),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(2),
      Q => Q(2),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(29),
      Q => Q(29),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(1),
      Q => Q(1),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(0),
      Q => Q(0),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(28),
      Q => Q(28),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(27),
      Q => Q(27),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(26),
      Q => Q(26),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(25),
      Q => Q(25),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(24),
      Q => Q(24),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(23),
      Q => Q(23),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(22),
      Q => Q(22),
      R => sync_reset
    );
active_access_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^active_access\,
      Q => active_access_d1,
      R => sync_reset
    );
active_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => active_access_reg_0,
      Q => \^active_access\,
      R => '0'
    );
mem_access_completed_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => M_AXI_DP_RVALID,
      I1 => M_AXI_DP_BVALID,
      I2 => \^active_access\,
      O => mem_access_completed0
    );
mem_access_completed_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_access_completed0,
      Q => \^dext_dready\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD is
  port (
    \LOCKSTEP_Out_reg[3016]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3016]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE is
  port (
    \trace_pc_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[9]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_527 is
  port (
    \trace_pc_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_527 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_527;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_527 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[8]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_533 is
  port (
    \trace_pc_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_533 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_533;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_533 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[7]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_539 is
  port (
    \trace_pc_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_539 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_539;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_539 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[6]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_545 is
  port (
    \trace_pc_i_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_545 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_545;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_545 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[5]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_551 is
  port (
    \trace_pc_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_551 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_551;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_551 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[4]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_557 is
  port (
    \trace_pc_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_557 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_557;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_557 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[3]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_563 is
  port (
    \trace_pc_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_563 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_563;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_563 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[31]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_569 is
  port (
    \trace_pc_i_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_569 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_569;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_569 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[30]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_575 is
  port (
    \trace_pc_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_575 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_575;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_575 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[2]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_581 is
  port (
    \trace_pc_i_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_581 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_581;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_581 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[29]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_587 is
  port (
    \trace_pc_i_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_587 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_587;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_587 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[28]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_593 is
  port (
    \trace_pc_i_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_593 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_593;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_593 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[27]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_599 is
  port (
    \trace_pc_i_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_599 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_599;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_599 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[26]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_605 is
  port (
    \trace_pc_i_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_605 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_605;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_605 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[25]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_611 is
  port (
    \trace_pc_i_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_611 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_611;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_611 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[24]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_617 is
  port (
    \trace_pc_i_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_617 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_617;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_617 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[23]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_623 is
  port (
    \trace_pc_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_623 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_623;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_623 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[22]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_629 is
  port (
    \trace_pc_i_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_629 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_629;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_629 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[21]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_635 is
  port (
    \trace_pc_i_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_635 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_635;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_635 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[20]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_641 is
  port (
    \trace_pc_i_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_641 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_641;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_641 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[1]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_647 is
  port (
    \trace_pc_i_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_647 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_647;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_647 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[19]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_653 is
  port (
    \trace_pc_i_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_653 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_653;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_653 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[18]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_659 is
  port (
    \trace_pc_i_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_659 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_659;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_659 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[17]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_665 is
  port (
    \trace_pc_i_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_665 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_665;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_665 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[16]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_671 is
  port (
    \trace_pc_i_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_671 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_671;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_671 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[15]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_677 is
  port (
    \trace_pc_i_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_677 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_677;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_677 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[14]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_683 is
  port (
    \trace_pc_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_683 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_683;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_683 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[13]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_689 is
  port (
    \trace_pc_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_689 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_689;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_689 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[12]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_695 is
  port (
    \trace_pc_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_695 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_695;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_695 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[11]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_701 is
  port (
    \trace_pc_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_701 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_701;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_701 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[10]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_707 is
  port (
    \trace_pc_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OF_PipeRun : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_707 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_707;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_707 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => OF_PipeRun,
      D => Address(0),
      Q => \trace_pc_i_reg[0]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_738 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_24 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_738 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_738;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_738 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_24,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_742 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_25 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_742 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_742;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_742 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_25,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_746 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_26 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_746 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_746;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_746 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_26,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_750 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_27 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_750 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_750;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_750 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_27,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_754 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_28 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_754 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_754;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_754 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_28,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_758 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_29 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_758 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_758;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_758 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_29,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_762 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_30 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_762 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_762;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_762 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_30,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_766 is
  port (
    EX_Op2 : out STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_766 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_766;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_766 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_0,
      Q => EX_Op2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_770 is
  port (
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\ : out STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    D_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_770 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_770;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_770 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_1,
      Q => \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_774 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_31 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_774 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_774;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_774 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_31,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_778 is
  port (
    Op2 : out STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    D_2 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_778 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_778;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_778 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_2,
      Q => Op2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_782 is
  port (
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\ : out STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    D_3 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_782 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_782;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_782 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_3,
      Q => \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_786 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_786 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_786;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_786 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_4,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_790 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_6 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_790 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_790;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_790 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_6,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_794 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_7 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_794 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_794;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_794 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_7,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_798 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_9 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_798 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_798;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_798 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_9,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_802 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_10 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_802 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_802;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_802 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_10,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_806 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_11 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_806 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_806;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_806 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_11,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_810 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_12 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_810 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_810;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_810 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_12,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_814 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_13 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_814 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_814;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_814 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_13,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_818 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_32 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_818 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_818;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_818 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_32,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_822 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_14 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_822 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_822;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_822 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_14,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_826 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_15 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_826 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_826;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_826 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_15,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_830 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_16 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_830 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_830;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_830 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_16,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_834 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_17 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_834 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_834;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_834 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_17,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_838 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_18 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_838 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_838;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_838 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_18,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_842 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_19 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_842 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_842;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_842 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_19,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_846 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_20 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_846 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_846;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_846 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_20,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_850 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_21 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_850 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_850;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_850 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_21,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_854 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_22 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_854 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_854;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_854 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_22,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_858 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_23 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_858 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_858;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_858 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_23,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDE_862 is
  port (
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun : in STD_LOGIC;
    D_33 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDE_862 : entity is "MB_FDE";
end microblaze_arm_microblaze_0_5_MB_FDE_862;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDE_862 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => D_33,
      Q => op2_C(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDR is
  port (
    \Size_17to32.imm_Reg_reg[15]\ : out STD_LOGIC;
    DI : out STD_LOGIC;
    ex_Valid_reg : out STD_LOGIC;
    S : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    nonvalid_IFetch_n_reg : out STD_LOGIC;
    R : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    missed_IFetch : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_Valid_reg_0 : in STD_LOGIC;
    mbar_hold_I_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    complete_dready : in STD_LOGIC;
    load_Store_i_reg : in STD_LOGIC;
    jump2_I_reg : in STD_LOGIC;
    of_Pause_reg : in STD_LOGIC;
    jump_Carry2 : in STD_LOGIC;
    \write_Reg2__4\ : in STD_LOGIC;
    complete_iready : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    \missed_IFetch0__0\ : in STD_LOGIC;
    nonvalid_IFetch_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDR : entity is "MB_FDR";
end microblaze_arm_microblaze_0_5_MB_FDR;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDR is
  signal \^size_17to32.imm_reg_reg[15]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Size_17to32.imm_Reg_reg[15]\ <= \^size_17to32.imm_reg_reg[15]\;
\Size_17to32.imm_Reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => of_Pause_reg,
      I1 => \^size_17to32.imm_reg_reg[15]\,
      I2 => \write_Reg2__4\,
      O => E(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => D_0,
      Q => \^size_17to32.imm_reg_reg[15]\,
      R => R
    );
\Using_FPGA.Native_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000455545554555"
    )
        port map (
      I0 => missed_IFetch,
      I1 => \Using_FPGA.Native_0\,
      I2 => ex_Valid_reg_0,
      I3 => mbar_hold_I_reg,
      I4 => \^size_17to32.imm_reg_reg[15]\,
      I5 => \Using_FPGA.Native_1\,
      O => DI
    );
\Using_FPGA.Native_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => of_Pause_reg,
      I1 => \^size_17to32.imm_reg_reg[15]\,
      I2 => jump2_I_reg,
      O => S
    );
ex_Valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F444444444"
    )
        port map (
      I0 => complete_dready,
      I1 => load_Store_i_reg,
      I2 => jump2_I_reg,
      I3 => \^size_17to32.imm_reg_reg[15]\,
      I4 => of_Pause_reg,
      I5 => jump_Carry2,
      O => ex_Valid_reg
    );
nonvalid_IFetch_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033FFFFAAAAAAAA"
    )
        port map (
      I0 => complete_iready,
      I1 => inHibit_EX_reg,
      I2 => of_Pause_reg,
      I3 => \^size_17to32.imm_reg_reg[15]\,
      I4 => \missed_IFetch0__0\,
      I5 => nonvalid_IFetch_n_reg_0,
      O => nonvalid_IFetch_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE is
  port (
    w_fifo_exist : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \M_AXI_DC_WSTRB[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_WVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.Use_AXI_Write.write_data_stall_i_reg\ : out STD_LOGIC;
    \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_fifo_exist_i : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    w_read_fifo_addr_3 : in STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC;
    \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    write_cacheline_offset : in STD_LOGIC_VECTOR ( 0 to 1 );
    write_req_granted : in STD_LOGIC;
    write_data_stall : in STD_LOGIC;
    \Using_AXI.Use_AXI_Write.pending_write_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    allow_aw_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE is
  signal \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.write_data_stall_i_i_2_n_0\ : STD_LOGIC;
  signal allow_aw_w_write : STD_LOGIC;
  signal \new_write_aw_w__0\ : STD_LOGIC;
  signal \p_40_out__0\ : STD_LOGIC;
  signal \^w_fifo_exist\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of M_AXI_DC_WLAST_INST_0 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \M_AXI_DC_WSTRB[0]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \M_AXI_DC_WSTRB[1]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \M_AXI_DC_WSTRB[2]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \M_AXI_DC_WSTRB[3]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of M_AXI_DC_WVALID_INST_0 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.write_data_stall_i_i_3\ : label is "soft_lutpair64";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  w_fifo_exist <= \^w_fifo_exist\;
M_AXI_DC_WLAST_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^w_fifo_exist\,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I2 => write_cacheline_offset(1),
      I3 => write_cacheline_offset(0),
      O => \M_AXI_DC_WSTRB[3]\(0)
    );
\M_AXI_DC_WSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I1 => \^w_fifo_exist\,
      I2 => \out\(0),
      O => \M_AXI_DC_WSTRB[3]\(1)
    );
\M_AXI_DC_WSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I1 => \^w_fifo_exist\,
      I2 => \out\(1),
      O => \M_AXI_DC_WSTRB[3]\(2)
    );
\M_AXI_DC_WSTRB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I1 => \^w_fifo_exist\,
      I2 => \out\(2),
      O => \M_AXI_DC_WSTRB[3]\(3)
    );
\M_AXI_DC_WSTRB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I1 => \^w_fifo_exist\,
      I2 => \out\(3),
      O => \M_AXI_DC_WSTRB[3]\(4)
    );
M_AXI_DC_WVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^w_fifo_exist\,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      O => M_AXI_DC_WVALID
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => M_AXI_DC_WREADY,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I2 => \^w_fifo_exist\,
      I3 => write_req_granted,
      O => E(0)
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => D(2)
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^w_fifo_exist\,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I2 => M_AXI_DC_WREADY,
      I3 => write_req_granted,
      O => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\,
      I2 => Q(1),
      O => D(0)
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(2),
      I1 => \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(1),
      I2 => \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(3),
      I3 => allow_aw_w_write,
      I4 => allow_aw_write,
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(0),
      O => \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg\
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3FFFFFFBFFFFFF"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \new_write_aw_w__0\,
      O => allow_aw_w_write
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => write_req_granted,
      I1 => \^w_fifo_exist\,
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I3 => M_AXI_DC_WREADY,
      O => \new_write_aw_w__0\
    );
\Using_AXI.Use_AXI_Write.write_data_stall_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAABFFF2AAA8000"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.write_data_stall_i_i_2_n_0\,
      I1 => M_AXI_DC_WREADY,
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I3 => \^w_fifo_exist\,
      I4 => Write_Data_Valid,
      I5 => write_data_stall,
      O => \Using_AXI.Use_AXI_Write.write_data_stall_i_reg\
    );
\Using_AXI.Use_AXI_Write.write_data_stall_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08440000"
    )
        port map (
      I0 => \p_40_out__0\,
      I1 => w_read_fifo_addr_3,
      I2 => w_read_fifo_addr_0,
      I3 => w_read_fifo_addr_1,
      I4 => w_read_fifo_addr_2,
      O => \Using_AXI.Use_AXI_Write.write_data_stall_i_i_2_n_0\
    );
\Using_AXI.Use_AXI_Write.write_data_stall_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^w_fifo_exist\,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I2 => M_AXI_DC_WREADY,
      I3 => Write_Data_Valid,
      O => \p_40_out__0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_fifo_exist_i,
      Q => \^w_fifo_exist\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_100 is
  port (
    use_Reg_Neg_S : out STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    use_Reg_Neg_S_i19_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_100 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_100;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_100 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => use_Reg_Neg_S_i19_out,
      Q => use_Reg_Neg_S,
      R => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_565 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_565 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_565;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_565 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_571 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_571 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_571;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_571 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_736 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_736 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_736;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_736 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_737 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_737 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_737;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_737 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_740 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_740 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_740;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_740 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_741 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_741 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_741;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_741 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_744 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Logic_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_744 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_744;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_744 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Shift_Logic_Res,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_745 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_745 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_745;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_745 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_748 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_748 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_748;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_748 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_749 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_749 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_749;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_749 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_752 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_752 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_752;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_752 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_753 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_753 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_753;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_753 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_756 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_756 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_756;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_756 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_757 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_757 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_757;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_757 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_760 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_760 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_760;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_760 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_761 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_761 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_761;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_761 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_764 is
  port (
    Op1_Logic : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_764 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_764;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_764 is
  signal \^op1_logic\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Op1_Logic <= \^op1_logic\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1_logic\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1_logic\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_765 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_765 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_765;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_765 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_768 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_768 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_768;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_768 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_1\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_2\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_769 is
  port (
    \Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_769 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_769;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_769 is
  signal \Using_FPGA.Native_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => \Using_FPGA.Native_n_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_FPGA.Native_n_0\,
      I1 => \Using_FPGA.Native_0\,
      O => \Zero_Detecting[0].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_772 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_772 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_772;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_772 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_773 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_773 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_773;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_773 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_776 is
  port (
    Shifted : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_776 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_776;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_776 is
  signal \^shifted\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Shifted <= \^shifted\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^shifted\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^shifted\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_777 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_777 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_777;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_777 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_780 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_780 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_780;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_780 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_1\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_2\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_781 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_781 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_781;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_781 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_784 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_784 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_784;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_784 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_1\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_2\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_785 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_785 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_785;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_785 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_788 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_788 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_788;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_788 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => op1(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_789 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_789 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_789;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_789 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_79 is
  port (
    carry_In : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    correct_Carry_II : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_79 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_79;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_79 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => correct_Carry_II,
      Q => carry_In,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_792 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_792 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_792;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_792 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => op1(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_793 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_793 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_793;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_793 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_796 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_796 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_796;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_796 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_1\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_2\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_797 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_797 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_797;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_797 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_800 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_800 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_800;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_800 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => Op1_Logic,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_801 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_801 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_801;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_801 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_804 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_804 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_804;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_804 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_1\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_2\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_805 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_805 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_805;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_805 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_808 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_808 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_808;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_808 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => Shifted,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_809 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_809 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_809;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_809 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_81 is
  port (
    alu_Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_81 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_81;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_81 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => \Using_FPGA.Native_0\,
      Q => alu_Op(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_812 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_812 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_812;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_812 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_1\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_2\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_813 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_813 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_813;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_813 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_816 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_816 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_816;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_816 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_817 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_817 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_817;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_817 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_82 is
  port (
    alu_Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_82 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_82;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_82 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => \Using_FPGA.Native_0\,
      Q => alu_Op(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_820 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_820 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_820;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_820 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_1\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_2\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_821 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_821 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_821;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_821 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_824 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_824 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_824;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_824 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_825 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_825 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_825;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_825 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_828 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_828 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_828;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_828 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_829 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_829 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_829;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_829 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_832 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Sext : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    sext8 : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_832 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_832;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_832 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_1\,
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_2\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
\Using_FPGA.Native_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => sext16,
      I2 => sext8,
      I3 => \Using_FPGA.Native_1\,
      O => Sext
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_833 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_833 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_833;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_833 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_836 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_836 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_836;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_836 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_837 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_837 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_837;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_837 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_84 is
  port (
    force1 : out STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    force1_i20_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_84 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_84;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_84 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => force1_i20_out,
      Q => force1,
      R => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_840 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_840 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_840;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_840 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_841 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_841 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_841;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_841 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_844 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_844 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_844;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_844 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_845 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_845 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_845;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_845 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_848 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_848 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_848;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_848 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_849 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_849 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_849;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_849 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_85 is
  port (
    force2 : out STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_85 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_85;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_85 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => \Using_FPGA.Native_0\,
      Q => force2,
      R => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_852 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_852 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_852;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_852 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_853 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_853 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_853;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_853 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_856 is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_856 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_856;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_856 is
  signal \^op1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  op1(0) <= \^op1\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^op1\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^op1\(0),
      I1 => swap_byte_instr,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_857 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_857 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_857;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_857 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_86 is
  port (
    force_Val1 : out STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    force_Val1_i18_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_86 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_86;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_86 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => force_Val1_i18_out,
      Q => force_Val1,
      R => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_860 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    S : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_I : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    compare_Instr : in STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_byte_instr : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_860 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_860;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_860 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_I,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBF"
    )
        port map (
      I0 => \Using_FPGA.Native_1\,
      I1 => compare_Instr,
      I2 => \^using_fpga.native_0\,
      I3 => op2_C(0),
      O => \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\
    );
\Using_FPGA.Native_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBF"
    )
        port map (
      I0 => \Using_FPGA.Native_1\,
      I1 => compare_Instr,
      I2 => \^using_fpga.native_0\,
      I3 => op2_C(0),
      O => S
    );
\Using_FPGA.Native_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => swap_byte_instr,
      I2 => op1(0),
      I3 => swap_instr,
      I4 => \Using_FPGA.Native_1\,
      I5 => Select_Logic_reg,
      O => shift_Logic_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_861 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    op1_Reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_861 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_861;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_861 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun,
      D => op1_Reg,
      Q => trace_jump_taken_i_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_93 is
  port (
    reg_Test_Equal_N : out STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    Reg_Test_Equal_N_i4_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_93 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_93;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_93 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => Reg_Test_Equal_N_i4_out,
      Q => reg_Test_Equal_N,
      R => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRE_99 is
  port (
    use_Reg_Neg_DI : out STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    use_Reg_Neg_DI_i17_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRE_99 : entity is "MB_FDRE";
end microblaze_arm_microblaze_0_5_MB_FDRE_99;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRE_99 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => use_Reg_Neg_DI_i17_out,
      Q => use_Reg_Neg_DI,
      R => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRSE is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \data_rd_reg_reg[32]\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    Valid_Instr_i : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    dbg_halt_reset_mode_reg : in STD_LOGIC;
    saved_reset_mode_sleep : in STD_LOGIC;
    \Serial_Dbg_Intf.continue_from_brk_reg\ : in STD_LOGIC;
    start_single_step_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\ : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    start_dbg_exec_reg : in STD_LOGIC;
    \Area_Optimized.register_write_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    read_register_MSR_1_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRSE : entity is "MB_FDRSE";
end microblaze_arm_microblaze_0_5_MB_FDRSE;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRSE is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__131_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__63_n_0\ : STD_LOGIC;
  signal \data_rd_reg[32]_i_2_n_0\ : STD_LOGIC;
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_i_2__63_n_0\,
      Q => \^using_fpga.native_0\,
      R => \Using_FPGA.Native_i_1__131_n_0\
    );
\Using_FPGA.Native_i_1__131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF82FF"
    )
        port map (
      I0 => sync_reset,
      I1 => Reset_Mode(0),
      I2 => Reset_Mode(1),
      I3 => \^using_fpga.native_1\,
      I4 => start_dbg_exec_reg,
      O => \Using_FPGA.Native_i_1__131_n_0\
    );
\Using_FPGA.Native_i_2__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => S,
      I1 => \^using_fpga.native_0\,
      I2 => \Serial_Dbg_Intf.normal_stop_cmd_i_reg\,
      I3 => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\,
      O => \Using_FPGA.Native_i_2__63_n_0\
    );
\Using_FPGA.Native_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFEFE"
    )
        port map (
      I0 => sync_reset,
      I1 => dbg_halt_reset_mode_reg,
      I2 => saved_reset_mode_sleep,
      I3 => \Serial_Dbg_Intf.continue_from_brk_reg\,
      I4 => start_single_step_reg,
      I5 => Q(0),
      O => \^using_fpga.native_1\
    );
\data_rd_reg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEAACFFFCEAACC00"
    )
        port map (
      I0 => \data_rd_reg[32]_i_2_n_0\,
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      I3 => \Using_FPGA.Native_2\,
      I4 => read_register_MSR_1_reg_0,
      I5 => D(0),
      O => \data_rd_reg_reg[32]\
    );
\data_rd_reg[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => read_register_MSR_1_reg,
      I1 => \^using_fpga.native_0\,
      I2 => Valid_Instr_i,
      O => \data_rd_reg[32]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRSE_37 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    S : in STD_LOGIC;
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRSE_37 : entity is "MB_FDRSE";
end microblaze_arm_microblaze_0_5_MB_FDRSE_37;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRSE_37 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__130_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__62_n_0\ : STD_LOGIC;
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_i_2__62_n_0\,
      Q => \^using_fpga.native_0\,
      R => \Using_FPGA.Native_i_1__130_n_0\
    );
\Using_FPGA.Native_i_1__130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF82FF"
    )
        port map (
      I0 => sync_reset,
      I1 => Reset_Mode(0),
      I2 => Reset_Mode(1),
      I3 => \Use_Async_Reset.sync_reset_reg\,
      I4 => \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg\,
      O => \Using_FPGA.Native_i_1__130_n_0\
    );
\Using_FPGA.Native_i_2__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => S,
      I1 => \^using_fpga.native_0\,
      I2 => \Serial_Dbg_Intf.normal_stop_cmd_i_reg\,
      I3 => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\,
      O => \Using_FPGA.Native_i_2__62_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRSE_38 is
  port (
    \Single_Synchronize.use_async_reset.sync_reg\ : out STD_LOGIC;
    S : out STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\ : out STD_LOGIC;
    \Area_Debug_Control.mb_halted_i_reg\ : out STD_LOGIC;
    \data_rd_reg_reg[31]\ : out STD_LOGIC;
    \data_rd_reg_reg[31]_0\ : out STD_LOGIC;
    \data_rd_reg_reg[27]\ : out STD_LOGIC;
    \data_rd_reg_reg[25]\ : out STD_LOGIC;
    \data_rd_reg_reg[23]\ : out STD_LOGIC;
    \data_rd_reg_reg[22]\ : out STD_LOGIC;
    \data_rd_reg_reg[21]\ : out STD_LOGIC;
    \data_rd_reg_reg[20]\ : out STD_LOGIC;
    \data_rd_reg_reg[19]\ : out STD_LOGIC;
    \data_rd_reg_reg[18]\ : out STD_LOGIC;
    \data_rd_reg_reg[17]\ : out STD_LOGIC;
    \data_rd_reg_reg[16]\ : out STD_LOGIC;
    \data_rd_reg_reg[15]\ : out STD_LOGIC;
    \data_rd_reg_reg[14]\ : out STD_LOGIC;
    \data_rd_reg_reg[13]\ : out STD_LOGIC;
    \data_rd_reg_reg[12]\ : out STD_LOGIC;
    \data_rd_reg_reg[11]\ : out STD_LOGIC;
    \data_rd_reg_reg[10]\ : out STD_LOGIC;
    \data_rd_reg_reg[9]\ : out STD_LOGIC;
    \data_rd_reg_reg[8]\ : out STD_LOGIC;
    \data_rd_reg_reg[7]\ : out STD_LOGIC;
    \data_rd_reg_reg[6]\ : out STD_LOGIC;
    \data_rd_reg_reg[5]\ : out STD_LOGIC;
    \data_rd_reg_reg[4]\ : out STD_LOGIC;
    \data_rd_reg_reg[3]\ : out STD_LOGIC;
    \data_rd_reg_reg[2]\ : out STD_LOGIC;
    \data_rd_reg_reg[1]\ : out STD_LOGIC;
    \data_rd_reg_reg[0]\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    \Area_Debug_Control.dbg_stop_Detected_reg\ : in STD_LOGIC;
    saved_reset_mode_dbg_halt : in STD_LOGIC;
    dbg_halt_reset_mode_reg : in STD_LOGIC;
    saved_reset_mode_sleep : in STD_LOGIC;
    sleep_reset_mode_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    saved_reset_mode_sleep_1 : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Area_Optimized.register_write_reg\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    read_register_PC_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \Serial_Dbg_Intf.sample_synced_1_reg[6]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ : in STD_LOGIC;
    normal_stop_cmd_i : in STD_LOGIC;
    normal_stop_cmd_hold : in STD_LOGIC;
    dbg_clean_stop : in STD_LOGIC;
    force_stop_cmd_i : in STD_LOGIC;
    force_stop_cmd_hold : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRSE_38 : entity is "MB_FDRSE";
end microblaze_arm_microblaze_0_5_MB_FDRSE_38;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRSE_38 is
  signal \^s\ : STD_LOGIC;
  signal \^single_synchronize.use_async_reset.sync_reg\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__65_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__64_n_0\ : STD_LOGIC;
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  S <= \^s\;
  \Single_Synchronize.use_async_reset.sync_reg\ <= \^single_synchronize.use_async_reset.sync_reg\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Area_Debug_Control.mb_halted_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222200F0"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => saved_reset_mode_sleep_1,
      I4 => sync_reset,
      O => \Area_Debug_Control.mb_halted_i_reg\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_i_2__64_n_0\,
      Q => \^single_synchronize.use_async_reset.sync_reg\,
      R => \Using_FPGA.Native_i_1__65_n_0\
    );
\Using_FPGA.Native_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_reset,
      I1 => \^single_synchronize.use_async_reset.sync_reg\,
      O => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\
    );
\Using_FPGA.Native_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82FF"
    )
        port map (
      I0 => sync_reset,
      I1 => Reset_Mode(0),
      I2 => Reset_Mode(1),
      I3 => \Use_Async_Reset.sync_reset_reg\,
      O => \Using_FPGA.Native_i_1__65_n_0\
    );
\Using_FPGA.Native_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEAE"
    )
        port map (
      I0 => \^s\,
      I1 => \^single_synchronize.use_async_reset.sync_reg\,
      I2 => \^using_fpga.native_0\,
      I3 => \Serial_Dbg_Intf.sample_synced_1_reg[6]\,
      I4 => \Serial_Dbg_Intf.normal_stop_cmd_i_reg\,
      O => \Using_FPGA.Native_i_2__64_n_0\
    );
\Using_FPGA.Native_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => inHibit_EX_reg,
      I1 => \Area_Debug_Control.dbg_stop_Detected_reg\,
      I2 => saved_reset_mode_dbg_halt,
      I3 => dbg_halt_reset_mode_reg,
      I4 => saved_reset_mode_sleep,
      I5 => sleep_reset_mode_reg,
      O => \^s\
    );
\Using_FPGA.Native_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF1"
    )
        port map (
      I0 => normal_stop_cmd_i,
      I1 => normal_stop_cmd_hold,
      I2 => dbg_clean_stop,
      I3 => force_stop_cmd_i,
      I4 => force_stop_cmd_hold,
      I5 => inHibit_EX_reg,
      O => \^using_fpga.native_0\
    );
\data_rd_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \Area_Optimized.register_write_reg\,
      I1 => \^single_synchronize.use_async_reset.sync_reg\,
      I2 => read_register_MSR_1_reg,
      I3 => read_register_PC_1_reg,
      O => \data_rd_reg_reg[31]\
    );
\data_rd_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(26),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(26),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\
    );
\data_rd_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(16),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(16),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[10]\
    );
\data_rd_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(15),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(15),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[11]\
    );
\data_rd_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(14),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(14),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[12]\
    );
\data_rd_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(13),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(13),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[13]\
    );
\data_rd_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(12),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(12),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[14]\
    );
\data_rd_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(11),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(11),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[15]\
    );
\data_rd_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(10),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(10),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[16]\
    );
\data_rd_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(9),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(9),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[17]\
    );
\data_rd_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(8),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(8),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[18]\
    );
\data_rd_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(7),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(7),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[19]\
    );
\data_rd_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(25),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(25),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[1]\
    );
\data_rd_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(6),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(6),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[20]\
    );
\data_rd_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(5),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(5),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[21]\
    );
\data_rd_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(4),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(4),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[22]\
    );
\data_rd_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(3),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(3),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[23]\
    );
\data_rd_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(2),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(2),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[25]\
    );
\data_rd_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(1),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(1),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[27]\
    );
\data_rd_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(24),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(24),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[2]\
    );
\data_rd_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(0),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[31]_0\
    );
\data_rd_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(23),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(23),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[3]\
    );
\data_rd_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(22),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(22),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[4]\
    );
\data_rd_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(21),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(21),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[5]\
    );
\data_rd_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(20),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(20),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[6]\
    );
\data_rd_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(19),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(19),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[7]\
    );
\data_rd_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(18),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(18),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[8]\
    );
\data_rd_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(17),
      I1 => \Area_Optimized.register_write_reg\,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => \Using_FPGA.Native_2\(17),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRSE_867 is
  port (
    \trace_msr_reg_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRSE_867 : entity is "MB_FDRSE";
end microblaze_arm_microblaze_0_5_MB_FDRSE_867;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRSE_867 is
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => MTSMSR_Write,
      D => \Using_FPGA.Native_0\,
      Q => \trace_msr_reg_i_reg[13]\(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRSE_868 is
  port (
    \trace_msr_reg_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRSE_868 : entity is "MB_FDRSE";
end microblaze_arm_microblaze_0_5_MB_FDRSE_868;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRSE_868 is
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \trace_msr_reg_i_reg[12]\(0),
      R => \Use_Async_Reset.sync_reset_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRSE_869 is
  port (
    \trace_msr_reg_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRSE_869 : entity is "MB_FDRSE";
end microblaze_arm_microblaze_0_5_MB_FDRSE_869;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRSE_869 is
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.set_BIP_I_reg\,
      Q => \trace_msr_reg_i_reg[11]\(0),
      R => \Use_Async_Reset.sync_reset_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRSE_87 is
  port (
    force_Val2_N : out STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRSE_87 : entity is "MB_FDRSE";
end microblaze_arm_microblaze_0_5_MB_FDRSE_87;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRSE_87 is
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_R_INVERTED : string;
  attribute IS_R_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => \Using_FPGA.Native_0\,
      Q => force_Val2_N,
      S => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRSE_870 is
  port (
    \trace_msr_reg_i_reg[9]\ : out STD_LOGIC;
    valid_Req_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    icache_ready : in STD_LOGIC;
    valid_Req : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRSE_870 : entity is "MB_FDRSE";
end microblaze_arm_microblaze_0_5_MB_FDRSE_870;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRSE_870 is
  signal \^trace_msr_reg_i_reg[9]\ : STD_LOGIC;
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \trace_msr_reg_i_reg[9]\ <= \^trace_msr_reg_i_reg[9]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => MTSMSR_Write,
      D => Shifted,
      Q => \^trace_msr_reg_i_reg[9]\,
      R => sync_reset
    );
valid_Req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880F00"
    )
        port map (
      I0 => \^trace_msr_reg_i_reg[9]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => icache_ready,
      I3 => valid_Req,
      I4 => mbar_decode_I_reg,
      I5 => sync_reset,
      O => valid_Req_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDRSE_871 is
  port (
    \trace_msr_reg_i_reg[7]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDRSE_871 : entity is "MB_FDRSE";
end microblaze_arm_microblaze_0_5_MB_FDRSE_871;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDRSE_871 is
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Native\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => MTSMSR_Write,
      D => Op1_Logic,
      Q => \trace_msr_reg_i_reg[7]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDS is
  port (
    \write_Addr_I_reg[3]\ : out STD_LOGIC;
    buffer_Full : out STD_LOGIC;
    R : in STD_LOGIC;
    buffer_Addr_S_I_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDS : entity is "MB_FDS";
end microblaze_arm_microblaze_0_5_MB_FDS;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDS is
  signal \^write_addr_i_reg[3]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \write_Addr_I_reg[3]\ <= \^write_addr_i_reg[3]\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => buffer_Addr_S_I_2,
      Q => \^write_addr_i_reg[3]\,
      S => R
    );
\Using_FPGA.Native_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^write_addr_i_reg[3]\,
      I1 => \Using_FPGA.Native_0\,
      O => buffer_Full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE is
  port (
    Reg_Test_Equal : out STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    Reg_Test_Equal_i : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => mul_Executing_reg,
      D => Reg_Test_Equal_i,
      Q => Reg_Test_Equal,
      S => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_524 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_524 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_524;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_524 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_530 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_530 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_530;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_530 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_536 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_536 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_536;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_536 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_542 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_542 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_542;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_542 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_548 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_548 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_548;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_548 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_554 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_554 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_554;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_554 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_560 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Instr_Addr : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_560 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_560;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_560 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => Instr_Addr,
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_578 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Instr_Addr : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_578 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_578;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_578 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => Instr_Addr,
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_584 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_584 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_584;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_584 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_590 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_590 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_590;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_590 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_596 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_596 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_596;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_596 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_602 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_602 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_602;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_602 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_608 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_608 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_608;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_608 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_614 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_614 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_614;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_614 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_620 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_620 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_620;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_620 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_626 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_626 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_626;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_626 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_632 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_632 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_632;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_632 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_638 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_638 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_638;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_638 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_644 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Instr_Addr : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_644 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_644;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_644 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => Instr_Addr,
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_650 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_650 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_650;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_650 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_656 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_656 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_656;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_656 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_662 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_662 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_662;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_662 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_668 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_668 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_668;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_668 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_674 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_674 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_674;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_674 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_680 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_680 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_680;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_680 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_686 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_686 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_686;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_686 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_692 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_692 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_692;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_692 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_698 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_698 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_698;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_698 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_704 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_704 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_704;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_704 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => \Using_FPGA.Native_0\(0),
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDSE_710 is
  port (
    pc_I : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    Instr_Addr : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDSE_710 : entity is "MB_FDSE";
end microblaze_arm_microblaze_0_5_MB_FDSE_710;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDSE_710 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => PC_Write,
      D => Instr_Addr,
      Q => pc_I,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1\ is
  port (
    w_read_fifo_addr_3 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_read_fifo_addr_i_3 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1\ : entity is "MB_FDSE";
end \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1\ is
  signal \^w_read_fifo_addr_3\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  w_read_fifo_addr_3 <= \^w_read_fifo_addr_3\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_read_fifo_addr_i_3,
      Q => \^w_read_fifo_addr_3\,
      S => sync_reset
    );
\Using_FPGA.Native_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^w_read_fifo_addr_3\,
      I1 => w_read_fifo_addr_2,
      I2 => w_read_fifo_addr_0,
      I3 => w_read_fifo_addr_1,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_25\ is
  port (
    w_read_fifo_addr_2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_read_fifo_addr_i_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC;
    w_read_fifo_addr_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_25\ : entity is "MB_FDSE";
end \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_25\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_25\ is
  signal \^w_read_fifo_addr_2\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  w_read_fifo_addr_2 <= \^w_read_fifo_addr_2\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_read_fifo_addr_i_2,
      Q => \^w_read_fifo_addr_2\,
      S => sync_reset
    );
\Using_FPGA.Native_i_2__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^w_read_fifo_addr_2\,
      I1 => w_read_fifo_addr_0,
      I2 => w_read_fifo_addr_1,
      I3 => w_read_fifo_addr_3,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_27\ is
  port (
    w_read_fifo_addr_1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_read_fifo_addr_i_1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC;
    w_read_fifo_addr_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_27\ : entity is "MB_FDSE";
end \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_27\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_27\ is
  signal \^w_read_fifo_addr_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__120\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__65\ : label is "soft_lutpair60";
begin
  w_read_fifo_addr_1 <= \^w_read_fifo_addr_1\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_read_fifo_addr_i_1,
      Q => \^w_read_fifo_addr_1\,
      S => sync_reset
    );
\Using_FPGA.Native_i_1__120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^w_read_fifo_addr_1\,
      I1 => w_read_fifo_addr_0,
      I2 => w_read_fifo_addr_2,
      I3 => w_read_fifo_addr_3,
      O => I1
    );
\Using_FPGA.Native_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^w_read_fifo_addr_1\,
      I1 => w_read_fifo_addr_0,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_2__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^w_read_fifo_addr_1\,
      I1 => w_read_fifo_addr_0,
      I2 => w_read_fifo_addr_2,
      O => \Using_FPGA.Native_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_29\ is
  port (
    w_read_fifo_addr_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_read_fifo_addr_i_0 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_29\ : entity is "MB_FDSE";
end \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_29\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_29\ is
  signal \^w_read_fifo_addr_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__121\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__76\ : label is "soft_lutpair61";
begin
  w_read_fifo_addr_0 <= \^w_read_fifo_addr_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_read_fifo_addr_i_0,
      Q => \^w_read_fifo_addr_0\,
      S => sync_reset
    );
\Using_FPGA.Native_i_1__119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^w_read_fifo_addr_0\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^w_read_fifo_addr_0\,
      I1 => w_read_fifo_addr_1,
      I2 => w_read_fifo_addr_2,
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_read_fifo_addr_0\,
      I1 => w_read_fifo_addr_1,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDS_108 is
  port (
    \write_Addr_I_reg[3]\ : out STD_LOGIC;
    R : in STD_LOGIC;
    O : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDS_108 : entity is "MB_FDS";
end microblaze_arm_microblaze_0_5_MB_FDS_108;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDS_108 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => O,
      Q => \write_Addr_I_reg[3]\,
      S => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FDS_110 is
  port (
    \write_Addr_I_reg[3]\ : out STD_LOGIC;
    R : in STD_LOGIC;
    O : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FDS_110 : entity is "MB_FDS";
end microblaze_arm_microblaze_0_5_MB_FDS_110;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FDS_110 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => O,
      Q => \write_Addr_I_reg[3]\,
      S => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_306 is
  port (
    \LOCKSTEP_Out_reg[3015]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_306 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_306;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_306 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3015]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_309 is
  port (
    \LOCKSTEP_Out_reg[3014]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_309 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_309;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_309 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3014]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_312 is
  port (
    \LOCKSTEP_Out_reg[3013]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_312 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_312;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_312 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3013]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_315 is
  port (
    \LOCKSTEP_Out_reg[3012]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_315 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_315;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_315 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3012]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_318 is
  port (
    \LOCKSTEP_Out_reg[3011]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_318 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_318;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_318 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3011]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_321 is
  port (
    \LOCKSTEP_Out_reg[3010]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_321 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_321;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_321 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3010]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_324 is
  port (
    \LOCKSTEP_Out_reg[3038]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_324 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_324;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_324 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3038]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_327 is
  port (
    \LOCKSTEP_Out_reg[3037]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_rd_reg_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    register_write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_327 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_327;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_327 is
  signal \^lockstep_out_reg[3037]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[3037]\(0) <= \^lockstep_out_reg[3037]\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \^lockstep_out_reg[3037]\(0),
      R => '0'
    );
\data_rd_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3037]\(0),
      I1 => register_write,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\(0),
      I4 => read_register_MSR_1_reg,
      I5 => \Using_FPGA.Native_2\(0),
      O => \data_rd_reg_reg[30]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_330 is
  port (
    \LOCKSTEP_Out_reg[3009]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_330 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_330;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_330 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3009]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_333 is
  port (
    \LOCKSTEP_Out_reg[3036]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_rd_reg_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    register_write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_333 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_333;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_333 is
  signal \^lockstep_out_reg[3036]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[3036]\(0) <= \^lockstep_out_reg[3036]\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \^lockstep_out_reg[3036]\(0),
      R => '0'
    );
\data_rd_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3036]\(0),
      I1 => register_write,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\(0),
      I4 => read_register_MSR_1_reg,
      I5 => \Using_FPGA.Native_2\(0),
      O => \data_rd_reg_reg[29]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_336 is
  port (
    \LOCKSTEP_Out_reg[3035]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_rd_reg_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    register_write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_336 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_336;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_336 is
  signal \^lockstep_out_reg[3035]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[3035]\(0) <= \^lockstep_out_reg[3035]\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \^lockstep_out_reg[3035]\(0),
      R => '0'
    );
\data_rd_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3035]\(0),
      I1 => register_write,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\(0),
      I4 => read_register_MSR_1_reg,
      I5 => \Using_FPGA.Native_2\(0),
      O => \data_rd_reg_reg[28]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_339 is
  port (
    \LOCKSTEP_Out_reg[3034]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_339 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_339;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_339 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3034]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_342 is
  port (
    \LOCKSTEP_Out_reg[3033]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_rd_reg_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    register_write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ICache_Enabled : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_342 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_342;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_342 is
  signal \^lockstep_out_reg[3033]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[3033]\(0) <= \^lockstep_out_reg[3033]\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \^lockstep_out_reg[3033]\(0),
      R => '0'
    );
\data_rd_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3033]\(0),
      I1 => register_write,
      I2 => \Using_FPGA.Native_0\,
      I3 => ICache_Enabled,
      I4 => read_register_MSR_1_reg,
      I5 => \Using_FPGA.Native_1\(0),
      O => \data_rd_reg_reg[26]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_345 is
  port (
    \LOCKSTEP_Out_reg[3032]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_345 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_345;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_345 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3032]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_348 is
  port (
    \LOCKSTEP_Out_reg[3031]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_rd_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    register_write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_348 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_348;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_348 is
  signal \^lockstep_out_reg[3031]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[3031]\(0) <= \^lockstep_out_reg[3031]\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \^lockstep_out_reg[3031]\(0),
      R => '0'
    );
\data_rd_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3031]\(0),
      I1 => register_write,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\,
      I4 => read_register_MSR_1_reg,
      I5 => \Using_FPGA.Native_2\(0),
      O => \data_rd_reg_reg[24]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_351 is
  port (
    \LOCKSTEP_Out_reg[3030]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_351 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_351;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_351 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3030]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_354 is
  port (
    \LOCKSTEP_Out_reg[3029]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_354 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_354;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_354 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3029]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_357 is
  port (
    \LOCKSTEP_Out_reg[3028]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_357 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_357;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_357 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3028]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_360 is
  port (
    \LOCKSTEP_Out_reg[3027]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_360 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_360;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_360 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3027]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_363 is
  port (
    \LOCKSTEP_Out_reg[3008]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_363 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_363;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_363 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3008]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_366 is
  port (
    \LOCKSTEP_Out_reg[3026]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_366 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_366;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_366 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3026]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_369 is
  port (
    \LOCKSTEP_Out_reg[3025]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_369 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_369;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_369 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3025]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_372 is
  port (
    \LOCKSTEP_Out_reg[3024]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_372 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_372;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_372 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3024]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_375 is
  port (
    \LOCKSTEP_Out_reg[3023]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_375 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_375;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_375 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3023]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_378 is
  port (
    \LOCKSTEP_Out_reg[3022]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_378 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_378;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_378 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3022]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_381 is
  port (
    \LOCKSTEP_Out_reg[3021]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_381 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_381;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_381 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3021]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_384 is
  port (
    \LOCKSTEP_Out_reg[3020]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_384 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_384;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_384 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3020]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_387 is
  port (
    \LOCKSTEP_Out_reg[3019]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_387 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_387;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_387 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3019]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_390 is
  port (
    \LOCKSTEP_Out_reg[3018]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_390 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_390;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_390 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3018]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_393 is
  port (
    \LOCKSTEP_Out_reg[3017]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_393 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_393;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_393 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3017]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_FD_396 is
  port (
    \LOCKSTEP_Out_reg[3007]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_FD_396 : entity is "MB_FD";
end microblaze_arm_microblaze_0_5_MB_FD_396;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_FD_396 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => EX_Result(0),
      Q => \LOCKSTEP_Out_reg[3007]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT3 is
  port (
    opsel1_SPR_Select_2_2 : out STD_LOGIC;
    instr_OF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT3 : entity is "MB_LUT3";
end microblaze_arm_microblaze_0_5_MB_LUT3;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT3 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => instr_OF(1),
      I1 => instr_OF(0),
      I2 => D(0),
      O => opsel1_SPR_Select_2_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized1\ is
  port (
    opsel1_SPR : out STD_LOGIC;
    opsel1_SPR_Select_1 : in STD_LOGIC;
    opsel1_SPR_Select_2_1 : in STD_LOGIC;
    opsel1_SPR_Select_2_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized1\ : entity is "MB_LUT3";
end \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized1\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => opsel1_SPR_Select_1,
      I1 => opsel1_SPR_Select_2_1,
      I2 => opsel1_SPR_Select_2_2,
      O => opsel1_SPR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3\ is
  port (
    res_forward1_3 : out STD_LOGIC;
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_Addr_I_reg[4]\ : in STD_LOGIC;
    ex_Valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3\ : entity is "MB_LUT3";
end \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => reg1_Addr(0),
      I1 => \write_Addr_I_reg[4]\,
      I2 => ex_Valid_reg,
      O => res_forward1_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3_97\ is
  port (
    res_forward2_3 : out STD_LOGIC;
    imm_Value : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_Addr_I_reg[4]\ : in STD_LOGIC;
    ex_Valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3_97\ : entity is "MB_LUT3";
end \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3_97\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3_97\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => imm_Value(0),
      I1 => \write_Addr_I_reg[4]\,
      I2 => ex_Valid_reg,
      O => res_forward2_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5\ is
  port (
    force_DI1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    use_Reg_Neg_DI : in STD_LOGIC;
    force_Val1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5\ : entity is "MB_LUT3";
end \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => use_Reg_Neg_DI,
      I2 => force_Val1,
      O => force_DI1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5_102\ is
  port (
    force_jump1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    use_Reg_Neg_S : in STD_LOGIC;
    force1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5_102\ : entity is "MB_LUT3";
end \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5_102\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5_102\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => use_Reg_Neg_S,
      I2 => force1,
      O => force_jump1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized7\ is
  port (
    control_carry : out STD_LOGIC;
    carry_In : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized7\ : entity is "MB_LUT3";
end \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized7\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT3__parameterized7\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"00"
    )
        port map (
      I0 => carry_In,
      I1 => carry_In,
      I2 => '1',
      O => control_carry
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT4 is
  port (
    write_Reg_I_S : out STD_LOGIC;
    complete_dready : in STD_LOGIC;
    write_Reg_reg : in STD_LOGIC;
    \write_Addr_I_reg[2]\ : in STD_LOGIC;
    writing : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT4 : entity is "MB_LUT4";
end microblaze_arm_microblaze_0_5_MB_LUT4;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT4 is
  signal I161_in : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => complete_dready,
      I1 => I161_in,
      I2 => write_Reg_reg,
      I3 => \write_Addr_I_reg[2]\,
      O => write_Reg_I_S
    );
\Using_FPGA.Native_i_1__59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => writing,
      O => I161_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized1\ is
  port (
    opsel1_SPR_Select_1 : out STD_LOGIC;
    instr_OF : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized1\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized1\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => instr_OF(3),
      I1 => instr_OF(2),
      I2 => instr_OF(1),
      I3 => instr_OF(0),
      O => opsel1_SPR_Select_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized11\ is
  port (
    force_DI2 : out STD_LOGIC;
    force_Val2_N : in STD_LOGIC;
    ex_Valid_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized11\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized11\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized11\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => '0',
      I1 => force_Val2_N,
      I2 => ex_Valid_reg,
      I3 => \Using_FPGA.Native_0\,
      O => force_DI2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized13\ is
  port (
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    alu_AddSub_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized13\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized13\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized13\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA0A"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_AddSub_1,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_181\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_181\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_181\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_181\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_184\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_184\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_184\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_184\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_187\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_187\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_187\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_187\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_190\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_190\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_190\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_190\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_193\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_193\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_193\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_193\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_196\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_196\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_196\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_196\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_199\ is
  port (
    logic_Res_i : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_199\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_199\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_199\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => EX_Op2,
      I1 => Op1_Logic,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_202\ is
  port (
    logic_Res_i : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_202\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_202\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_202\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_205\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_205\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_205\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_205\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_208\ is
  port (
    logic_Res_i : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_208\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_208\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_208\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => Op2,
      I1 => Shifted,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_211\ is
  port (
    logic_Res_i : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_211\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_211\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_211\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_214\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_214\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_214\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_214\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_217\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_217\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_217\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_217\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_220\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_220\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_220\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_220\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_223\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_223\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_223\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_223\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_226\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_226\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_226\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_226\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_229\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_229\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_229\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_229\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_232\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_232\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_232\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_232\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_235\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_235\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_235\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_235\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_238\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_238\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_238\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_238\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_241\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_241\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_241\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_241\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_244\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_244\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_244\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_244\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_247\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_247\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_247\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_247\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_250\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_250\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_250\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_250\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_253\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_253\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_253\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_253\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_256\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_256\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_256\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_256\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_259\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_259\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_259\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_259\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_262\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_262\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_262\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_262\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_265\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_265\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_265\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_265\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_268\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_268\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_268\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_268\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => op1(0),
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_271\ is
  port (
    logic_Res_i : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_271\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_271\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_271\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
        port map (
      I0 => op2_C(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => D(0),
      I3 => D(1),
      O => logic_Res_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_182\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_182\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_182\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_182\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_185\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_185\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_185\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_185\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_188\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_188\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_188\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_188\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_191\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_191\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_191\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_191\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_194\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_194\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_194\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_194\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_197\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_197\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_197\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_197\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_200\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_200\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_200\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_200\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Op1_Logic,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_203\ is
  port (
    shift_Res : out STD_LOGIC;
    Shifted : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_203\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_203\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_203\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => Shifted,
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_206\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_206\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_206\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_206\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_209\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_209\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_209\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_209\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => Shifted,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_212\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_212\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_212\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_212\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_215\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_215\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_215\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_215\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_218\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_218\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_218\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_218\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_221\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_221\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_221\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_221\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_224\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_224\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_224\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_224\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_227\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_227\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_227\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_227\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_230\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_230\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_230\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_230\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_233\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_233\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_233\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_233\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_236\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_236\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_236\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_236\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_239\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_239\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_239\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_239\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => op1(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_242\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_242\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_242\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_242\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_245\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_245\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_245\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_245\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_248\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_248\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_248\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_248\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => op1(0),
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_251\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_251\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_251\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_251\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_254\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_254\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_254\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_254\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_257\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_257\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_257\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_257\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_260\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_260\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_260\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_260\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_263\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_263\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_263\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_263\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_266\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_266\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_266\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_266\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_269\ is
  port (
    shift_Res : out STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_269\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_269\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_269\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => op1(1),
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_272\ is
  port (
    shift_Res : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_272\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_272\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_272\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Shift_Oper,
      O => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_307\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_307\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_307\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_307\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_310\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_310\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_310\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_310\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_313\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_313\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_313\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_313\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_316\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_316\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_316\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_316\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_319\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_319\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_319\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_319\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_322\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_322\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_322\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_322\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\,
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_325\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_325\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_325\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_325\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \in\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_328\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_328\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_328\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_328\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \in\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_331\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_331\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_331\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_331\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\,
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_334\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_334\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_334\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_334\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_337\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_337\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_337\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_337\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_340\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_340\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_340\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_340\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_343\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_343\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_343\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_343\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_346\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_346\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_346\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_346\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_349\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_349\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_349\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_349\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_352\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_352\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_352\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_352\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_355\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_355\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_355\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_355\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_358\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_358\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_358\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_358\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_361\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_361\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_361\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_361\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_364\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_364\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_364\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_364\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\,
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_367\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_367\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_367\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_367\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_370\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_370\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_370\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_370\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_373\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_373\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_373\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_373\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_376\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_376\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_376\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_376\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_379\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_379\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_379\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_379\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_382\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_382\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_382\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_382\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_385\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_385\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_385\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_385\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_388\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_388\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_388\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_388\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_391\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_391\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_391\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_391\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_394\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_394\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_394\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_394\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => \Using_FPGA.Native_0\(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_397\ is
  port (
    mul_ALU_Res : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_397\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_397\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_397\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => D(0),
      I3 => O,
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_529\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_529\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_529\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_529\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_535\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_535\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_535\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_535\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_541\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_541\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_541\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_541\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_547\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_547\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_547\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_547\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_553\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_553\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_553\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_553\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_559\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_559\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_559\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_559\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_566\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_566\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_566\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_566\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_572\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_572\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_572\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_572\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_577\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_577\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_577\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_577\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_583\ is
  port (
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_583\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_583\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_583\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => DI,
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_589\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_589\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_589\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_589\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_595\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_595\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_595\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_595\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_601\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_601\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_601\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_601\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_607\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_607\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_607\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_607\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_613\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_613\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_613\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_613\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_619\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_619\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_619\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_619\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_625\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_625\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_625\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_625\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_631\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_631\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_631\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_631\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_637\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_637\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_637\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_637\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_643\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_643\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_643\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_643\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_649\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_649\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_649\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_649\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_655\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_655\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_655\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_655\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_661\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_661\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_661\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_661\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_667\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_667\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_667\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_667\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_673\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_673\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_673\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_673\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_679\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_679\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_679\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_679\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_685\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_685\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_685\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_685\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_691\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_691\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_691\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_691\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_697\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_697\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_697\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_697\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_703\ is
  port (
    S : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_703\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_703\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_703\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_709\ is
  port (
    xor_Sum : out STD_LOGIC;
    pc_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_709\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_709\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_709\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => '0',
      I1 => pc_I,
      I2 => '0',
      I3 => '0',
      O => xor_Sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23\ is
  port (
    \Instr_Addr[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23\ is
  signal \^instr_addr[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[9]\(0) <= \^instr_addr[9]\(0);
\Not_Using_TLBS.instr_Addr_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[9]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[9]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_526\ is
  port (
    \Instr_Addr[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_526\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_526\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_526\ is
  signal \^instr_addr[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[8]\(0) <= \^instr_addr[8]\(0);
\Not_Using_TLBS.instr_Addr_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[8]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[8]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_532\ is
  port (
    \Instr_Addr[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_532\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_532\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_532\ is
  signal \^instr_addr[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[7]\(0) <= \^instr_addr[7]\(0);
\Not_Using_TLBS.instr_Addr_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[7]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[7]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_538\ is
  port (
    \Instr_Addr[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_538\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_538\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_538\ is
  signal \^instr_addr[6]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[6]\(0) <= \^instr_addr[6]\(0);
\Not_Using_TLBS.instr_Addr_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[6]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[6]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_544\ is
  port (
    \Instr_Addr[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_544\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_544\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_544\ is
  signal \^instr_addr[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[5]\(0) <= \^instr_addr[5]\(0);
\Not_Using_TLBS.instr_Addr_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[5]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[5]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_550\ is
  port (
    \Instr_Addr[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_550\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_550\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_550\ is
  signal \^instr_addr[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[4]\(0) <= \^instr_addr[4]\(0);
\Not_Using_TLBS.instr_Addr_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[4]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[4]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_556\ is
  port (
    \Instr_Addr[3]\ : out STD_LOGIC;
    \Not_Using_TLBS.instr_Addr_1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_Req_reg : out STD_LOGIC;
    O : in STD_LOGIC;
    EX_Result : in STD_LOGIC;
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_556\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_556\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_556\ is
  signal \^instr_addr[3]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[3]\ <= \^instr_addr[3]\;
\Not_Using_TLBS.instr_Addr_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[3]\,
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[3]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => EX_Result,
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[3]\
    );
valid_Req_XX_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^instr_addr[3]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => valid_Req_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_562\ is
  port (
    \Instr_Addr[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_562\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_562\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_562\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \in\(0),
      I2 => jump,
      I3 => '0',
      O => \Instr_Addr[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_568\ is
  port (
    \Instr_Addr[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_568\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_568\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_568\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \in\(0),
      I2 => jump,
      I3 => '0',
      O => \Instr_Addr[30]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_574\ is
  port (
    Instr_Addr : out STD_LOGIC;
    \Not_Using_TLBS.instr_Addr_1_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_574\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_574\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_574\ is
  signal \^instr_addr\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Instr_Addr <= \^instr_addr\;
\Not_Using_TLBS.instr_Addr_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr\,
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[2]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\,
      I2 => jump,
      I3 => '0',
      O => \^instr_addr\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_580\ is
  port (
    \Instr_Addr[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_580\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_580\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_580\ is
  signal \^instr_addr[29]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[29]\(0) <= \^instr_addr[29]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[29]\(0)
    );
\Using_FPGA.Native_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[29]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_586\ is
  port (
    \Instr_Addr[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_586\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_586\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_586\ is
  signal \^instr_addr[28]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[28]\(0) <= \^instr_addr[28]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[28]\(0)
    );
\Using_FPGA.Native_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[28]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_592\ is
  port (
    \Instr_Addr[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_592\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_592\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_592\ is
  signal \^instr_addr[27]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[27]\(0) <= \^instr_addr[27]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[27]\(0)
    );
\Using_FPGA.Native_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[27]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_598\ is
  port (
    \Instr_Addr[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_598\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_598\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_598\ is
  signal \^instr_addr[26]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[26]\(0) <= \^instr_addr[26]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[26]\(0)
    );
\Using_FPGA.Native_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[26]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_604\ is
  port (
    \Instr_Addr[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_604\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_604\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_604\ is
  signal \^instr_addr[25]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[25]\(0) <= \^instr_addr[25]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[25]\(0)
    );
\Using_FPGA.Native_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[25]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_610\ is
  port (
    \Instr_Addr[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_610\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_610\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_610\ is
  signal \^instr_addr[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[24]\(0) <= \^instr_addr[24]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[24]\(0)
    );
\Using_FPGA.Native_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[24]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_616\ is
  port (
    \Instr_Addr[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_616\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_616\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_616\ is
  signal \^instr_addr[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[23]\(0) <= \^instr_addr[23]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[23]\(0)
    );
\Using_FPGA.Native_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[23]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_622\ is
  port (
    \Instr_Addr[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_622\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_622\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_622\ is
  signal \^instr_addr[22]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[22]\(0) <= \^instr_addr[22]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[22]\(0)
    );
\Using_FPGA.Native_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[22]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_628\ is
  port (
    \Instr_Addr[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_628\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_628\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_628\ is
  signal \^instr_addr[21]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[21]\(0) <= \^instr_addr[21]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[21]\(0)
    );
\Using_FPGA.Native_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[21]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_634\ is
  port (
    \Instr_Addr[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_634\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_634\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_634\ is
  signal \^instr_addr[20]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[20]\(0) <= \^instr_addr[20]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[20]\(0)
    );
\Using_FPGA.Native_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[20]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_640\ is
  port (
    Instr_Addr : out STD_LOGIC;
    \Not_Using_TLBS.instr_Addr_1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_640\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_640\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_640\ is
  signal \^instr_addr\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Instr_Addr <= \^instr_addr\;
\Not_Using_TLBS.instr_Addr_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr\,
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[1]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\,
      I2 => jump,
      I3 => '0',
      O => \^instr_addr\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_646\ is
  port (
    \Instr_Addr[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_646\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_646\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_646\ is
  signal \^instr_addr[19]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[19]\(0) <= \^instr_addr[19]\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_1\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[19]\(0)
    );
\Using_FPGA.Native_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[19]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Using_FPGA.Native_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_652\ is
  port (
    \Instr_Addr[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_652\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_652\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_652\ is
  signal \^instr_addr[18]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[18]\(0) <= \^instr_addr[18]\(0);
\Not_Using_TLBS.instr_Addr_1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[18]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[18]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[18]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_658\ is
  port (
    \Instr_Addr[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_658\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_658\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_658\ is
  signal \^instr_addr[17]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[17]\(0) <= \^instr_addr[17]\(0);
\Not_Using_TLBS.instr_Addr_1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[17]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[17]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[17]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_664\ is
  port (
    \Instr_Addr[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_664\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_664\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_664\ is
  signal \^instr_addr[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[16]\(0) <= \^instr_addr[16]\(0);
\Not_Using_TLBS.instr_Addr_1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[16]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[16]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[16]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_670\ is
  port (
    \Instr_Addr[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_670\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_670\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_670\ is
  signal \^instr_addr[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[15]\(0) <= \^instr_addr[15]\(0);
\Not_Using_TLBS.instr_Addr_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[15]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[15]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_676\ is
  port (
    \Instr_Addr[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_676\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_676\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_676\ is
  signal \^instr_addr[14]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[14]\(0) <= \^instr_addr[14]\(0);
\Not_Using_TLBS.instr_Addr_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[14]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[14]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[14]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_682\ is
  port (
    \Instr_Addr[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_682\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_682\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_682\ is
  signal \^instr_addr[13]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[13]\(0) <= \^instr_addr[13]\(0);
\Not_Using_TLBS.instr_Addr_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[13]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[13]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[13]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_688\ is
  port (
    \Instr_Addr[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_688\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_688\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_688\ is
  signal \^instr_addr[12]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[12]\(0) <= \^instr_addr[12]\(0);
\Not_Using_TLBS.instr_Addr_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[12]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[12]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[12]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_694\ is
  port (
    \Instr_Addr[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_694\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_694\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_694\ is
  signal \^instr_addr[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[11]\(0) <= \^instr_addr[11]\(0);
\Not_Using_TLBS.instr_Addr_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[11]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[11]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[11]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_700\ is
  port (
    \Instr_Addr[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_700\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_700\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_700\ is
  signal \^instr_addr[10]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Instr_Addr[10]\(0) <= \^instr_addr[10]\(0);
\Not_Using_TLBS.instr_Addr_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr[10]\(0),
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[10]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => O,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => jump,
      I3 => '0',
      O => \^instr_addr[10]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_706\ is
  port (
    Instr_Addr : out STD_LOGIC;
    \Not_Using_TLBS.instr_Addr_1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pc_Sum : in STD_LOGIC;
    O : in STD_LOGIC;
    jump : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_706\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_706\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_706\ is
  signal \^instr_addr\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Instr_Addr <= \^instr_addr\;
\Not_Using_TLBS.instr_Addr_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^instr_addr\,
      I1 => Q(0),
      I2 => mbar_decode_I_reg,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => pc_Sum,
      I1 => O,
      I2 => jump,
      I3 => '0',
      O => \^instr_addr\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3\ is
  port (
    opsel1_SPR_Select_2_1 : out STD_LOGIC;
    instr_OF : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => instr_OF(3),
      I1 => instr_OF(2),
      I2 => instr_OF(1),
      I3 => instr_OF(0),
      O => opsel1_SPR_Select_2_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3_103\ is
  port (
    force_jump2 : out STD_LOGIC;
    ex_Valid_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    force2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3_103\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3_103\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3_103\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ex_Valid_reg,
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => force2,
      O => force_jump2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5\ is
  port (
    res_forward1_1 : out STD_LOGIC;
    reg1_Addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    \instr_EX_i_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => reg1_Addr(1),
      I1 => reg1_Addr(0),
      I2 => \instr_EX_i_reg[6]\,
      I3 => \instr_EX_i_reg[7]\,
      O => res_forward1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_94\ is
  port (
    res_forward1_2 : out STD_LOGIC;
    reg1_Addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_Addr_I_reg[2]\ : in STD_LOGIC;
    \write_Addr_I_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_94\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_94\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_94\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => reg1_Addr(1),
      I1 => reg1_Addr(0),
      I2 => \write_Addr_I_reg[2]\,
      I3 => \write_Addr_I_reg[3]\,
      O => res_forward1_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_95\ is
  port (
    res_forward2_1 : out STD_LOGIC;
    imm_Value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    \instr_EX_i_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_95\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_95\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_95\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => imm_Value(1),
      I1 => imm_Value(0),
      I2 => \instr_EX_i_reg[6]\,
      I3 => \instr_EX_i_reg[7]\,
      O => res_forward2_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_96\ is
  port (
    res_forward2_2 : out STD_LOGIC;
    imm_Value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_Addr_I_reg[2]\ : in STD_LOGIC;
    \write_Addr_I_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_96\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_96\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_96\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => imm_Value(1),
      I1 => imm_Value(0),
      I2 => \write_Addr_I_reg[2]\,
      I3 => \write_Addr_I_reg[3]\,
      O => res_forward2_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7\ is
  port (
    res_Forward1 : out STD_LOGIC;
    res_forward1_1 : in STD_LOGIC;
    res_forward1_2 : in STD_LOGIC;
    res_forward1_3 : in STD_LOGIC;
    write_Reg_I_S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => res_forward1_1,
      I1 => res_forward1_2,
      I2 => res_forward1_3,
      I3 => write_Reg_I_S,
      O => res_Forward1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7_98\ is
  port (
    res_Forward2 : out STD_LOGIC;
    res_forward2_1 : in STD_LOGIC;
    res_forward2_2 : in STD_LOGIC;
    res_forward2_3 : in STD_LOGIC;
    write_Reg_I_S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7_98\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7_98\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7_98\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => res_forward2_1,
      I1 => res_forward2_2,
      I2 => res_forward2_3,
      I3 => write_Reg_I_S,
      O => res_Forward2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized9\ is
  port (
    correct_Carry_Select : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized9\ : entity is "MB_LUT4";
end \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized9\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT4__parameterized9\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F0"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => '0',
      O => correct_Carry_Select
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT5 is
  port (
    of_PipeRun_Select : out STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    of_Valid_Raw : in STD_LOGIC;
    load_Store_i_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    of_Pause_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT5 : entity is "MB_LUT5";
end microblaze_arm_microblaze_0_5_MB_LUT5;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT5 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => mul_Executing,
      I1 => of_Valid_Raw,
      I2 => load_Store_i_reg,
      I3 => \Using_FPGA.Native_0\,
      I4 => of_Pause_reg,
      O => of_PipeRun_Select
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT5__parameterized1\ is
  port (
    of_PipeRun_without_dready : out STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    of_Valid_Raw : in STD_LOGIC;
    load_Store_i_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    of_Pause_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT5__parameterized1\ : entity is "MB_LUT5";
end \microblaze_arm_microblaze_0_5_MB_LUT5__parameterized1\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT5__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => mul_Executing,
      I1 => of_Valid_Raw,
      I2 => load_Store_i_reg,
      I3 => \Using_FPGA.Native_0\,
      I4 => of_Pause_reg,
      O => of_PipeRun_without_dready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6 is
  port (
    alu_AddSub_1 : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6 : entity is "MB_LUT6";
end microblaze_arm_microblaze_0_5_MB_LUT6;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => Op1_Logic,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O => alu_AddSub_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_739 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_739 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_739;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_739 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_743 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_743 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_743;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_743 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_747 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_747 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_747;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_747 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_751 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_751 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_751;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_751 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_755 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_755 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_755;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_755 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_759 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_759 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_759;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_759 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_763 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_763 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_763;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_763 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_767 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_767 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_767;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_767 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_0,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_771 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_771 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_771;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_771 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_775 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_775 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_775;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_775 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_1,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_779 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_2 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_779 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_779;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_779 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_2,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_783 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_5 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_783 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_783;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_783 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_5,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_787 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_787 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_787;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_787 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_3,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_791 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_8 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_791 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_791;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_791 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_8,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_795 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_4 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_795 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_795;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_795 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_4,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_799 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_799 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_799;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_799 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_803 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_803 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_803;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_803 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_807 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_807 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_807;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_807 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_811 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_811 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_811;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_811 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_815 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_815 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_815;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_815 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_819 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_819 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_819;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_819 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_823 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_823 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_823;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_823 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_827 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_827 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_827;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_827 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_831 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_831 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_831;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_831 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_835 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_835 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_835;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_835 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_839 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_839 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_839;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_839 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_843 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_843 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_843;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_843 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_847 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_847 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_847;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_847 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_851 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_851 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_851;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_851 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_855 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_855 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_855;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_855 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => Address(0),
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_LUT6_2_859 is
  port (
    op1_Reg : out STD_LOGIC;
    op1_I : out STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_6 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_LUT6_2_859 : entity is "MB_LUT6_2";
end microblaze_arm_microblaze_0_5_MB_LUT6_2_859;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_LUT6_2_859 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
        port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => res_Forward1,
      I3 => I3_6,
      I4 => '0',
      I5 => opsel1_SPR,
      O5 => op1_Reg,
      O6 => op1_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized10\ is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    byte_selects_1 : in STD_LOGIC;
    byte_selects_0 : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized10\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized10\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized10\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"151F151F454F454F"
    )
        port map (
      I0 => byte_selects_1,
      I1 => byte_selects_0,
      I2 => isbyte,
      I3 => isdoublet,
      I4 => '0',
      I5 => '1',
      O5 => \in\(0),
      O6 => \in\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    low_addr_i_0 : in STD_LOGIC;
    low_addr_i_1 : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized12\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized12\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized12\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0CC00CC000A000A0"
    )
        port map (
      I0 => low_addr_i_0,
      I1 => low_addr_i_1,
      I2 => isbyte,
      I3 => isdoublet,
      I4 => '0',
      I5 => '1',
      O5 => D(0),
      O6 => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_904\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_904\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_904\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_904\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_906\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_906\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_906\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_906\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_908\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_908\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_908\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_908\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_910\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_910\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_910\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_910\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_912\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_912\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_912\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_912\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_914\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_914\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_914\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_914\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_916\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Op1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_916\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_916\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_916\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => EX_Op2,
      I1 => alu_Op(0),
      I2 => EX_Op1,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_918\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_918\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_918\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_918\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_920\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_920\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_920\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_920\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_922\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_922\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_922\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_922\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_924\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_924\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_924\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_924\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_926\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_926\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_926\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_926\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_928\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_928\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_928\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_928\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_930\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_930\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_930\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_930\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_932\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_932\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_932\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_932\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_934\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_934\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_934\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_934\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_936\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_936\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_936\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_936\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_938\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_938\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_938\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_938\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_940\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_940\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_940\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_940\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_942\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_942\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_942\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_942\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_944\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_944\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_944\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_944\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_946\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_946\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_946\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_946\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_948\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_948\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_948\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_948\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_950\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_950\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_950\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_950\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_952\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_952\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_952\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_952\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_954\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_954\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_954\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_954\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_956\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_956\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_956\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_956\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_958\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_958\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_958\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_958\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_960\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_960\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_960\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_960\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_962\ is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_962\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_962\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_962\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      I2 => op1(0),
      I3 => alu_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized4\ is
  port (
    low_addr_i_0 : out STD_LOGIC;
    low_addr_i_1 : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized4\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized4\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized4\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"8778877866666666"
    )
        port map (
      I0 => EX_Op2,
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => op1(1),
      I4 => '0',
      I5 => '1',
      O5 => low_addr_i_0,
      O6 => low_addr_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized6\ is
  port (
    byte_selects_0 : out STD_LOGIC;
    byte_selects_1 : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized6\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized6\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized6\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7887877899996666"
    )
        port map (
      I0 => EX_Op2,
      I1 => op1(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => op1(1),
      I4 => I4,
      I5 => '1',
      O5 => byte_selects_0,
      O6 => byte_selects_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized8\ is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    byte_selects_1 : in STD_LOGIC;
    byte_selects_0 : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized8\ : entity is "MB_LUT6_2";
end \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized8\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized8\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"2A2F2A2F8A8F8A8F"
    )
        port map (
      I0 => byte_selects_1,
      I1 => byte_selects_0,
      I2 => isbyte,
      I3 => isdoublet,
      I4 => '0',
      I5 => '1',
      O5 => \in\(0),
      O6 => \in\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_305\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_305\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_305\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_305\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_308\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_308\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_308\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_308\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_311\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_311\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_311\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_311\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_314\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_314\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_314\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_314\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_317\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_317\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_317\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_317\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_320\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_320\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_320\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_320\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_323\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_323\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_323\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_323\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_326\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_326\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_326\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_326\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_329\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_329\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_329\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_329\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_332\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_332\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_332\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_332\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_335\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_335\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_335\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_335\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_338\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_338\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_338\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_338\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_341\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_341\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_341\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_341\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_344\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_344\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_344\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_344\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_347\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_347\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_347\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_347\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => '1',
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_350\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_350\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_350\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_350\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_353\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_353\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_353\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_353\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_356\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_356\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_356\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_356\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_359\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_359\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_359\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_359\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_362\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_362\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_362\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_362\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_365\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_365\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_365\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_365\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_368\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_368\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_368\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_368\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_371\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_371\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_371\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_371\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_374\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_374\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_374\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_374\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => EX_Result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_377\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_377\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_377\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_377\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_380\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_380\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_380\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_380\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_383\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_383\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_383\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_383\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_386\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_386\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_386\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_386\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_389\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_389\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_389\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_389\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_392\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_392\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_392\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_392\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_395\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ALU_Res : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_395\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_395\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_395\ is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_Result(0) <= \^ex_result\(0);
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
        port map (
      I0 => D(0),
      I1 => shift_Logic_Result(0),
      I2 => data_Read_Mask(0),
      I3 => extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => D(1),
      O => \^ex_result\(0)
    );
\Using_FPGA.Native_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_result\(0),
      I1 => res_Forward2,
      I2 => reg2_Data(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3\ is
  port (
    w_read_fifo_addr_i_3 : out STD_LOGIC;
    w_read_fifo_addr_3 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCAACCAACCAA"
    )
        port map (
      I0 => w_read_fifo_addr_3,
      I1 => I1,
      I2 => \Using_FPGA.Native_0\,
      I3 => Write_Data_Valid,
      I4 => \Using_FPGA.Native_1\,
      I5 => M_AXI_DC_WREADY,
      O => w_read_fifo_addr_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_26\ is
  port (
    w_read_fifo_addr_i_2 : out STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_26\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_26\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_26\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCAACCAACCAA"
    )
        port map (
      I0 => w_read_fifo_addr_2,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Write_Data_Valid,
      I4 => \Using_FPGA.Native_2\,
      I5 => M_AXI_DC_WREADY,
      O => w_read_fifo_addr_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_28\ is
  port (
    w_read_fifo_addr_i_1 : out STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_28\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_28\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_28\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCAACCAACCAA"
    )
        port map (
      I0 => w_read_fifo_addr_1,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Write_Data_Valid,
      I4 => \Using_FPGA.Native_2\,
      I5 => M_AXI_DC_WREADY,
      O => w_read_fifo_addr_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_30\ is
  port (
    w_read_fifo_addr_i_0 : out STD_LOGIC;
    Write_Data_Valid : out STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    Write_Strobe_i : in STD_LOGIC;
    Valid_Dcache_Access : in STD_LOGIC;
    \Using_New_CacheInterface_for_AXI.write_data_done_reg\ : in STD_LOGIC;
    write_data_stall : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_30\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_30\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_30\ is
  signal \^write_data_valid\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Write_Data_Valid <= \^write_data_valid\;
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Write_Strobe_i,
      I1 => Valid_Dcache_Access,
      I2 => \Using_New_CacheInterface_for_AXI.write_data_done_reg\,
      I3 => write_data_stall,
      O => \^write_data_valid\
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCAACCAACCAA"
    )
        port map (
      I0 => w_read_fifo_addr_0,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^write_data_valid\,
      I4 => \Using_FPGA.Native_1\,
      I5 => M_AXI_DC_WREADY,
      O => w_read_fifo_addr_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized5\ is
  port (
    w_fifo_exist_i : out STD_LOGIC;
    w_fifo_exist : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized5\ : entity is "MB_LUT6";
end \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized5\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_LUT6__parameterized5\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FCCAACCAACCAA"
    )
        port map (
      I0 => w_fifo_exist,
      I1 => '1',
      I2 => \Using_FPGA.Native_0\,
      I3 => Write_Data_Valid,
      I4 => \Using_FPGA.Native_1\,
      I5 => M_AXI_DC_WREADY,
      O => w_fifo_exist_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MULT_AND is
  port (
    sub_Carry : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MULT_AND : entity is "MB_MULT_AND";
end microblaze_arm_microblaze_0_5_MB_MULT_AND;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MULT_AND is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      O => sub_Carry
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MULT_AND_964 is
  port (
    DI : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MULT_AND_964 : entity is "MB_MULT_AND";
end microblaze_arm_microblaze_0_5_MB_MULT_AND_964;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MULT_AND_964 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => op2_C(0),
      I1 => alu_Op(0),
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY is
  port (
    complete_iready : out STD_LOGIC;
    \inHibit_EX_Rst__0\ : out STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    icache_ready : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY is
  signal \<const1>\ : STD_LOGIC;
  signal \^complete_iready\ : STD_LOGIC;
begin
  \^complete_iready\ <= lopt;
  complete_iready <= \^complete_iready\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inHibit_EX_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^complete_iready\,
      I1 => nonvalid_IFetch_n_reg,
      O => \inHibit_EX_Rst__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_10 is
  port (
    Carry_OUT : out STD_LOGIC;
    Trace_ICache_Hit0 : out STD_LOGIC;
    Read_Req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.M_AXI_ARBURST_reg[1]\ : out STD_LOGIC;
    \Comp_Carry_Chain[5].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_1 : in STD_LOGIC;
    valid_addr_strobe_q : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    icache_miss_hold : in STD_LOGIC;
    read_stream_valid_reg : in STD_LOGIC;
    read_victim_valid_reg : in STD_LOGIC;
    \cacheline_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_Req_XX_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_AXI.M_AXI_ARBURST_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_10 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_10;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_10 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^read_req\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Trace_ICache_Hit_i_1 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \req_Addr[4]_i_1\ : label is "soft_lutpair89";
begin
  Carry_OUT <= \^carry_out\;
  E(0) <= \^e\(0);
  Read_Req <= \^read_req\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Trace_ICache_Hit_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^carry_out\,
      I1 => valid_addr_strobe_q,
      I2 => Carry_IN,
      O => Trace_ICache_Hit0
    );
\Using_AXI.M_AXI_ARADDR_I[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE000E"
    )
        port map (
      I0 => icache_miss_hold,
      I1 => \^e\(0),
      I2 => read_stream_valid_reg,
      I3 => read_victim_valid_reg,
      I4 => \cacheline_cnt_reg[1]\(0),
      O => \^read_req\
    );
\Using_AXI.M_AXI_ARBURST[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => sync_reset,
      I1 => \^read_req\,
      I2 => \Using_AXI.M_AXI_ARBURST_reg[1]_0\(0),
      O => \Using_AXI.M_AXI_ARBURST_reg[1]\
    );
\req_Addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => valid_Req_XX_reg,
      I1 => \^carry_out\,
      I2 => valid_addr_strobe_q,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_101 is
  port (
    IReady : out STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    complete_iready : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_101 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_101;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_101 is
  signal \<const0>\ : STD_LOGIC;
  signal \^iready\ : STD_LOGIC;
begin
  IReady <= \^iready\;
  \^iready\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_104 is
  port (
    ifetch_carry1 : out STD_LOGIC;
    buffer_Full : in STD_LOGIC;
    of_Pause_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_104 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_104;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_104 is
  signal \<const1>\ : STD_LOGIC;
  signal \^ifetch_carry1\ : STD_LOGIC;
begin
  \^ifetch_carry1\ <= lopt;
  ifetch_carry1 <= \^ifetch_carry1\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_105 is
  port (
    ifetch_carry2 : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    iFetch_In_Progress_reg : out STD_LOGIC;
    missed_IFetch_reg : out STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    ifetch_carry1 : in STD_LOGIC;
    ex_Valid_reg : in STD_LOGIC;
    mbar_decode_I : in STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    complete_iready : in STD_LOGIC;
    iFetch_In_Progress : in STD_LOGIC;
    of_Pause_reg : in STD_LOGIC;
    missed_IFetch : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_105 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_105;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_105 is
  signal \<const0>\ : STD_LOGIC;
  signal \^i_as\ : STD_LOGIC;
  signal \^ifetch_carry2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of iFetch_In_Progress_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of missed_IFetch_i_1 : label is "soft_lutpair11";
begin
  I_AS <= \^i_as\;
  \^ifetch_carry2\ <= lopt;
  ifetch_carry2 <= \^ifetch_carry2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AS_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0000007F007F00"
    )
        port map (
      I0 => ex_Valid_reg,
      I1 => mbar_decode_I,
      I2 => mul_Executing,
      I3 => \^ifetch_carry2\,
      I4 => complete_iready,
      I5 => iFetch_In_Progress,
      O => \^i_as\
    );
iFetch_In_Progress_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => complete_iready,
      I1 => iFetch_In_Progress,
      I2 => \^i_as\,
      O => iFetch_In_Progress_reg
    );
missed_IFetch_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5530"
    )
        port map (
      I0 => complete_iready,
      I1 => \^i_as\,
      I2 => of_Pause_reg,
      I3 => missed_IFetch,
      O => missed_IFetch_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_106 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ifetch_carry2 : in STD_LOGIC;
    iFetch_In_Progress : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_106 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_106;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_106 is
  signal \Using_FPGA.Native_i_1__60_n_0\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => ifetch_carry2,
      CO(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => D(0),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \Using_FPGA.Native_i_1__60_n_0\
    );
\Using_FPGA.Native_i_1__60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iFetch_In_Progress,
      O => \Using_FPGA.Native_i_1__60_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_107 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    using_Imm_reg : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    S : out STD_LOGIC;
    swx_ready_reg : out STD_LOGIC;
    ok_To_Stop : out STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg\ : out STD_LOGIC;
    Blocked_Valid_Instr0 : out STD_LOGIC;
    OF_PipeRun : out STD_LOGIC;
    load_Store_i_reg : out STD_LOGIC;
    ex_Valid_1st_cycle_reg : out STD_LOGIC;
    is_swx_I_reg : out STD_LOGIC;
    is_lwx_I_reg : out STD_LOGIC;
    of_PipeRun_Select : in STD_LOGIC;
    of_PipeRun_without_dready : in STD_LOGIC;
    complete_dready : in STD_LOGIC;
    using_Imm_reg_0 : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    \write_Reg2__4\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_LWX_SWX_instr.reservation_reg_0\ : in STD_LOGIC;
    is_swx_I_reg_0 : in STD_LOGIC;
    inHibit_EX_reg_0 : in STD_LOGIC;
    of_Pause_reg : in STD_LOGIC;
    p_65_in : in STD_LOGIC;
    is_lwx_I : in STD_LOGIC;
    set_BIP : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    load_Store_i : in STD_LOGIC;
    swx_ready : in STD_LOGIC;
    jump2_I_reg : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    instr_OF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_swx_I1 : in STD_LOGIC;
    is_lwx_I1 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_107 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_107;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_107 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_LWX_SWX_instr.reservation_i_3_n_0\ : STD_LOGIC;
  signal is_swx_I : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__64\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Using_FPGA.Valid_Instr_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of ex_Valid_1st_cycle_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of swx_ready_i_1 : label is "soft_lutpair13";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \^using_fpga.native_0\ <= lopt;
Blocked_Valid_Instr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => jump2_I_reg,
      O => Blocked_Valid_Instr0
    );
\Using_FPGA.Native_I1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Buffer_Addr(1),
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_I1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Buffer_Addr(0),
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_I2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Buffer_Addr(2),
      O => S
    );
\Using_FPGA.Native_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \Using_FPGA.Native_5\,
      O => OF_PipeRun
    );
\Using_FPGA.Valid_Instr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => inHibit_EX_reg_0,
      I2 => of_Pause_reg,
      O => ok_To_Stop
    );
\Using_LWX_SWX_instr.reservation_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAAAAAA"
    )
        port map (
      I0 => \Using_LWX_SWX_instr.reservation_reg_0\,
      I1 => complete_dready,
      I2 => \^using_fpga.native_0\,
      I3 => p_65_in,
      I4 => is_lwx_I,
      I5 => \Using_LWX_SWX_instr.reservation_i_3_n_0\,
      O => \Using_LWX_SWX_instr.reservation_reg\
    );
\Using_LWX_SWX_instr.reservation_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAAAAAA"
    )
        port map (
      I0 => sync_reset,
      I1 => complete_dready,
      I2 => \^using_fpga.native_0\,
      I3 => is_swx_I_reg_0,
      I4 => p_65_in,
      I5 => set_BIP,
      O => \Using_LWX_SWX_instr.reservation_i_3_n_0\
    );
ex_Valid_1st_cycle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => sync_reset,
      I2 => of_Pause_reg,
      I3 => inHibit_EX_reg_0,
      O => ex_Valid_1st_cycle_reg
    );
is_lwx_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => is_lwx_I,
      I1 => \^using_fpga.native_0\,
      I2 => D(0),
      I3 => is_lwx_I1,
      I4 => is_swx_I,
      O => is_lwx_I_reg
    );
is_lwx_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101000"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \Using_FPGA.Native_4\,
      I2 => load_Store_i,
      I3 => complete_dready,
      I4 => swx_ready,
      I5 => sync_reset,
      O => is_swx_I
    );
is_swx_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => is_swx_I_reg_0,
      I1 => \^using_fpga.native_0\,
      I2 => D(0),
      I3 => is_swx_I1,
      I4 => is_swx_I,
      O => is_swx_I_reg
    );
load_Store_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => load_Store_i,
      I1 => \^using_fpga.native_0\,
      I2 => inHibit_EX_reg,
      I3 => instr_OF(0),
      I4 => instr_OF(1),
      I5 => is_swx_I,
      O => load_Store_i_reg
    );
swx_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \Using_LWX_SWX_instr.reservation_reg_0\,
      I1 => is_swx_I_reg_0,
      I2 => sync_reset,
      I3 => \^using_fpga.native_0\,
      O => swx_ready_reg
    );
using_Imm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
        port map (
      I0 => using_Imm_reg_0,
      I1 => \^using_fpga.native_0\,
      I2 => inHibit_EX_reg,
      I3 => \write_Reg2__4\,
      I4 => sync_reset,
      I5 => \Using_FPGA.Native_3\,
      O => using_Imm_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_11 is
  port (
    carry_chain_6 : out STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_11 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_11;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_11 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_chain_6,
      CYINIT => Carry_IN,
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_13 is
  port (
    cache_hit : out STD_LOGIC;
    write_data_done : out STD_LOGIC;
    read_access_reg : in STD_LOGIC;
    Write_Done : in STD_LOGIC;
    Word_Is_Valid_i : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_13 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_13;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_13 is
  signal \^cache_hit\ : STD_LOGIC;
begin
  \^cache_hit\ <= lopt;
  cache_hit <= \^cache_hit\;
\Using_New_CacheInterface_for_AXI.read_req_done_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => \^cache_hit\,
      O => write_data_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_14 is
  port (
    Trace_Cache_Rdy_reg : out STD_LOGIC;
    Valid_Req_reg : out STD_LOGIC;
    valid_req_XX_reg : out STD_LOGIC;
    Trace_Cache_Rdy_reg_0 : out STD_LOGIC;
    S : in STD_LOGIC;
    cache_hit : in STD_LOGIC;
    Valid_Req_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Valid_Dcache_Access : in STD_LOGIC;
    dext_DReady : in STD_LOGIC;
    DReady : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_14 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_14;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_14 is
  signal \<const1>\ : STD_LOGIC;
  signal \^trace_cache_rdy_reg\ : STD_LOGIC;
begin
  Trace_Cache_Rdy_reg <= \^trace_cache_rdy_reg\;
  \^trace_cache_rdy_reg\ <= lopt;
  lopt_1 <= \<const1>\;
Trace_Cache_Rdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^trace_cache_rdy_reg\,
      I1 => dext_DReady,
      I2 => DReady,
      O => Trace_Cache_Rdy_reg_0
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
Valid_Req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0C000AA"
    )
        port map (
      I0 => Valid_Req_reg_0,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => p_21_in,
      I3 => \^trace_cache_rdy_reg\,
      I4 => \Using_FPGA.Native_1\(0),
      I5 => sync_reset,
      O => Valid_Req_reg
    );
valid_req_XX_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22032200"
    )
        port map (
      I0 => p_21_in,
      I1 => sync_reset,
      I2 => \^trace_cache_rdy_reg\,
      I3 => \Using_FPGA.Native_1\(0),
      I4 => Valid_Dcache_Access,
      O => valid_req_XX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_143 is
  port (
    zero_CI_0 : out STD_LOGIC;
    Reg_Test_Equal : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_143 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_143;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_143 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_5 <= \^lopt_6\;
  lopt_7 <= lopt_6;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_6\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => zero_CI_0,
      CYINIT => '1',
      DI(3) => \^lopt_2\,
      DI(2) => \^lopt_2\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_5\,
      S(1) => \^lopt_3\,
      S(0) => Reg_Test_Equal
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_144 is
  port (
    zero_CI_1 : out STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_0 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_144 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_144;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_144 is
  signal \^zero_ci_1\ : STD_LOGIC;
begin
  \^zero_ci_1\ <= lopt;
  zero_CI_1 <= \^zero_ci_1\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_145 is
  port (
    zero_CI_2 : out STD_LOGIC;
    S : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_1 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_145 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_145;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_145 is
  signal \^zero_ci_2\ : STD_LOGIC;
begin
  \^zero_ci_2\ <= lopt;
  zero_CI_2 <= \^zero_ci_2\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_146 is
  port (
    zero_CI_3 : out STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_2 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_146 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_146;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_146 is
  signal \^zero_ci_3\ : STD_LOGIC;
begin
  \^zero_ci_3\ <= lopt;
  zero_CI_3 <= \^zero_ci_3\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_147 is
  port (
    zero_CI_4 : out STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_3 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_147 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_147;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_147 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  \^lopt_6\ <= lopt_5;
  lopt <= \^lopt_1\;
  lopt_2 <= \^lopt_3\;
  lopt_4 <= \^lopt_5\;
  lopt_7 <= lopt_6;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => zero_CI_3,
      CO(3) => \^lopt_5\,
      CO(2) => \^lopt_3\,
      CO(1) => \^lopt_1\,
      CO(0) => zero_CI_4,
      CYINIT => '0',
      DI(3) => \^lopt_6\,
      DI(2) => reg_Test_Equal_N,
      DI(1) => reg_Test_Equal_N,
      DI(0) => reg_Test_Equal_N,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_4\,
      S(1) => \^lopt_2\,
      S(0) => \Zero_Detecting[3].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_148 is
  port (
    zero_CI_5 : out STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_4 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_148 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_148;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_148 is
  signal \^zero_ci_5\ : STD_LOGIC;
begin
  \^zero_ci_5\ <= lopt;
  zero_CI_5 <= \^zero_ci_5\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_149 is
  port (
    Reg_zero : out STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    zero_CI_5 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_149 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_149;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_149 is
  signal \^reg_zero\ : STD_LOGIC;
begin
  Reg_zero <= \^reg_zero\;
  \^reg_zero\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_18 is
  port (
    carry_chain_5 : out STD_LOGIC;
    S : in STD_LOGIC;
    carry_chain_6 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_18 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_18;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_18 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_5\ : STD_LOGIC;
begin
  \^carry_chain_5\ <= lopt;
  carry_chain_5 <= \^carry_chain_5\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_19 is
  port (
    carry_chain_4 : out STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_19 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_19;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_19 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_4\ : STD_LOGIC;
begin
  \^carry_chain_4\ <= lopt;
  carry_chain_4 <= \^carry_chain_4\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_20 is
  port (
    carry_chain_3 : out STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_20 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_20;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_20 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_3\ : STD_LOGIC;
begin
  \^carry_chain_3\ <= lopt;
  carry_chain_3 <= \^carry_chain_3\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_21 is
  port (
    carry_chain_2 : out STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_3 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_21 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_21;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_21 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_chain_3,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_chain_2,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Comp_Carry_Chain[3].carry_sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_22 is
  port (
    carry_chain_1 : out STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_22 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_22;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_22 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_1\ : STD_LOGIC;
begin
  \^carry_chain_1\ <= lopt;
  carry_chain_1 <= \^carry_chain_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_23 is
  port (
    \Using_AXI.M_AXI_ARADDR_I_reg[31]\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 3 );
    Read_Req : out STD_LOGIC;
    \Use_XX_Accesses.xx_req_with_update_reg\ : out STD_LOGIC;
    \Using_New_CacheInterface_for_AXI.read_req_done_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[5].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_1 : in STD_LOGIC;
    write_req_done_hold : in STD_LOGIC;
    write_req : in STD_LOGIC;
    new_write_cmd_allowed : in STD_LOGIC;
    Write_Cacheline_conflict : in STD_LOGIC;
    byte_i_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Write_Strobe_i : in STD_LOGIC;
    Valid_Dcache_Access : in STD_LOGIC;
    read_req_done : in STD_LOGIC;
    Valid_Req_reg : in STD_LOGIC;
    Valid_Req_1st_Cycle_XX : in STD_LOGIC;
    xx_req_with_update : in STD_LOGIC;
    Read_Req_Granted : in STD_LOGIC;
    write_data_done : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_23 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_23;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_23 is
  signal \<const0>\ : STD_LOGIC;
  signal \^using_axi.m_axi_araddr_i_reg[31]\ : STD_LOGIC;
begin
  \Using_AXI.M_AXI_ARADDR_I_reg[31]\ <= \^using_axi.m_axi_araddr_i_reg[31]\;
  \^using_axi.m_axi_araddr_i_reg[31]\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Use_XX_Accesses.xx_req_with_update_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Valid_Req_reg,
      I1 => Valid_Req_1st_Cycle_XX,
      I2 => \^using_axi.m_axi_araddr_i_reg[31]\,
      I3 => xx_req_with_update,
      O => \Use_XX_Accesses.xx_req_with_update_reg\
    );
\Using_AXI.M_AXI_ARADDR_I[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Write_Strobe_i,
      I1 => \^using_axi.m_axi_araddr_i_reg[31]\,
      I2 => Valid_Dcache_Access,
      I3 => read_req_done,
      O => Read_Req
    );
\Using_FPGA.Native_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A88800000000"
    )
        port map (
      I0 => \^using_axi.m_axi_araddr_i_reg[31]\,
      I1 => write_req_done_hold,
      I2 => write_req,
      I3 => new_write_cmd_allowed,
      I4 => Write_Cacheline_conflict,
      I5 => byte_i_reg(1),
      O => WEA(2)
    );
\Using_FPGA.Native_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A88800000000"
    )
        port map (
      I0 => \^using_axi.m_axi_araddr_i_reg[31]\,
      I1 => write_req_done_hold,
      I2 => write_req,
      I3 => new_write_cmd_allowed,
      I4 => Write_Cacheline_conflict,
      I5 => byte_i_reg(0),
      O => WEA(3)
    );
\Using_FPGA.Native_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A88800000000"
    )
        port map (
      I0 => \^using_axi.m_axi_araddr_i_reg[31]\,
      I1 => write_req_done_hold,
      I2 => write_req,
      I3 => new_write_cmd_allowed,
      I4 => Write_Cacheline_conflict,
      I5 => byte_i_reg(3),
      O => WEA(0)
    );
\Using_FPGA.Native_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A88800000000"
    )
        port map (
      I0 => \^using_axi.m_axi_araddr_i_reg[31]\,
      I1 => write_req_done_hold,
      I2 => write_req,
      I3 => new_write_cmd_allowed,
      I4 => Write_Cacheline_conflict,
      I5 => byte_i_reg(2),
      O => WEA(1)
    );
\Using_New_CacheInterface_for_AXI.read_req_done_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAAAAAA"
    )
        port map (
      I0 => read_req_done,
      I1 => Write_Strobe_i,
      I2 => \^using_axi.m_axi_araddr_i_reg[31]\,
      I3 => Valid_Dcache_Access,
      I4 => Read_Req_Granted,
      I5 => write_data_done,
      O => \Using_New_CacheInterface_for_AXI.read_req_done_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_24 is
  port (
    carry_chain_6 : out STD_LOGIC;
    Valid_Req_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_24 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_24;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_24 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_chain_6,
      CYINIT => Valid_Req_reg,
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_3 is
  port (
    word_is_valid : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_3 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_3;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \^word_is_valid\ : STD_LOGIC;
begin
  \^word_is_valid\ <= lopt;
  lopt_1 <= \<const0>\;
  word_is_valid <= \^word_is_valid\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_32 is
  port (
    Carry_Out : out STD_LOGIC;
    Trace_Cache_Hit0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    tag_ok_without_parity : in STD_LOGIC;
    Valid_Req_1st_Cycle : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_32 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_32;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_32 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Trace_Cache_Hit_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^carry_out\,
      I1 => Valid_Req_1st_Cycle,
      O => Trace_Cache_Hit0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_33 is
  port (
    Word_Is_Valid_i : out STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    \A__0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_33 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_33;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_33 is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Carry_Out,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Word_Is_Valid_i,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\Using_FPGA.Native_i_1__70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \A__0\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_4 is
  port (
    icache_ready : out STD_LOGIC;
    valid_Req_XX_reg : out STD_LOGIC;
    word_is_valid : in STD_LOGIC;
    \A__0\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    valid_Req_XX_reg_0 : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_4 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_4;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_4 is
  signal S : STD_LOGIC;
  signal \^icache_ready\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  icache_ready <= \^icache_ready\;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_10;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => word_is_valid,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => \^icache_ready\,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3) => lopt_10,
      O(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(2 downto 0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\Using_FPGA.Native_i_1__63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \A__0\,
      O => S
    );
valid_Req_XX_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220030"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => sync_reset,
      I2 => valid_Req_XX_reg_0,
      I3 => \^icache_ready\,
      I4 => mbar_decode_I_reg(0),
      O => valid_Req_XX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_5 is
  port (
    carry_chain_5 : out STD_LOGIC;
    S : in STD_LOGIC;
    carry_chain_6 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_5 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_5;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_5\ : STD_LOGIC;
begin
  \^carry_chain_5\ <= lopt;
  carry_chain_5 <= \^carry_chain_5\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_52 is
  port (
    carry_7 : out STD_LOGIC;
    SRL16_Sel_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_52 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_52;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_52 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_7,
      CYINIT => Q(0),
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => SRL16_Sel_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_53 is
  port (
    carry_6 : out STD_LOGIC;
    SRL16_Sel_6 : in STD_LOGIC;
    carry_7 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_53 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_53;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_53 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_6\ : STD_LOGIC;
begin
  \^carry_6\ <= lopt;
  carry_6 <= \^carry_6\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_55 is
  port (
    carry_5 : out STD_LOGIC;
    SRL16_Sel_5 : in STD_LOGIC;
    carry_6 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_55 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_55;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_55 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_5\ : STD_LOGIC;
begin
  \^carry_5\ <= lopt;
  carry_5 <= \^carry_5\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_57 is
  port (
    carry_4 : out STD_LOGIC;
    SRL16_Sel_4 : in STD_LOGIC;
    carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_57 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_57;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_57 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_4\ : STD_LOGIC;
begin
  \^carry_4\ <= lopt;
  carry_4 <= \^carry_4\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_59 is
  port (
    carry_3 : out STD_LOGIC;
    SRL16_Sel_3 : in STD_LOGIC;
    carry_4 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_59 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_59;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_59 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_4,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_3,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => SRL16_Sel_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_6 is
  port (
    carry_chain_4 : out STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_6 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_6;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_4\ : STD_LOGIC;
begin
  \^carry_chain_4\ <= lopt;
  carry_chain_4 <= \^carry_chain_4\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_61 is
  port (
    carry_2 : out STD_LOGIC;
    SRL16_Sel_2 : in STD_LOGIC;
    carry_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_61 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_61;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_61 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_63 is
  port (
    carry_1 : out STD_LOGIC;
    SRL16_Sel_1 : in STD_LOGIC;
    carry_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_63 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_63;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_63 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_65 is
  port (
    carry_0 : out STD_LOGIC;
    SRL16_Sel_0 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_65 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_65;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_65 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_0\ : STD_LOGIC;
begin
  \^carry_0\ <= lopt;
  carry_0 <= \^carry_0\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_67 is
  port (
    Hit : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Single_Step_N : in STD_LOGIC;
    carry_0 : in STD_LOGIC;
    normal_stop_cmd_i : in STD_LOGIC;
    normal_stop_cmd_hold : in STD_LOGIC;
    force_stop_cmd_hold : in STD_LOGIC;
    force_stop_cmd_i : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_67 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_67;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_67 is
  signal \^hit\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  Hit <= \^hit\;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_0,
      CO(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^hit\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => Single_Step_N
    );
\Using_FPGA.Native_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => normal_stop_cmd_i,
      I1 => normal_stop_cmd_hold,
      I2 => \^hit\,
      I3 => force_stop_cmd_hold,
      I4 => force_stop_cmd_i,
      I5 => \Serial_Dbg_Intf.control_reg_reg[8]\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_7 is
  port (
    carry_chain_3 : out STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_7 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_7;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_7 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_3\ : STD_LOGIC;
begin
  \^carry_chain_3\ <= lopt;
  carry_chain_3 <= \^carry_chain_3\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_8 is
  port (
    carry_chain_2 : out STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_3 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_8 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_8;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_8 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_chain_3,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_chain_2,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Comp_Carry_Chain[3].carry_sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_80 is
  port (
    correct_Carry_I : out STD_LOGIC;
    correct_Carry_Select : in STD_LOGIC;
    sub_Carry : in STD_LOGIC;
    correct_Carry : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_80 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_80;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_80 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => correct_Carry,
      CO(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => correct_Carry_I,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => sub_Carry,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => correct_Carry_Select
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_83 is
  port (
    correct_Carry : out STD_LOGIC;
    read_access_reg : out STD_LOGIC;
    new_Carry : in STD_LOGIC;
    \Using_LWX_SWX_instr.reservation_reg\ : in STD_LOGIC;
    ex_Valid_reg : in STD_LOGIC;
    is_lwx_I : in STD_LOGIC;
    is_swx_I_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    write_Carry_I : in STD_LOGIC;
    load_Store_i : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_83 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_83;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_83 is
  signal DI_0 : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__123_n_0\ : STD_LOGIC;
  signal \^correct_carry\ : STD_LOGIC;
  signal \^read_access_reg\ : STD_LOGIC;
begin
  \^correct_carry\ <= lopt;
  correct_Carry <= \^correct_carry\;
  lopt_1 <= DI_0;
  lopt_2 <= \Using_FPGA.Native_i_1__123_n_0\;
  read_access_reg <= \^read_access_reg\;
\Using_FPGA.Native_i_1__123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Using_FPGA.Native_1\,
      I1 => ex_Valid_reg,
      I2 => write_Carry_I,
      O => \Using_FPGA.Native_i_1__123_n_0\
    );
\Using_FPGA.Native_i_1__128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => load_Store_i,
      I1 => \Using_FPGA.Native_1\,
      O => \^read_access_reg\
    );
\Using_FPGA.Native_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F3FFF40400000"
    )
        port map (
      I0 => \Using_LWX_SWX_instr.reservation_reg\,
      I1 => ex_Valid_reg,
      I2 => \^read_access_reg\,
      I3 => is_lwx_I,
      I4 => is_swx_I_reg,
      I5 => \Using_FPGA.Native_0\(0),
      O => DI_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_872 is
  port (
    CI : out STD_LOGIC;
    control_carry : in STD_LOGIC;
    carry_In : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_872 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_872;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_872 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => carry_In,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => control_carry
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_88 is
  port (
    correct_Carry_II : out STD_LOGIC;
    correct_Carry_I : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_88 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_88;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_88 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^correct_carry_ii\ : STD_LOGIC;
begin
  \^correct_carry_ii\ <= lopt;
  correct_Carry_II <= \^correct_carry_ii\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_89 is
  port (
    jump_Carry1 : out STD_LOGIC;
    force_jump1 : in STD_LOGIC;
    force_DI1 : in STD_LOGIC;
    Reg_zero : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_89 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_89;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_89 is
  signal \^jump_carry1\ : STD_LOGIC;
begin
  \^jump_carry1\ <= lopt;
  jump_Carry1 <= \^jump_carry1\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_9 is
  port (
    carry_chain_1 : out STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_9 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_9;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_9 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_1\ : STD_LOGIC;
begin
  \^carry_chain_1\ <= lopt;
  carry_chain_1 <= \^carry_chain_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_90 is
  port (
    jump_Carry2 : out STD_LOGIC;
    force_jump2 : in STD_LOGIC;
    force_DI2 : in STD_LOGIC;
    jump_Carry1 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_90 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_90;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_90 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => jump_Carry1,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => jump_Carry2,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => force_DI2,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => force_jump2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_91 is
  port (
    trace_jump_taken_i_reg : out STD_LOGIC;
    R : out STD_LOGIC;
    \missed_IFetch0__0\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    PC_Write : out STD_LOGIC;
    branch_with_delay : out STD_LOGIC;
    ex_Valid_reg : out STD_LOGIC;
    mbar_first_reg : out STD_LOGIC;
    S : in STD_LOGIC;
    jump_Carry2 : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    jump2_I_reg : in STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    jump2_I_reg_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    ex_Valid_reg_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_91 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_91;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_91 is
  signal \<const0>\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^trace_jump_taken_i_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__57\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of mbar_first_i_4 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of nonvalid_IFetch_n_i_2 : label is "soft_lutpair10";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \^trace_jump_taken_i_reg\ <= lopt;
  lopt_1 <= \<const0>\;
  trace_jump_taken_i_reg <= \^trace_jump_taken_i_reg\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^trace_jump_taken_i_reg\,
      I1 => \Using_FPGA.Native_1\,
      I2 => sync_reset,
      O => R
    );
\Using_FPGA.Native_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inHibit_EX_reg,
      I1 => \^trace_jump_taken_i_reg\,
      O => \^using_fpga.native_0\
    );
\Using_FPGA.Native_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^trace_jump_taken_i_reg\,
      I1 => mbar_decode_I_reg,
      O => PC_Write
    );
delay_slot_instr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => jump2_I_reg,
      I1 => \^trace_jump_taken_i_reg\,
      O => branch_with_delay
    );
ex_Valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF55FC550055FC"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => mul_Executing,
      I2 => jump2_I_reg_0,
      I3 => mul_Executing_reg,
      I4 => \Using_FPGA.Native_2\,
      I5 => ex_Valid_reg_0,
      O => ex_Valid_reg
    );
mbar_first_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^trace_jump_taken_i_reg\,
      I1 => inHibit_EX_reg,
      I2 => mul_Executing_reg,
      O => mbar_first_reg
    );
nonvalid_IFetch_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^trace_jump_taken_i_reg\,
      I1 => mbar_decode_I_reg,
      O => \missed_IFetch0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_92 is
  port (
    new_Carry : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    select_ALU_Carry : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    ex_Valid_reg : in STD_LOGIC;
    write_Carry_I : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_92 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_92;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_92 is
  signal \^new_carry\ : STD_LOGIC;
begin
  \^new_carry\ <= lopt;
  new_Carry <= \^new_carry\;
\Using_FPGA.Native_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => sync_reset,
      I1 => \^new_carry\,
      I2 => \Using_FPGA.Native_2\,
      I3 => ex_Valid_reg,
      I4 => write_Carry_I,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_966 is
  port (
    CI : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_966 : entity is "MB_MUXCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_966;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_966 is
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_10;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => D(0),
      O(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => lopt_10,
      O(0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY is
  port (
    buffer_Addr_S_I_2 : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY is
  signal \^buffer_addr_s_i_2\ : STD_LOGIC;
begin
  \^buffer_addr_s_i_2\ <= lopt;
  buffer_Addr_S_I_2 <= \^buffer_addr_s_i_2\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_109 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_109 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_109;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_109 is
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_I1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_I1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_I1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  lopt <= \^lopt_1\;
  lopt_2 <= lopt_1;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_0\,
      CO(3 downto 1) => \NLW_Using_FPGA.Native_I1_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => LO,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Native_I1_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => mul_Executing_reg,
      O(3 downto 2) => \NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => \^lopt_1\,
      O(0) => O,
      S(3 downto 2) => \NLW_Using_FPGA.Native_I1_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_2,
      S(0) => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_111 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_111 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_111;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_111 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_522 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_In : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_522 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_522;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_522 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_525 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_525 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_525;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_525 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_531 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_531 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_531;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_531 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_537 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_537 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_537;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_537 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_543 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_543 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_543;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_543 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_549 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_549 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_549;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_549 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_555 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : out STD_LOGIC;
    lopt_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_555 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_555;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_555 is
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_I1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_I1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  lopt <= \^lopt_1\;
  lopt_10 <= lopt_9;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_7 <= \^lopt_8\;
  lopt_8 <= \^lopt_9\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \NLW_Using_FPGA.Native_I1_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \NLW_Using_FPGA.Native_I1_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => \^lopt_9\,
      O(2) => \^lopt_8\,
      O(1) => \^lopt_7\,
      O(0) => O,
      S(3) => lopt_10,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_561 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_561 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_561;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_561 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_567 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_567 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_567;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_567 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_573 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_573 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_573;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_573 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_579 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_579 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_579;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_579 is
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_585 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_585 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_585;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_585 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_591 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_591 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_591;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_591 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_597 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_597 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_597;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_597 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_603 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_603 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_603;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_603 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_609 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_609 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_609;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_609 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_615 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_615 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_615;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_615 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_621 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_621 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_621;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_621 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_627 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_627 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_627;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_627 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_633 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_633 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_633;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_633 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_639 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_639 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_639;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_639 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_645 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_645 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_645;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_645 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_651 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_651 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_651;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_651 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_657 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_657 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_657;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_657 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_663 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_663 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_663;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_663 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_669 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_669 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_669;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_669 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_675 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_675 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_675;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_675 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_681 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_681 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_681;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_681 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_687 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_687 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_687;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_687 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_693 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_693 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_693;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_693 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_699 is
  port (
    Carry_Out : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_699 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_699;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_699 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  O <= \^o\;
  \^carry_out\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_705 is
  port (
    pc_Sum : out STD_LOGIC;
    xor_Sum : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_705 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_705;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_705 is
  signal \^pc_sum\ : STD_LOGIC;
begin
  \^pc_sum\ <= lopt;
  pc_Sum <= \^pc_sum\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_903 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_903 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_903;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_903 is
  signal \^data_addr[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[9]\(0) <= \^data_addr[9]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[9]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_905 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_905 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_905;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_905 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[8]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_907 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_907 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_907;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_907 is
  signal \^data_addr[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[7]\(0) <= \^data_addr[7]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[7]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_909 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_909 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_909;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_909 is
  signal \^data_addr[6]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[6]\(0) <= \^data_addr[6]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[6]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_911 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_911 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_911;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_911 is
  signal \^data_addr[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[5]\(0) <= \^data_addr[5]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[5]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_913 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_913 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_913;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_913 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[4]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_915 is
  port (
    Valid_Req_1st_Cycle0 : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_915 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_915;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_915 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^ex_result\ : STD_LOGIC;
begin
  EX_CarryOut <= \^ex_carryout\;
  EX_Result <= \^ex_result\;
  \^ex_carryout\ <= lopt;
  \^ex_result\ <= lopt_1;
Valid_Req_1st_Cycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \Using_FPGA.Native\,
      I1 => \^ex_result\,
      I2 => \Using_FPGA.Native_0\,
      I3 => O,
      I4 => \Using_FPGA.Native_1\,
      I5 => \Using_FPGA.Native_2\,
      O => Valid_Req_1st_Cycle0
    );
Valid_Req_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ex_result\,
      I1 => \Using_FPGA.Native_0\,
      I2 => O,
      I3 => \Using_FPGA.Native_1\,
      O => p_21_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_917 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_917 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_917;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_917 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \^ex_carryout\ <= lopt;
  \^in\(0) <= lopt_1;
  \in\(0) <= \^in\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_919 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_919 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_919;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_919 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \^ex_carryout\ <= lopt;
  \^in\(0) <= lopt_1;
  \in\(0) <= \^in\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_921 is
  port (
    EX_CarryOut : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_921 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_921;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_921 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^ex_result\ : STD_LOGIC;
begin
  EX_CarryOut <= \^ex_carryout\;
  EX_Result <= \^ex_result\;
  \^ex_carryout\ <= lopt;
  \^ex_result\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_923 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_923 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_923;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_923 is
  signal \^data_addr[29]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[29]\(0) <= \^data_addr[29]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[29]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_925 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_925 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_925;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_925 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[28]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_927 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_927 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_927;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_927 is
  signal \^data_addr[27]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[27]\(0) <= \^data_addr[27]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[27]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_929 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_929 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_929;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_929 is
  signal \^data_addr[26]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[26]\(0) <= \^data_addr[26]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[26]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_931 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_931 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_931;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_931 is
  signal \^data_addr[25]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[25]\(0) <= \^data_addr[25]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[25]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_933 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_933 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_933;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_933 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[24]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_935 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_935 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_935;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_935 is
  signal \^data_addr[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[23]\(0) <= \^data_addr[23]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[23]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_937 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_937 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_937;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_937 is
  signal \^data_addr[22]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[22]\(0) <= \^data_addr[22]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[22]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_939 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_939 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_939;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_939 is
  signal \^data_addr[21]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[21]\(0) <= \^data_addr[21]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[21]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_941 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_941 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_941;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_941 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[20]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_943 is
  port (
    p_20_in : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    EX_CarryOut : out STD_LOGIC;
    O : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_943 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_943;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_943 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^ex_result\ : STD_LOGIC;
begin
  EX_CarryOut <= \^ex_carryout\;
  EX_Result <= \^ex_result\;
  \^ex_carryout\ <= lopt;
  \^ex_result\ <= lopt_1;
Valid_Req_1st_Cycle_XX_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^ex_result\,
      I1 => O,
      I2 => \Using_FPGA.Native\,
      I3 => \Using_FPGA.Native_0\,
      I4 => \Using_FPGA.Native_1\,
      O => p_20_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_945 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_945 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_945;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_945 is
  signal \^data_addr[19]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[19]\(0) <= \^data_addr[19]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[19]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_947 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_947 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_947;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_947 is
  signal \^data_addr[18]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[18]\(0) <= \^data_addr[18]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[18]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_949 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_949 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_949;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_949 is
  signal \^data_addr[17]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[17]\(0) <= \^data_addr[17]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[17]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_951 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_951 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_951;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_951 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[16]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_953 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_953 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_953;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_953 is
  signal \^data_addr[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[15]\(0) <= \^data_addr[15]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[15]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_955 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_955 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_955;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_955 is
  signal \^data_addr[14]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[14]\(0) <= \^data_addr[14]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[14]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_957 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_957 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_957;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_957 is
  signal \^data_addr[13]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[13]\(0) <= \^data_addr[13]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[13]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_959 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_959 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_959;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_959 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[12]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_961 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_961 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_961;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_961 is
  signal \^data_addr[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[11]\(0) <= \^data_addr[11]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[11]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_963 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_963 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_963;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_963 is
  signal \^data_addr[10]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[10]\(0) <= \^data_addr[10]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[10]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_965 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_965 : entity is "MB_MUXCY_XORCY";
end microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_965;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_965 is
  signal \^o\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
begin
  O <= \^o\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \^o\ <= lopt_1;
  \^using_fpga.native\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_183 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_183 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_183;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_183 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_186 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_186 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_186;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_186 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_189 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_189 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_189;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_189 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_192 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_192 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_192;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_192 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_195 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_195 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_195;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_195 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_198 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_198 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_198;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_198 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_201 is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_201 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_201;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_201 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => Shift_Logic_Res,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_204 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_204 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_204;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_204 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_207 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_207 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_207;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_207 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_210 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_210 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_210;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_210 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_213 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_213 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_213;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_213 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_216 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_216 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_216;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_216 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_219 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_219 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_219;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_219 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_222 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_222 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_222;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_222 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_225 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_225 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_225;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_225 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_228 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_228 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_228;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_228 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_231 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_231 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_231;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_231 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_234 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_234 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_234;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_234 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_237 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_237 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_237;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_237 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_240 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_240 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_240;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_240 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_243 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_243 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_243;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_243 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_246 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_246 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_246;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_246 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_249 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_249 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_249;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_249 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_252 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_252 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_252;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_252 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_255 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_255 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_255;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_255 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_258 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_258 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_258;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_258 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_261 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_261 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_261;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_261 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_264 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_264 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_264;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_264 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_267 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_267 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_267;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_267 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_270 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_270 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_270;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_270 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_MUXF7_273 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    shift_Res : in STD_LOGIC;
    logic_Res_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_MUXF7_273 : entity is "MB_MUXF7";
end microblaze_arm_microblaze_0_5_MB_MUXF7_273;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_MUXF7_273 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      O => \Using_FPGA.Native_0\,
      S => Select_Logic
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_429 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_429 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_429;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_429 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_430 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_430 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_430;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_430 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_431 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_431 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_431;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_431 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_432 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_432 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_432;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_432 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_433 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_433 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_433;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_433 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_434 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_434 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_434;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_434 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_435 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_435 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_435;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_435 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_436 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_436 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_436;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_436 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_437 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_437 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_437;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_437 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_438 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_438 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_438;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_438 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_439 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_439 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_439;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_439 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_440 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_440 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_440;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_440 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_441 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_441 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_441;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_441 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_442 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_442 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_442;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_442 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_443 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_443 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_443;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_443 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_444 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_444 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_444;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_444 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_445 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_445 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_445;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_445 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_446 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_446 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_446;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_446 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_447 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_447 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_447;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_447 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_448 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_448 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_448;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_448 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_449 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_449 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_449;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_449 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_450 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_450 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_450;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_450 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_451 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_451 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_451;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_451 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_452 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_452 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_452;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_452 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_453 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_453 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_453;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_453 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_454 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_454 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_454;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_454 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_455 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_455 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_455;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_455 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_456 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_456 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_456;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_456 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_457 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_457 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_457;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_457 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_458 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_458 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_458;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_458 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_459 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_459 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_459;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_459 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_460 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_460 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_460;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_460 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_461 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_461 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_461;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_461 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_462 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_462 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_462;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_462 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_463 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_463 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_463;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_463 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_464 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_464 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_464;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_464 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_465 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_465 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_465;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_465 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_466 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_466 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_466;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_466 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_467 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_467 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_467;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_467 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_468 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_468 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_468;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_468 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_469 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_469 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_469;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_469 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_470 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_470 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_470;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_470 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_471 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_471 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_471;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_471 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_472 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_472 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_472;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_472 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_473 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_473 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_473;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_473 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_474 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_474 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_474;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_474 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_475 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_475 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_475;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_475 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_476 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_476 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_476;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_476 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_477 is
  port (
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_477 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_477;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_477 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_478 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_478 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_478;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_478 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_479 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_479 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_479;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_479 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_480 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_480 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_480;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_480 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_481 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_481 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_481;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_481 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_482 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_482 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_482;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_482 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_483 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_483 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_483;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_483 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_484 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_484 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_484;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_484 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_485 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_485 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_485;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_485 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_486 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_486 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_486;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_486 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_487 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_487 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_487;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_487 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_488 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_488 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_488;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_488 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_489 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_489 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_489;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_489 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_490 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_490 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_490;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_490 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => reg1_Addr(0),
      DPRA1 => reg1_Addr(1),
      DPRA2 => reg1_Addr(2),
      DPRA3 => reg1_Addr(3),
      DPRA4 => reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAM32X1D_491 is
  port (
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAM32X1D_491 : entity is "MB_RAM32X1D";
end microblaze_arm_microblaze_0_5_MB_RAM32X1D_491;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAM32X1D_491 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => reg2_Data(0),
      DPRA0 => imm_Value(4),
      DPRA1 => imm_Value(3),
      DPRA2 => imm_Value(2),
      DPRA3 => imm_Value(1),
      DPRA4 => imm_Value(0),
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAMB36 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Trace_ICache_Rdy_reg : out STD_LOGIC;
    S : out STD_LOGIC;
    Clk : in STD_LOGIC;
    ENB1_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAMB36 : entity is "MB_RAMB36";
end microblaze_arm_microblaze_0_5_MB_RAMB36;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAMB36 is
  signal A : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal Valid_Data_Bits : STD_LOGIC_VECTOR ( 0 to 3 );
  signal data_outa_i : STD_LOGIC_VECTOR ( 20 to 31 );
  signal data_outb_i : STD_LOGIC_VECTOR ( 20 to 31 );
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => D(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 12) => DIBDI(19 downto 0),
      DIBDI(11 downto 0) => B"000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => Valid_Data_Bits(0),
      DOADO(30) => Valid_Data_Bits(1),
      DOADO(29) => Valid_Data_Bits(2),
      DOADO(28) => Valid_Data_Bits(3),
      DOADO(27 downto 13) => DOADO(14 downto 0),
      DOADO(12) => A(15),
      DOADO(11) => data_outa_i(20),
      DOADO(10) => data_outa_i(21),
      DOADO(9) => data_outa_i(22),
      DOADO(8) => data_outa_i(23),
      DOADO(7) => data_outa_i(24),
      DOADO(6) => data_outa_i(25),
      DOADO(5) => data_outa_i(26),
      DOADO(4) => data_outa_i(27),
      DOADO(3) => data_outa_i(28),
      DOADO(2) => data_outa_i(29),
      DOADO(1) => data_outa_i(30),
      DOADO(0) => data_outa_i(31),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => data_outb_i(20),
      DOBDO(10) => data_outb_i(21),
      DOBDO(9) => data_outb_i(22),
      DOBDO(8) => data_outb_i(23),
      DOBDO(7) => data_outb_i(24),
      DOBDO(6) => data_outb_i(25),
      DOBDO(5) => data_outb_i(26),
      DOBDO(4) => data_outb_i(27),
      DOBDO(3) => data_outb_i(28),
      DOBDO(2) => data_outb_i(29),
      DOBDO(1) => data_outb_i(30),
      DOBDO(0) => data_outb_i(31),
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB1_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00001111"
    );
\Using_FPGA.Native_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Not_Using_TLBS.instr_Addr_1_reg[18]\(0),
      I1 => A(15),
      O => S
    );
\Using_FPGA.Native_i_1__111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Valid_Data_Bits(3),
      I1 => Valid_Data_Bits(1),
      I2 => Q(0),
      I3 => Valid_Data_Bits(2),
      I4 => Q(1),
      I5 => Valid_Data_Bits(0),
      O => Trace_ICache_Rdy_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_RAMB36_34 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC;
    \Comp_Carry_Chain[5].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 19 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_RAMB36_34 : entity is "MB_RAMB36";
end microblaze_arm_microblaze_0_5_MB_RAMB36_34;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_RAMB36_34 is
  signal A : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal data_outa_i : STD_LOGIC_VECTOR ( 20 to 31 );
  signal data_outb_i : STD_LOGIC_VECTOR ( 20 to 31 );
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => D(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 12) => DIBDI(19 downto 0),
      DIBDI(11 downto 0) => B"000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 28) => DOADO(3 downto 0),
      DOADO(27) => A(0),
      DOADO(26) => A(1),
      DOADO(25) => A(2),
      DOADO(24) => A(3),
      DOADO(23) => A(4),
      DOADO(22) => A(5),
      DOADO(21) => A(6),
      DOADO(20) => A(7),
      DOADO(19) => A(8),
      DOADO(18) => A(9),
      DOADO(17) => A(10),
      DOADO(16) => A(11),
      DOADO(15) => A(12),
      DOADO(14) => A(13),
      DOADO(13) => A(14),
      DOADO(12) => A(15),
      DOADO(11) => data_outa_i(20),
      DOADO(10) => data_outa_i(21),
      DOADO(9) => data_outa_i(22),
      DOADO(8) => data_outa_i(23),
      DOADO(7) => data_outa_i(24),
      DOADO(6) => data_outa_i(25),
      DOADO(5) => data_outa_i(26),
      DOADO(4) => data_outa_i(27),
      DOADO(3) => data_outa_i(28),
      DOADO(2) => data_outa_i(29),
      DOADO(1) => data_outa_i(30),
      DOADO(0) => data_outa_i(31),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => data_outb_i(20),
      DOBDO(10) => data_outb_i(21),
      DOBDO(9) => data_outb_i(22),
      DOBDO(8) => data_outb_i(23),
      DOBDO(7) => data_outb_i(24),
      DOBDO(6) => data_outb_i(25),
      DOBDO(5) => data_outb_i(26),
      DOBDO(4) => data_outb_i(27),
      DOBDO(3) => data_outb_i(28),
      DOBDO(2) => data_outb_i(29),
      DOBDO(1) => data_outb_i(30),
      DOBDO(0) => data_outb_i(31),
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\Using_FPGA.Native_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => Q(14),
      I1 => A(1),
      I2 => A(0),
      I3 => A(2),
      I4 => Q(13),
      O => \Comp_Carry_Chain[5].carry_sel_reg\
    );
\Using_FPGA.Native_i_1__114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => A(4),
      I2 => Q(12),
      I3 => A(3),
      I4 => A(5),
      I5 => Q(10),
      O => \Comp_Carry_Chain[4].carry_sel_reg\
    );
\Using_FPGA.Native_i_1__115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => A(7),
      I2 => Q(9),
      I3 => A(6),
      I4 => A(8),
      I5 => Q(7),
      O => \Comp_Carry_Chain[3].carry_sel_reg\
    );
\Using_FPGA.Native_i_1__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => A(10),
      I2 => Q(6),
      I3 => A(9),
      I4 => A(11),
      I5 => Q(4),
      O => \Comp_Carry_Chain[2].carry_sel_reg\
    );
\Using_FPGA.Native_i_1__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => A(13),
      I2 => Q(3),
      I3 => A(12),
      I4 => A(14),
      I5 => Q(1),
      O => \Comp_Carry_Chain[1].carry_sel_reg\
    );
\Using_FPGA.Native_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => A(15),
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \instr_EX_i_reg[15]\ : out STD_LOGIC;
    \instr_EX_i_reg[14]\ : out STD_LOGIC;
    \instr_EX_i_reg[13]\ : out STD_LOGIC;
    \instr_EX_i_reg[12]\ : out STD_LOGIC;
    \instr_EX_i_reg[11]\ : out STD_LOGIC;
    \write_Addr_I_reg[4]\ : out STD_LOGIC;
    \write_Addr_I_reg[3]\ : out STD_LOGIC;
    \write_Addr_I_reg[2]\ : out STD_LOGIC;
    \instr_EX_i_reg[7]\ : out STD_LOGIC;
    \instr_EX_i_reg[6]\ : out STD_LOGIC;
    \instr_EX_i_reg[5]\ : out STD_LOGIC;
    \instr_EX_i_reg[4]\ : out STD_LOGIC;
    \instr_EX_i_reg[3]\ : out STD_LOGIC;
    \instr_EX_i_reg[2]\ : out STD_LOGIC;
    \instr_EX_i_reg[1]\ : out STD_LOGIC;
    \instr_EX_i_reg[0]\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 10 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \A__0\ : in STD_LOGIC;
    IReady : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Instr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1\ : entity is "MB_RAMB36";
end \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal iCACHE_Data_words : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
\Use_unisim.MB_SRL16E_I1_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(0),
      I1 => iCACHE_Data_words(15),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(0),
      O => \instr_EX_i_reg[15]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(1),
      I1 => iCACHE_Data_words(14),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(1),
      O => \instr_EX_i_reg[14]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(2),
      I1 => iCACHE_Data_words(13),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(2),
      O => \instr_EX_i_reg[13]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(3),
      I1 => iCACHE_Data_words(12),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(3),
      O => \instr_EX_i_reg[12]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(4),
      I1 => iCACHE_Data_words(11),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(4),
      O => \instr_EX_i_reg[11]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(5),
      I1 => iCACHE_Data_words(10),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(5),
      O => \write_Addr_I_reg[4]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(6),
      I1 => iCACHE_Data_words(9),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(6),
      O => \write_Addr_I_reg[3]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(7),
      I1 => iCACHE_Data_words(8),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(7),
      O => \write_Addr_I_reg[2]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(8),
      I1 => iCACHE_Data_words(7),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(8),
      O => \instr_EX_i_reg[7]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(9),
      I1 => iCACHE_Data_words(6),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(9),
      O => \instr_EX_i_reg[6]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(10),
      I1 => iCACHE_Data_words(5),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(10),
      O => \instr_EX_i_reg[5]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(11),
      I1 => iCACHE_Data_words(4),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(11),
      O => \instr_EX_i_reg[4]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(12),
      I1 => iCACHE_Data_words(3),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(12),
      O => \instr_EX_i_reg[3]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(13),
      I1 => iCACHE_Data_words(2),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(13),
      O => \instr_EX_i_reg[2]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(14),
      I1 => iCACHE_Data_words(1),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(14),
      O => \instr_EX_i_reg[1]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(15),
      I1 => iCACHE_Data_words(0),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(15),
      O => \instr_EX_i_reg[0]\
    );
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 16) => B"0000000000000000",
      DIBDI(15 downto 0) => \^d\(15 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => iCACHE_Data_words(0),
      DOADO(14) => iCACHE_Data_words(1),
      DOADO(13) => iCACHE_Data_words(2),
      DOADO(12) => iCACHE_Data_words(3),
      DOADO(11) => iCACHE_Data_words(4),
      DOADO(10) => iCACHE_Data_words(5),
      DOADO(9) => iCACHE_Data_words(6),
      DOADO(8) => iCACHE_Data_words(7),
      DOADO(7) => iCACHE_Data_words(8),
      DOADO(6) => iCACHE_Data_words(9),
      DOADO(5) => iCACHE_Data_words(10),
      DOADO(4) => iCACHE_Data_words(11),
      DOADO(3) => iCACHE_Data_words(12),
      DOADO(2) => iCACHE_Data_words(13),
      DOADO(1) => iCACHE_Data_words(14),
      DOADO(0) => iCACHE_Data_words(15),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000011"
    );
\Using_FPGA.Native_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(10),
      I2 => read_stream_valid_reg,
      O => \^d\(10)
    );
\Using_FPGA.Native_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(9),
      I2 => read_stream_valid_reg,
      O => \^d\(9)
    );
\Using_FPGA.Native_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(8),
      I2 => read_stream_valid_reg,
      O => \^d\(8)
    );
\Using_FPGA.Native_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(7),
      I2 => read_stream_valid_reg,
      O => \^d\(7)
    );
\Using_FPGA.Native_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(6),
      I2 => read_stream_valid_reg,
      O => \^d\(6)
    );
\Using_FPGA.Native_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(5),
      I2 => read_stream_valid_reg,
      O => \^d\(5)
    );
\Using_FPGA.Native_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(4),
      I2 => read_stream_valid_reg,
      O => \^d\(4)
    );
\Using_FPGA.Native_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
\Using_FPGA.Native_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(15),
      I2 => read_stream_valid_reg,
      O => \^d\(15)
    );
\Using_FPGA.Native_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(14),
      I2 => read_stream_valid_reg,
      O => \^d\(14)
    );
\Using_FPGA.Native_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(13),
      I2 => read_stream_valid_reg,
      O => \^d\(13)
    );
\Using_FPGA.Native_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(12),
      I2 => read_stream_valid_reg,
      O => \^d\(12)
    );
\Using_FPGA.Native_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(11),
      I2 => read_stream_valid_reg,
      O => \^d\(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \instr_EX_i_reg[31]\ : out STD_LOGIC;
    Unsigned_Op_reg : out STD_LOGIC;
    \instr_EX_i_reg[29]\ : out STD_LOGIC;
    \instr_EX_i_reg[28]\ : out STD_LOGIC;
    \instr_EX_i_reg[27]\ : out STD_LOGIC;
    \instr_EX_i_reg[26]\ : out STD_LOGIC;
    \instr_EX_i_reg[25]\ : out STD_LOGIC;
    \instr_EX_i_reg[24]\ : out STD_LOGIC;
    \instr_EX_i_reg[23]\ : out STD_LOGIC;
    \instr_EX_i_reg[22]\ : out STD_LOGIC;
    \instr_EX_i_reg[21]\ : out STD_LOGIC;
    \instr_EX_i_reg[20]\ : out STD_LOGIC;
    \instr_EX_i_reg[19]\ : out STD_LOGIC;
    \instr_EX_i_reg[18]\ : out STD_LOGIC;
    \instr_EX_i_reg[17]\ : out STD_LOGIC;
    \instr_EX_i_reg[16]\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 10 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \A__0\ : in STD_LOGIC;
    IReady : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Instr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_12\ : entity is "MB_RAMB36";
end \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_12\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_12\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal iCACHE_Data_words : STD_LOGIC_VECTOR ( 16 to 31 );
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
\Use_unisim.MB_SRL16E_I1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(0),
      I1 => iCACHE_Data_words(31),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(0),
      O => \instr_EX_i_reg[31]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(1),
      I1 => iCACHE_Data_words(30),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(1),
      O => Unsigned_Op_reg
    );
\Use_unisim.MB_SRL16E_I1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(2),
      I1 => iCACHE_Data_words(29),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(2),
      O => \instr_EX_i_reg[29]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(11),
      I1 => iCACHE_Data_words(20),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(11),
      O => \instr_EX_i_reg[20]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(12),
      I1 => iCACHE_Data_words(19),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(12),
      O => \instr_EX_i_reg[19]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(13),
      I1 => iCACHE_Data_words(18),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(13),
      O => \instr_EX_i_reg[18]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(14),
      I1 => iCACHE_Data_words(17),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(14),
      O => \instr_EX_i_reg[17]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(15),
      I1 => iCACHE_Data_words(16),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(15),
      O => \instr_EX_i_reg[16]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(3),
      I1 => iCACHE_Data_words(28),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(3),
      O => \instr_EX_i_reg[28]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(4),
      I1 => iCACHE_Data_words(27),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(4),
      O => \instr_EX_i_reg[27]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(5),
      I1 => iCACHE_Data_words(26),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(5),
      O => \instr_EX_i_reg[26]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(6),
      I1 => iCACHE_Data_words(25),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(6),
      O => \instr_EX_i_reg[25]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(7),
      I1 => iCACHE_Data_words(24),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(7),
      O => \instr_EX_i_reg[24]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(8),
      I1 => iCACHE_Data_words(23),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(8),
      O => \instr_EX_i_reg[23]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(9),
      I1 => iCACHE_Data_words(22),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(9),
      O => \instr_EX_i_reg[22]\
    );
\Use_unisim.MB_SRL16E_I1_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => Q(10),
      I1 => iCACHE_Data_words(21),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => Instr(10),
      O => \instr_EX_i_reg[21]\
    );
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 16) => B"0000000000000000",
      DIBDI(15 downto 0) => \^d\(15 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => iCACHE_Data_words(16),
      DOADO(14) => iCACHE_Data_words(17),
      DOADO(13) => iCACHE_Data_words(18),
      DOADO(12) => iCACHE_Data_words(19),
      DOADO(11) => iCACHE_Data_words(20),
      DOADO(10) => iCACHE_Data_words(21),
      DOADO(9) => iCACHE_Data_words(22),
      DOADO(8) => iCACHE_Data_words(23),
      DOADO(7) => iCACHE_Data_words(24),
      DOADO(6) => iCACHE_Data_words(25),
      DOADO(5) => iCACHE_Data_words(26),
      DOADO(4) => iCACHE_Data_words(27),
      DOADO(3) => iCACHE_Data_words(28),
      DOADO(2) => iCACHE_Data_words(29),
      DOADO(1) => iCACHE_Data_words(30),
      DOADO(0) => iCACHE_Data_words(31),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000011"
    );
\Using_FPGA.Native_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(6),
      I2 => read_stream_valid_reg,
      O => \^d\(6)
    );
\Using_FPGA.Native_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(5),
      I2 => read_stream_valid_reg,
      O => \^d\(5)
    );
\Using_FPGA.Native_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(4),
      I2 => read_stream_valid_reg,
      O => \^d\(4)
    );
\Using_FPGA.Native_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
\Using_FPGA.Native_i_1__112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(15),
      I2 => read_stream_valid_reg,
      O => \^d\(15)
    );
\Using_FPGA.Native_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(14),
      I2 => read_stream_valid_reg,
      O => \^d\(14)
    );
\Using_FPGA.Native_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(13),
      I2 => read_stream_valid_reg,
      O => \^d\(13)
    );
\Using_FPGA.Native_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(12),
      I2 => read_stream_valid_reg,
      O => \^d\(12)
    );
\Using_FPGA.Native_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(11),
      I2 => read_stream_valid_reg,
      O => \^d\(11)
    );
\Using_FPGA.Native_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(10),
      I2 => read_stream_valid_reg,
      O => \^d\(10)
    );
\Using_FPGA.Native_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(9),
      I2 => read_stream_valid_reg,
      O => \^d\(9)
    );
\Using_FPGA.Native_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(8),
      I2 => read_stream_valid_reg,
      O => \^d\(8)
    );
\Using_FPGA.Native_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(7),
      I2 => read_stream_valid_reg,
      O => \^d\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_35\ is
  port (
    extend_Data_Read : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    byte_i_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    doublet_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    DReady : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \A__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dext_DReady : in STD_LOGIC;
    \WB_DAXI_Read_Data_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_35\ : entity is "MB_RAMB36";
end \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_35\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_35\ is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_10\ : STD_LOGIC;
  signal \^using_fpga.native_11\ : STD_LOGIC;
  signal \^using_fpga.native_12\ : STD_LOGIC;
  signal \^using_fpga.native_13\ : STD_LOGIC;
  signal \^using_fpga.native_14\ : STD_LOGIC;
  signal \^using_fpga.native_15\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC;
  signal \^using_fpga.native_3\ : STD_LOGIC;
  signal \^using_fpga.native_4\ : STD_LOGIC;
  signal \^using_fpga.native_5\ : STD_LOGIC;
  signal \^using_fpga.native_6\ : STD_LOGIC;
  signal \^using_fpga.native_7\ : STD_LOGIC;
  signal \^using_fpga.native_8\ : STD_LOGIC;
  signal \^using_fpga.native_9\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_7__10_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_7__3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_7__4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_7__5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_7__6_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_7__7_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_7__8_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_7__9_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_8__10_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_8__3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_8__4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_8__5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_8__6_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_8__7_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_8__8_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_8__9_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal data_read_i : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__10\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__11\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__12\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__13\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__14\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__15\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__8\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__9\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__10\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__11\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__12\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__13\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__7\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__8\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__9\ : label is "soft_lutpair41";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_10\ <= \^using_fpga.native_10\;
  \Using_FPGA.Native_11\ <= \^using_fpga.native_11\;
  \Using_FPGA.Native_12\ <= \^using_fpga.native_12\;
  \Using_FPGA.Native_13\ <= \^using_fpga.native_13\;
  \Using_FPGA.Native_14\ <= \^using_fpga.native_14\;
  \Using_FPGA.Native_15\ <= \^using_fpga.native_15\;
  \Using_FPGA.Native_2\ <= \^using_fpga.native_2\;
  \Using_FPGA.Native_3\ <= \^using_fpga.native_3\;
  \Using_FPGA.Native_4\ <= \^using_fpga.native_4\;
  \Using_FPGA.Native_5\ <= \^using_fpga.native_5\;
  \Using_FPGA.Native_6\ <= \^using_fpga.native_6\;
  \Using_FPGA.Native_7\ <= \^using_fpga.native_7\;
  \Using_FPGA.Native_8\ <= \^using_fpga.native_8\;
  \Using_FPGA.Native_9\ <= \^using_fpga.native_9\;
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => D(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => byte_i_reg(15 downto 0),
      DIBDI(31 downto 16) => B"0000000000000000",
      DIBDI(15 downto 0) => M_AXI_DC_RDATA(15 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => data_read_i(0),
      DOADO(14) => data_read_i(1),
      DOADO(13) => data_read_i(2),
      DOADO(12) => data_read_i(3),
      DOADO(11) => data_read_i(4),
      DOADO(10) => data_read_i(5),
      DOADO(9) => data_read_i(6),
      DOADO(8) => data_read_i(7),
      DOADO(7) => data_read_i(8),
      DOADO(6) => data_read_i(9),
      DOADO(5) => data_read_i(10),
      DOADO(4) => data_read_i(11),
      DOADO(3) => data_read_i(12),
      DOADO(2) => data_read_i(13),
      DOADO(1) => data_read_i(14),
      DOADO(0) => data_read_i(15),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => WEA(1 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      WEBWE(7 downto 2) => B"000000",
      WEBWE(1) => WEB(0),
      WEBWE(0) => WEB(0)
    );
\Using_FPGA.Native_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \^using_fpga.native_1\,
      I2 => \Using_FPGA.Native_16\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \Using_FPGA.Native_17\,
      O => extend_Data_Read(0)
    );
\Using_FPGA.Native_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_2\,
      I1 => \^using_fpga.native_3\,
      I2 => \Using_FPGA.Native_18\,
      I3 => doublet_i_reg(0),
      I4 => doublet_i_reg(1),
      I5 => \Using_FPGA.Native_19\,
      O => extend_Data_Read(9)
    );
\Using_FPGA.Native_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_2\,
      I1 => \^using_fpga.native_3\,
      I2 => \Using_FPGA.Native_18\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \Using_FPGA.Native_19\,
      O => extend_Data_Read(1)
    );
\Using_FPGA.Native_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_4\,
      I1 => \^using_fpga.native_5\,
      I2 => \Using_FPGA.Native_20\,
      I3 => doublet_i_reg(0),
      I4 => doublet_i_reg(1),
      I5 => \Using_FPGA.Native_21\,
      O => extend_Data_Read(10)
    );
\Using_FPGA.Native_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_4\,
      I1 => \^using_fpga.native_5\,
      I2 => \Using_FPGA.Native_20\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \Using_FPGA.Native_21\,
      O => extend_Data_Read(2)
    );
\Using_FPGA.Native_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_6\,
      I1 => \^using_fpga.native_7\,
      I2 => \Using_FPGA.Native_22\,
      I3 => doublet_i_reg(0),
      I4 => doublet_i_reg(1),
      I5 => \Using_FPGA.Native_23\,
      O => extend_Data_Read(11)
    );
\Using_FPGA.Native_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_6\,
      I1 => \^using_fpga.native_7\,
      I2 => \Using_FPGA.Native_22\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \Using_FPGA.Native_23\,
      O => extend_Data_Read(3)
    );
\Using_FPGA.Native_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_8\,
      I1 => \^using_fpga.native_9\,
      I2 => \Using_FPGA.Native_24\,
      I3 => doublet_i_reg(0),
      I4 => doublet_i_reg(1),
      I5 => \Using_FPGA.Native_25\,
      O => extend_Data_Read(12)
    );
\Using_FPGA.Native_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_8\,
      I1 => \^using_fpga.native_9\,
      I2 => \Using_FPGA.Native_24\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \Using_FPGA.Native_25\,
      O => extend_Data_Read(4)
    );
\Using_FPGA.Native_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_10\,
      I1 => \^using_fpga.native_11\,
      I2 => \Using_FPGA.Native_26\,
      I3 => doublet_i_reg(0),
      I4 => doublet_i_reg(1),
      I5 => \Using_FPGA.Native_27\,
      O => extend_Data_Read(13)
    );
\Using_FPGA.Native_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_10\,
      I1 => \^using_fpga.native_11\,
      I2 => \Using_FPGA.Native_26\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \Using_FPGA.Native_27\,
      O => extend_Data_Read(5)
    );
\Using_FPGA.Native_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_12\,
      I1 => \^using_fpga.native_13\,
      I2 => \Using_FPGA.Native_28\,
      I3 => doublet_i_reg(0),
      I4 => doublet_i_reg(1),
      I5 => \Using_FPGA.Native_29\,
      O => extend_Data_Read(14)
    );
\Using_FPGA.Native_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_12\,
      I1 => \^using_fpga.native_13\,
      I2 => \Using_FPGA.Native_28\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \Using_FPGA.Native_29\,
      O => extend_Data_Read(6)
    );
\Using_FPGA.Native_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_14\,
      I1 => \^using_fpga.native_15\,
      I2 => \Using_FPGA.Native_30\,
      I3 => doublet_i_reg(0),
      I4 => doublet_i_reg(1),
      I5 => \Using_FPGA.Native_31\,
      O => extend_Data_Read(15)
    );
\Using_FPGA.Native_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_14\,
      I1 => \^using_fpga.native_15\,
      I2 => \Using_FPGA.Native_30\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \Using_FPGA.Native_31\,
      O => extend_Data_Read(7)
    );
\Using_FPGA.Native_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(2),
      I2 => \Using_FPGA.Native_i_7__5_n_0\,
      O => \^using_fpga.native_4\
    );
\Using_FPGA.Native_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(3),
      I2 => \Using_FPGA.Native_i_7__6_n_0\,
      O => \^using_fpga.native_6\
    );
\Using_FPGA.Native_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(4),
      I2 => \Using_FPGA.Native_i_7__7_n_0\,
      O => \^using_fpga.native_8\
    );
\Using_FPGA.Native_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(5),
      I2 => \Using_FPGA.Native_i_7__8_n_0\,
      O => \^using_fpga.native_10\
    );
\Using_FPGA.Native_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(6),
      I2 => \Using_FPGA.Native_i_7__9_n_0\,
      O => \^using_fpga.native_12\
    );
\Using_FPGA.Native_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(7),
      I2 => \Using_FPGA.Native_i_7__10_n_0\,
      O => \^using_fpga.native_14\
    );
\Using_FPGA.Native_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \^using_fpga.native_1\,
      I2 => \Using_FPGA.Native_16\,
      I3 => doublet_i_reg(0),
      I4 => doublet_i_reg(1),
      I5 => \Using_FPGA.Native_17\,
      O => extend_Data_Read(8)
    );
\Using_FPGA.Native_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(0),
      I2 => \Using_FPGA.Native_i_7__3_n_0\,
      O => \^using_fpga.native_0\
    );
\Using_FPGA.Native_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(1),
      I2 => \Using_FPGA.Native_i_7__4_n_0\,
      O => \^using_fpga.native_2\
    );
\Using_FPGA.Native_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(12),
      I2 => \Using_FPGA.Native_i_8__7_n_0\,
      O => \^using_fpga.native_9\
    );
\Using_FPGA.Native_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(13),
      I2 => \Using_FPGA.Native_i_8__8_n_0\,
      O => \^using_fpga.native_11\
    );
\Using_FPGA.Native_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(14),
      I2 => \Using_FPGA.Native_i_8__9_n_0\,
      O => \^using_fpga.native_13\
    );
\Using_FPGA.Native_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(15),
      I2 => \Using_FPGA.Native_i_8__10_n_0\,
      O => \^using_fpga.native_15\
    );
\Using_FPGA.Native_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(8),
      I2 => \Using_FPGA.Native_i_8__3_n_0\,
      O => \^using_fpga.native_1\
    );
\Using_FPGA.Native_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(9),
      I2 => \Using_FPGA.Native_i_8__4_n_0\,
      O => \^using_fpga.native_3\
    );
\Using_FPGA.Native_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(10),
      I2 => \Using_FPGA.Native_i_8__5_n_0\,
      O => \^using_fpga.native_5\
    );
\Using_FPGA.Native_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(11),
      I2 => \Using_FPGA.Native_i_8__6_n_0\,
      O => \^using_fpga.native_7\
    );
\Using_FPGA.Native_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(8),
      I2 => \A__0\,
      I3 => Q(7),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(7),
      O => \Using_FPGA.Native_i_7__10_n_0\
    );
\Using_FPGA.Native_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(15),
      I2 => \A__0\,
      I3 => Q(0),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(0),
      O => \Using_FPGA.Native_i_7__3_n_0\
    );
\Using_FPGA.Native_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(14),
      I2 => \A__0\,
      I3 => Q(1),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(1),
      O => \Using_FPGA.Native_i_7__4_n_0\
    );
\Using_FPGA.Native_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(13),
      I2 => \A__0\,
      I3 => Q(2),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(2),
      O => \Using_FPGA.Native_i_7__5_n_0\
    );
\Using_FPGA.Native_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(12),
      I2 => \A__0\,
      I3 => Q(3),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(3),
      O => \Using_FPGA.Native_i_7__6_n_0\
    );
\Using_FPGA.Native_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(11),
      I2 => \A__0\,
      I3 => Q(4),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(4),
      O => \Using_FPGA.Native_i_7__7_n_0\
    );
\Using_FPGA.Native_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(10),
      I2 => \A__0\,
      I3 => Q(5),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(5),
      O => \Using_FPGA.Native_i_7__8_n_0\
    );
\Using_FPGA.Native_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(9),
      I2 => \A__0\,
      I3 => Q(6),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(6),
      O => \Using_FPGA.Native_i_7__9_n_0\
    );
\Using_FPGA.Native_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(0),
      I2 => \A__0\,
      I3 => Q(15),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(15),
      O => \Using_FPGA.Native_i_8__10_n_0\
    );
\Using_FPGA.Native_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(7),
      I2 => \A__0\,
      I3 => Q(8),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(8),
      O => \Using_FPGA.Native_i_8__3_n_0\
    );
\Using_FPGA.Native_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(6),
      I2 => \A__0\,
      I3 => Q(9),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(9),
      O => \Using_FPGA.Native_i_8__4_n_0\
    );
\Using_FPGA.Native_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(5),
      I2 => \A__0\,
      I3 => Q(10),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(10),
      O => \Using_FPGA.Native_i_8__5_n_0\
    );
\Using_FPGA.Native_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(4),
      I2 => \A__0\,
      I3 => Q(11),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(11),
      O => \Using_FPGA.Native_i_8__6_n_0\
    );
\Using_FPGA.Native_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(3),
      I2 => \A__0\,
      I3 => Q(12),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(12),
      O => \Using_FPGA.Native_i_8__7_n_0\
    );
\Using_FPGA.Native_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(2),
      I2 => \A__0\,
      I3 => Q(13),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(13),
      O => \Using_FPGA.Native_i_8__8_n_0\
    );
\Using_FPGA.Native_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(1),
      I2 => \A__0\,
      I3 => Q(14),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[0]\(14),
      O => \Using_FPGA.Native_i_8__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_36\ is
  port (
    extend_Data_Read : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    byte_i_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reverse_Mem_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    DReady : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \A__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dext_DReady : in STD_LOGIC;
    \WB_DAXI_Read_Data_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_36\ : entity is "MB_RAMB36";
end \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_36\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_36\ is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_10\ : STD_LOGIC;
  signal \^using_fpga.native_11\ : STD_LOGIC;
  signal \^using_fpga.native_12\ : STD_LOGIC;
  signal \^using_fpga.native_13\ : STD_LOGIC;
  signal \^using_fpga.native_14\ : STD_LOGIC;
  signal \^using_fpga.native_15\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC;
  signal \^using_fpga.native_3\ : STD_LOGIC;
  signal \^using_fpga.native_4\ : STD_LOGIC;
  signal \^using_fpga.native_5\ : STD_LOGIC;
  signal \^using_fpga.native_6\ : STD_LOGIC;
  signal \^using_fpga.native_7\ : STD_LOGIC;
  signal \^using_fpga.native_8\ : STD_LOGIC;
  signal \^using_fpga.native_9\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_10__10_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_10__3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_10__4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_10__5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_10__6_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_10__7_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_10__8_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_10__9_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_9__10_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_9__3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_9__4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_9__5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_9__6_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_9__7_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_9__8_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_9__9_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal data_read_i : STD_LOGIC_VECTOR ( 16 to 31 );
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__29\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__31\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__34\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__37\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__40\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__43\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__46\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__49\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__52\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__53\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__54\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__55\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__56\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__57\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__58\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__7\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5__10\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5__11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5__4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5__5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5__6\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5__7\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5__8\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5__9\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_6__10\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_6__11\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_6__4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_6__5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_6__6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_6__7\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_6__8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_6__9\ : label is "soft_lutpair57";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_10\ <= \^using_fpga.native_10\;
  \Using_FPGA.Native_11\ <= \^using_fpga.native_11\;
  \Using_FPGA.Native_12\ <= \^using_fpga.native_12\;
  \Using_FPGA.Native_13\ <= \^using_fpga.native_13\;
  \Using_FPGA.Native_14\ <= \^using_fpga.native_14\;
  \Using_FPGA.Native_15\ <= \^using_fpga.native_15\;
  \Using_FPGA.Native_2\ <= \^using_fpga.native_2\;
  \Using_FPGA.Native_3\ <= \^using_fpga.native_3\;
  \Using_FPGA.Native_4\ <= \^using_fpga.native_4\;
  \Using_FPGA.Native_5\ <= \^using_fpga.native_5\;
  \Using_FPGA.Native_6\ <= \^using_fpga.native_6\;
  \Using_FPGA.Native_7\ <= \^using_fpga.native_7\;
  \Using_FPGA.Native_8\ <= \^using_fpga.native_8\;
  \Using_FPGA.Native_9\ <= \^using_fpga.native_9\;
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => D(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => byte_i_reg(15 downto 0),
      DIBDI(31 downto 16) => B"0000000000000000",
      DIBDI(15 downto 0) => M_AXI_DC_RDATA(15 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => data_read_i(16),
      DOADO(14) => data_read_i(17),
      DOADO(13) => data_read_i(18),
      DOADO(12) => data_read_i(19),
      DOADO(11) => data_read_i(20),
      DOADO(10) => data_read_i(21),
      DOADO(9) => data_read_i(22),
      DOADO(8) => data_read_i(23),
      DOADO(7) => data_read_i(24),
      DOADO(6) => data_read_i(25),
      DOADO(5) => data_read_i(26),
      DOADO(4) => data_read_i(27),
      DOADO(3) => data_read_i(28),
      DOADO(2) => data_read_i(29),
      DOADO(1) => data_read_i(30),
      DOADO(0) => data_read_i(31),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => WEA(1 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      WEBWE(7 downto 2) => B"000000",
      WEBWE(1) => WEB(0),
      WEBWE(0) => WEB(0)
    );
\Using_FPGA.Native_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(16),
      I2 => \A__0\,
      I3 => Q(15),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(15),
      O => \Using_FPGA.Native_i_10__10_n_0\
    );
\Using_FPGA.Native_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(23),
      I2 => \A__0\,
      I3 => Q(8),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(8),
      O => \Using_FPGA.Native_i_10__3_n_0\
    );
\Using_FPGA.Native_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(22),
      I2 => \A__0\,
      I3 => Q(9),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(9),
      O => \Using_FPGA.Native_i_10__4_n_0\
    );
\Using_FPGA.Native_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(21),
      I2 => \A__0\,
      I3 => Q(10),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(10),
      O => \Using_FPGA.Native_i_10__5_n_0\
    );
\Using_FPGA.Native_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(20),
      I2 => \A__0\,
      I3 => Q(11),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(11),
      O => \Using_FPGA.Native_i_10__6_n_0\
    );
\Using_FPGA.Native_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(19),
      I2 => \A__0\,
      I3 => Q(12),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(12),
      O => \Using_FPGA.Native_i_10__7_n_0\
    );
\Using_FPGA.Native_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(18),
      I2 => \A__0\,
      I3 => Q(13),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(13),
      O => \Using_FPGA.Native_i_10__8_n_0\
    );
\Using_FPGA.Native_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(17),
      I2 => \A__0\,
      I3 => Q(14),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(14),
      O => \Using_FPGA.Native_i_10__9_n_0\
    );
\Using_FPGA.Native_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_16\,
      O => extend_Data_Read(8)
    );
\Using_FPGA.Native_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_1\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_17\,
      O => extend_Data_Read(9)
    );
\Using_FPGA.Native_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_2\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_18\,
      O => extend_Data_Read(10)
    );
\Using_FPGA.Native_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_3\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_19\,
      O => extend_Data_Read(11)
    );
\Using_FPGA.Native_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_4\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_20\,
      O => extend_Data_Read(12)
    );
\Using_FPGA.Native_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_5\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_21\,
      O => extend_Data_Read(13)
    );
\Using_FPGA.Native_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_6\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_22\,
      O => extend_Data_Read(14)
    );
\Using_FPGA.Native_i_2__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_7\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_23\,
      O => extend_Data_Read(15)
    );
\Using_FPGA.Native_i_2__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_9\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_25\,
      O => extend_Data_Read(1)
    );
\Using_FPGA.Native_i_2__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_10\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_26\,
      O => extend_Data_Read(2)
    );
\Using_FPGA.Native_i_2__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_11\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_27\,
      O => extend_Data_Read(3)
    );
\Using_FPGA.Native_i_2__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_12\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_28\,
      O => extend_Data_Read(4)
    );
\Using_FPGA.Native_i_2__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_13\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_29\,
      O => extend_Data_Read(5)
    );
\Using_FPGA.Native_i_2__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_14\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_30\,
      O => extend_Data_Read(6)
    );
\Using_FPGA.Native_i_2__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_15\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_31\,
      O => extend_Data_Read(7)
    );
\Using_FPGA.Native_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^using_fpga.native_8\,
      I1 => Reverse_Mem_Access_reg(0),
      I2 => \Using_FPGA.Native_24\,
      O => extend_Data_Read(0)
    );
\Using_FPGA.Native_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(6),
      I2 => \Using_FPGA.Native_i_9__9_n_0\,
      O => \^using_fpga.native_6\
    );
\Using_FPGA.Native_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(7),
      I2 => \Using_FPGA.Native_i_9__10_n_0\,
      O => \^using_fpga.native_7\
    );
\Using_FPGA.Native_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(0),
      I2 => \Using_FPGA.Native_i_9__3_n_0\,
      O => \^using_fpga.native_0\
    );
\Using_FPGA.Native_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(1),
      I2 => \Using_FPGA.Native_i_9__4_n_0\,
      O => \^using_fpga.native_1\
    );
\Using_FPGA.Native_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(2),
      I2 => \Using_FPGA.Native_i_9__5_n_0\,
      O => \^using_fpga.native_2\
    );
\Using_FPGA.Native_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(3),
      I2 => \Using_FPGA.Native_i_9__6_n_0\,
      O => \^using_fpga.native_3\
    );
\Using_FPGA.Native_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(4),
      I2 => \Using_FPGA.Native_i_9__7_n_0\,
      O => \^using_fpga.native_4\
    );
\Using_FPGA.Native_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(5),
      I2 => \Using_FPGA.Native_i_9__8_n_0\,
      O => \^using_fpga.native_5\
    );
\Using_FPGA.Native_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(14),
      I2 => \Using_FPGA.Native_i_10__9_n_0\,
      O => \^using_fpga.native_14\
    );
\Using_FPGA.Native_i_6__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(15),
      I2 => \Using_FPGA.Native_i_10__10_n_0\,
      O => \^using_fpga.native_15\
    );
\Using_FPGA.Native_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(8),
      I2 => \Using_FPGA.Native_i_10__3_n_0\,
      O => \^using_fpga.native_8\
    );
\Using_FPGA.Native_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(9),
      I2 => \Using_FPGA.Native_i_10__4_n_0\,
      O => \^using_fpga.native_9\
    );
\Using_FPGA.Native_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(10),
      I2 => \Using_FPGA.Native_i_10__5_n_0\,
      O => \^using_fpga.native_10\
    );
\Using_FPGA.Native_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(11),
      I2 => \Using_FPGA.Native_i_10__6_n_0\,
      O => \^using_fpga.native_11\
    );
\Using_FPGA.Native_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(12),
      I2 => \Using_FPGA.Native_i_10__7_n_0\,
      O => \^using_fpga.native_12\
    );
\Using_FPGA.Native_i_6__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => DReady,
      I1 => Data_Read(13),
      I2 => \Using_FPGA.Native_i_10__8_n_0\,
      O => \^using_fpga.native_13\
    );
\Using_FPGA.Native_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(24),
      I2 => \A__0\,
      I3 => Q(7),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(7),
      O => \Using_FPGA.Native_i_9__10_n_0\
    );
\Using_FPGA.Native_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(31),
      I2 => \A__0\,
      I3 => Q(0),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(0),
      O => \Using_FPGA.Native_i_9__3_n_0\
    );
\Using_FPGA.Native_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(30),
      I2 => \A__0\,
      I3 => Q(1),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(1),
      O => \Using_FPGA.Native_i_9__4_n_0\
    );
\Using_FPGA.Native_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(29),
      I2 => \A__0\,
      I3 => Q(2),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(2),
      O => \Using_FPGA.Native_i_9__5_n_0\
    );
\Using_FPGA.Native_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(28),
      I2 => \A__0\,
      I3 => Q(3),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(3),
      O => \Using_FPGA.Native_i_9__6_n_0\
    );
\Using_FPGA.Native_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(27),
      I2 => \A__0\,
      I3 => Q(4),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(4),
      O => \Using_FPGA.Native_i_9__7_n_0\
    );
\Using_FPGA.Native_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(26),
      I2 => \A__0\,
      I3 => Q(5),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(5),
      O => \Using_FPGA.Native_i_9__8_n_0\
    );
\Using_FPGA.Native_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => DReady,
      I1 => data_read_i(25),
      I2 => \A__0\,
      I3 => Q(6),
      I4 => dext_DReady,
      I5 => \WB_DAXI_Read_Data_reg[16]\(6),
      O => \Using_FPGA.Native_i_9__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E is
  port (
    \instr_EX_i_reg[0]\ : out STD_LOGIC;
    select_ALU_Carry_reg : out STD_LOGIC;
    is_swx_I1 : out STD_LOGIC;
    writing_reg : out STD_LOGIC;
    reset_BIP_I : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E is
  signal \Using_FPGA.reset_BIP_I_i_2_n_0\ : STD_LOGIC;
  signal \^instr_ex_i_reg[0]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.reset_BIP_I_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of writing_i_1 : label is "soft_lutpair0";
begin
  \instr_EX_i_reg[0]\ <= \^instr_ex_i_reg[0]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[0]\
    );
\Using_FPGA.reset_BIP_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \Using_FPGA.reset_BIP_I_i_2_n_0\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_6\,
      O => reset_BIP_I
    );
\Using_FPGA.reset_BIP_I_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^instr_ex_i_reg[0]\,
      I1 => \Using_FPGA.Native_2\,
      O => \Using_FPGA.reset_BIP_I_i_2_n_0\
    );
is_swx_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^instr_ex_i_reg[0]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_6\,
      O => is_swx_I1
    );
select_ALU_Carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^instr_ex_i_reg[0]\,
      O => select_ALU_Carry_reg
    );
writing_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^instr_ex_i_reg[0]\,
      I1 => \Using_FPGA.Native_6\,
      I2 => \Using_FPGA.Native_5\,
      O => writing_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_112 is
  port (
    \write_Addr_I_reg[4]\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_112 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_112;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_112 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \write_Addr_I_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_113 is
  port (
    \instr_EX_i_reg[11]\ : out STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    set_BIP_I : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    inHibit_EX_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_113 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_113;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_113 is
  signal \^instr_ex_i_reg[11]\ : STD_LOGIC;
  signal set_BIP_I0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[11]\ <= \^instr_ex_i_reg[11]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[11]\
    );
\Using_FPGA.set_BIP_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A000A"
    )
        port map (
      I0 => set_BIP_I,
      I1 => set_BIP_I0,
      I2 => sync_reset,
      I3 => mul_Executing_reg,
      I4 => p_18_in,
      O => \Using_FPGA.set_BIP_I_reg\
    );
\Using_FPGA.set_BIP_I_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^instr_ex_i_reg[11]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      O => set_BIP_I0
    );
inHibit_EX_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151000000000000"
    )
        port map (
      I0 => inHibit_EX_reg_0,
      I1 => \^instr_ex_i_reg[11]\,
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_5\,
      I4 => \Using_FPGA.Native_6\,
      I5 => \Using_FPGA.Native_7\,
      O => inHibit_EX_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_114 is
  port (
    \instr_EX_i_reg[12]\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_114 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_114;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_114 is
  signal \^instr_ex_i_reg[12]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__72\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__73\ : label is "soft_lutpair1";
begin
  \instr_EX_i_reg[12]\ <= \^instr_ex_i_reg[12]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_1\,
      A1 => \Using_FPGA.Native_2\,
      A2 => \Using_FPGA.Native_3\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[12]\
    );
\Using_FPGA.Native_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888F8"
    )
        port map (
      I0 => \^instr_ex_i_reg[12]\,
      I1 => p_18_in,
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_5\,
      I4 => \Using_FPGA.Native_6\,
      O => \Using_FPGA.Native\
    );
\Using_FPGA.Native_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^instr_ex_i_reg[12]\,
      I1 => p_18_in,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_115 is
  port (
    \instr_EX_i_reg[13]\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_115 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_115;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_115 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \instr_EX_i_reg[13]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_116 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_hold_I_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mbar_hold_I_reg_0 : in STD_LOGIC;
    \force_Val2_n_i3__4\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_116 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_116;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_116 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  D(0) <= \^d\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^d\(0)
    );
mbar_hold_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C0000000AA"
    )
        port map (
      I0 => mbar_hold_I_reg_0,
      I1 => \^d\(0),
      I2 => \force_Val2_n_i3__4\,
      I3 => sync_reset,
      I4 => mbar_decode_I_reg,
      I5 => mul_Executing_reg,
      O => mbar_hold_I_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_117 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_117 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_117;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_117 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_118 is
  port (
    \instr_EX_i_reg[16]\ : out STD_LOGIC;
    D_2 : out STD_LOGIC;
    D_3 : out STD_LOGIC;
    D_4 : out STD_LOGIC;
    D_5 : out STD_LOGIC;
    D_6 : out STD_LOGIC;
    D_7 : out STD_LOGIC;
    D_8 : out STD_LOGIC;
    D_9 : out STD_LOGIC;
    D_10 : out STD_LOGIC;
    D_11 : out STD_LOGIC;
    D_12 : out STD_LOGIC;
    D_13 : out STD_LOGIC;
    D_14 : out STD_LOGIC;
    D_15 : out STD_LOGIC;
    D_16 : out STD_LOGIC;
    D_17 : out STD_LOGIC;
    D_18 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Size_17to32.imm_Reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    using_Imm_reg : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_1\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_2\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_3\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_4\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_5\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_6\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_7\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_8\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_9\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_10\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_11\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_12\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_13\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_14\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_118 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_118;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_118 is
  signal \^instr_ex_i_reg[16]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[16]\ <= \^instr_ex_i_reg[16]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[16]\
    );
\Using_FPGA.Native_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(15),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]\,
      O => D_2
    );
\Using_FPGA.Native_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(14),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_0\,
      O => D_3
    );
\Using_FPGA.Native_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(13),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_1\,
      O => D_4
    );
\Using_FPGA.Native_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(12),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_2\,
      O => D_5
    );
\Using_FPGA.Native_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(11),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_3\,
      O => D_6
    );
\Using_FPGA.Native_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(10),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_4\,
      O => D_7
    );
\Using_FPGA.Native_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(9),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_5\,
      O => D_8
    );
\Using_FPGA.Native_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(8),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_6\,
      O => D_9
    );
\Using_FPGA.Native_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(7),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_7\,
      O => D_10
    );
\Using_FPGA.Native_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(6),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_8\,
      O => D_11
    );
\Using_FPGA.Native_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(5),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_9\,
      O => D_12
    );
\Using_FPGA.Native_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(4),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_10\,
      O => D_13
    );
\Using_FPGA.Native_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(3),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_11\,
      O => D_14
    );
\Using_FPGA.Native_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(2),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_12\,
      O => D_15
    );
\Using_FPGA.Native_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(1),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_13\,
      O => D_16
    );
\Using_FPGA.Native_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Size_17to32.imm_Reg_reg[0]\(0),
      I1 => using_Imm_reg,
      I2 => \^instr_ex_i_reg[16]\,
      I3 => opsel2_Imm,
      I4 => \instr_EX_i_reg[1]_14\,
      O => D_17
    );
\Using_FPGA.Native_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[16]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]_15\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_18
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_119 is
  port (
    \instr_EX_i_reg[17]\ : out STD_LOGIC;
    D_19 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_119 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_119;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_119 is
  signal \^instr_ex_i_reg[17]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[17]\ <= \^instr_ex_i_reg[17]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[17]\
    );
\Using_FPGA.Native_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[17]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_19
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_120 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_20 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_120 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_120;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_120 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  D(0) <= \^d\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^d\(0)
    );
\Using_FPGA.Native_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(0),
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_20
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_121 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_21 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_121 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_121;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_121 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  D(0) <= \^d\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^d\(0)
    );
\Using_FPGA.Native_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(0),
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_122 is
  port (
    \instr_EX_i_reg[1]\ : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    write_Reg_reg : out STD_LOGIC;
    mul_Executing0 : out STD_LOGIC;
    mbar_first : out STD_LOGIC;
    of_mbar_decode : out STD_LOGIC;
    \force_Val2_n_i3__4\ : out STD_LOGIC;
    byte_i : out STD_LOGIC;
    \write_Reg7__1\ : out STD_LOGIC;
    \write_Reg2__4\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    write_Carry_I_reg : out STD_LOGIC;
    \wic_first2__2\ : out STD_LOGIC;
    is_lwx_I1 : out STD_LOGIC;
    d_AS_I_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    inHibit_EX_reg_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    inHibit_EX_reg_1 : in STD_LOGIC;
    \inHibit_EX_Rst__0\ : in STD_LOGIC;
    write_Reg_reg_0 : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    wdc_first : in STD_LOGIC;
    wic_first : in STD_LOGIC;
    mbar_first_reg : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \sleep_i2__2\ : in STD_LOGIC;
    ex_first_cycle_reg : in STD_LOGIC;
    inHibit_EX_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    of_Pause_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_122 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_122;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_122 is
  signal \force_Val2_n_i2__3\ : STD_LOGIC;
  signal \^force_val2_n_i3__4\ : STD_LOGIC;
  signal \^instr_ex_i_reg[1]\ : STD_LOGIC;
  signal \^mbar_first\ : STD_LOGIC;
  signal \^of_mbar_decode\ : STD_LOGIC;
  signal \^wic_first2__2\ : STD_LOGIC;
  signal \^write_reg2__4\ : STD_LOGIC;
  signal \^write_reg7__1\ : STD_LOGIC;
  signal write_Reg_i_2_n_0 : STD_LOGIC;
  signal write_Reg_i_5_n_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of byte_i_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of d_AS_I_i_1 : label is "soft_lutpair2";
begin
  \force_Val2_n_i3__4\ <= \^force_val2_n_i3__4\;
  \instr_EX_i_reg[1]\ <= \^instr_ex_i_reg[1]\;
  mbar_first <= \^mbar_first\;
  of_mbar_decode <= \^of_mbar_decode\;
  \wic_first2__2\ <= \^wic_first2__2\;
  \write_Reg2__4\ <= \^write_reg2__4\;
  \write_Reg7__1\ <= \^write_reg7__1\;
\Size_17to32.imm_Reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_9\,
      I2 => \Using_FPGA.Native_10\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_8\,
      I5 => \Using_FPGA.Native_7\,
      O => \^write_reg2__4\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_0\,
      A1 => \Using_FPGA.Native_1\,
      A2 => \Using_FPGA.Native_2\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[1]\
    );
\Using_FPGA.Native_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFFBFFFFFFF"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_8\,
      I4 => \Using_FPGA.Native_9\,
      I5 => \Using_FPGA.Native_10\,
      O => \Using_FPGA.Native\
    );
byte_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => mul_Executing_reg,
      O => byte_i
    );
d_AS_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => mul_Executing_reg,
      I3 => of_Pause_reg,
      I4 => inHibit_EX_reg_0,
      O => d_AS_I_reg
    );
inHibit_EX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => inHibit_EX_reg_0,
      I1 => mul_Executing_reg,
      I2 => \^instr_ex_i_reg[1]\,
      I3 => \Using_FPGA.Native_3\,
      I4 => inHibit_EX_reg_1,
      I5 => \inHibit_EX_Rst__0\,
      O => inHibit_EX_reg
    );
is_lwx_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_9\,
      I4 => \Using_FPGA.Native_8\,
      I5 => \Using_FPGA.Native_10\,
      O => is_lwx_I1
    );
mbar_decode_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^force_val2_n_i3__4\,
      I1 => D(1),
      O => \^of_mbar_decode\
    );
mbar_decode_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_9\,
      I3 => \Using_FPGA.Native_7\,
      I4 => \Using_FPGA.Native_10\,
      I5 => \Using_FPGA.Native_8\,
      O => \^force_val2_n_i3__4\
    );
mbar_first_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C00AAAAAAAA"
    )
        port map (
      I0 => \^of_mbar_decode\,
      I1 => mbar_first_reg,
      I2 => \Using_FPGA.Native_5\,
      I3 => \sleep_i2__2\,
      I4 => ex_first_cycle_reg,
      I5 => inHibit_EX_reg_2,
      O => \^mbar_first\
    );
mtsmsr_write_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_9\,
      I5 => \Using_FPGA.Native_8\,
      O => \^write_reg7__1\
    );
mul_Executing_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mbar_first\,
      I1 => wdc_first,
      I2 => wic_first,
      O => mul_Executing0
    );
write_Carry_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70707070707070FF"
    )
        port map (
      I0 => \Using_FPGA.Native_11\,
      I1 => \Using_FPGA.Native_12\,
      I2 => \^wic_first2__2\,
      I3 => \Using_FPGA.Native_8\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \^instr_ex_i_reg[1]\,
      O => write_Carry_I_reg
    );
write_Carry_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_9\,
      I4 => \Using_FPGA.Native_8\,
      I5 => \Using_FPGA.Native_3\,
      O => \^wic_first2__2\
    );
write_Reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => write_Reg_reg_0,
      I1 => mul_Executing_reg,
      I2 => write_Reg_i_2_n_0,
      I3 => p_18_in,
      I4 => \Using_FPGA.Native_4\,
      I5 => \Use_Async_Reset.sync_reset_reg\,
      O => write_Reg_reg
    );
write_Reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000015"
    )
        port map (
      I0 => \force_Val2_n_i2__3\,
      I1 => \^write_reg7__1\,
      I2 => D(0),
      I3 => \Using_FPGA.Native_6\,
      I4 => write_Reg_i_5_n_0,
      I5 => \^write_reg2__4\,
      O => write_Reg_i_2_n_0
    );
write_Reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_10\,
      I3 => \Using_FPGA.Native_7\,
      I4 => \Using_FPGA.Native_9\,
      I5 => \Using_FPGA.Native_8\,
      O => \force_Val2_n_i2__3\
    );
write_Reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^instr_ex_i_reg[1]\,
      I1 => \Using_FPGA.Native_3\,
      O => write_Reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_123 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_22 : out STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg\ : out STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg_0\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_Executing_reg : in STD_LOGIC;
    dbg_brki_hit : in STD_LOGIC;
    of_Imm180 : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \force_Val2_n_i3__4\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_123 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_123;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_123 is
  signal \Area_Debug_Control.dbg_brki_hit_i_3_n_0\ : STD_LOGIC;
  signal \Area_Debug_Control.dbg_brki_hit_i_5_n_0\ : STD_LOGIC;
  signal \^area_debug_control.dbg_brki_hit_reg_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \Area_Debug_Control.dbg_brki_hit_reg_0\ <= \^area_debug_control.dbg_brki_hit_reg_0\;
  D(0) <= \^d\(0);
\Area_Debug_Control.dbg_brki_hit_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^area_debug_control.dbg_brki_hit_reg_0\,
      I1 => mul_Executing_reg,
      I2 => dbg_brki_hit,
      O => \Area_Debug_Control.dbg_brki_hit_reg\
    );
\Area_Debug_Control.dbg_brki_hit_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \Area_Debug_Control.dbg_brki_hit_i_3_n_0\,
      I1 => of_Imm180,
      I2 => \Using_FPGA.Native_2\(6),
      I3 => \Using_FPGA.Native_2\(5),
      I4 => \Using_FPGA.Native_2\(7),
      I5 => Q(0),
      O => \^area_debug_control.dbg_brki_hit_reg_0\
    );
\Area_Debug_Control.dbg_brki_hit_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \Area_Debug_Control.dbg_brki_hit_i_5_n_0\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_2\(3),
      I3 => \Using_FPGA.Native_2\(2),
      I4 => \Using_FPGA.Native_2\(4),
      I5 => \force_Val2_n_i3__4\,
      O => \Area_Debug_Control.dbg_brki_hit_i_3_n_0\
    );
\Area_Debug_Control.dbg_brki_hit_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_2\(1),
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_2\(0),
      O => \Area_Debug_Control.dbg_brki_hit_i_5_n_0\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^d\(0)
    );
\Using_FPGA.Native_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(0),
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_22
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_124 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_23 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_124 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_124;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_124 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  D(0) <= \^d\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^d\(0)
    );
\Using_FPGA.Native_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(0),
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_23
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_125 is
  port (
    \instr_EX_i_reg[22]\ : out STD_LOGIC;
    Reverse_Mem_Access0 : out STD_LOGIC;
    D_24 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_125 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_125;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_125 is
  signal \^instr_ex_i_reg[22]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[22]\ <= \^instr_ex_i_reg[22]\;
Reverse_Mem_Access_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^instr_ex_i_reg[22]\,
      I1 => \Using_FPGA.Native_2\,
      O => Reverse_Mem_Access0
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[22]\
    );
\Using_FPGA.Native_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[22]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_24
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_126 is
  port (
    \instr_EX_i_reg[23]\ : out STD_LOGIC;
    D_25 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_126 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_126;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_126 is
  signal \^instr_ex_i_reg[23]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[23]\ <= \^instr_ex_i_reg[23]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[23]\
    );
\Using_FPGA.Native_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[23]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_25
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_127 is
  port (
    \instr_EX_i_reg[24]\ : out STD_LOGIC;
    D_26 : out STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_127 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_127;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_127 is
  signal \^instr_ex_i_reg[24]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[24]\ <= \^instr_ex_i_reg[24]\;
\Area_Debug_Control.dbg_brki_hit_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^instr_ex_i_reg[24]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      O => \Area_Debug_Control.dbg_brki_hit_reg\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[24]\
    );
\Using_FPGA.Native_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[24]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_26
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_128 is
  port (
    \instr_EX_i_reg[25]\ : out STD_LOGIC;
    D_27 : out STD_LOGIC;
    Sign_Extend_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_128 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_128;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_128 is
  signal \^instr_ex_i_reg[25]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[25]\ <= \^instr_ex_i_reg[25]\;
Sign_Extend_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8FFF80"
    )
        port map (
      I0 => \^instr_ex_i_reg[25]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => mul_Executing_reg,
      I3 => \Using_FPGA.Native_3\,
      I4 => Shift_Oper,
      O => Sign_Extend_reg
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[25]\
    );
\Using_FPGA.Native_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[25]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_27
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_129 is
  port (
    \instr_EX_i_reg[26]\ : out STD_LOGIC;
    D_28 : out STD_LOGIC;
    SWAP_Instr_reg : out STD_LOGIC;
    Sext16_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    Sext16_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_129 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_129;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_129 is
  signal \^instr_ex_i_reg[26]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[26]\ <= \^instr_ex_i_reg[26]\;
SWAP_Instr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => swap_instr,
      I1 => mul_Executing_reg,
      I2 => \^instr_ex_i_reg[26]\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Use_Async_Reset.sync_reset_reg\,
      O => SWAP_Instr_reg
    );
Sext16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => Sext16_reg_0,
      I1 => mul_Executing_reg,
      I2 => \^instr_ex_i_reg[26]\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_4\,
      I5 => \Use_Async_Reset.sync_reset_reg\,
      O => Sext16_reg
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[26]\
    );
\Using_FPGA.Native_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[26]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_28
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_130 is
  port (
    \instr_EX_i_reg[27]\ : out STD_LOGIC;
    D_29 : out STD_LOGIC;
    of_Imm180 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_130 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_130;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_130 is
  signal \^instr_ex_i_reg[27]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[27]\ <= \^instr_ex_i_reg[27]\;
\Area_Debug_Control.dbg_brki_hit_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^instr_ex_i_reg[27]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      O => of_Imm180
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[27]\
    );
\Using_FPGA.Native_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[27]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_29
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_131 is
  port (
    \instr_EX_i_reg[28]\ : out STD_LOGIC;
    wic_first : out STD_LOGIC;
    wic_first0 : out STD_LOGIC;
    D_30 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    wic_first_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    icache_read_idle : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \wic_first2__2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_131 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_131;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_131 is
  signal \^instr_ex_i_reg[28]\ : STD_LOGIC;
  signal \^wic_first0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[28]\ <= \^instr_ex_i_reg[28]\;
  wic_first0 <= \^wic_first0\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[28]\
    );
\Using_FPGA.Native_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[28]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_30
    );
Write_ICache_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^instr_ex_i_reg[28]\,
      I1 => \wic_first2__2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      O => \^wic_first0\
    );
wic_first_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CAAAA000C000C"
    )
        port map (
      I0 => \^wic_first0\,
      I1 => wic_first_reg,
      I2 => \Using_FPGA.Native_2\,
      I3 => icache_read_idle,
      I4 => inHibit_EX_reg,
      I5 => mul_Executing_reg,
      O => wic_first
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_132 is
  port (
    \instr_EX_i_reg[29]\ : out STD_LOGIC;
    wdc_first : out STD_LOGIC;
    wdc_first0 : out STD_LOGIC;
    write_Reg_reg : out STD_LOGIC;
    D_31 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    wdc_first_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    dcache_read_idle : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \wic_first2__2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_132 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_132;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_132 is
  signal \^instr_ex_i_reg[29]\ : STD_LOGIC;
  signal \^wdc_first0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[29]\ <= \^instr_ex_i_reg[29]\;
  wdc_first0 <= \^wdc_first0\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[29]\
    );
\Using_FPGA.Native_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[29]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_31
    );
Write_DCache_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^instr_ex_i_reg[29]\,
      I1 => \wic_first2__2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      O => \^wdc_first0\
    );
wdc_first_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CAAAA000C000C"
    )
        port map (
      I0 => \^wdc_first0\,
      I1 => wdc_first_reg,
      I2 => \Using_FPGA.Native_2\,
      I3 => dcache_read_idle,
      I4 => inHibit_EX_reg,
      I5 => mul_Executing_reg,
      O => wdc_first
    );
write_Reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA080"
    )
        port map (
      I0 => mul_Executing_reg,
      I1 => \^instr_ex_i_reg[29]\,
      I2 => \wic_first2__2\,
      I3 => \Using_FPGA.Native_5\,
      I4 => sync_reset,
      O => write_Reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_133 is
  port (
    \instr_EX_i_reg[2]\ : out STD_LOGIC;
    SWAP_Instr_reg : out STD_LOGIC;
    Sext8_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_133 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_133;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_133 is
  signal \^sext8_reg\ : STD_LOGIC;
  signal \^instr_ex_i_reg[2]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  Sext8_reg <= \^sext8_reg\;
  \instr_EX_i_reg[2]\ <= \^instr_ex_i_reg[2]\;
Sext16_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sext8_reg\,
      I1 => sync_reset,
      O => SWAP_Instr_reg
    );
Sign_Extend_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00000000"
    )
        port map (
      I0 => \^instr_ex_i_reg[2]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      I5 => mul_Executing_reg,
      O => \^sext8_reg\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_134 is
  port (
    Unsigned_Op_reg : out STD_LOGIC;
    D_32 : out STD_LOGIC;
    SWAP_BYTE_Instr_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_134 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_134;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_134 is
  signal \^unsigned_op_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of SWAP_BYTE_Instr_i_1 : label is "soft_lutpair3";
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__51\ : label is "soft_lutpair3";
begin
  Unsigned_Op_reg <= \^unsigned_op_reg\;
SWAP_BYTE_Instr_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unsigned_op_reg\,
      O => SWAP_BYTE_Instr_reg
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^unsigned_op_reg\
    );
\Using_FPGA.Native_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^unsigned_op_reg\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_32
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_135 is
  port (
    \instr_EX_i_reg[31]\ : out STD_LOGIC;
    mtsmsr_write_i_reg : out STD_LOGIC;
    D_33 : out STD_LOGIC;
    Compare_Instr_reg : out STD_LOGIC;
    Sext8_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mtsmsr_write_i_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \write_Reg7__1\ : in STD_LOGIC;
    opsel2_Imm : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sext8_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_135 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_135;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_135 is
  signal Sext80 : STD_LOGIC;
  signal \^instr_ex_i_reg[31]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[31]\ <= \^instr_ex_i_reg[31]\;
Compare_Instr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^instr_ex_i_reg[31]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_5\,
      O => Compare_Instr_reg
    );
Sext8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Sext8_reg_0,
      I1 => mul_Executing_reg,
      I2 => Sext80,
      I3 => sync_reset,
      I4 => \Using_FPGA.Native_10\,
      O => Sext8_reg
    );
Sext8_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^instr_ex_i_reg[31]\,
      I1 => \Using_FPGA.Native_6\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_8\,
      I4 => \Using_FPGA.Native_9\,
      I5 => D(0),
      O => Sext80
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[31]\
    );
\Using_FPGA.Native_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^instr_ex_i_reg[31]\,
      I1 => opsel2_Imm,
      I2 => \instr_EX_i_reg[1]\(0),
      I3 => \instr_EX_i_reg[6]\,
      I4 => Reg2_Data(0),
      O => D_33
    );
mtsmsr_write_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000AA000000AA"
    )
        port map (
      I0 => mtsmsr_write_i_reg_0,
      I1 => \^instr_ex_i_reg[31]\,
      I2 => \Using_FPGA.Native_2\,
      I3 => sync_reset,
      I4 => mul_Executing_reg,
      I5 => \write_Reg7__1\,
      O => mtsmsr_write_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_136 is
  port (
    \instr_EX_i_reg[3]\ : out STD_LOGIC;
    opsel2_Imm : out STD_LOGIC;
    write_Carry_I0 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_136 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_136;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_136 is
  signal \^instr_ex_i_reg[3]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[3]\ <= \^instr_ex_i_reg[3]\;
Select_Logic_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^instr_ex_i_reg[3]\,
      O => write_Carry_I0
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[3]\
    );
\Using_FPGA.Native_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FF80"
    )
        port map (
      I0 => \^instr_ex_i_reg[3]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_6\,
      O => opsel2_Imm
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_137 is
  port (
    \instr_EX_i_reg[4]\ : out STD_LOGIC;
    Reg_Test_Equal_N_i4_out : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    I3 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I3_0 : out STD_LOGIC;
    I3_1 : out STD_LOGIC;
    p_18_in : out STD_LOGIC;
    Sext8_reg : out STD_LOGIC;
    doublet_i_reg : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \write_Reg7__1\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    doublet_i_reg_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    byte_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_137 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_137;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_137 is
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^instr_ex_i_reg[4]\ : STD_LOGIC;
  signal \^p_18_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Sign_Extend_i_3 : label is "soft_lutpair5";
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__122\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__125\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__14\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__59\ : label is "soft_lutpair4";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \instr_EX_i_reg[4]\ <= \^instr_ex_i_reg[4]\;
  p_18_in <= \^p_18_in\;
Sign_Extend_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^instr_ex_i_reg[4]\,
      I1 => \Using_FPGA.Native_10\,
      O => Sext8_reg
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native_2\,
      A1 => \Using_FPGA.Native_3\,
      A2 => \Using_FPGA.Native_4\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[4]\
    );
\Using_FPGA.Native_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Address(2),
      O => I3
    );
\Using_FPGA.Native_i_1__122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^instr_ex_i_reg[4]\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_11\,
      I3 => \Using_FPGA.Native_12\,
      I4 => \Using_FPGA.Native_13\,
      O => \^using_fpga.native\
    );
\Using_FPGA.Native_i_1__125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^instr_ex_i_reg[4]\,
      I1 => \Using_FPGA.Native_13\,
      I2 => \Using_FPGA.Native_12\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Address(1),
      O => I3_0
    );
\Using_FPGA.Native_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => Address(0),
      O => I3_1
    );
\Using_FPGA.Native_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.Native_7\,
      O => Reg_Test_Equal_N_i4_out
    );
\Using_FPGA.Native_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \Using_FPGA.Native_8\,
      I1 => \write_Reg7__1\,
      I2 => \Using_FPGA.Native_9\,
      I3 => \^p_18_in\,
      I4 => \^using_fpga.native\,
      O => \^using_fpga.native_0\
    );
\Using_FPGA.Native_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^instr_ex_i_reg[4]\,
      I1 => \Using_FPGA.Native_13\,
      I2 => \Using_FPGA.Native_10\,
      I3 => \Using_FPGA.Native_12\,
      I4 => \Using_FPGA.Native_11\,
      O => \^p_18_in\
    );
doublet_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
        port map (
      I0 => doublet_i_reg_0,
      I1 => mul_Executing_reg,
      I2 => \^instr_ex_i_reg[4]\,
      I3 => \Using_FPGA.Native_10\,
      I4 => sync_reset,
      I5 => byte_i,
      O => doublet_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_138 is
  port (
    \instr_EX_i_reg[5]\ : out STD_LOGIC;
    byte_i_reg : out STD_LOGIC;
    doublet_Read_i_reg : out STD_LOGIC;
    quadlet_Read_i_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    byte_i_reg_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    byte_i : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    doublet_Read : in STD_LOGIC;
    quadlet_Read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_138 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_138;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_138 is
  signal \^instr_ex_i_reg[5]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[5]\ <= \^instr_ex_i_reg[5]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[5]\
    );
byte_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000222E"
    )
        port map (
      I0 => byte_i_reg_0,
      I1 => mul_Executing_reg,
      I2 => \^instr_ex_i_reg[5]\,
      I3 => \Using_FPGA.Native_2\,
      I4 => sync_reset,
      I5 => byte_i,
      O => byte_i_reg
    );
doublet_Read_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFE0F0F0F0"
    )
        port map (
      I0 => \^instr_ex_i_reg[5]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => mul_Executing_reg,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_4\,
      I5 => doublet_Read,
      O => doublet_Read_i_reg
    );
quadlet_Read_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF40F0F0F0"
    )
        port map (
      I0 => \^instr_ex_i_reg[5]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => mul_Executing_reg,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_4\,
      I5 => quadlet_Read,
      O => quadlet_Read_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_139 is
  port (
    \instr_EX_i_reg[6]\ : out STD_LOGIC;
    jump2_I_reg : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_139 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_139;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_139 is
  signal \^instr_ex_i_reg[6]\ : STD_LOGIC;
  signal jump2_I_i_2_n_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  \instr_EX_i_reg[6]\ <= \^instr_ex_i_reg[6]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_ex_i_reg[6]\
    );
jump2_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => jump2_I_i_2_n_0,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      O => jump2_I_reg
    );
jump2_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \^instr_ex_i_reg[6]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.Native_7\,
      I4 => inHibit_EX_reg,
      I5 => D(0),
      O => jump2_I_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_140 is
  port (
    instr_OF : out STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_is_sleep0 : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_140 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_140;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_140 is
  signal \^instr_of\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  instr_OF(0) <= \^instr_of\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^instr_of\(0)
    );
mbar_is_sleep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^instr_of\(0),
      I1 => \Using_FPGA.Native_2\(0),
      O => mbar_is_sleep0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_141 is
  port (
    \write_Addr_I_reg[2]\ : out STD_LOGIC;
    use_Reg_Neg_DI_i17_out : out STD_LOGIC;
    Reg_Test_Equal_i : out STD_LOGIC;
    force_Val1_i18_out : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_141 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_141;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_141 is
  signal \^write_addr_i_reg[2]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__7\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__8\ : label is "soft_lutpair7";
begin
  \write_Addr_I_reg[2]\ <= \^write_addr_i_reg[2]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^write_addr_i_reg[2]\
    );
\Using_FPGA.Native_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^write_addr_i_reg[2]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_4\,
      O => force_Val1_i18_out
    );
\Using_FPGA.Native_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2400"
    )
        port map (
      I0 => \^write_addr_i_reg[2]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      O => use_Reg_Neg_DI_i17_out
    );
\Using_FPGA.Native_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9FF"
    )
        port map (
      I0 => \^write_addr_i_reg[2]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_4\,
      O => Reg_Test_Equal_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_142 is
  port (
    \write_Addr_I_reg[3]\ : out STD_LOGIC;
    use_Reg_Neg_S_i19_out : out STD_LOGIC;
    force1_i20_out : out STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_142 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_142;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_142 is
  signal \^write_addr_i_reg[3]\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__1\ : label is "soft_lutpair8";
begin
  \write_Addr_I_reg[3]\ <= \^write_addr_i_reg[3]\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Using_FPGA.Native\,
      A1 => \Using_FPGA.Native_0\,
      A2 => \Using_FPGA.Native_1\,
      A3 => '0',
      CE => CI,
      CLK => Clk,
      D => mux_Instr_Read(0),
      Q => \^write_addr_i_reg[3]\
    );
\Using_FPGA.Native_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2400"
    )
        port map (
      I0 => \^write_addr_i_reg[3]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      O => use_Reg_Neg_S_i19_out
    );
\Using_FPGA.Native_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^write_addr_i_reg[3]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_4\,
      O => force1_i20_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_523 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_523 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_523;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_523 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_528 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_528 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_528;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_528 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_534 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_534 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_534;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_534 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_540 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_540 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_540;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_540 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_546 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_546 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_546;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_546 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_552 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_552 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_552;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_552 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_558 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_558 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_558;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_558 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_564 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_564 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_564;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_564 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_570 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_4 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_570 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_570;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_570 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^address\(0),
      I1 => opsel1_PC,
      I2 => \Using_FPGA.Native\(0),
      O => I3_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_576 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_576 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_576;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_576 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_582 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_3 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_582 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_582;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_582 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^address\(0),
      I1 => opsel1_PC,
      I2 => \Using_FPGA.Native\(0),
      O => I3_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_588 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_2 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_588 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_588;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_588 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^address\(0),
      I1 => opsel1_PC,
      I2 => \Using_FPGA.Native\(0),
      O => I3_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_594 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_594 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_594;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_594 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_600 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_1 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    opsel1_PC : in STD_LOGIC;
    ICache_Enabled : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_600 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_600;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_600 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^address\(0),
      I1 => opsel1_PC,
      I2 => ICache_Enabled,
      O => I3_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_606 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_606 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_606;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_606 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_612 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_0 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_612 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_612;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_612 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^address\(0),
      I1 => opsel1_PC,
      I2 => \Using_FPGA.Native\,
      O => I3_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_618 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_618 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_618;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_618 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_624 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_624 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_624;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_624 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_630 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_630 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_630;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_630 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_636 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_636 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_636;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_636 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_642 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_642 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_642;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_642 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_648 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_648 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_648;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_648 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_654 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_654 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_654;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_654 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_660 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_660 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_660;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_660 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_666 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_666 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_666;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_666 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_672 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_672 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_672;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_672 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_678 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_678 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_678;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_678 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_684 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_684 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_684;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_684 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_690 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_690 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_690;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_690 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_696 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_696 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_696;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_696 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_702 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_702 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_702;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_702 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => Address(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRL16E_708 is
  port (
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : out STD_LOGIC;
    IReady : in STD_LOGIC;
    pc_I : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRL16E_708 : entity is "MB_SRL16E";
end microblaze_arm_microblaze_0_5_MB_SRL16E_708;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRL16E_708 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
  Address(0) <= \^address\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => IReady,
      CLK => Clk,
      D => pc_I,
      Q => \^address\(0)
    );
\Using_FPGA.Native_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^address\(0),
      I1 => opsel1_PC,
      I2 => \Using_FPGA.Native\(0),
      O => I3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10\ is
  port (
    Q3_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"1000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10_45\ is
  port (
    Q3_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10_45\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10_45\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10_45\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"1000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q3_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized12\ is
  port (
    Q2_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized12\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized12\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized12\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"1064",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized14\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    \TDO_Status_Reg__17\ : in STD_LOGIC;
    Status_Reg_En : in STD_LOGIC;
    \TDO_Data_Reg__31\ : in STD_LOGIC;
    Data_Read_Reg_En : in STD_LOGIC;
    Config_Reg_En : in STD_LOGIC;
    Instr_Insert_Reg_En : in STD_LOGIC;
    instr_read_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.shift_count_reg[5]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[5]_0\ : in STD_LOGIC;
    tdo_config_word1_0 : in STD_LOGIC;
    Q0_in : in STD_LOGIC;
    Q2_in : in STD_LOGIC;
    Q3_in : in STD_LOGIC;
    Q0_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized14\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized14\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized14\ is
  signal Dbg_TDO_INST_0_i_24_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_37_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_5_n_0 : STD_LOGIC;
  signal Q1_in : STD_LOGIC;
  signal \TDO_Config_Word__16\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TDO_Status_Reg__17\,
      I1 => Status_Reg_En,
      I2 => \TDO_Data_Reg__31\,
      I3 => Data_Read_Reg_En,
      I4 => Dbg_TDO_INST_0_i_5_n_0,
      O => Dbg_TDO
    );
Dbg_TDO_INST_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_24_n_0,
      I1 => Q(7),
      I2 => \Serial_Dbg_Intf.shift_count_reg[5]\,
      I3 => Q(6),
      I4 => \Serial_Dbg_Intf.shift_count_reg[5]_0\,
      O => \TDO_Config_Word__16\
    );
Dbg_TDO_INST_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_37_n_0,
      I1 => Q(5),
      I2 => Q(6),
      I3 => tdo_config_word1_0,
      I4 => Q(4),
      I5 => Q0_in,
      O => Dbg_TDO_INST_0_i_24_n_0
    );
Dbg_TDO_INST_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q1_in,
      I1 => Q2_in,
      I2 => Q(5),
      I3 => Q3_in,
      I4 => Q(4),
      I5 => Q0_out,
      O => Dbg_TDO_INST_0_i_37_n_0
    );
Dbg_TDO_INST_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \TDO_Config_Word__16\,
      I1 => Config_Reg_En,
      I2 => Instr_Insert_Reg_En,
      I3 => Q(0),
      I4 => instr_read_reg(0),
      O => Dbg_TDO_INST_0_i_5_n_0
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"2400",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized2\ is
  port (
    Q_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized2\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized2\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized2\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"881B",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4\ is
  port (
    Q11_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q11_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_39\ is
  port (
    Q0_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_39\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_39\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_39\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_40\ is
  port (
    tdo_config_word1_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_40\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_40\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_40\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_41\ is
  port (
    Q4_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_41\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_41\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_41\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q4_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_44\ is
  port (
    Q0_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_44\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_44\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_44\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6\ is
  port (
    Q6_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q6_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6_42\ is
  port (
    Q2_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6_42\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6_42\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6_42\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Q6_out : in STD_LOGIC;
    Q11_in : in STD_LOGIC;
    Q_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8\ is
  signal Q5_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q5_out,
      I1 => Q6_out,
      I2 => Q(5),
      I3 => Q11_in,
      I4 => Q(4),
      I5 => Q_0,
      O => Dbg_TDO
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"1FFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q5_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8_43\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Q2_out : in STD_LOGIC;
    Q3_out : in STD_LOGIC;
    Q4_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8_43\ : entity is "MB_SRL16E";
end \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8_43\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8_43\ is
  signal Q1_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q1_out,
      I1 => Q2_out,
      I2 => Q(5),
      I3 => Q3_out,
      I4 => Q(4),
      I5 => Q4_out,
      O => Dbg_TDO
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"1FFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRLC16E is
  port (
    SRL16_Sel_7 : out STD_LOGIC;
    \which_pc__0\ : out STD_LOGIC;
    SRL16_MC15_7 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRLC16E : entity is "MB_SRLC16E";
end microblaze_arm_microblaze_0_5_MB_SRLC16E;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRLC16E is
  signal \Use_unisim.MB_SRL16CE_I1_i_2_n_0\ : STD_LOGIC;
  signal \Use_unisim.MB_SRL16CE_I1_i_3_n_0\ : STD_LOGIC;
  signal \Use_unisim.MB_SRL16CE_I1_n_1\ : STD_LOGIC;
  signal \^which_pc__0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
  \which_pc__0\ <= \^which_pc__0\;
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \^which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_7,
      Q => SRL16_Sel_7,
      Q15 => \Use_unisim.MB_SRL16CE_I1_n_1\
    );
\Use_unisim.MB_SRL16CE_I1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Dbg_Reg_En(2),
      I1 => Dbg_Reg_En(7),
      I2 => \Use_unisim.MB_SRL16CE_I1_i_2_n_0\,
      I3 => Dbg_Reg_En(6),
      I4 => Dbg_Reg_En(3),
      I5 => \Use_unisim.MB_SRL16CE_I1_i_3_n_0\,
      O => \^which_pc__0\
    );
\Use_unisim.MB_SRL16CE_I1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(0),
      O => \Use_unisim.MB_SRL16CE_I1_i_2_n_0\
    );
\Use_unisim.MB_SRL16CE_I1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Dbg_Reg_En(4),
      I1 => Dbg_Reg_En(5),
      O => \Use_unisim.MB_SRL16CE_I1_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRLC16E_54 is
  port (
    SRL16_Sel_6 : out STD_LOGIC;
    SRL16_MC15_7 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_6 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRLC16E_54 : entity is "MB_SRLC16E";
end microblaze_arm_microblaze_0_5_MB_SRLC16E_54;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRLC16E_54 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_6,
      Q => SRL16_Sel_6,
      Q15 => SRL16_MC15_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRLC16E_56 is
  port (
    SRL16_Sel_5 : out STD_LOGIC;
    SRL16_MC15_6 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_5 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRLC16E_56 : entity is "MB_SRLC16E";
end microblaze_arm_microblaze_0_5_MB_SRLC16E_56;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRLC16E_56 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_5,
      Q => SRL16_Sel_5,
      Q15 => SRL16_MC15_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRLC16E_58 is
  port (
    SRL16_Sel_4 : out STD_LOGIC;
    SRL16_MC15_5 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_4 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRLC16E_58 : entity is "MB_SRLC16E";
end microblaze_arm_microblaze_0_5_MB_SRLC16E_58;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRLC16E_58 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_4,
      Q => SRL16_Sel_4,
      Q15 => SRL16_MC15_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRLC16E_60 is
  port (
    SRL16_Sel_3 : out STD_LOGIC;
    SRL16_MC15_4 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_3 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRLC16E_60 : entity is "MB_SRLC16E";
end microblaze_arm_microblaze_0_5_MB_SRLC16E_60;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRLC16E_60 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_3,
      Q => SRL16_Sel_3,
      Q15 => SRL16_MC15_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRLC16E_62 is
  port (
    SRL16_Sel_2 : out STD_LOGIC;
    SRL16_MC15_3 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_2 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRLC16E_62 : entity is "MB_SRLC16E";
end microblaze_arm_microblaze_0_5_MB_SRLC16E_62;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRLC16E_62 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_2,
      Q => SRL16_Sel_2,
      Q15 => SRL16_MC15_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRLC16E_64 is
  port (
    SRL16_Sel_1 : out STD_LOGIC;
    SRL16_MC15_2 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRLC16E_64 : entity is "MB_SRLC16E";
end microblaze_arm_microblaze_0_5_MB_SRLC16E_64;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRLC16E_64 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_1,
      Q => SRL16_Sel_1,
      Q15 => SRL16_MC15_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MB_SRLC16E_66 is
  port (
    SRL16_Sel_0 : out STD_LOGIC;
    SRL16_MC15_1 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MB_SRLC16E_66 : entity is "MB_SRLC16E";
end microblaze_arm_microblaze_0_5_MB_SRLC16E_66;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MB_SRLC16E_66 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => Dbg_TDI,
      Q => SRL16_Sel_0,
      Q15 => SRL16_MC15_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reset_temp__0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \reset_temp__0\,
      Q => sync(1),
      R => '0'
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_0 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_0 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_0;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_0 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Wakeup(0),
      Q => sync(1),
      R => SR(0)
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_1 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_1;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_1 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Wakeup(0),
      Q => sync(1),
      R => SR(0)
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_68 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_87_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_68 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_68;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_68 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.normal_stop_cmd_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_87_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => D(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_69 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_84_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_69 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_69;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_69 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.force_stop_cmd_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_84_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.force_stop_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_70 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.trig_in_1_reg\ : out STD_LOGIC;
    p_81_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.single_Step_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_70 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_70;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_70 is
  signal p_12_out : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.start_single_cmd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(2),
      O => p_81_out
    );
\Serial_Dbg_Intf.trig_in_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF8A"
    )
        port map (
      I0 => p_12_out,
      I1 => Q(0),
      I2 => \Synchronize.use_sync_reset.sync_reg[2]_0\(0),
      I3 => Dbg_Trig_In(0),
      O => \Serial_Dbg_Intf.trig_in_1_reg\
    );
\Serial_Dbg_Intf.trig_in_1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => Q(2),
      I1 => sync(2),
      I2 => Q(1),
      I3 => \Synchronize.use_sync_reset.sync_reg[2]_0\(1),
      O => p_12_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.single_Step_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_71 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_79_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_71 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_71;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_71 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.read_register_MSR_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_79_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_72 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_76_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_72 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_72;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_72 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.read_register_PC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_76_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[1]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_73 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_73 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_73;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_73 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.continue_from_brk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => Q(0),
      I3 => \Synchronize.use_sync_reset.sync_reg[2]_0\(0),
      O => p_13_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_74 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_69_out : out STD_LOGIC;
    \Serial_Dbg_Intf.sample_synced_1_reg[6]\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_74 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_74;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_74 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.if_debug_ready_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => \Serial_Dbg_Intf.sample_synced_1_reg[6]\,
      O => p_69_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_75 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.trig_ack_out_1_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_75 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_75;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_75 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.trig_ack_out_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => Dbg_Trig_Ack_Out(0),
      O => \Serial_Dbg_Intf.trig_ack_out_1_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_76 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_76 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_76;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_76 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_bit_77 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_bit_77 : entity is "mb_sync_bit";
end microblaze_arm_microblaze_0_5_mb_sync_bit_77;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_bit_77 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.control_reg_reg[3]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_brki_hit : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2\ : entity is "mb_sync_bit";
end \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\,
      D => dbg_brki_hit,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_46\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Pause : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_46\ : entity is "mb_sync_bit";
end \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_46\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_46\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\,
      D => Pause,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_47\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    running_clock : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_47\ : entity is "mb_sync_bit";
end \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_47\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_47\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\,
      D => running_clock,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_48\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sleep : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_48\ : entity is "mb_sync_bit";
end \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_48\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_48\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\,
      D => Sleep,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_49\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_49\ : entity is "mb_sync_bit";
end \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_49\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_49\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\,
      D => LOCKSTEP_Master_Out(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_78\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Single_Synchronize.use_async_reset.sync_reg_0\ : out STD_LOGIC;
    dbg_hit : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_78\ : entity is "mb_sync_bit";
end \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_78\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_78\ is
  signal \^single_synchronize.use_async_reset.sync_reg_0\ : STD_LOGIC;
begin
  \Single_Synchronize.use_async_reset.sync_reg_0\ <= \^single_synchronize.use_async_reset.sync_reg_0\;
\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Scan_En,
      I1 => Scan_Reset_Sel,
      I2 => Scan_Reset,
      O => \^single_synchronize.use_async_reset.sync_reg_0\
    );
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \^single_synchronize.use_async_reset.sync_reg_0\,
      D => dbg_hit(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4\ is
  port (
    dbg_continue_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    \Area_Debug_Control.dbg_stop_Detected_reg\ : in STD_LOGIC;
    normal_stop_cmd_i : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    of_Pause : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4\ : entity is "mb_sync_bit";
end \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4\ is
  signal dbg_wakeup_synced : STD_LOGIC;
begin
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => LOCKSTEP_Master_Out(1),
      Q => dbg_wakeup_synced,
      R => sync_reset
    );
dbg_continue_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \Area_Debug_Control.dbg_stop_Detected_reg\,
      I1 => dbg_wakeup_synced,
      I2 => normal_stop_cmd_i,
      I3 => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      I4 => of_Pause,
      I5 => LOCKSTEP_Master_Out(0),
      O => dbg_continue_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_50\ is
  port (
    trig_ack_in_0_synced : out STD_LOGIC;
    trig_in_0_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    mb_halted_1 : in STD_LOGIC;
    \Area_Debug_Control.mb_halted_i_reg\ : in STD_LOGIC;
    trig_ack_in_0_synced_1 : in STD_LOGIC;
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_50\ : entity is "mb_sync_bit";
end \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_50\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_50\ is
  signal \^trig_ack_in_0_synced\ : STD_LOGIC;
begin
  trig_ack_in_0_synced <= \^trig_ack_in_0_synced\;
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => \^trig_ack_in_0_synced\,
      R => sync_reset
    );
trig_in_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF4044"
    )
        port map (
      I0 => mb_halted_1,
      I1 => \Area_Debug_Control.mb_halted_i_reg\,
      I2 => trig_ack_in_0_synced_1,
      I3 => \^trig_ack_in_0_synced\,
      I4 => Dbg_Trig_In(0),
      O => trig_in_0_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_51\ is
  port (
    trig_out_0_synced : out STD_LOGIC;
    \Area_Debug_Control.trig_ack_out_0_reg\ : out STD_LOGIC;
    \Area_Debug_Control.dbg_stop_Detected_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    trig_out_0_synced_1 : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Stop : in STD_LOGIC;
    dbg_stop_1 : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Area_Debug_Control.dbg_stop_Detected_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_51\ : entity is "mb_sync_bit";
end \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_51\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_51\ is
  signal \^trig_out_0_synced\ : STD_LOGIC;
begin
  trig_out_0_synced <= \^trig_out_0_synced\;
\Area_Debug_Control.dbg_stop_Detected_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF000022F2"
    )
        port map (
      I0 => \^trig_out_0_synced\,
      I1 => trig_out_0_synced_1,
      I2 => Dbg_Stop,
      I3 => dbg_stop_1,
      I4 => \Using_FPGA.Native\,
      I5 => \Area_Debug_Control.dbg_stop_Detected_reg_0\,
      O => \Area_Debug_Control.dbg_stop_Detected_reg\
    );
\Area_Debug_Control.trig_ack_out_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^trig_out_0_synced\,
      I1 => trig_out_0_synced_1,
      I2 => Dbg_Trig_Ack_Out(0),
      O => \Area_Debug_Control.trig_ack_out_0_reg\
    );
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => \^trig_out_0_synced\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_962\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_963
     port map (
      DI => op2_is_1,
      \Data_Addr[10]\(0) => \Data_Addr[10]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_873 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_873 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_873;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_873 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_960\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_961
     port map (
      DI => op2_is_1,
      \Data_Addr[11]\(0) => \Data_Addr[11]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_874 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_874 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_874;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_874 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_958\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_959
     port map (
      DI => op2_is_1,
      \Data_Addr[12]\(0) => \Data_Addr[12]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_875 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_875 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_875;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_875 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_956\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_957
     port map (
      DI => op2_is_1,
      \Data_Addr[13]\(0) => \Data_Addr[13]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_876 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_876 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_876;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_876 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_954\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_955
     port map (
      DI => op2_is_1,
      \Data_Addr[14]\(0) => \Data_Addr[14]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_877 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_877 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_877;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_877 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_952\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_953
     port map (
      DI => op2_is_1,
      \Data_Addr[15]\(0) => \Data_Addr[15]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_878 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_878 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_878;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_878 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_950\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_951
     port map (
      DI => op2_is_1,
      \Data_Addr[16]\(0) => \Data_Addr[16]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_879 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_879 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_879;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_879 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_948\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_949
     port map (
      DI => op2_is_1,
      \Data_Addr[17]\(0) => \Data_Addr[17]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_880 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_880 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_880;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_880 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_946\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_947
     port map (
      DI => op2_is_1,
      \Data_Addr[18]\(0) => \Data_Addr[18]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_881 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_881 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_881;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_881 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_944\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_945
     port map (
      DI => op2_is_1,
      \Data_Addr[19]\(0) => \Data_Addr[19]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_882 is
  port (
    p_20_in : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    EX_CarryOut : out STD_LOGIC;
    O : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_882 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_882;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_882 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_942\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_943
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      EX_Result => EX_Result,
      LO => LO,
      O => O,
      S => alu_AddSub,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      lopt => lopt,
      lopt_1 => \^lopt_1\,
      p_20_in => p_20_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_883 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_883 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_883;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_883 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_940\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_941
     port map (
      DI => op2_is_1,
      \Data_Addr[20]\(0) => \Data_Addr[20]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_884 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_884 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_884;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_884 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_938\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_939
     port map (
      DI => op2_is_1,
      \Data_Addr[21]\(0) => \Data_Addr[21]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_885 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_885 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_885;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_885 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_936\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_937
     port map (
      DI => op2_is_1,
      \Data_Addr[22]\(0) => \Data_Addr[22]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_886 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_886 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_886;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_886 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_934\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_935
     port map (
      DI => op2_is_1,
      \Data_Addr[23]\(0) => \Data_Addr[23]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_887 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_887 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_887;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_887 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_932\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_933
     port map (
      DI => op2_is_1,
      \Data_Addr[24]\(0) => \Data_Addr[24]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_888 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_888 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_888;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_888 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_930\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_931
     port map (
      DI => op2_is_1,
      \Data_Addr[25]\(0) => \Data_Addr[25]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_889 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_889 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_889;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_889 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_928\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_929
     port map (
      DI => op2_is_1,
      \Data_Addr[26]\(0) => \Data_Addr[26]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_890 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_890 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_890;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_890 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_926\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_927
     port map (
      DI => op2_is_1,
      \Data_Addr[27]\(0) => \Data_Addr[27]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_891 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_891 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_891;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_891 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_924\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      alu_Op(0 to 1) => alu_Op(0 to 1)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_925
     port map (
      DI => op2_is_1,
      \Data_Addr[28]\(0) => \Data_Addr[28]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_892 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_892 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_892;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_892 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_922\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      alu_Op(0 to 1) => alu_Op(0 to 1)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_923
     port map (
      DI => op2_is_1,
      \Data_Addr[29]\(0) => \Data_Addr[29]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_893 is
  port (
    EX_CarryOut : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_893 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_893;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_893 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_920\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_921
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      EX_Result => EX_Result,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_894 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_894 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_894;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_894 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_918\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      alu_Op(0 to 1) => alu_Op(0 to 1)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_919
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      \in\(0) => \in\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_895 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Op2 : in STD_LOGIC;
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Op1 : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_895 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_895;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_895 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_916\
     port map (
      DI => op2_is_1,
      EX_Op1 => EX_Op1,
      EX_Op2 => EX_Op2,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_917
     port map (
      DI => op2_is_1,
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      S => alu_AddSub,
      \in\(0) => \in\(0),
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_896 is
  port (
    Valid_Req_1st_Cycle0 : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    EX_CarryOut : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    O : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_896 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_896;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_896 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_914\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_915
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      EX_Result => EX_Result,
      LO => LO,
      O => O,
      S => alu_AddSub,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      Valid_Req_1st_Cycle0 => Valid_Req_1st_Cycle0,
      lopt => lopt,
      lopt_1 => \^lopt_1\,
      p_21_in => p_21_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_897 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_897 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_897;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_897 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_912\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_913
     port map (
      DI => op2_is_1,
      \Data_Addr[4]\(0) => \Data_Addr[4]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_898 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_898 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_898;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_898 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_910\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_911
     port map (
      DI => op2_is_1,
      \Data_Addr[5]\(0) => \Data_Addr[5]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_899 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_899 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_899;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_899 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_908\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_909
     port map (
      DI => op2_is_1,
      \Data_Addr[6]\(0) => \Data_Addr[6]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_900 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_900 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_900;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_900 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_906\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_907
     port map (
      DI => op2_is_1,
      \Data_Addr[7]\(0) => \Data_Addr[7]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_901 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_901 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_901;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_901 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2_904\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_905
     port map (
      DI => op2_is_1,
      \Data_Addr[8]\(0) => \Data_Addr[8]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU_Bit_902 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU_Bit_902 : entity is "ALU_Bit";
end microblaze_arm_microblaze_0_5_ALU_Bit_902;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU_Bit_902 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized2\
     port map (
      DI => op2_is_1,
      S => alu_AddSub,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_903
     port map (
      DI => op2_is_1,
      \Data_Addr[9]\(0) => \Data_Addr[9]\(0),
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_ALU_Bit__parameterized2\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    O : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC;
    S : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_ALU_Bit__parameterized2\ : entity is "ALU_Bit";
end \microblaze_arm_microblaze_0_5_ALU_Bit__parameterized2\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_ALU_Bit__parameterized2\ is
  signal alu_AddSub : STD_LOGIC;
  signal alu_AddSub_1 : STD_LOGIC;
  signal invert_result : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= lopt_5;
\Last_Bit.I_ALU_LUT_2\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized13\
     port map (
      S => alu_AddSub,
      \Using_FPGA.Native_0\ => S,
      alu_AddSub_1 => alu_AddSub_1,
      alu_Op(0) => alu_Op(0),
      op2_C(0) => op2_C(0)
    );
\Last_Bit.I_ALU_LUT_V5\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6
     port map (
      Op1_Logic => Op1_Logic,
      alu_AddSub_1 => alu_AddSub_1,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      op2_C(0) => op2_C(0)
    );
\Last_Bit.MULT_AND_I\: entity work.microblaze_arm_microblaze_0_5_MB_MULT_AND_964
     port map (
      DI => op2_is_1,
      alu_Op(0) => alu_Op(0),
      op2_C(0) => op2_C(0)
    );
\Last_Bit.MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_965
     port map (
      CI => invert_result,
      DI => op2_is_1,
      O => O,
      S => alu_AddSub,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      lopt => \^lopt\,
      lopt_1 => lopt_7
    );
\Last_Bit.Pre_MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_966
     port map (
      CI => invert_result,
      D(0) => D(0),
      LO => LO,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      lopt => \^lopt\,
      lopt_1 => op2_is_1,
      lopt_2 => alu_AddSub,
      lopt_3 => \^lopt_1\,
      lopt_4 => \^lopt_2\,
      lopt_5 => \^lopt_3\,
      lopt_6 => \^lopt_4\,
      lopt_7 => \^lopt_5\,
      lopt_8 => lopt_6,
      lopt_9 => lopt_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Byte_Doublet_Handle is
  port (
    byte_selects_0 : out STD_LOGIC;
    byte_selects_1 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_Op2 : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    I4 : in STD_LOGIC;
    isbyte : in STD_LOGIC;
    isdoublet : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    doublet_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Byte_Doublet_Handle : entity is "Byte_Doublet_Handle";
end microblaze_arm_microblaze_0_5_Byte_Doublet_Handle;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Byte_Doublet_Handle is
  signal \^byte_selects_0\ : STD_LOGIC;
  signal \^byte_selects_1\ : STD_LOGIC;
  signal low_addr_i_0 : STD_LOGIC;
  signal low_addr_i_1 : STD_LOGIC;
  signal read_lsb_1_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of read_lsb_1_sel : signal is "true";
  signal read_lsb_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of read_lsb_sel : signal is "true";
begin
  \Using_FPGA.Native\(1) <= read_lsb_1_sel(0);
  \Using_FPGA.Native\(0) <= read_lsb_1_sel(1);
  byte_selects_0 <= \^byte_selects_0\;
  byte_selects_1 <= \^byte_selects_1\;
  \out\(1) <= read_lsb_sel(0);
  \out\(0) <= read_lsb_sel(1);
  read_lsb_1_sel(1) <= doublet_i_reg(0);
  read_lsb_1_sel(0) <= doublet_i_reg(1);
  read_lsb_sel(1) <= in0(0);
  read_lsb_sel(0) <= in0(1);
BYTE_0_1_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized8\
     port map (
      byte_selects_0 => \^byte_selects_0\,
      byte_selects_1 => \^byte_selects_1\,
      \in\(1 downto 0) => \in\(1 downto 0),
      isbyte => isbyte,
      isdoublet => isdoublet
    );
BYTE_2_3_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized10\
     port map (
      byte_selects_0 => \^byte_selects_0\,
      byte_selects_1 => \^byte_selects_1\,
      \in\(1 downto 0) => \in\(3 downto 2),
      isbyte => isbyte,
      isdoublet => isdoublet
    );
LOW_ADDR_OUT_LUT6: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized12\
     port map (
      D(1 downto 0) => D(1 downto 0),
      isbyte => isbyte,
      isdoublet => isdoublet,
      low_addr_i_0 => low_addr_i_0,
      low_addr_i_1 => low_addr_i_1
    );
byte_selects_i_INST: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized6\
     port map (
      EX_Op2 => EX_Op2,
      I4 => I4,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      byte_selects_0 => \^byte_selects_0\,
      byte_selects_1 => \^byte_selects_1\,
      op1(1 downto 0) => op1(1 downto 0)
    );
low_addr_i_INST: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6_2__parameterized4\
     port map (
      EX_Op2 => EX_Op2,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      low_addr_i_0 => low_addr_i_0,
      low_addr_i_1 => low_addr_i_1,
      op1(1 downto 0) => op1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Cache_Interface__parameterized1\ is
  port (
    M_AXI_DC_WVALID : out STD_LOGIC;
    new_write_cmd_allowed : out STD_LOGIC;
    Write_Resp_Received : out STD_LOGIC;
    \M_AXI_DC_AWADDR[31]\ : out STD_LOGIC_VECTOR ( 104 downto 0 );
    \Use_XX_Accesses.xx_access_reg\ : out STD_LOGIC;
    Update_Idle_Safe : out STD_LOGIC;
    \Using_New_CacheInterface_for_AXI.write_req_done_hold_reg\ : out STD_LOGIC;
    Write_Done : out STD_LOGIC;
    Read_Req_Granted : out STD_LOGIC;
    write_req0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Write_Cacheline_conflict_reg : out STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Use_XX_Accesses.xx_access_post_reg\ : out STD_LOGIC;
    Write_Strobe_i_reg : out STD_LOGIC;
    \Using_New_CacheInterface_for_AXI.write_req_drop_reg\ : out STD_LOGIC;
    \Using_New_CacheInterface_for_AXI.write_data_done_reg\ : out STD_LOGIC;
    \CacheLine_Cnt_reg[0]\ : out STD_LOGIC;
    \CacheLine_Cnt_reg[1]\ : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Read_Req : in STD_LOGIC;
    Valid_Req_reg : in STD_LOGIC;
    \Use_XX_Accesses.xx_access_reg_0\ : in STD_LOGIC;
    Valid_Req_1st_Cycle_XX : in STD_LOGIC;
    xx_access_post : in STD_LOGIC;
    write_req : in STD_LOGIC;
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    write_req_done_hold : in STD_LOGIC;
    Write_Cacheline_conflict : in STD_LOGIC;
    \Using_New_CacheInterface_for_AXI.write_data_done_reg_0\ : in STD_LOGIC;
    Write_Strobe_i : in STD_LOGIC;
    Valid_Dcache_Access : in STD_LOGIC;
    write_req_drop : in STD_LOGIC;
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_XX_Accesses.cache_updated_allowed_reg\ : in STD_LOGIC;
    CacheLine_Cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    M_AXI_DC_RVALID : in STD_LOGIC;
    \CacheLine_Addr_reg[19]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    write_access_reg : in STD_LOGIC;
    byte_i_reg : in STD_LOGIC_VECTOR ( 33 downto 0 );
    cache_hit : in STD_LOGIC;
    byte_i_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Cache_Interface__parameterized1\ : entity is "Cache_Interface";
end \microblaze_arm_microblaze_0_5_Cache_Interface__parameterized1\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Cache_Interface__parameterized1\ is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I1 : STD_LOGIC;
  signal M_AXI_ARVALID_I0 : STD_LOGIC;
  signal \^m_axi_dc_awaddr[31]\ : STD_LOGIC_VECTOR ( 104 downto 0 );
  signal \^m_axi_dc_wvalid\ : STD_LOGIC;
  signal \^read_req_granted\ : STD_LOGIC;
  signal \^update_idle_safe\ : STD_LOGIC;
  signal \Use_XX_Accesses.xx_access_i_2_n_0\ : STD_LOGIC;
  signal \^use_xx_accesses.xx_data_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_AXI.M_AXI_ARBURST[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.M_AXI_ARVALID_I_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_3\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_2\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_3\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_10\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_2\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_3\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[2]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[3]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[4]_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.first_word_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_fifo_mem_reg[15][4]_srl16_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr_reg__0\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Write_Data_Valid : STD_LOGIC;
  signal \^write_done\ : STD_LOGIC;
  signal allow_aw_write : STD_LOGIC;
  signal \aw_w_fifo_almost_empty__2\ : STD_LOGIC;
  signal convert_Burst : STD_LOGIC;
  signal convert_Kind : STD_LOGIC;
  signal convert_Low_Addr : STD_LOGIC_VECTOR ( 28 to 29 );
  signal convert_Strobe : STD_LOGIC_VECTOR ( 0 to 3 );
  signal first_word : STD_LOGIC;
  signal last_outstanding_write : STD_LOGIC;
  signal \new_write_aw__0\ : STD_LOGIC;
  signal \^new_write_cmd_allowed\ : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  signal pending_write_is_0 : STD_LOGIC;
  signal pending_write_is_1 : STD_LOGIC;
  signal read_data_counter : STD_LOGIC_VECTOR ( 0 to 1 );
  signal w_fifo_exist : STD_LOGIC;
  signal w_fifo_exist_i : STD_LOGIC;
  signal w_read_fifo_addr_0 : STD_LOGIC;
  signal w_read_fifo_addr_1 : STD_LOGIC;
  signal w_read_fifo_addr_2 : STD_LOGIC;
  signal w_read_fifo_addr_3 : STD_LOGIC;
  signal w_read_fifo_addr_i_0 : STD_LOGIC;
  signal w_read_fifo_addr_i_1 : STD_LOGIC;
  signal w_read_fifo_addr_i_2 : STD_LOGIC;
  signal w_read_fifo_addr_i_3 : STD_LOGIC;
  signal write_cacheline_offset : STD_LOGIC_VECTOR ( 0 to 1 );
  signal write_data_stall : STD_LOGIC;
  signal write_req_granted : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CacheLine_Cnt[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Use_XX_Accesses.cache_updated_allowed_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Use_XX_Accesses.xx_access_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Using_AXI.M_AXI_ARBURST[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Using_AXI.M_AXI_ARVALID_I_i_1__0\ : label is "soft_lutpair74";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_2\ : label is "soft_lutpair78";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.pending_write[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.pending_write[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.pending_write[4]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1\ : label is "soft_lutpair69";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1\ : label is "soft_lutpair77";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][4]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.r_fifo_mem_reg[15][4]_srl16_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[0]_i_2__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[0]_i_3__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[3]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of Write_Cacheline_conflict_i_1 : label is "soft_lutpair76";
begin
  ADDRBWRADDR(1 downto 0) <= \^addrbwraddr\(1 downto 0);
  E(0) <= \^e\(0);
  \M_AXI_DC_AWADDR[31]\(104 downto 0) <= \^m_axi_dc_awaddr[31]\(104 downto 0);
  M_AXI_DC_WVALID <= \^m_axi_dc_wvalid\;
  Read_Req_Granted <= \^read_req_granted\;
  Update_Idle_Safe <= \^update_idle_safe\;
  \Use_XX_Accesses.xx_data_reg[31]\(0) <= \^use_xx_accesses.xx_data_reg[31]\(0);
  Write_Done <= \^write_done\;
  new_write_cmd_allowed <= \^new_write_cmd_allowed\;
\CacheLine_Cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => CacheLine_Cnt(1),
      I1 => \^e\(0),
      I2 => \Use_XX_Accesses.cache_updated_allowed_reg\,
      I3 => CacheLine_Cnt(0),
      O => \CacheLine_Cnt_reg[0]\
    );
\CacheLine_Cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Use_XX_Accesses.cache_updated_allowed_reg\,
      I1 => \^e\(0),
      I2 => CacheLine_Cnt(1),
      O => \CacheLine_Cnt_reg[1]\
    );
\Use_XX_Accesses.cache_updated_allowed_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => \^e\(0),
      I1 => \Use_XX_Accesses.cache_updated_allowed_reg\,
      I2 => CacheLine_Cnt(1),
      I3 => CacheLine_Cnt(0),
      O => \^update_idle_safe\
    );
\Use_XX_Accesses.xx_access_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2AEEEA"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_access_reg_0\,
      I1 => \^update_idle_safe\,
      I2 => Valid_Req_1st_Cycle_XX,
      I3 => xx_access_post,
      I4 => Valid_Req_reg,
      I5 => \Use_XX_Accesses.xx_access_i_2_n_0\,
      O => \Use_XX_Accesses.xx_access_reg\
    );
\Use_XX_Accesses.xx_access_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => \^use_xx_accesses.xx_data_reg[31]\(0),
      O => \Use_XX_Accesses.xx_access_i_2_n_0\
    );
\Use_XX_Accesses.xx_access_post_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C50C"
    )
        port map (
      I0 => Valid_Req_reg,
      I1 => xx_access_post,
      I2 => \^update_idle_safe\,
      I3 => Valid_Req_1st_Cycle_XX,
      O => \Use_XX_Accesses.xx_access_post_reg\
    );
\Use_XX_Accesses.xx_valid_data_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_access_reg_0\,
      I1 => M_AXI_DC_RVALID,
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      O => \^use_xx_accesses.xx_data_reg[31]\(0)
    );
\Using_AXI.M_AXI_ARADDR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(10),
      Q => \^m_axi_dc_awaddr[31]\(13),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(11),
      Q => \^m_axi_dc_awaddr[31]\(14),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(12),
      Q => \^m_axi_dc_awaddr[31]\(15),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(13),
      Q => \^m_axi_dc_awaddr[31]\(16),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(14),
      Q => \^m_axi_dc_awaddr[31]\(17),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(15),
      Q => \^m_axi_dc_awaddr[31]\(18),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(16),
      Q => \^m_axi_dc_awaddr[31]\(19),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(17),
      Q => \^m_axi_dc_awaddr[31]\(20),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(18),
      Q => \^m_axi_dc_awaddr[31]\(21),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(19),
      Q => \^m_axi_dc_awaddr[31]\(22),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(20),
      Q => \^m_axi_dc_awaddr[31]\(23),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(21),
      Q => \^m_axi_dc_awaddr[31]\(24),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(22),
      Q => \^m_axi_dc_awaddr[31]\(25),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(23),
      Q => \^m_axi_dc_awaddr[31]\(26),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(24),
      Q => \^m_axi_dc_awaddr[31]\(27),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(25),
      Q => \^m_axi_dc_awaddr[31]\(28),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(26),
      Q => \^m_axi_dc_awaddr[31]\(29),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(27),
      Q => \^m_axi_dc_awaddr[31]\(30),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(28),
      Q => \^m_axi_dc_awaddr[31]\(31),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(29),
      Q => \^m_axi_dc_awaddr[31]\(32),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(2),
      Q => \^m_axi_dc_awaddr[31]\(5),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(30),
      Q => \^m_axi_dc_awaddr[31]\(33),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(31),
      Q => \^m_axi_dc_awaddr[31]\(34),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(3),
      Q => \^m_axi_dc_awaddr[31]\(6),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(4),
      Q => \^m_axi_dc_awaddr[31]\(7),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(5),
      Q => \^m_axi_dc_awaddr[31]\(8),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(6),
      Q => \^m_axi_dc_awaddr[31]\(9),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(7),
      Q => \^m_axi_dc_awaddr[31]\(10),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(8),
      Q => \^m_axi_dc_awaddr[31]\(11),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => \in\(9),
      Q => \^m_axi_dc_awaddr[31]\(12),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARBURST[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => Valid_Dcache_Access,
      I1 => Valid_Req_reg,
      I2 => sync_reset,
      I3 => Read_Req,
      I4 => \^m_axi_dc_awaddr[31]\(2),
      O => \Using_AXI.M_AXI_ARBURST[0]_i_1_n_0\
    );
\Using_AXI.M_AXI_ARBURST[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F300AA"
    )
        port map (
      I0 => \^m_axi_dc_awaddr[31]\(3),
      I1 => Valid_Dcache_Access,
      I2 => Valid_Req_reg,
      I3 => sync_reset,
      I4 => Read_Req,
      O => \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0\
    );
\Using_AXI.M_AXI_ARBURST_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.M_AXI_ARBURST[0]_i_1_n_0\,
      Q => \^m_axi_dc_awaddr[31]\(2),
      R => '0'
    );
\Using_AXI.M_AXI_ARBURST_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0\,
      Q => \^m_axi_dc_awaddr[31]\(3),
      R => '0'
    );
\Using_AXI.M_AXI_ARCACHE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Read_Req,
      Q => \^m_axi_dc_awaddr[31]\(1),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Valid_Req_reg,
      Q => \^m_axi_dc_awaddr[31]\(4),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARVALID_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => M_AXI_ARVALID_I0,
      I1 => M_AXI_DC_ARREADY,
      I2 => \^m_axi_dc_awaddr[31]\(0),
      O => \Using_AXI.M_AXI_ARVALID_I_i_1__0_n_0\
    );
\Using_AXI.M_AXI_ARVALID_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020222020202020"
    )
        port map (
      I0 => Read_Req,
      I1 => \^read_req_granted\,
      I2 => pending_write_is_0,
      I3 => M_AXI_DC_BVALID,
      I4 => write_req_granted,
      I5 => pending_write_is_1,
      O => M_AXI_ARVALID_I0
    );
\Using_AXI.M_AXI_ARVALID_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.M_AXI_ARVALID_I_i_1__0_n_0\,
      Q => \^m_axi_dc_awaddr[31]\(0),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE\: entity work.\microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1\
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE_n_1\,
      sync_reset => sync_reset,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      w_read_fifo_addr_i_3 => w_read_fifo_addr_i_3
    );
\Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3\
     port map (
      I1 => I1,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \^m_axi_dc_wvalid\,
      Write_Data_Valid => Write_Data_Valid,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      w_read_fifo_addr_i_3 => w_read_fifo_addr_i_3
    );
\Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE\: entity work.\microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_25\
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE_n_1\,
      sync_reset => sync_reset,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      w_read_fifo_addr_i_2 => w_read_fifo_addr_i_2
    );
\Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_26\
     port map (
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_3\,
      \Using_FPGA.Native_1\ => \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_3\,
      \Using_FPGA.Native_2\ => \^m_axi_dc_wvalid\,
      Write_Data_Valid => Write_Data_Valid,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_i_2 => w_read_fifo_addr_i_2
    );
\Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE\: entity work.\microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_27\
     port map (
      Clk => Clk,
      I1 => I1,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_3\,
      sync_reset => sync_reset,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      w_read_fifo_addr_i_1 => w_read_fifo_addr_i_1
    );
\Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_28\
     port map (
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_2\ => \^m_axi_dc_wvalid\,
      Write_Data_Valid => Write_Data_Valid,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_i_1 => w_read_fifo_addr_i_1
    );
\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE\: entity work.\microblaze_arm_microblaze_0_5_MB_FDSE__parameterized1_29\
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_2\,
      \Using_FPGA.Native_2\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_3\,
      sync_reset => sync_reset,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_i_0 => w_read_fifo_addr_i_0
    );
\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized3_30\
     port map (
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_2\,
      \Using_FPGA.Native_1\ => \^m_axi_dc_wvalid\,
      \Using_New_CacheInterface_for_AXI.write_data_done_reg\ => \Using_New_CacheInterface_for_AXI.write_data_done_reg_0\,
      Valid_Dcache_Access => Valid_Dcache_Access,
      Write_Data_Valid => Write_Data_Valid,
      Write_Strobe_i => Write_Strobe_i,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_i_0 => w_read_fifo_addr_i_0,
      write_data_stall => write_data_stall
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(31),
      Q => \^m_axi_dc_awaddr[31]\(104)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_req,
      I1 => \^new_write_cmd_allowed\,
      O => write_req_granted
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(21),
      Q => \^m_axi_dc_awaddr[31]\(94)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(20),
      Q => \^m_axi_dc_awaddr[31]\(93)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(19),
      Q => \^m_axi_dc_awaddr[31]\(92)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(18),
      Q => \^m_axi_dc_awaddr[31]\(91)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(17),
      Q => \^m_axi_dc_awaddr[31]\(90)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(16),
      Q => \^m_axi_dc_awaddr[31]\(89)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(15),
      Q => \^m_axi_dc_awaddr[31]\(88)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(14),
      Q => \^m_axi_dc_awaddr[31]\(87)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(13),
      Q => \^m_axi_dc_awaddr[31]\(86)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(12),
      Q => \^m_axi_dc_awaddr[31]\(85)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(30),
      Q => \^m_axi_dc_awaddr[31]\(103)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(11),
      Q => \^m_axi_dc_awaddr[31]\(84)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(10),
      Q => \^m_axi_dc_awaddr[31]\(83)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(9),
      Q => \^m_axi_dc_awaddr[31]\(82)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(8),
      Q => \^m_axi_dc_awaddr[31]\(81)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(7),
      Q => \^m_axi_dc_awaddr[31]\(80)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(6),
      Q => \^m_axi_dc_awaddr[31]\(79)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(5),
      Q => \^m_axi_dc_awaddr[31]\(78)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(4),
      Q => \^m_axi_dc_awaddr[31]\(77)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(3),
      Q => \^m_axi_dc_awaddr[31]\(76)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(2),
      Q => \^m_axi_dc_awaddr[31]\(75)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(29),
      Q => \^m_axi_dc_awaddr[31]\(102)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(1),
      Q => \^m_axi_dc_awaddr[31]\(74)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(0),
      Q => \^m_axi_dc_awaddr[31]\(73)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(28),
      Q => \^m_axi_dc_awaddr[31]\(101)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(27),
      Q => \^m_axi_dc_awaddr[31]\(100)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(26),
      Q => \^m_axi_dc_awaddr[31]\(99)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(25),
      Q => \^m_axi_dc_awaddr[31]\(98)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(24),
      Q => \^m_axi_dc_awaddr[31]\(97)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(23),
      Q => \^m_axi_dc_awaddr[31]\(96)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \in\(22),
      Q => \^m_axi_dc_awaddr[31]\(95)
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^m_axi_dc_awaddr[31]\(72),
      I1 => M_AXI_DC_AWREADY,
      I2 => write_req,
      I3 => \^new_write_cmd_allowed\,
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0\,
      I1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      I3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      I4 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => M_AXI_DC_AWREADY,
      I1 => \^m_axi_dc_awaddr[31]\(72),
      I2 => \^new_write_cmd_allowed\,
      I3 => write_req,
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AFFBF0040"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_DC_AWREADY,
      I2 => \^m_axi_dc_awaddr[31]\(72),
      I3 => write_req_granted,
      I4 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      I5 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_DC_AWREADY,
      I2 => \^m_axi_dc_awaddr[31]\(72),
      I3 => \^new_write_cmd_allowed\,
      I4 => write_req,
      I5 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB0B0B0"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2_n_0\,
      I1 => M_AXI_DC_AWREADY,
      I2 => \^m_axi_dc_awaddr[31]\(72),
      I3 => \^new_write_cmd_allowed\,
      I4 => write_req,
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      I1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      I3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1_n_0\,
      Q => \^m_axi_dc_awaddr[31]\(72),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70F0F0F0"
    )
        port map (
      I0 => \aw_w_fifo_almost_empty__2\,
      I1 => \^m_axi_dc_awaddr[31]\(35),
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      I3 => w_fifo_exist,
      I4 => M_AXI_DC_WREADY,
      I5 => write_req_granted,
      O => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      I1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      I2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      I3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      O => \aw_w_fifo_almost_empty__2\
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => byte_i_reg_0(3),
      Q => convert_Strobe(0)
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => byte_i_reg_0(2),
      Q => convert_Strobe(1)
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => byte_i_reg_0(1),
      Q => convert_Strobe(2)
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => byte_i_reg_0(0),
      Q => convert_Strobe(3)
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      O => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_10\,
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_1\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_10\,
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_2\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_10\,
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_3\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_10\,
      D => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.exist_bit_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE
     port map (
      Clk => Clk,
      D(2) => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_1\,
      D(1) => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_2\,
      D(0) => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_3\,
      E(0) => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_10\,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \M_AXI_DC_WSTRB[3]\(4 downto 0) => \^m_axi_dc_awaddr[31]\(39 downto 35),
      M_AXI_DC_WVALID => \^m_axi_dc_wvalid\,
      Q(3) => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      Q(2) => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      Q(1) => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      Q(0) => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\ => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg\ => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12\,
      \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(3 downto 0) => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(4 downto 1),
      \Using_AXI.Use_AXI_Write.write_data_stall_i_reg\ => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11\,
      Write_Data_Valid => Write_Data_Valid,
      allow_aw_write => allow_aw_write,
      \out\(3) => convert_Strobe(0),
      \out\(2) => convert_Strobe(1),
      \out\(1) => convert_Strobe(2),
      \out\(0) => convert_Strobe(3),
      sync_reset => sync_reset,
      w_fifo_exist => w_fifo_exist,
      w_fifo_exist_i => w_fifo_exist_i,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      write_cacheline_offset(0 to 1) => write_cacheline_offset(0 to 1),
      write_data_stall => write_data_stall,
      write_req_granted => write_req_granted
    );
\Using_AXI.Use_AXI_Write.exist_bit_LUT\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized5\
     port map (
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \^m_axi_dc_wvalid\,
      Write_Data_Valid => Write_Data_Valid,
      w_fifo_exist => w_fifo_exist,
      w_fifo_exist_i => w_fifo_exist_i
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3FFFFFFBFFFFFF"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0\,
      I1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      I2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      I4 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      I5 => \new_write_aw__0\,
      O => allow_aw_write
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^new_write_cmd_allowed\,
      I1 => write_req,
      I2 => M_AXI_DC_AWREADY,
      I3 => \^m_axi_dc_awaddr[31]\(72),
      O => \new_write_aw__0\
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12\,
      Q => \^new_write_cmd_allowed\,
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      O => \Using_AXI.Use_AXI_Write.pending_write[0]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6A95559595"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I1 => \^new_write_cmd_allowed\,
      I2 => write_req,
      I3 => pending_write_is_0,
      I4 => M_AXI_DC_BVALID,
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      O => \Using_AXI.Use_AXI_Write.pending_write[1]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F778088EAEE1511"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I1 => write_req_granted,
      I2 => pending_write_is_0,
      I3 => M_AXI_DC_BVALID,
      I4 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      O => \Using_AXI.Use_AXI_Write.pending_write[2]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_61_out,
      I1 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I2 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      I3 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(3),
      I4 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      O => \Using_AXI.Use_AXI_Write.pending_write[3]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => write_req,
      I1 => \^new_write_cmd_allowed\,
      I2 => M_AXI_DC_BVALID,
      I3 => pending_write_is_0,
      O => last_outstanding_write
    );
\Using_AXI.Use_AXI_Write.pending_write[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      I1 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I2 => p_61_out,
      I3 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      I4 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(4),
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(3),
      O => \Using_AXI.Use_AXI_Write.pending_write[4]_i_2_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \^new_write_cmd_allowed\,
      I1 => write_req,
      I2 => pending_write_is_0,
      I3 => M_AXI_DC_BVALID,
      O => p_61_out
    );
\Using_AXI.Use_AXI_Write.pending_write_is_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => pending_write_is_1,
      I1 => M_AXI_DC_BVALID,
      I2 => pending_write_is_0,
      I3 => write_req,
      I4 => \^new_write_cmd_allowed\,
      O => \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write_is_0_reg\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1_n_0\,
      Q => pending_write_is_0,
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_is_1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000006"
    )
        port map (
      I0 => p_61_out,
      I1 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      I2 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      I3 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I4 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(3),
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(4),
      O => \Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write_is_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0\,
      Q => pending_write_is_1,
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[0]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[1]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[2]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[3]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(3),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[4]_i_2_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(4),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(33),
      Q => \^m_axi_dc_awaddr[31]\(71)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(23),
      Q => \^m_axi_dc_awaddr[31]\(61)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(22),
      Q => \^m_axi_dc_awaddr[31]\(60)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(21),
      Q => \^m_axi_dc_awaddr[31]\(59)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(20),
      Q => \^m_axi_dc_awaddr[31]\(58)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(19),
      Q => \^m_axi_dc_awaddr[31]\(57)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(18),
      Q => \^m_axi_dc_awaddr[31]\(56)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(17),
      Q => \^m_axi_dc_awaddr[31]\(55)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(16),
      Q => \^m_axi_dc_awaddr[31]\(54)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(15),
      Q => \^m_axi_dc_awaddr[31]\(53)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(14),
      Q => \^m_axi_dc_awaddr[31]\(52)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(32),
      Q => \^m_axi_dc_awaddr[31]\(70)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(13),
      Q => \^m_axi_dc_awaddr[31]\(51)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(12),
      Q => \^m_axi_dc_awaddr[31]\(50)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(11),
      Q => \^m_axi_dc_awaddr[31]\(49)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(10),
      Q => \^m_axi_dc_awaddr[31]\(48)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(9),
      Q => \^m_axi_dc_awaddr[31]\(47)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(8),
      Q => \^m_axi_dc_awaddr[31]\(46)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(7),
      Q => \^m_axi_dc_awaddr[31]\(45)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(6),
      Q => \^m_axi_dc_awaddr[31]\(44)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(5),
      Q => \^m_axi_dc_awaddr[31]\(43)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(4),
      Q => \^m_axi_dc_awaddr[31]\(42)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(31),
      Q => \^m_axi_dc_awaddr[31]\(69)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(3),
      Q => \^m_axi_dc_awaddr[31]\(41)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(2),
      Q => \^m_axi_dc_awaddr[31]\(40)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(30),
      Q => \^m_axi_dc_awaddr[31]\(68)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(29),
      Q => \^m_axi_dc_awaddr[31]\(67)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(28),
      Q => \^m_axi_dc_awaddr[31]\(66)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(27),
      Q => \^m_axi_dc_awaddr[31]\(65)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(26),
      Q => \^m_axi_dc_awaddr[31]\(64)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(25),
      Q => \^m_axi_dc_awaddr[31]\(63)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => byte_i_reg(24),
      Q => \^m_axi_dc_awaddr[31]\(62)
    );
\Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => write_cacheline_offset(0),
      I1 => w_fifo_exist,
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      I3 => sync_reset,
      O => \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => write_cacheline_offset(1),
      I1 => w_fifo_exist,
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      I3 => sync_reset,
      O => \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0\,
      Q => write_cacheline_offset(0),
      R => '0'
    );
\Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1_n_0\,
      Q => write_cacheline_offset(1),
      R => '0'
    );
\Using_AXI.Use_AXI_Write.write_data_stall_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11\,
      Q => write_data_stall,
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.write_resp_received_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => pending_write_is_0,
      I1 => \^new_write_cmd_allowed\,
      I2 => write_req,
      O => \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.write_resp_received_i_reg\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1_n_0\,
      Q => Write_Resp_Received,
      S => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.first_word_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => first_word,
      I1 => \^e\(0),
      I2 => M_AXI_DC_RLAST,
      I3 => sync_reset,
      O => \Using_AXI.Use_Read_Data_Active.first_word_i_1__0_n_0\
    );
\Using_AXI.Use_Read_Data_Active.first_word_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_Read_Data_Active.first_word_i_1__0_n_0\,
      Q => first_word,
      R => '0'
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6000"
    )
        port map (
      I0 => \^addrbwraddr\(0),
      I1 => \^addrbwraddr\(1),
      I2 => \^e\(0),
      I3 => convert_Burst,
      I4 => read_data_counter(0),
      O => \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFFFFFF7F000000"
    )
        port map (
      I0 => convert_Kind,
      I1 => first_word,
      I2 => convert_Low_Addr(29),
      I3 => \^e\(0),
      I4 => convert_Burst,
      I5 => read_data_counter(1),
      O => \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0\,
      Q => read_data_counter(0),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1_n_0\,
      Q => read_data_counter(1),
      R => sync_reset
    );
\Using_AXI.r_fifo_mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => \^read_req_granted\,
      CLK => Clk,
      D => '1',
      Q => convert_Kind
    );
\Using_AXI.r_fifo_mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => \^read_req_granted\,
      CLK => Clk,
      D => \^m_axi_dc_awaddr[31]\(6),
      Q => convert_Low_Addr(28)
    );
\Using_AXI.r_fifo_mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => \^read_req_granted\,
      CLK => Clk,
      D => \^m_axi_dc_awaddr[31]\(5),
      Q => convert_Low_Addr(29)
    );
\Using_AXI.r_fifo_mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => \^read_req_granted\,
      CLK => Clk,
      D => \Using_AXI.r_fifo_mem_reg[15][4]_srl16_i_2_n_0\,
      Q => convert_Burst
    );
\Using_AXI.r_fifo_mem_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_dc_awaddr[31]\(0),
      I1 => M_AXI_DC_ARREADY,
      O => \^read_req_granted\
    );
\Using_AXI.r_fifo_mem_reg[15][4]_srl16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Valid_Req_reg,
      I1 => Valid_Dcache_Access,
      O => \Using_AXI.r_fifo_mem_reg[15][4]_srl16_i_2_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^e\(0),
      I1 => M_AXI_DC_RLAST,
      I2 => \^m_axi_dc_awaddr[31]\(0),
      I3 => M_AXI_DC_ARREADY,
      O => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr[0]_i_3__0_n_0\,
      I1 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      O => \Using_AXI.r_read_fifo_addr[0]_i_2__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => M_AXI_DC_RLAST,
      I1 => \^e\(0),
      I2 => M_AXI_DC_ARREADY,
      I3 => \^m_axi_dc_awaddr[31]\(0),
      O => \Using_AXI.r_read_fifo_addr[0]_i_3__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AFFBF0040"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_DC_RLAST,
      I2 => \^e\(0),
      I3 => \^read_req_granted\,
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.r_read_fifo_addr[1]_i_1__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_DC_RLAST,
      I2 => \^e\(0),
      I3 => M_AXI_DC_ARREADY,
      I4 => \^m_axi_dc_awaddr[31]\(0),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.r_read_fifo_addr[2]_i_1__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      O => \Using_AXI.r_read_fifo_addr[3]_i_1__0_n_0\
    );
\Using_AXI.r_read_fifo_addr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\,
      D => \Using_AXI.r_read_fifo_addr[0]_i_2__0_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\,
      D => \Using_AXI.r_read_fifo_addr[1]_i_1__0_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\,
      D => \Using_AXI.r_read_fifo_addr[2]_i_1__0_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\,
      D => \Using_AXI.r_read_fifo_addr[3]_i_1__0_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      S => sync_reset
    );
\Using_FPGA.Native_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^addrbwraddr\(1),
      I2 => \^addrbwraddr\(0),
      I3 => Q(3),
      O => DIBDI(4)
    );
\Using_FPGA.Native_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^addrbwraddr\(0),
      I2 => \^addrbwraddr\(1),
      I3 => Q(2),
      O => DIBDI(3)
    );
\Using_FPGA.Native_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^addrbwraddr\(1),
      I2 => \^addrbwraddr\(0),
      I3 => Q(1),
      O => DIBDI(2)
    );
\Using_FPGA.Native_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^addrbwraddr\(1),
      I2 => \^addrbwraddr\(0),
      I3 => Q(0),
      O => DIBDI(1)
    );
\Using_FPGA.Native_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA00000000"
    )
        port map (
      I0 => M_AXI_DC_RVALID,
      I1 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I5 => \Use_XX_Accesses.cache_updated_allowed_reg\,
      O => DIBDI(0)
    );
\Using_FPGA.Native_i_1__118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \CacheLine_Addr_reg[19]\(8),
      I1 => \Using_FPGA.Native_0\(8),
      I2 => \^e\(0),
      O => \Using_FPGA.Native\(8)
    );
\Using_FPGA.Native_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540554055400000"
    )
        port map (
      I0 => Write_Cacheline_conflict,
      I1 => \^new_write_cmd_allowed\,
      I2 => write_req,
      I3 => write_req_done_hold,
      I4 => Write_Data_Valid,
      I5 => \Using_New_CacheInterface_for_AXI.write_data_done_reg_0\,
      O => \^write_done\
    );
\Using_FPGA.Native_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => convert_Low_Addr(28),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(0),
      O => \^addrbwraddr\(1)
    );
\Using_FPGA.Native_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => convert_Low_Addr(29),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(1),
      O => \^addrbwraddr\(0)
    );
\Using_FPGA.Native_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \CacheLine_Addr_reg[19]\(7),
      I1 => \Using_FPGA.Native_0\(7),
      I2 => \^e\(0),
      O => \Using_FPGA.Native\(7)
    );
\Using_FPGA.Native_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \CacheLine_Addr_reg[19]\(6),
      I1 => \Using_FPGA.Native_0\(6),
      I2 => \^e\(0),
      O => \Using_FPGA.Native\(6)
    );
\Using_FPGA.Native_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \CacheLine_Addr_reg[19]\(5),
      I1 => \Using_FPGA.Native_0\(5),
      I2 => \^e\(0),
      O => \Using_FPGA.Native\(5)
    );
\Using_FPGA.Native_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \CacheLine_Addr_reg[19]\(4),
      I1 => \Using_FPGA.Native_0\(4),
      I2 => \^e\(0),
      O => \Using_FPGA.Native\(4)
    );
\Using_FPGA.Native_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \CacheLine_Addr_reg[19]\(3),
      I1 => \Using_FPGA.Native_0\(3),
      I2 => \^e\(0),
      O => \Using_FPGA.Native\(3)
    );
\Using_FPGA.Native_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \CacheLine_Addr_reg[19]\(2),
      I1 => \Using_FPGA.Native_0\(2),
      I2 => \^e\(0),
      O => \Using_FPGA.Native\(2)
    );
\Using_FPGA.Native_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \CacheLine_Addr_reg[19]\(1),
      I1 => \Using_FPGA.Native_0\(1),
      I2 => \^e\(0),
      O => \Using_FPGA.Native\(1)
    );
\Using_FPGA.Native_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \CacheLine_Addr_reg[19]\(0),
      I1 => \Using_FPGA.Native_0\(0),
      I2 => \^e\(0),
      O => \Using_FPGA.Native\(0)
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I1 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I4 => M_AXI_DC_RVALID,
      O => \^e\(0)
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAABBAAABBBBBBB"
    )
        port map (
      I0 => Q(3),
      I1 => \^addrbwraddr\(0),
      I2 => convert_Low_Addr(28),
      I3 => first_word,
      I4 => convert_Kind,
      I5 => read_data_counter(0),
      O => D(3)
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFABFFFAAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => convert_Low_Addr(28),
      I2 => first_word,
      I3 => convert_Kind,
      I4 => read_data_counter(0),
      I5 => \^addrbwraddr\(0),
      O => D(2)
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAABBBAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \^addrbwraddr\(0),
      I2 => convert_Low_Addr(28),
      I3 => first_word,
      I4 => convert_Kind,
      I5 => read_data_counter(0),
      O => D(1)
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAEEEAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^addrbwraddr\(0),
      I2 => convert_Low_Addr(28),
      I3 => first_word,
      I4 => convert_Kind,
      I5 => read_data_counter(0),
      O => D(0)
    );
\Using_New_CacheInterface_for_AXI.write_data_done_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
        port map (
      I0 => \Using_New_CacheInterface_for_AXI.write_data_done_reg_0\,
      I1 => Write_Strobe_i,
      I2 => Valid_Dcache_Access,
      I3 => write_data_stall,
      I4 => cache_hit,
      I5 => sync_reset,
      O => \Using_New_CacheInterface_for_AXI.write_data_done_reg\
    );
\Using_New_CacheInterface_for_AXI.write_req_done_hold_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EEEA"
    )
        port map (
      I0 => write_req_done_hold,
      I1 => write_req_granted,
      I2 => write_data_stall,
      I3 => Write_Cacheline_conflict,
      I4 => \^write_done\,
      I5 => sync_reset,
      O => \Using_New_CacheInterface_for_AXI.write_req_done_hold_reg\
    );
\Using_New_CacheInterface_for_AXI.write_req_drop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => \^new_write_cmd_allowed\,
      I1 => write_req,
      I2 => write_req_drop,
      I3 => cache_hit,
      I4 => sync_reset,
      O => \Using_New_CacheInterface_for_AXI.write_req_drop_reg\
    );
\Using_New_CacheInterface_for_AXI.write_req_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => Write_Strobe_i,
      I1 => Valid_Dcache_Access,
      I2 => write_req_drop,
      I3 => write_req,
      I4 => \^new_write_cmd_allowed\,
      O => write_req0
    );
Write_Cacheline_conflict_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^update_idle_safe\,
      I1 => Write_Strobe_i,
      I2 => CO(0),
      I3 => sync_reset,
      O => Write_Cacheline_conflict_reg
    );
Write_Strobe_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => write_access_reg,
      I1 => byte_i_reg(0),
      I2 => byte_i_reg(1),
      I3 => sync_reset,
      I4 => \^write_done\,
      O => Write_Strobe_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MSR_Reg_Bit is
  port (
    \trace_msr_reg_i_reg[7]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MSR_Reg_Bit : entity is "MSR_Reg_Bit";
end microblaze_arm_microblaze_0_5_MSR_Reg_Bit;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MSR_Reg_Bit is
begin
MSR_I: entity work.microblaze_arm_microblaze_0_5_MB_FDRSE_871
     port map (
      Clk => Clk,
      MTSMSR_Write => MTSMSR_Write,
      Op1_Logic => Op1_Logic,
      sync_reset => sync_reset,
      \trace_msr_reg_i_reg[7]\ => \trace_msr_reg_i_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MSR_Reg_Bit_863 is
  port (
    \trace_msr_reg_i_reg[9]\ : out STD_LOGIC;
    valid_Req_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    icache_ready : in STD_LOGIC;
    valid_Req : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MSR_Reg_Bit_863 : entity is "MSR_Reg_Bit";
end microblaze_arm_microblaze_0_5_MSR_Reg_Bit_863;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MSR_Reg_Bit_863 is
begin
MSR_I: entity work.microblaze_arm_microblaze_0_5_MB_FDRSE_870
     port map (
      Clk => Clk,
      MTSMSR_Write => MTSMSR_Write,
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      icache_ready => icache_ready,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_msr_reg_i_reg[9]\ => \trace_msr_reg_i_reg[9]\,
      valid_Req => valid_Req,
      valid_Req_reg => valid_Req_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MSR_Reg_Bit_864 is
  port (
    \trace_msr_reg_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MSR_Reg_Bit_864 : entity is "MSR_Reg_Bit";
end microblaze_arm_microblaze_0_5_MSR_Reg_Bit_864;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MSR_Reg_Bit_864 is
begin
MSR_I: entity work.microblaze_arm_microblaze_0_5_MB_FDRSE_869
     port map (
      Clk => Clk,
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg\,
      \Using_FPGA.set_BIP_I_reg\ => \Using_FPGA.set_BIP_I_reg\,
      \trace_msr_reg_i_reg[11]\(0) => \trace_msr_reg_i_reg[11]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MSR_Reg_Bit_865 is
  port (
    \trace_msr_reg_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MSR_Reg_Bit_865 : entity is "MSR_Reg_Bit";
end microblaze_arm_microblaze_0_5_MSR_Reg_Bit_865;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MSR_Reg_Bit_865 is
begin
MSR_I: entity work.microblaze_arm_microblaze_0_5_MB_FDRSE_868
     port map (
      Clk => Clk,
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \trace_msr_reg_i_reg[12]\(0) => \trace_msr_reg_i_reg[12]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MSR_Reg_Bit_866 is
  port (
    \trace_msr_reg_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MSR_Reg_Bit_866 : entity is "MSR_Reg_Bit";
end microblaze_arm_microblaze_0_5_MSR_Reg_Bit_866;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MSR_Reg_Bit_866 is
begin
MSR_I: entity work.microblaze_arm_microblaze_0_5_MB_FDRSE_867
     port map (
      Clk => Clk,
      MTSMSR_Write => MTSMSR_Write,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      sync_reset => sync_reset,
      \trace_msr_reg_i_reg[13]\(0) => \trace_msr_reg_i_reg[13]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Operand_Select_Bit is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_9 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_4 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Operand_Select_Bit : entity is "Operand_Select_Bit";
end microblaze_arm_microblaze_0_5_Operand_Select_Bit;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Operand_Select_Bit is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_795
     port map (
      EX_Result(0) => EX_Result(0),
      I3_4 => I3_4,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_796
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_797
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_798
     port map (
      Clk => Clk,
      D_9 => D_9,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Operand_Select_Bit_724 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_7 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_8 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Operand_Select_Bit_724 : entity is "Operand_Select_Bit";
end microblaze_arm_microblaze_0_5_Operand_Select_Bit_724;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Operand_Select_Bit_724 is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_791
     port map (
      EX_Result(0) => EX_Result(0),
      I3_8 => I3_8,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_792
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_793
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_794
     port map (
      Clk => Clk,
      D_7 => D_7,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Operand_Select_Bit_725 is
  port (
    Shifted : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    Op2 : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_2 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_1 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Operand_Select_Bit_725 : entity is "Operand_Select_Bit";
end microblaze_arm_microblaze_0_5_Operand_Select_Bit_725;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Operand_Select_Bit_725 is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_775
     port map (
      EX_Result(0) => EX_Result(0),
      I3_1 => I3_1,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_776
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_777
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_778
     port map (
      Clk => Clk,
      D_2 => D_2,
      Op2 => Op2,
      of_PipeRun => of_PipeRun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Operand_Select_Bit_727 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_1 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Operand_Select_Bit_727 : entity is "Operand_Select_Bit";
end microblaze_arm_microblaze_0_5_Operand_Select_Bit_727;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Operand_Select_Bit_727 is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_767
     port map (
      EX_Result(0) => EX_Result(0),
      I3_0 => I3_0,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_768
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_769
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_770
     port map (
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\ => \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\,
      Clk => Clk,
      D_1 => D_1,
      of_PipeRun => of_PipeRun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Operand_Select_Bit_728 is
  port (
    Op1_Logic : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    EX_Op2 : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Operand_Select_Bit_728 : entity is "Operand_Select_Bit";
end microblaze_arm_microblaze_0_5_Operand_Select_Bit_728;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Operand_Select_Bit_728 is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_763
     port map (
      EX_Result(0) => EX_Result(0),
      I3 => I3,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_764
     port map (
      Clk => Clk,
      Op1_Logic => Op1_Logic,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_765
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_766
     port map (
      Clk => Clk,
      D_0 => D_0,
      EX_Op2 => EX_Op2,
      of_PipeRun => of_PipeRun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_23 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_855
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_856
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_857
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_858
     port map (
      Clk => Clk,
      D_23 => D_23,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_711\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_22 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_711\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_711\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_711\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_851
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_852
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_853
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_854
     port map (
      Clk => Clk,
      D_22 => D_22,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_712\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_21 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_712\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_712\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_712\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_847
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_848
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_849
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_850
     port map (
      Clk => Clk,
      D_21 => D_21,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_713\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_20 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_713\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_713\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_713\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_843
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_844
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_845
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_846
     port map (
      Clk => Clk,
      D_20 => D_20,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_714\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_19 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_714\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_714\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_714\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_839
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_840
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_841
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_842
     port map (
      Clk => Clk,
      D_19 => D_19,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_715\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_18 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_715\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_715\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_715\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_835
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_836
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_837
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_838
     port map (
      Clk => Clk,
      D_18 => D_18,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_719\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_32 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_719\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_719\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_719\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_815
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_816
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_817
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_818
     port map (
      Clk => Clk,
      D_32 => D_32,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_726\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_31 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_726\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_726\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_726\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_771
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_772
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_773
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_774
     port map (
      Clk => Clk,
      D_31 => D_31,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_729\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_30 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_729\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_729\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_729\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_759
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_760
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_761
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_762
     port map (
      Clk => Clk,
      D_30 => D_30,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_730\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_29 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_730\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_730\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_730\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_755
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_756
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_757
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_758
     port map (
      Clk => Clk,
      D_29 => D_29,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_731\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_28 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_731\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_731\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_731\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_751
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_752
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_753
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_754
     port map (
      Clk => Clk,
      D_28 => D_28,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_732\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_27 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_732\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_732\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_732\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_747
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_748
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_749
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_750
     port map (
      Clk => Clk,
      D_27 => D_27,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_733\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_26 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Logic_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_733\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_733\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_733\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_743
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_744
     port map (
      Clk => Clk,
      Shift_Logic_Res => Shift_Logic_Res,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_745
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_746
     port map (
      Clk => Clk,
      D_26 => D_26,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_734\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_25 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_734\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_734\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_734\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_739
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_740
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_741
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_742
     port map (
      Clk => Clk,
      D_25 => D_25,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_735\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_24 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_735\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_735\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_735\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_736
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_737
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_738
     port map (
      Clk => Clk,
      D_24 => D_24,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized12\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_33 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_6 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    compare_Instr : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized12\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized12\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized12\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
  signal \^op2_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  op2_C(0) <= \^op2_c\(0);
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_859
     port map (
      EX_Result(0) => EX_Result(0),
      I3_6 => I3_6,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_860
     port map (
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\ => \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\,
      Clk => Clk,
      S => S,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      compare_Instr => compare_Instr,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      op2_C(0) => \^op2_c\(0),
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_861
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_862
     port map (
      Clk => Clk,
      D_33 => D_33,
      of_PipeRun => of_PipeRun,
      op2_C(0) => \^op2_c\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized2\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\ : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_3 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_2 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized2\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized2\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized2\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_779
     port map (
      EX_Result(0) => EX_Result(0),
      I3_2 => I3_2,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_780
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_781
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_782
     port map (
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\ => \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\,
      Clk => Clk,
      D_3 => D_3,
      of_PipeRun => of_PipeRun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized4\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_4 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_5 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized4\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized4\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized4\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_783
     port map (
      EX_Result(0) => EX_Result(0),
      I3_5 => I3_5,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_784
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_785
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_786
     port map (
      Clk => Clk,
      D_4 => D_4,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized6\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_6 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    I3_3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized6\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized6\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized6\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Both_PC_and_MSR.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_787
     port map (
      EX_Result(0) => EX_Result(0),
      I3_3 => I3_3,
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_788
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_789
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_790
     port map (
      Clk => Clk,
      D_6 => D_6,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sext : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_17 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    sext8 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_831
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_832
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      Sext => Sext,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      sext16 => sext16,
      sext8 => sext8,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_833
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_834
     port map (
      Clk => Clk,
      D_17 => D_17,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_716\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_16 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_716\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_716\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_716\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_827
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_828
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_829
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_830
     port map (
      Clk => Clk,
      D_16 => D_16,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_717\ is
  port (
    op1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_15 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_717\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_717\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_717\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_823
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_824
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1(0) => op1(0),
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_825
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_826
     port map (
      Clk => Clk,
      D_15 => D_15,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_718\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_14 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_718\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_718\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_718\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_819
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_820
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_821
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_822
     port map (
      Clk => Clk,
      D_14 => D_14,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_720\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_13 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_720\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_720\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_720\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_811
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_812
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_813
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_814
     port map (
      Clk => Clk,
      D_13 => D_13,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_721\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_12 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_721\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_721\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_721\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_807
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_808
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_809
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_810
     port map (
      Clk => Clk,
      D_12 => D_12,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_722\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_11 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_722\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_722\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_722\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_803
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_804
     port map (
      Clk => Clk,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_805
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_806
     port map (
      Clk => Clk,
      D_11 => D_11,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_723\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_10 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_SPR : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_723\ : entity is "Operand_Select_Bit";
end \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_723\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_723\ is
  signal op1_I : STD_LOGIC;
  signal op1_Reg : STD_LOGIC;
begin
\Only_PC.Op1_LUT6\: entity work.microblaze_arm_microblaze_0_5_MB_LUT6_2_799
     port map (
      Address(0) => Address(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      op1_I => op1_I,
      op1_Reg => op1_Reg,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1
    );
Op1_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_800
     port map (
      Clk => Clk,
      Op1_Logic => Op1_Logic,
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      of_PipeRun => of_PipeRun,
      op1_I => op1_I,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
Op1_Reg_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_801
     port map (
      Clk => Clk,
      of_PipeRun => of_PipeRun,
      op1_Reg => op1_Reg,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
Op2_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_802
     port map (
      Clk => Clk,
      D_10 => D_10,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_PC_Bit is
  port (
    I3_4 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \Instr_Addr[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_PC_Bit : entity is "PC_Bit";
end microblaze_arm_microblaze_0_5_PC_Bit;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_PC_Bit is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[30]\(0) <= \^instr_addr[30]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_567
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_568\
     port map (
      \Instr_Addr[30]\(0) => \^instr_addr[30]\(0),
      O => pc_Sum,
      \in\(0) => \in\(0),
      jump => jump
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_569
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[30]\(0) => \trace_pc_i_reg[30]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_570
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3_4 => I3_4,
      IReady => IReady,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      opsel1_PC => opsel1_PC,
      pc_I => pc_I
    );
\Reset_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_571
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[30]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_572\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_PC_Bit_514 is
  port (
    LO : out STD_LOGIC;
    \Instr_Addr[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_PC_Bit_514 : entity is "PC_Bit";
end microblaze_arm_microblaze_0_5_PC_Bit_514;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_PC_Bit_514 is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[31]\(0) <= \^instr_addr[31]\(0);
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_561
     port map (
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_562\
     port map (
      \Instr_Addr[31]\(0) => \^instr_addr[31]\(0),
      O => pc_Sum,
      \in\(0) => \in\(0),
      jump => jump
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_563
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[31]\(0) => \trace_pc_i_reg[31]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_564
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
\Reset_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_565
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[31]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_566\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2\ is
  port (
    I3 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Instr_Addr : out STD_LOGIC;
    \trace_pc_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    O : in STD_LOGIC;
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  Instr_Addr <= \^instr_addr\;
  lopt_1 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_705
     port map (
      LO => LO,
      lopt => lopt,
      pc_Sum => pc_Sum,
      xor_Sum => xor_Sum
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_706\
     port map (
      Instr_Addr => \^instr_addr\,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(0),
      O => O,
      Q(0) => Q(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg,
      pc_Sum => pc_Sum
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_707
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[0]\(0) => \trace_pc_i_reg[0]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_708
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3 => I3,
      IReady => IReady,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      opsel1_PC => opsel1_PC,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_709\
     port map (
      pc_I => pc_I,
      xor_Sum => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_710
     port map (
      Clk => Clk,
      Instr_Addr => \^instr_addr\,
      PC_Write => PC_Write,
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_492\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_492\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_492\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_492\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[10]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[10]\(0) <= \^instr_addr[10]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_699
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_700\
     port map (
      \Instr_Addr[10]\(0) => \^instr_addr[10]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[10]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[10]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_701
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[10]\(0) => \trace_pc_i_reg[10]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_702
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_703\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_704
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[10]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_493\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_493\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_493\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_493\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[11]\(0) <= \^instr_addr[11]\(0);
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_693
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_694\
     port map (
      \Instr_Addr[11]\(0) => \^instr_addr[11]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[11]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[11]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_695
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[11]\(0) => \trace_pc_i_reg[11]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_696
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_697\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_698
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[11]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_494\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_494\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_494\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_494\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[12]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[12]\(0) <= \^instr_addr[12]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_687
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_688\
     port map (
      \Instr_Addr[12]\(0) => \^instr_addr[12]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[12]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[12]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_689
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[12]\(0) => \trace_pc_i_reg[12]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_690
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_691\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_692
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[12]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_495\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_495\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_495\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_495\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[13]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[13]\(0) <= \^instr_addr[13]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_681
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_682\
     port map (
      \Instr_Addr[13]\(0) => \^instr_addr[13]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[13]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[13]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_683
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[13]\(0) => \trace_pc_i_reg[13]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_684
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_685\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_686
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[13]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_496\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_496\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_496\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_496\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[14]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[14]\(0) <= \^instr_addr[14]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_675
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_676\
     port map (
      \Instr_Addr[14]\(0) => \^instr_addr[14]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[14]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[14]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_677
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[14]\(0) => \trace_pc_i_reg[14]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_678
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_679\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_680
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[14]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_497\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_497\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_497\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_497\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[15]\(0) <= \^instr_addr[15]\(0);
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_669
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_670\
     port map (
      \Instr_Addr[15]\(0) => \^instr_addr[15]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[15]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[15]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_671
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[15]\(0) => \trace_pc_i_reg[15]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_672
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_673\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_674
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[15]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_498\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_498\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_498\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_498\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[16]\(0) <= \^instr_addr[16]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_663
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_664\
     port map (
      \Instr_Addr[16]\(0) => \^instr_addr[16]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[16]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[16]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_665
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[16]\(0) => \trace_pc_i_reg[16]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_666
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_667\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_668
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[16]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_499\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_499\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_499\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_499\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[17]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[17]\(0) <= \^instr_addr[17]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_657
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_658\
     port map (
      \Instr_Addr[17]\(0) => \^instr_addr[17]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[17]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[17]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_659
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[17]\(0) => \trace_pc_i_reg[17]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_660
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_661\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_662
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[17]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_500\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_500\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_500\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_500\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[18]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[18]\(0) <= \^instr_addr[18]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_651
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_652\
     port map (
      \Instr_Addr[18]\(0) => \^instr_addr[18]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[18]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[18]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_653
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[18]\(0) => \trace_pc_i_reg[18]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_654
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_655\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_656
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[18]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_501\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_501\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_501\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_501\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[19]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[19]\(0) <= \^instr_addr[19]\(0);
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_645
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_646\
     port map (
      \Instr_Addr[19]\(0) => \^instr_addr[19]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_647
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[19]\(0) => \trace_pc_i_reg[19]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_648
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_649\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_650
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[19]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_502\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Instr_Addr : out STD_LOGIC;
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_502\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_502\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_502\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  Instr_Addr <= \^instr_addr\;
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_639
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_640\
     port map (
      Instr_Addr => \^instr_addr\,
      \Not_Using_TLBS.instr_Addr_1_reg[1]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[1]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_641
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[1]\(0) => \trace_pc_i_reg[1]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_642
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_643\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_644
     port map (
      Clk => Clk,
      Instr_Addr => \^instr_addr\,
      PC_Write => PC_Write,
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_503\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_503\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_503\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_503\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[20]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[20]\(0) <= \^instr_addr[20]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_633
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_634\
     port map (
      \Instr_Addr[20]\(0) => \^instr_addr[20]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_635
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[20]\(0) => \trace_pc_i_reg[20]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_636
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_637\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_638
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[20]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_504\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_504\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_504\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_504\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[21]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[21]\(0) <= \^instr_addr[21]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_627
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_628\
     port map (
      \Instr_Addr[21]\(0) => \^instr_addr[21]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_629
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[21]\(0) => \trace_pc_i_reg[21]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_630
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_631\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_632
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[21]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_505\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_505\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_505\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_505\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[22]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[22]\(0) <= \^instr_addr[22]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_621
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_622\
     port map (
      \Instr_Addr[22]\(0) => \^instr_addr[22]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_623
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[22]\(0) => \trace_pc_i_reg[22]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_624
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_625\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_626
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[22]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_506\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_506\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_506\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_506\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[23]\(0) <= \^instr_addr[23]\(0);
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_615
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_616\
     port map (
      \Instr_Addr[23]\(0) => \^instr_addr[23]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_617
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[23]\(0) => \trace_pc_i_reg[23]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_618
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_619\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_620
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[23]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_507\ is
  port (
    I3_0 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    \trace_pc_i_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_507\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_507\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_507\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[24]\(0) <= \^instr_addr[24]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_609
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_610\
     port map (
      \Instr_Addr[24]\(0) => \^instr_addr[24]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_611
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[24]\(0) => \trace_pc_i_reg[24]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_612
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3_0 => I3_0,
      IReady => IReady,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      opsel1_PC => opsel1_PC,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_613\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_614
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[24]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_508\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_508\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_508\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_508\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[25]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[25]\(0) <= \^instr_addr[25]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_603
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_604\
     port map (
      \Instr_Addr[25]\(0) => \^instr_addr[25]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_605
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[25]\(0) => \trace_pc_i_reg[25]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_606
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_607\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_608
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[25]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_509\ is
  port (
    I3_1 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    \trace_pc_i_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_PC : in STD_LOGIC;
    ICache_Enabled : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_509\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_509\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_509\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[26]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[26]\(0) <= \^instr_addr[26]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_597
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_598\
     port map (
      \Instr_Addr[26]\(0) => \^instr_addr[26]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_599
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[26]\(0) => \trace_pc_i_reg[26]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_600
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3_1 => I3_1,
      ICache_Enabled => ICache_Enabled,
      IReady => IReady,
      opsel1_PC => opsel1_PC,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_601\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_602
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[26]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_510\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_510\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_510\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_510\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[27]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[27]\(0) <= \^instr_addr[27]\(0);
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_591
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_592\
     port map (
      \Instr_Addr[27]\(0) => \^instr_addr[27]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_593
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[27]\(0) => \trace_pc_i_reg[27]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_594
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_595\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_596
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[27]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_511\ is
  port (
    I3_2 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    \trace_pc_i_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_511\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_511\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_511\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[28]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[28]\(0) <= \^instr_addr[28]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_585
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_586\
     port map (
      \Instr_Addr[28]\(0) => \^instr_addr[28]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_587
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[28]\(0) => \trace_pc_i_reg[28]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_588
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3_2 => I3_2,
      IReady => IReady,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(0),
      opsel1_PC => opsel1_PC,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_589\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_590
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[28]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_512\ is
  port (
    I3_3 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    \trace_pc_i_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_512\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_512\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_512\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[29]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_1\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[29]\(0) <= \^instr_addr[29]\(0);
  \^lopt_1\ <= lopt_2;
  lopt_1 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_579
     port map (
      Carry_Out => Carry_Out,
      DI => DI,
      O => pc_Sum,
      S => xor_Sum,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_580\
     port map (
      \Instr_Addr[29]\(0) => \^instr_addr[29]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_581
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[29]\(0) => \trace_pc_i_reg[29]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_582
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3_3 => I3_3,
      IReady => IReady,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_0\(0),
      opsel1_PC => opsel1_PC,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_583\
     port map (
      DI => DI,
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_584
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[29]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_513\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Instr_Addr : out STD_LOGIC;
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_513\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_513\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_513\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  Instr_Addr <= \^instr_addr\;
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_573
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_574\
     port map (
      Instr_Addr => \^instr_addr\,
      \Not_Using_TLBS.instr_Addr_1_reg[2]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[2]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_575
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[2]\(0) => \trace_pc_i_reg[2]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_576
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_577\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_578
     port map (
      Clk => Clk,
      Instr_Addr => \^instr_addr\,
      PC_Write => PC_Write,
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_515\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Instr_Addr : out STD_LOGIC;
    valid_Req_reg : out STD_LOGIC;
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    EX_Result : in STD_LOGIC;
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : out STD_LOGIC;
    lopt_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_515\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_515\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_515\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  Instr_Addr <= \^instr_addr\;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_555
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_556\
     port map (
      EX_Result => EX_Result,
      \Instr_Addr[3]\ => \^instr_addr\,
      \Not_Using_TLBS.instr_Addr_1_reg[3]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[3]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg,
      valid_Req_reg => valid_Req_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_557
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[3]\(0) => \trace_pc_i_reg[3]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_558
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_559\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_560
     port map (
      Clk => Clk,
      Instr_Addr => \^instr_addr\,
      PC_Write => PC_Write,
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_516\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_516\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_516\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_516\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[4]\(0) <= \^instr_addr[4]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_549
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_550\
     port map (
      \Instr_Addr[4]\(0) => \^instr_addr[4]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[4]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[4]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_551
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[4]\(0) => \trace_pc_i_reg[4]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_552
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_553\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_554
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[4]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_517\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_517\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_517\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_517\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[5]\(0) <= \^instr_addr[5]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_543
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_544\
     port map (
      \Instr_Addr[5]\(0) => \^instr_addr[5]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[5]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[5]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_545
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[5]\(0) => \trace_pc_i_reg[5]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_546
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_547\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_548
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[5]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_518\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_518\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_518\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_518\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[6]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[6]\(0) <= \^instr_addr[6]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_537
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_538\
     port map (
      \Instr_Addr[6]\(0) => \^instr_addr[6]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[6]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[6]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_539
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[6]\(0) => \trace_pc_i_reg[6]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_540
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_541\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_542
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[6]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_519\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_519\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_519\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_519\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[7]\(0) <= \^instr_addr[7]\(0);
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_531
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_532\
     port map (
      \Instr_Addr[7]\(0) => \^instr_addr[7]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[7]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[7]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_533
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[7]\(0) => \trace_pc_i_reg[7]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_534
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_535\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_536
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[7]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_520\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    LO : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_520\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_520\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_520\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[8]\(0) <= \^instr_addr[8]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_525
     port map (
      Carry_Out => Carry_Out,
      LO => LO,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23_526\
     port map (
      \Instr_Addr[8]\(0) => \^instr_addr[8]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[8]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[8]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE_527
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[8]\(0) => \trace_pc_i_reg[8]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_528
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21_529\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_530
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[8]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_521\ is
  port (
    \Not_Using_TLBS.instr_Addr_1_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Instr_Addr[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_Out : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_pc_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    Carry_In : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_521\ : entity is "PC_Bit";
end \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_521\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_521\ is
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^instr_addr[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal pc_I : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
begin
  Address(0) <= \^address\(0);
  \Instr_Addr[9]\(0) <= \^instr_addr[9]\(0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= xor_Sum;
MUXCY_XOR_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_522
     port map (
      Carry_In => Carry_In,
      Carry_Out => Carry_Out,
      O => pc_Sum,
      S => xor_Sum,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
NewPC_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized23\
     port map (
      \Instr_Addr[9]\(0) => \^instr_addr[9]\(0),
      \Not_Using_TLBS.instr_Addr_1_reg[9]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[9]\(0),
      O => pc_Sum,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg
    );
PC_EX_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FDE
     port map (
      Address(0) => \^address\(0),
      Clk => Clk,
      OF_PipeRun => OF_PipeRun,
      \trace_pc_i_reg[9]\(0) => \trace_pc_i_reg[9]\(0)
    );
PC_OF_Buffer: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_523
     port map (
      Address(0) => \^address\(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      pc_I => pc_I
    );
SUM_I: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized21\
     port map (
      S => xor_Sum,
      pc_I => pc_I
    );
\Set_DFF.PC_IF_DFF\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE_524
     port map (
      Clk => Clk,
      PC_Write => PC_Write,
      \Using_FPGA.Native_0\(0) => \^instr_addr[9]\(0),
      pc_I => pc_I,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_PreFetch_Buffer is
  port (
    of_Valid_Raw : out STD_LOGIC;
    instr_OF : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \write_Addr_I_reg[3]\ : out STD_LOGIC;
    \write_Addr_I_reg[3]_0\ : out STD_LOGIC;
    \write_Addr_I_reg[3]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \instr_EX_i_reg[22]\ : out STD_LOGIC;
    \instr_EX_i_reg[23]\ : out STD_LOGIC;
    \instr_EX_i_reg[24]\ : out STD_LOGIC;
    \instr_EX_i_reg[25]\ : out STD_LOGIC;
    \instr_EX_i_reg[26]\ : out STD_LOGIC;
    \instr_EX_i_reg[27]\ : out STD_LOGIC;
    Unsigned_Op_reg : out STD_LOGIC;
    inHibit_EX_reg : out STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : out STD_LOGIC;
    write_Reg_reg : out STD_LOGIC;
    mtsmsr_write_i_reg : out STD_LOGIC;
    mbar_hold_I_reg : out STD_LOGIC;
    DI : out STD_LOGIC;
    buffer_Full : out STD_LOGIC;
    mul_Executing0 : out STD_LOGIC;
    mbar_first : out STD_LOGIC;
    wdc_first : out STD_LOGIC;
    wic_first : out STD_LOGIC;
    of_mbar_decode : out STD_LOGIC;
    ex_Valid_reg : out STD_LOGIC;
    S : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_Reg2__4\ : out STD_LOGIC;
    jump2_I_reg : out STD_LOGIC;
    wdc_first0 : out STD_LOGIC;
    wic_first0 : out STD_LOGIC;
    mbar_is_sleep0 : out STD_LOGIC;
    Reverse_Mem_Access0 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    use_Reg_Neg_S_i19_out : out STD_LOGIC;
    use_Reg_Neg_DI_i17_out : out STD_LOGIC;
    Reg_Test_Equal_i : out STD_LOGIC;
    Reg_Test_Equal_N_i4_out : out STD_LOGIC;
    I3 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I3_0 : out STD_LOGIC;
    I3_1 : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    force_Val1_i18_out : out STD_LOGIC;
    force1_i20_out : out STD_LOGIC;
    D_2 : out STD_LOGIC;
    D_3 : out STD_LOGIC;
    D_4 : out STD_LOGIC;
    D_5 : out STD_LOGIC;
    D_6 : out STD_LOGIC;
    D_7 : out STD_LOGIC;
    D_8 : out STD_LOGIC;
    D_9 : out STD_LOGIC;
    D_10 : out STD_LOGIC;
    D_11 : out STD_LOGIC;
    D_12 : out STD_LOGIC;
    D_13 : out STD_LOGIC;
    D_14 : out STD_LOGIC;
    D_15 : out STD_LOGIC;
    D_16 : out STD_LOGIC;
    D_17 : out STD_LOGIC;
    D_18 : out STD_LOGIC;
    D_19 : out STD_LOGIC;
    D_20 : out STD_LOGIC;
    D_21 : out STD_LOGIC;
    D_22 : out STD_LOGIC;
    D_23 : out STD_LOGIC;
    D_24 : out STD_LOGIC;
    D_25 : out STD_LOGIC;
    D_26 : out STD_LOGIC;
    D_27 : out STD_LOGIC;
    D_28 : out STD_LOGIC;
    D_29 : out STD_LOGIC;
    D_30 : out STD_LOGIC;
    D_31 : out STD_LOGIC;
    D_32 : out STD_LOGIC;
    D_33 : out STD_LOGIC;
    write_Carry_I_reg : out STD_LOGIC;
    write_Carry_I0 : out STD_LOGIC;
    SWAP_BYTE_Instr_reg : out STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg\ : out STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg_0\ : out STD_LOGIC;
    select_ALU_Carry_reg : out STD_LOGIC;
    is_lwx_I1 : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    is_swx_I1 : out STD_LOGIC;
    writing_reg : out STD_LOGIC;
    Compare_Instr_reg : out STD_LOGIC;
    reset_BIP_I : out STD_LOGIC;
    nonvalid_IFetch_n_reg : out STD_LOGIC;
    d_AS_I_reg : out STD_LOGIC;
    doublet_i_reg : out STD_LOGIC;
    byte_i_reg : out STD_LOGIC;
    SWAP_Instr_reg : out STD_LOGIC;
    Sext16_reg : out STD_LOGIC;
    Sext8_reg : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    doublet_Read_i_reg : out STD_LOGIC;
    quadlet_Read_i_reg : out STD_LOGIC;
    Sign_Extend_reg : out STD_LOGIC;
    R : in STD_LOGIC;
    Clk : in STD_LOGIC;
    CI : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    S_0 : in STD_LOGIC;
    inHibit_EX_reg_0 : in STD_LOGIC;
    mul_Executing_reg : in STD_LOGIC;
    \inHibit_EX_Rst__0\ : in STD_LOGIC;
    set_BIP_I : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    write_Reg_reg_0 : in STD_LOGIC;
    mtsmsr_write_i_reg_0 : in STD_LOGIC;
    mbar_hold_I_reg_0 : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC;
    missed_IFetch : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    ex_Valid_reg_0 : in STD_LOGIC;
    mbar_first_reg : in STD_LOGIC;
    \sleep_i2__2\ : in STD_LOGIC;
    ex_first_cycle_reg : in STD_LOGIC;
    inHibit_EX_reg_1 : in STD_LOGIC;
    complete_dready : in STD_LOGIC;
    load_Store_i_reg : in STD_LOGIC;
    jump2_I_reg_0 : in STD_LOGIC;
    of_Pause_reg : in STD_LOGIC;
    jump_Carry2 : in STD_LOGIC;
    inHibit_EX_reg_2 : in STD_LOGIC;
    wdc_first_reg : in STD_LOGIC;
    dcache_read_idle : in STD_LOGIC;
    wic_first_reg : in STD_LOGIC;
    icache_read_idle : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Size_17to32.imm_Reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    using_Imm_reg : in STD_LOGIC;
    \instr_EX_i_reg[1]\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_1\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_2\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_3\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_4\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_5\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_6\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_7\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_8\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_9\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_10\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_11\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_12\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_13\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_14\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_15\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \instr_EX_i_reg[6]\ : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dbg_brki_hit : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    complete_iready : in STD_LOGIC;
    \missed_IFetch0__0\ : in STD_LOGIC;
    nonvalid_IFetch_n_reg_0 : in STD_LOGIC;
    of_Pause_reg_0 : in STD_LOGIC;
    doublet_i_reg_0 : in STD_LOGIC;
    byte_i_reg_0 : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    Sext16_reg_0 : in STD_LOGIC;
    Sext8_reg_0 : in STD_LOGIC;
    doublet_Read : in STD_LOGIC;
    quadlet_Read : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_PreFetch_Buffer : entity is "PreFetch_Buffer";
end microblaze_arm_microblaze_0_5_PreFetch_Buffer;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_PreFetch_Buffer is
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal D_0 : STD_LOGIC;
  signal \PreFetch_Buffers[11].SRL16E_I_n_2\ : STD_LOGIC;
  signal \PreFetch_Buffers[24].SRL16E_I_n_2\ : STD_LOGIC;
  signal \PreFetch_Buffers[29].SRL16E_I_n_3\ : STD_LOGIC;
  signal \PreFetch_Buffers[2].SRL16E_I_n_1\ : STD_LOGIC;
  signal \PreFetch_Buffers[2].SRL16E_I_n_2\ : STD_LOGIC;
  signal \PreFetch_Buffers[4].SRL16E_I_n_8\ : STD_LOGIC;
  signal \^unsigned_op_reg\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal buffer_Addr_Carry_1 : STD_LOGIC;
  signal buffer_Addr_Carry_2 : STD_LOGIC;
  signal buffer_Addr_S_I_0 : STD_LOGIC;
  signal buffer_Addr_S_I_1 : STD_LOGIC;
  signal buffer_Addr_S_I_2 : STD_LOGIC;
  signal byte_i : STD_LOGIC;
  signal \force_Val2_n_i3__4\ : STD_LOGIC;
  signal \^instr_ex_i_reg[22]\ : STD_LOGIC;
  signal \^instr_ex_i_reg[23]\ : STD_LOGIC;
  signal \^instr_ex_i_reg[25]\ : STD_LOGIC;
  signal \^instr_ex_i_reg[26]\ : STD_LOGIC;
  signal \^instr_of\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal lopt_2 : STD_LOGIC;
  signal of_Imm180 : STD_LOGIC;
  signal \^of_valid_raw\ : STD_LOGIC;
  signal opsel2_Imm : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal \^wdc_first\ : STD_LOGIC;
  signal \^wic_first\ : STD_LOGIC;
  signal \wic_first2__2\ : STD_LOGIC;
  signal \^write_addr_i_reg[3]\ : STD_LOGIC;
  signal \^write_addr_i_reg[3]_0\ : STD_LOGIC;
  signal \^write_addr_i_reg[3]_1\ : STD_LOGIC;
  signal \^write_reg2__4\ : STD_LOGIC;
  signal \write_Reg7__1\ : STD_LOGIC;
begin
  D(13 downto 0) <= \^d\(13 downto 0);
  Unsigned_Op_reg <= \^unsigned_op_reg\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \instr_EX_i_reg[22]\ <= \^instr_ex_i_reg[22]\;
  \instr_EX_i_reg[23]\ <= \^instr_ex_i_reg[23]\;
  \instr_EX_i_reg[25]\ <= \^instr_ex_i_reg[25]\;
  \instr_EX_i_reg[26]\ <= \^instr_ex_i_reg[26]\;
  instr_OF(10 downto 0) <= \^instr_of\(10 downto 0);
  of_Valid_Raw <= \^of_valid_raw\;
  wdc_first <= \^wdc_first\;
  wic_first <= \^wic_first\;
  \write_Addr_I_reg[3]\ <= \^write_addr_i_reg[3]\;
  \write_Addr_I_reg[3]_0\ <= \^write_addr_i_reg[3]_0\;
  \write_Addr_I_reg[3]_1\ <= \^write_addr_i_reg[3]_1\;
  \write_Reg2__4\ <= \^write_reg2__4\;
\Buffer_DFFs[1].FDS_I\: entity work.microblaze_arm_microblaze_0_5_MB_FDS
     port map (
      Clk => Clk,
      R => R,
      \Using_FPGA.Native_0\ => \^of_valid_raw\,
      buffer_Addr_S_I_2 => buffer_Addr_S_I_2,
      buffer_Full => buffer_Full,
      \write_Addr_I_reg[3]\ => \^write_addr_i_reg[3]_1\
    );
\Buffer_DFFs[1].MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY
     port map (
      LO => buffer_Addr_Carry_2,
      S_0 => S_0,
      buffer_Addr_S_I_2 => buffer_Addr_S_I_2,
      lopt => lopt_2
    );
\Buffer_DFFs[2].FDS_I\: entity work.microblaze_arm_microblaze_0_5_MB_FDS_108
     port map (
      Clk => Clk,
      O => buffer_Addr_S_I_1,
      R => R,
      \write_Addr_I_reg[3]\ => \^write_addr_i_reg[3]_0\
    );
\Buffer_DFFs[2].MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_109
     port map (
      LO => buffer_Addr_Carry_2,
      O => buffer_Addr_S_I_1,
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_0\ => buffer_Addr_Carry_1,
      lopt => lopt_2,
      lopt_1 => S_0,
      mul_Executing_reg => mul_Executing_reg
    );
\Buffer_DFFs[3].FDS_I\: entity work.microblaze_arm_microblaze_0_5_MB_FDS_110
     port map (
      Clk => Clk,
      O => buffer_Addr_S_I_0,
      R => R,
      \write_Addr_I_reg[3]\ => \^write_addr_i_reg[3]\
    );
\Buffer_DFFs[3].MUXCY_XOR_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_XORCY_111
     port map (
      CI => CI,
      LO => buffer_Addr_Carry_1,
      O => buffer_Addr_S_I_0,
      \Using_FPGA.Native\ => \Using_FPGA.Native_7\,
      lopt => lopt,
      lopt_1 => lopt_1,
      mul_Executing_reg => mul_Executing_reg
    );
\PreFetch_Buffers[0].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_of\(6),
      \Using_FPGA.Native_3\ => \^instr_of\(8),
      \Using_FPGA.Native_4\ => \^instr_of\(5),
      \Using_FPGA.Native_5\ => \^instr_of\(9),
      \Using_FPGA.Native_6\ => \^instr_of\(7),
      \Using_FPGA.Native_7\ => \^instr_of\(1),
      \instr_EX_i_reg[0]\ => \^instr_of\(10),
      is_swx_I1 => is_swx_I1,
      mux_Instr_Read(0) => mux_Instr_Read(0),
      reset_BIP_I => reset_BIP_I,
      select_ALU_Carry_reg => select_ALU_Carry_reg,
      writing_reg => writing_reg
    );
\PreFetch_Buffers[10].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_112
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      mux_Instr_Read(0) => mux_Instr_Read(10),
      \write_Addr_I_reg[4]\ => \^instr_of\(0)
    );
\PreFetch_Buffers[11].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_113
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^d\(11),
      \Using_FPGA.Native_3\ => \^d\(12),
      \Using_FPGA.Native_4\ => \^instr_of\(5),
      \Using_FPGA.Native_5\ => \^instr_of\(4),
      \Using_FPGA.Native_6\ => \^instr_of\(7),
      \Using_FPGA.Native_7\ => \^instr_of\(6),
      \Using_FPGA.set_BIP_I_reg\ => \Using_FPGA.set_BIP_I_reg\,
      inHibit_EX_reg => \PreFetch_Buffers[11].SRL16E_I_n_2\,
      inHibit_EX_reg_0 => inHibit_EX_reg_2,
      \instr_EX_i_reg[11]\ => \^d\(13),
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(11),
      p_18_in => p_18_in,
      set_BIP_I => set_BIP_I,
      sync_reset => sync_reset
    );
\PreFetch_Buffers[12].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_114
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_2\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_3\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_4\ => \^instr_of\(5),
      \Using_FPGA.Native_5\ => \^instr_of\(9),
      \Using_FPGA.Native_6\ => \^instr_of\(10),
      \instr_EX_i_reg[12]\ => \^d\(12),
      mux_Instr_Read(0) => mux_Instr_Read(12),
      p_18_in => p_18_in
    );
\PreFetch_Buffers[13].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_115
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \instr_EX_i_reg[13]\ => \^d\(11),
      mux_Instr_Read(0) => mux_Instr_Read(13)
    );
\PreFetch_Buffers[14].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_116
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(10),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \force_Val2_n_i3__4\ => \force_Val2_n_i3__4\,
      mbar_decode_I_reg => mbar_decode_I_reg,
      mbar_hold_I_reg => mbar_hold_I_reg,
      mbar_hold_I_reg_0 => mbar_hold_I_reg_0,
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(14),
      sync_reset => sync_reset
    );
\PreFetch_Buffers[15].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_117
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(9),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      mux_Instr_Read(0) => mux_Instr_Read(15)
    );
\PreFetch_Buffers[16].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_118
     port map (
      CI => CI,
      Clk => Clk,
      D_10 => D_10,
      D_11 => D_11,
      D_12 => D_12,
      D_13 => D_13,
      D_14 => D_14,
      D_15 => D_15,
      D_16 => D_16,
      D_17 => D_17,
      D_18 => D_18,
      D_2 => D_2,
      D_3 => D_3,
      D_4 => D_4,
      D_5 => D_5,
      D_6 => D_6,
      D_7 => D_7,
      D_8 => D_8,
      D_9 => D_9,
      Reg2_Data(0) => Reg2_Data(15),
      \Size_17to32.imm_Reg_reg[0]\(15 downto 0) => \Size_17to32.imm_Reg_reg[0]\(15 downto 0),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \instr_EX_i_reg[16]\ => \^d\(8),
      \instr_EX_i_reg[1]\ => \instr_EX_i_reg[1]\,
      \instr_EX_i_reg[1]_0\ => \instr_EX_i_reg[1]_0\,
      \instr_EX_i_reg[1]_1\ => \instr_EX_i_reg[1]_1\,
      \instr_EX_i_reg[1]_10\ => \instr_EX_i_reg[1]_10\,
      \instr_EX_i_reg[1]_11\ => \instr_EX_i_reg[1]_11\,
      \instr_EX_i_reg[1]_12\ => \instr_EX_i_reg[1]_12\,
      \instr_EX_i_reg[1]_13\ => \instr_EX_i_reg[1]_13\,
      \instr_EX_i_reg[1]_14\ => \instr_EX_i_reg[1]_14\,
      \instr_EX_i_reg[1]_15\(0) => \instr_EX_i_reg[1]_15\(15),
      \instr_EX_i_reg[1]_2\ => \instr_EX_i_reg[1]_2\,
      \instr_EX_i_reg[1]_3\ => \instr_EX_i_reg[1]_3\,
      \instr_EX_i_reg[1]_4\ => \instr_EX_i_reg[1]_4\,
      \instr_EX_i_reg[1]_5\ => \instr_EX_i_reg[1]_5\,
      \instr_EX_i_reg[1]_6\ => \instr_EX_i_reg[1]_6\,
      \instr_EX_i_reg[1]_7\ => \instr_EX_i_reg[1]_7\,
      \instr_EX_i_reg[1]_8\ => \instr_EX_i_reg[1]_8\,
      \instr_EX_i_reg[1]_9\ => \instr_EX_i_reg[1]_9\,
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(16),
      opsel2_Imm => opsel2_Imm,
      using_Imm_reg => using_Imm_reg
    );
\PreFetch_Buffers[17].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_119
     port map (
      CI => CI,
      Clk => Clk,
      D_19 => D_19,
      Reg2_Data(0) => Reg2_Data(14),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \instr_EX_i_reg[17]\ => \^d\(7),
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(14),
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(17),
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[18].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_120
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(6),
      D_20 => D_20,
      Reg2_Data(0) => Reg2_Data(13),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(13),
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(18),
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[19].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_121
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(5),
      D_21 => D_21,
      Reg2_Data(0) => Reg2_Data(12),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(12),
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(19),
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[1].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_122
     port map (
      CI => CI,
      Clk => Clk,
      D(1) => \^d\(10),
      D(0) => \^d\(7),
      \Use_Async_Reset.sync_reset_reg\ => \PreFetch_Buffers[29].SRL16E_I_n_3\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_10\ => \^instr_of\(6),
      \Using_FPGA.Native_11\ => \^instr_ex_i_reg[26]\,
      \Using_FPGA.Native_12\ => \^instr_ex_i_reg[25]\,
      \Using_FPGA.Native_2\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_3\ => \^instr_of\(10),
      \Using_FPGA.Native_4\ => \^d\(11),
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_6\ => \^using_fpga.native\,
      \Using_FPGA.Native_7\ => \^instr_of\(8),
      \Using_FPGA.Native_8\ => \^instr_of\(7),
      \Using_FPGA.Native_9\ => \^instr_of\(5),
      byte_i => byte_i,
      d_AS_I_reg => d_AS_I_reg,
      ex_first_cycle_reg => ex_first_cycle_reg,
      \force_Val2_n_i3__4\ => \force_Val2_n_i3__4\,
      \inHibit_EX_Rst__0\ => \inHibit_EX_Rst__0\,
      inHibit_EX_reg => inHibit_EX_reg,
      inHibit_EX_reg_0 => inHibit_EX_reg_0,
      inHibit_EX_reg_1 => \PreFetch_Buffers[11].SRL16E_I_n_2\,
      inHibit_EX_reg_2 => inHibit_EX_reg_1,
      \instr_EX_i_reg[1]\ => \^instr_of\(9),
      is_lwx_I1 => is_lwx_I1,
      mbar_first => mbar_first,
      mbar_first_reg => mbar_first_reg,
      mul_Executing0 => mul_Executing0,
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(1),
      of_Pause_reg => of_Pause_reg_0,
      of_mbar_decode => of_mbar_decode,
      p_18_in => p_18_in,
      \sleep_i2__2\ => \sleep_i2__2\,
      wdc_first => \^wdc_first\,
      wic_first => \^wic_first\,
      \wic_first2__2\ => \wic_first2__2\,
      write_Carry_I_reg => write_Carry_I_reg,
      \write_Reg2__4\ => \^write_reg2__4\,
      \write_Reg7__1\ => \write_Reg7__1\,
      write_Reg_reg => write_Reg_reg,
      write_Reg_reg_0 => write_Reg_reg_0
    );
\PreFetch_Buffers[20].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_123
     port map (
      \Area_Debug_Control.dbg_brki_hit_reg\ => \Area_Debug_Control.dbg_brki_hit_reg\,
      \Area_Debug_Control.dbg_brki_hit_reg_0\ => \Area_Debug_Control.dbg_brki_hit_reg_0\,
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(4),
      D_22 => D_22,
      Q(0) => Q(0),
      Reg2_Data(0) => Reg2_Data(11),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\(7 downto 5) => \^d\(13 downto 11),
      \Using_FPGA.Native_2\(4 downto 1) => \^d\(8 downto 5),
      \Using_FPGA.Native_2\(0) => \^d\(3),
      \Using_FPGA.Native_3\ => \PreFetch_Buffers[24].SRL16E_I_n_2\,
      \Using_FPGA.Native_4\ => \^instr_ex_i_reg[22]\,
      dbg_brki_hit => dbg_brki_hit,
      \force_Val2_n_i3__4\ => \force_Val2_n_i3__4\,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(11),
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(20),
      of_Imm180 => of_Imm180,
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[21].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_124
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(3),
      D_23 => D_23,
      Reg2_Data(0) => Reg2_Data(10),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(10),
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(21),
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[22].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_125
     port map (
      CI => CI,
      Clk => Clk,
      D_24 => D_24,
      Reg2_Data(0) => Reg2_Data(9),
      Reverse_Mem_Access0 => Reverse_Mem_Access0,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_of\(8),
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(9),
      \instr_EX_i_reg[22]\ => \^instr_ex_i_reg[22]\,
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(22),
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[23].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_126
     port map (
      CI => CI,
      Clk => Clk,
      D_25 => D_25,
      Reg2_Data(0) => Reg2_Data(8),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(8),
      \instr_EX_i_reg[23]\ => \^instr_ex_i_reg[23]\,
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(23),
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[24].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_127
     port map (
      \Area_Debug_Control.dbg_brki_hit_reg\ => \PreFetch_Buffers[24].SRL16E_I_n_2\,
      CI => CI,
      Clk => Clk,
      D_26 => D_26,
      Reg2_Data(0) => Reg2_Data(7),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_ex_i_reg[23]\,
      \Using_FPGA.Native_3\ => \^instr_ex_i_reg[26]\,
      \Using_FPGA.Native_4\ => \^instr_ex_i_reg[25]\,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(7),
      \instr_EX_i_reg[24]\ => \instr_EX_i_reg[24]\,
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(24),
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[25].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_128
     port map (
      CI => CI,
      Clk => Clk,
      D_27 => D_27,
      Reg2_Data(0) => Reg2_Data(6),
      Shift_Oper => Shift_Oper,
      Sign_Extend_reg => Sign_Extend_reg,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_ex_i_reg[26]\,
      \Using_FPGA.Native_3\ => \PreFetch_Buffers[2].SRL16E_I_n_2\,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(6),
      \instr_EX_i_reg[25]\ => \^instr_ex_i_reg[25]\,
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(25),
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[26].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_129
     port map (
      CI => CI,
      Clk => Clk,
      D_28 => D_28,
      Reg2_Data(0) => Reg2_Data(5),
      SWAP_Instr_reg => SWAP_Instr_reg,
      Sext16_reg => Sext16_reg,
      Sext16_reg_0 => Sext16_reg_0,
      \Use_Async_Reset.sync_reset_reg\ => \PreFetch_Buffers[2].SRL16E_I_n_1\,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_ex_i_reg[25]\,
      \Using_FPGA.Native_3\ => \^instr_ex_i_reg[23]\,
      \Using_FPGA.Native_4\ => \^d\(0),
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(5),
      \instr_EX_i_reg[26]\ => \^instr_ex_i_reg[26]\,
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(26),
      opsel2_Imm => opsel2_Imm,
      swap_instr => swap_instr
    );
\PreFetch_Buffers[27].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_130
     port map (
      CI => CI,
      Clk => Clk,
      D_29 => D_29,
      Reg2_Data(0) => Reg2_Data(4),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^d\(1),
      \Using_FPGA.Native_3\ => \^d\(0),
      \Using_FPGA.Native_4\ => \^unsigned_op_reg\,
      \Using_FPGA.Native_5\ => \^d\(2),
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(4),
      \instr_EX_i_reg[27]\ => \instr_EX_i_reg[27]\,
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(27),
      of_Imm180 => of_Imm180,
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[28].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_131
     port map (
      CI => CI,
      Clk => Clk,
      D_30 => D_30,
      Reg2_Data(0) => Reg2_Data(3),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_3\ => \^instr_ex_i_reg[26]\,
      \Using_FPGA.Native_4\ => \^instr_ex_i_reg[25]\,
      icache_read_idle => icache_read_idle,
      inHibit_EX_reg => inHibit_EX_reg_2,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(3),
      \instr_EX_i_reg[28]\ => \^d\(2),
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(28),
      opsel2_Imm => opsel2_Imm,
      wic_first => \^wic_first\,
      wic_first0 => wic_first0,
      \wic_first2__2\ => \wic_first2__2\,
      wic_first_reg => wic_first_reg
    );
\PreFetch_Buffers[29].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_132
     port map (
      CI => CI,
      Clk => Clk,
      D_31 => D_31,
      Reg2_Data(0) => Reg2_Data(2),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_3\ => \^instr_ex_i_reg[26]\,
      \Using_FPGA.Native_4\ => \^instr_ex_i_reg[25]\,
      \Using_FPGA.Native_5\ => \^d\(2),
      dcache_read_idle => dcache_read_idle,
      inHibit_EX_reg => inHibit_EX_reg_2,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(2),
      \instr_EX_i_reg[29]\ => \^d\(1),
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(29),
      opsel2_Imm => opsel2_Imm,
      sync_reset => sync_reset,
      wdc_first => \^wdc_first\,
      wdc_first0 => wdc_first0,
      wdc_first_reg => wdc_first_reg,
      \wic_first2__2\ => \wic_first2__2\,
      write_Reg_reg => \PreFetch_Buffers[29].SRL16E_I_n_3\
    );
\PreFetch_Buffers[2].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_133
     port map (
      CI => CI,
      Clk => Clk,
      SWAP_Instr_reg => \PreFetch_Buffers[2].SRL16E_I_n_1\,
      Sext8_reg => \PreFetch_Buffers[2].SRL16E_I_n_2\,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_of\(9),
      \Using_FPGA.Native_3\ => \PreFetch_Buffers[4].SRL16E_I_n_8\,
      \Using_FPGA.Native_4\ => \^instr_of\(10),
      \Using_FPGA.Native_5\ => \^instr_of\(7),
      \instr_EX_i_reg[2]\ => \^instr_of\(8),
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(2),
      sync_reset => sync_reset
    );
\PreFetch_Buffers[30].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_134
     port map (
      CI => CI,
      Clk => Clk,
      D_32 => D_32,
      Reg2_Data(0) => Reg2_Data(1),
      SWAP_BYTE_Instr_reg => SWAP_BYTE_Instr_reg,
      Unsigned_Op_reg => \^unsigned_op_reg\,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(1),
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mux_Instr_Read(0) => mux_Instr_Read(30),
      opsel2_Imm => opsel2_Imm
    );
\PreFetch_Buffers[31].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_135
     port map (
      CI => CI,
      Clk => Clk,
      Compare_Instr_reg => Compare_Instr_reg,
      D(0) => \^d\(1),
      D_33 => D_33,
      Reg2_Data(0) => Reg2_Data(0),
      Sext8_reg => Sext8_reg,
      Sext8_reg_0 => Sext8_reg_0,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_10\ => \PreFetch_Buffers[2].SRL16E_I_n_2\,
      \Using_FPGA.Native_2\ => \^d\(7),
      \Using_FPGA.Native_3\ => \^instr_of\(10),
      \Using_FPGA.Native_4\ => \^instr_of\(8),
      \Using_FPGA.Native_5\ => \^instr_of\(9),
      \Using_FPGA.Native_6\ => \^instr_ex_i_reg[25]\,
      \Using_FPGA.Native_7\ => \^instr_ex_i_reg[26]\,
      \Using_FPGA.Native_8\ => \^d\(2),
      \Using_FPGA.Native_9\ => \^instr_ex_i_reg[23]\,
      \instr_EX_i_reg[1]\(0) => \instr_EX_i_reg[1]_15\(0),
      \instr_EX_i_reg[31]\ => \^d\(0),
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      mtsmsr_write_i_reg => mtsmsr_write_i_reg,
      mtsmsr_write_i_reg_0 => mtsmsr_write_i_reg_0,
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(31),
      opsel2_Imm => opsel2_Imm,
      sync_reset => sync_reset,
      \write_Reg7__1\ => \write_Reg7__1\
    );
\PreFetch_Buffers[3].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_136
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_of\(5),
      \Using_FPGA.Native_3\ => \^instr_of\(10),
      \Using_FPGA.Native_4\ => \^instr_of\(8),
      \Using_FPGA.Native_5\ => \^instr_of\(6),
      \Using_FPGA.Native_6\ => \^instr_of\(9),
      \instr_EX_i_reg[3]\ => \^instr_of\(7),
      mux_Instr_Read(0) => mux_Instr_Read(3),
      opsel2_Imm => opsel2_Imm,
      write_Carry_I0 => write_Carry_I0
    );
\PreFetch_Buffers[4].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_137
     port map (
      Address(2 downto 0) => Address(2 downto 0),
      CI => CI,
      Clk => Clk,
      I3 => I3,
      I3_0 => I3_0,
      I3_1 => I3_1,
      Reg_Test_Equal_N_i4_out => Reg_Test_Equal_N_i4_out,
      Sext8_reg => \PreFetch_Buffers[4].SRL16E_I_n_8\,
      \Using_FPGA.Native\ => \^using_fpga.native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_10\ => \^instr_of\(5),
      \Using_FPGA.Native_11\ => \^instr_of\(7),
      \Using_FPGA.Native_12\ => \^instr_of\(10),
      \Using_FPGA.Native_13\ => \^instr_of\(9),
      \Using_FPGA.Native_2\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_3\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_4\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_5\ => \^instr_of\(1),
      \Using_FPGA.Native_6\ => \^instr_of\(0),
      \Using_FPGA.Native_7\ => \^instr_of\(2),
      \Using_FPGA.Native_8\ => \^d\(7),
      \Using_FPGA.Native_9\ => \^d\(0),
      byte_i => byte_i,
      doublet_i_reg => doublet_i_reg,
      doublet_i_reg_0 => doublet_i_reg_0,
      \instr_EX_i_reg[4]\ => \^instr_of\(6),
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(4),
      p_18_in => p_18_in,
      sync_reset => sync_reset,
      \write_Reg7__1\ => \write_Reg7__1\
    );
\PreFetch_Buffers[5].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_138
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_of\(6),
      \Using_FPGA.Native_3\ => \^instr_of\(10),
      \Using_FPGA.Native_4\ => \^instr_of\(9),
      byte_i => byte_i,
      byte_i_reg => byte_i_reg,
      byte_i_reg_0 => byte_i_reg_0,
      doublet_Read => doublet_Read,
      doublet_Read_i_reg => doublet_Read_i_reg,
      \instr_EX_i_reg[5]\ => \^instr_of\(5),
      mul_Executing_reg => mul_Executing_reg,
      mux_Instr_Read(0) => mux_Instr_Read(5),
      quadlet_Read => quadlet_Read,
      quadlet_Read_i_reg => quadlet_Read_i_reg,
      sync_reset => sync_reset
    );
\PreFetch_Buffers[6].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_139
     port map (
      CI => CI,
      Clk => Clk,
      D(0) => \^d\(13),
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_of\(7),
      \Using_FPGA.Native_3\ => \^instr_of\(10),
      \Using_FPGA.Native_4\ => \^instr_of\(9),
      \Using_FPGA.Native_5\ => \^instr_of\(8),
      \Using_FPGA.Native_6\ => \^instr_of\(5),
      \Using_FPGA.Native_7\ => \^instr_of\(6),
      inHibit_EX_reg => inHibit_EX_reg_2,
      \instr_EX_i_reg[6]\ => \^instr_of\(4),
      jump2_I_reg => jump2_I_reg,
      mux_Instr_Read(0) => mux_Instr_Read(6)
    );
\PreFetch_Buffers[7].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_140
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\(0) => \^instr_of\(4),
      instr_OF(0) => \^instr_of\(3),
      mbar_is_sleep0 => mbar_is_sleep0,
      mux_Instr_Read(0) => mux_Instr_Read(7)
    );
\PreFetch_Buffers[8].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_141
     port map (
      CI => CI,
      Clk => Clk,
      Reg_Test_Equal_i => Reg_Test_Equal_i,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_of\(1),
      \Using_FPGA.Native_3\ => \^instr_of\(0),
      \Using_FPGA.Native_4\ => \^using_fpga.native\,
      force_Val1_i18_out => force_Val1_i18_out,
      mux_Instr_Read(0) => mux_Instr_Read(8),
      use_Reg_Neg_DI_i17_out => use_Reg_Neg_DI_i17_out,
      \write_Addr_I_reg[2]\ => \^instr_of\(2)
    );
\PreFetch_Buffers[9].SRL16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRL16E_142
     port map (
      CI => CI,
      Clk => Clk,
      \Using_FPGA.Native\ => \^write_addr_i_reg[3]\,
      \Using_FPGA.Native_0\ => \^write_addr_i_reg[3]_0\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      \Using_FPGA.Native_2\ => \^instr_of\(2),
      \Using_FPGA.Native_3\ => \^instr_of\(0),
      \Using_FPGA.Native_4\ => \^using_fpga.native\,
      force1_i20_out => force1_i20_out,
      mux_Instr_Read(0) => mux_Instr_Read(9),
      use_Reg_Neg_S_i19_out => use_Reg_Neg_S_i19_out,
      \write_Addr_I_reg[3]\ => \^instr_of\(1)
    );
of_Valid_early: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => buffer_Addr_S_I_2,
      I1 => buffer_Addr_S_I_1,
      I2 => buffer_Addr_S_I_0,
      O => D_0
    );
of_valid_FDR_I: entity work.microblaze_arm_microblaze_0_5_MB_FDR
     port map (
      Clk => Clk,
      DI => DI,
      D_0 => D_0,
      E(0) => E(0),
      R => R,
      S => S,
      \Size_17to32.imm_Reg_reg[15]\ => \^of_valid_raw\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_1\ => \^write_addr_i_reg[3]_1\,
      complete_dready => complete_dready,
      complete_iready => complete_iready,
      ex_Valid_reg => ex_Valid_reg,
      ex_Valid_reg_0 => ex_Valid_reg_0,
      inHibit_EX_reg => inHibit_EX_reg_0,
      jump2_I_reg => jump2_I_reg_0,
      jump_Carry2 => jump_Carry2,
      load_Store_i_reg => load_Store_i_reg,
      mbar_hold_I_reg => mbar_hold_I_reg_0,
      missed_IFetch => missed_IFetch,
      \missed_IFetch0__0\ => \missed_IFetch0__0\,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg,
      nonvalid_IFetch_n_reg_0 => nonvalid_IFetch_n_reg_0,
      of_Pause_reg => of_Pause_reg,
      \write_Reg2__4\ => \^write_reg2__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_RAM_Module is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Trace_ICache_Rdy_reg : out STD_LOGIC;
    S : out STD_LOGIC;
    Clk : in STD_LOGIC;
    ENB1_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Not_Using_TLBS.instr_Addr_1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_RAM_Module : entity is "RAM_Module";
end microblaze_arm_microblaze_0_5_RAM_Module;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_RAM_Module is
begin
\Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1\: entity work.microblaze_arm_microblaze_0_5_MB_RAMB36
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      Clk => Clk,
      D(8 downto 0) => D(8 downto 0),
      DIBDI(19 downto 0) => DIBDI(19 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      ENB1_out => ENB1_out,
      \Not_Using_TLBS.instr_Addr_1_reg[18]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[18]\(0),
      Q(1 downto 0) => Q(1 downto 0),
      S => S,
      Trace_ICache_Rdy_reg => Trace_ICache_Rdy_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_RAM_Module__parameterized1\ is
  port (
    \instr_EX_i_reg[31]\ : out STD_LOGIC;
    Unsigned_Op_reg : out STD_LOGIC;
    \instr_EX_i_reg[29]\ : out STD_LOGIC;
    \instr_EX_i_reg[28]\ : out STD_LOGIC;
    \instr_EX_i_reg[27]\ : out STD_LOGIC;
    \instr_EX_i_reg[26]\ : out STD_LOGIC;
    \instr_EX_i_reg[25]\ : out STD_LOGIC;
    \instr_EX_i_reg[24]\ : out STD_LOGIC;
    \instr_EX_i_reg[23]\ : out STD_LOGIC;
    \instr_EX_i_reg[22]\ : out STD_LOGIC;
    \instr_EX_i_reg[21]\ : out STD_LOGIC;
    \instr_EX_i_reg[20]\ : out STD_LOGIC;
    \instr_EX_i_reg[19]\ : out STD_LOGIC;
    \instr_EX_i_reg[18]\ : out STD_LOGIC;
    \instr_EX_i_reg[17]\ : out STD_LOGIC;
    \instr_EX_i_reg[16]\ : out STD_LOGIC;
    \instr_EX_i_reg[15]\ : out STD_LOGIC;
    \instr_EX_i_reg[14]\ : out STD_LOGIC;
    \instr_EX_i_reg[13]\ : out STD_LOGIC;
    \instr_EX_i_reg[12]\ : out STD_LOGIC;
    \instr_EX_i_reg[11]\ : out STD_LOGIC;
    \write_Addr_I_reg[4]\ : out STD_LOGIC;
    \write_Addr_I_reg[3]\ : out STD_LOGIC;
    \write_Addr_I_reg[2]\ : out STD_LOGIC;
    \instr_EX_i_reg[7]\ : out STD_LOGIC;
    \instr_EX_i_reg[6]\ : out STD_LOGIC;
    \instr_EX_i_reg[5]\ : out STD_LOGIC;
    \instr_EX_i_reg[4]\ : out STD_LOGIC;
    \instr_EX_i_reg[3]\ : out STD_LOGIC;
    \instr_EX_i_reg[2]\ : out STD_LOGIC;
    \instr_EX_i_reg[1]\ : out STD_LOGIC;
    \instr_EX_i_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \A__0\ : in STD_LOGIC;
    IReady : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    read_stream_valid_reg : in STD_LOGIC;
    Clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 10 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_RAM_Module__parameterized1\ : entity is "RAM_Module";
end \microblaze_arm_microblaze_0_5_RAM_Module__parameterized1\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_RAM_Module__parameterized1\ is
begin
\Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1\: entity work.\microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1\
     port map (
      ADDRB(0 to 10) => ADDRB(0 to 10),
      \A__0\ => \A__0\,
      Clk => Clk,
      D(15 downto 0) => D(31 downto 16),
      E(0) => E(0),
      IReady => IReady,
      Instr(15) => Instr(0),
      Instr(14) => Instr(1),
      Instr(13) => Instr(2),
      Instr(12) => Instr(3),
      Instr(11) => Instr(4),
      Instr(10) => Instr(5),
      Instr(9) => Instr(6),
      Instr(8) => Instr(7),
      Instr(7) => Instr(8),
      Instr(6) => Instr(9),
      Instr(5) => Instr(10),
      Instr(4) => Instr(11),
      Instr(3) => Instr(12),
      Instr(2) => Instr(13),
      Instr(1) => Instr(14),
      Instr(0) => Instr(15),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(0),
      M_AXI_IC_RDATA(15 downto 0) => M_AXI_IC_RDATA(31 downto 16),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\(10 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\(10 downto 0),
      Q(15 downto 0) => Q(31 downto 16),
      \instr_EX_i_reg[0]\ => \instr_EX_i_reg[0]\,
      \instr_EX_i_reg[11]\ => \instr_EX_i_reg[11]\,
      \instr_EX_i_reg[12]\ => \instr_EX_i_reg[12]\,
      \instr_EX_i_reg[13]\ => \instr_EX_i_reg[13]\,
      \instr_EX_i_reg[14]\ => \instr_EX_i_reg[14]\,
      \instr_EX_i_reg[15]\ => \instr_EX_i_reg[15]\,
      \instr_EX_i_reg[1]\ => \instr_EX_i_reg[1]\,
      \instr_EX_i_reg[2]\ => \instr_EX_i_reg[2]\,
      \instr_EX_i_reg[3]\ => \instr_EX_i_reg[3]\,
      \instr_EX_i_reg[4]\ => \instr_EX_i_reg[4]\,
      \instr_EX_i_reg[5]\ => \instr_EX_i_reg[5]\,
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      \instr_EX_i_reg[7]\ => \instr_EX_i_reg[7]\,
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg,
      \write_Addr_I_reg[2]\ => \write_Addr_I_reg[2]\,
      \write_Addr_I_reg[3]\ => \write_Addr_I_reg[3]\,
      \write_Addr_I_reg[4]\ => \write_Addr_I_reg[4]\
    );
\Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1\: entity work.\microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_12\
     port map (
      ADDRB(0 to 10) => ADDRB(0 to 10),
      \A__0\ => \A__0\,
      Clk => Clk,
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      IReady => IReady,
      Instr(15) => Instr(16),
      Instr(14) => Instr(17),
      Instr(13) => Instr(18),
      Instr(12) => Instr(19),
      Instr(11) => Instr(20),
      Instr(10) => Instr(21),
      Instr(9) => Instr(22),
      Instr(8) => Instr(23),
      Instr(7) => Instr(24),
      Instr(6) => Instr(25),
      Instr(5) => Instr(26),
      Instr(4) => Instr(27),
      Instr(3) => Instr(28),
      Instr(2) => Instr(29),
      Instr(1) => Instr(30),
      Instr(0) => Instr(31),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(0),
      M_AXI_IC_RDATA(15 downto 0) => M_AXI_IC_RDATA(15 downto 0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\(10 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\(10 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      Unsigned_Op_reg => Unsigned_Op_reg,
      \instr_EX_i_reg[16]\ => \instr_EX_i_reg[16]\,
      \instr_EX_i_reg[17]\ => \instr_EX_i_reg[17]\,
      \instr_EX_i_reg[18]\ => \instr_EX_i_reg[18]\,
      \instr_EX_i_reg[19]\ => \instr_EX_i_reg[19]\,
      \instr_EX_i_reg[20]\ => \instr_EX_i_reg[20]\,
      \instr_EX_i_reg[21]\ => \instr_EX_i_reg[21]\,
      \instr_EX_i_reg[22]\ => \instr_EX_i_reg[22]\,
      \instr_EX_i_reg[23]\ => \instr_EX_i_reg[23]\,
      \instr_EX_i_reg[24]\ => \instr_EX_i_reg[24]\,
      \instr_EX_i_reg[25]\ => \instr_EX_i_reg[25]\,
      \instr_EX_i_reg[26]\ => \instr_EX_i_reg[26]\,
      \instr_EX_i_reg[27]\ => \instr_EX_i_reg[27]\,
      \instr_EX_i_reg[28]\ => \instr_EX_i_reg[28]\,
      \instr_EX_i_reg[29]\ => \instr_EX_i_reg[29]\,
      \instr_EX_i_reg[31]\ => \instr_EX_i_reg[31]\,
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_RAM_Module__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC;
    \Comp_Carry_Chain[5].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 19 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_RAM_Module__parameterized3\ : entity is "RAM_Module";
end \microblaze_arm_microblaze_0_5_RAM_Module__parameterized3\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_RAM_Module__parameterized3\ is
begin
\Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1\: entity work.microblaze_arm_microblaze_0_5_MB_RAMB36_34
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      Clk => Clk,
      \Comp_Carry_Chain[1].carry_sel_reg\ => \Comp_Carry_Chain[1].carry_sel_reg\,
      \Comp_Carry_Chain[2].carry_sel_reg\ => \Comp_Carry_Chain[2].carry_sel_reg\,
      \Comp_Carry_Chain[3].carry_sel_reg\ => \Comp_Carry_Chain[3].carry_sel_reg\,
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      \Comp_Carry_Chain[5].carry_sel_reg\ => \Comp_Carry_Chain[5].carry_sel_reg\,
      D(8 downto 0) => D(8 downto 0),
      DIBDI(19 downto 0) => DIBDI(19 downto 0),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      Q(14 downto 0) => Q(14 downto 0),
      S => S,
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_RAM_Module__parameterized5\ is
  port (
    extend_Data_Read : out STD_LOGIC_VECTOR ( 0 to 31 );
    Reverse_Mem_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    doublet_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DReady : in STD_LOGIC;
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    \A__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dext_DReady : in STD_LOGIC;
    \WB_DAXI_Read_Data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    byte_i_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 3 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_RAM_Module__parameterized5\ : entity is "RAM_Module";
end \microblaze_arm_microblaze_0_5_RAM_Module__parameterized5\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_RAM_Module__parameterized5\ is
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_16\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_17\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_18\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_19\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_20\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_21\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_22\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_23\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_24\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_25\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_26\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_27\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_28\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_29\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_30\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_31\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_16\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_17\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_18\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_19\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_20\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_21\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_22\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_23\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_24\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_25\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_26\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_27\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_28\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_29\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_30\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_31\ : STD_LOGIC;
begin
\Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1\: entity work.\microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_35\
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      \A__0\ => \A__0\,
      Clk => Clk,
      D(10 downto 0) => D(10 downto 0),
      DReady => DReady,
      Data_Read(15) => Data_Read(0),
      Data_Read(14) => Data_Read(1),
      Data_Read(13) => Data_Read(2),
      Data_Read(12) => Data_Read(3),
      Data_Read(11) => Data_Read(4),
      Data_Read(10) => Data_Read(5),
      Data_Read(9) => Data_Read(6),
      Data_Read(8) => Data_Read(7),
      Data_Read(7) => Data_Read(8),
      Data_Read(6) => Data_Read(9),
      Data_Read(5) => Data_Read(10),
      Data_Read(4) => Data_Read(11),
      Data_Read(3) => Data_Read(12),
      Data_Read(2) => Data_Read(13),
      Data_Read(1) => Data_Read(14),
      Data_Read(0) => Data_Read(15),
      M_AXI_DC_RDATA(15 downto 0) => M_AXI_DC_RDATA(31 downto 16),
      Q(15 downto 0) => Q(31 downto 16),
      \Using_FPGA.Native_0\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_16\,
      \Using_FPGA.Native_1\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_17\,
      \Using_FPGA.Native_10\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_26\,
      \Using_FPGA.Native_11\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_27\,
      \Using_FPGA.Native_12\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_28\,
      \Using_FPGA.Native_13\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_29\,
      \Using_FPGA.Native_14\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_30\,
      \Using_FPGA.Native_15\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_31\,
      \Using_FPGA.Native_16\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_16\,
      \Using_FPGA.Native_17\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_24\,
      \Using_FPGA.Native_18\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_17\,
      \Using_FPGA.Native_19\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_25\,
      \Using_FPGA.Native_2\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_18\,
      \Using_FPGA.Native_20\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_18\,
      \Using_FPGA.Native_21\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_26\,
      \Using_FPGA.Native_22\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_19\,
      \Using_FPGA.Native_23\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_27\,
      \Using_FPGA.Native_24\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_20\,
      \Using_FPGA.Native_25\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_28\,
      \Using_FPGA.Native_26\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_21\,
      \Using_FPGA.Native_27\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_29\,
      \Using_FPGA.Native_28\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_22\,
      \Using_FPGA.Native_29\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_30\,
      \Using_FPGA.Native_3\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_19\,
      \Using_FPGA.Native_30\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_23\,
      \Using_FPGA.Native_31\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_31\,
      \Using_FPGA.Native_4\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_20\,
      \Using_FPGA.Native_5\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_21\,
      \Using_FPGA.Native_6\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_22\,
      \Using_FPGA.Native_7\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_23\,
      \Using_FPGA.Native_8\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_24\,
      \Using_FPGA.Native_9\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_25\,
      \WB_DAXI_Read_Data_reg[0]\(15 downto 0) => \WB_DAXI_Read_Data_reg[0]\(31 downto 16),
      WEA(1) => WEA(0),
      WEA(0) => WEA(1),
      WEB(0) => WEB(0),
      byte_i_reg(15 downto 0) => byte_i_reg(31 downto 16),
      dext_DReady => dext_DReady,
      doublet_i_reg(1 downto 0) => doublet_i_reg(1 downto 0),
      extend_Data_Read(15) => extend_Data_Read(16),
      extend_Data_Read(14) => extend_Data_Read(17),
      extend_Data_Read(13) => extend_Data_Read(18),
      extend_Data_Read(12) => extend_Data_Read(19),
      extend_Data_Read(11) => extend_Data_Read(20),
      extend_Data_Read(10) => extend_Data_Read(21),
      extend_Data_Read(9) => extend_Data_Read(22),
      extend_Data_Read(8) => extend_Data_Read(23),
      extend_Data_Read(7) => extend_Data_Read(24),
      extend_Data_Read(6) => extend_Data_Read(25),
      extend_Data_Read(5) => extend_Data_Read(26),
      extend_Data_Read(4) => extend_Data_Read(27),
      extend_Data_Read(3) => extend_Data_Read(28),
      extend_Data_Read(2) => extend_Data_Read(29),
      extend_Data_Read(1) => extend_Data_Read(30),
      extend_Data_Read(0) => extend_Data_Read(31),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
\Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1\: entity work.\microblaze_arm_microblaze_0_5_MB_RAMB36__parameterized1_36\
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      \A__0\ => \A__0\,
      Clk => Clk,
      D(10 downto 0) => D(10 downto 0),
      DReady => DReady,
      Data_Read(15) => Data_Read(16),
      Data_Read(14) => Data_Read(17),
      Data_Read(13) => Data_Read(18),
      Data_Read(12) => Data_Read(19),
      Data_Read(11) => Data_Read(20),
      Data_Read(10) => Data_Read(21),
      Data_Read(9) => Data_Read(22),
      Data_Read(8) => Data_Read(23),
      Data_Read(7) => Data_Read(24),
      Data_Read(6) => Data_Read(25),
      Data_Read(5) => Data_Read(26),
      Data_Read(4) => Data_Read(27),
      Data_Read(3) => Data_Read(28),
      Data_Read(2) => Data_Read(29),
      Data_Read(1) => Data_Read(30),
      Data_Read(0) => Data_Read(31),
      M_AXI_DC_RDATA(15 downto 0) => M_AXI_DC_RDATA(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      Reverse_Mem_Access_reg(0) => Reverse_Mem_Access_reg(0),
      \Using_FPGA.Native_0\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_16\,
      \Using_FPGA.Native_1\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_17\,
      \Using_FPGA.Native_10\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_26\,
      \Using_FPGA.Native_11\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_27\,
      \Using_FPGA.Native_12\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_28\,
      \Using_FPGA.Native_13\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_29\,
      \Using_FPGA.Native_14\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_30\,
      \Using_FPGA.Native_15\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_31\,
      \Using_FPGA.Native_16\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_17\,
      \Using_FPGA.Native_17\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_19\,
      \Using_FPGA.Native_18\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_21\,
      \Using_FPGA.Native_19\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_23\,
      \Using_FPGA.Native_2\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_18\,
      \Using_FPGA.Native_20\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_25\,
      \Using_FPGA.Native_21\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_27\,
      \Using_FPGA.Native_22\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_29\,
      \Using_FPGA.Native_23\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_31\,
      \Using_FPGA.Native_24\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_16\,
      \Using_FPGA.Native_25\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_18\,
      \Using_FPGA.Native_26\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_20\,
      \Using_FPGA.Native_27\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_22\,
      \Using_FPGA.Native_28\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_24\,
      \Using_FPGA.Native_29\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_26\,
      \Using_FPGA.Native_3\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_19\,
      \Using_FPGA.Native_30\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_28\,
      \Using_FPGA.Native_31\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1_n_30\,
      \Using_FPGA.Native_4\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_20\,
      \Using_FPGA.Native_5\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_21\,
      \Using_FPGA.Native_6\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_22\,
      \Using_FPGA.Native_7\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_23\,
      \Using_FPGA.Native_8\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_24\,
      \Using_FPGA.Native_9\ => \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1_n_25\,
      \WB_DAXI_Read_Data_reg[16]\(15 downto 0) => \WB_DAXI_Read_Data_reg[0]\(15 downto 0),
      WEA(1) => WEA(2),
      WEA(0) => WEA(3),
      WEB(0) => WEB(0),
      byte_i_reg(15 downto 0) => byte_i_reg(15 downto 0),
      dext_DReady => dext_DReady,
      extend_Data_Read(15) => extend_Data_Read(0),
      extend_Data_Read(14) => extend_Data_Read(1),
      extend_Data_Read(13) => extend_Data_Read(2),
      extend_Data_Read(12) => extend_Data_Read(3),
      extend_Data_Read(11) => extend_Data_Read(4),
      extend_Data_Read(10) => extend_Data_Read(5),
      extend_Data_Read(9) => extend_Data_Read(6),
      extend_Data_Read(8) => extend_Data_Read(7),
      extend_Data_Read(7) => extend_Data_Read(8),
      extend_Data_Read(6) => extend_Data_Read(9),
      extend_Data_Read(5) => extend_Data_Read(10),
      extend_Data_Read(4) => extend_Data_Read(11),
      extend_Data_Read(3) => extend_Data_Read(12),
      extend_Data_Read(2) => extend_Data_Read(13),
      extend_Data_Read(1) => extend_Data_Read(14),
      extend_Data_Read(0) => extend_Data_Read(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_490
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_491
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_398 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_398 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_398;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_398 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_488
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_489
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_399 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_399 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_399;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_399 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_486
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_487
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_400 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_400 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_400;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_400 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_484
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_485
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_401 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_401 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_401;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_401 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_482
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_483
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_402 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_402 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_402;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_402 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_480
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_481
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_403 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_403 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_403;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_403 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_478
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_479
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_404 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_404 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_404;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_404 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_476
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_477
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_405 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_405 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_405;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_405 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_474
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_475
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_406 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_406 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_406;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_406 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_472
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_473
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_407 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_407 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_407;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_407 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_470
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_471
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_408 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_408 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_408;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_408 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_468
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_469
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_409 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_409 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_409;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_409 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_466
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_467
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_410 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_410 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_410;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_410 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_464
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_465
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_411 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_411 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_411;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_411 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_462
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_463
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_412 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_412 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_412;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_412 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_460
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_461
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_413 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_413 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_413;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_413 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_458
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_459
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_414 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_414 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_414;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_414 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_456
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_457
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_415 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_415 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_415;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_415 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_454
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_455
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_416 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_416 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_416;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_416 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_452
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_453
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_417 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_417 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_417;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_417 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_450
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_451
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_418 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_418 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_418;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_418 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_448
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_449
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_419 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_419 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_419;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_419 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_446
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_447
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_420 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_420 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_420;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_420 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_444
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_445
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_421 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_421 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_421;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_421 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_442
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_443
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_422 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_422 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_422;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_422 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_440
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_441
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_423 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_423 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_423;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_423 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_438
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_439
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_424 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_424 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_424;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_424 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_436
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_437
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_425 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_425 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_425;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_425 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_434
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_435
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_426 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_426 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_426;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_426 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_432
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_433
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_427 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_427 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_427;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_427 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_430
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_431
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File_Bit_428 is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File_Bit_428 : entity is "Register_File_Bit";
end microblaze_arm_microblaze_0_5_Register_File_Bit_428;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File_Bit_428 is
begin
RegFile_X1: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
RegFile_X2: entity work.microblaze_arm_microblaze_0_5_MB_RAM32X1D_429
     port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg2_Data(0) => reg2_Data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3007]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC;
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_395\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_396
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3007]\(0) => \LOCKSTEP_Out_reg[3007]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_397\
     port map (
      D(0) => D(0),
      O => O,
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_274 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3017]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_274 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_274;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_274 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_392\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_393
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3017]\(0) => \LOCKSTEP_Out_reg[3017]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_394\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_275 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3018]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_275 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_275;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_275 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_389\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_390
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3018]\(0) => \LOCKSTEP_Out_reg[3018]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_391\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_276 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3019]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_276 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_276;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_276 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_386\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_387
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3019]\(0) => \LOCKSTEP_Out_reg[3019]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_388\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_277 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3020]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_277 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_277;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_277 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_383\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_384
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3020]\(0) => \LOCKSTEP_Out_reg[3020]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_385\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_278 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3021]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_278 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_278;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_278 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_380\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_381
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3021]\(0) => \LOCKSTEP_Out_reg[3021]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_382\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_279 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3022]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_279 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_279;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_279 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_377\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_378
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3022]\(0) => \LOCKSTEP_Out_reg[3022]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_379\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_280 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3023]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_280 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_280;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_280 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_374\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_375
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3023]\(0) => \LOCKSTEP_Out_reg[3023]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_376\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_281 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3024]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_281 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_281;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_281 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_371\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_372
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3024]\(0) => \LOCKSTEP_Out_reg[3024]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_373\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_282 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3025]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_282 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_282;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_282 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_368\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_369
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3025]\(0) => \LOCKSTEP_Out_reg[3025]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_370\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_283 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3026]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_283 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_283;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_283 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_365\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_366
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3026]\(0) => \LOCKSTEP_Out_reg[3026]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_367\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_284 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3008]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_284 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_284;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_284 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_362\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_363
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3008]\(0) => \LOCKSTEP_Out_reg[3008]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_364\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_285 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3027]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_285 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_285;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_285 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_359\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_360
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3027]\(0) => \LOCKSTEP_Out_reg[3027]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_361\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_286 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3028]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_286 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_286;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_286 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_356\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_357
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3028]\(0) => \LOCKSTEP_Out_reg[3028]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_358\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_287 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3029]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_287 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_287;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_287 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_353\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_354
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3029]\(0) => \LOCKSTEP_Out_reg[3029]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_355\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_288 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3030]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_288 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_288;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_288 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_350\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_351
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3030]\(0) => \LOCKSTEP_Out_reg[3030]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_352\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_289 is
  port (
    \data_rd_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3031]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    register_write : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_289 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_289;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_289 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_347\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_348
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3031]\(0) => \LOCKSTEP_Out_reg[3031]\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\(0) => \Using_FPGA.Native_1\(0),
      \data_rd_reg_reg[24]\(0) => \data_rd_reg_reg[24]\(0),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_349\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_290 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3032]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_290 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_290;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_290 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_344\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_345
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3032]\(0) => \LOCKSTEP_Out_reg[3032]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_346\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_291 is
  port (
    \data_rd_reg_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3033]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    register_write : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    ICache_Enabled : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_291 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_291;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_291 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_341\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_342
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      ICache_Enabled => ICache_Enabled,
      \LOCKSTEP_Out_reg[3033]\(0) => \LOCKSTEP_Out_reg[3033]\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      \data_rd_reg_reg[26]\(0) => \data_rd_reg_reg[26]\(0),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_343\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_292 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3034]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_292 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_292;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_292 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_338\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_339
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3034]\(0) => \LOCKSTEP_Out_reg[3034]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_340\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_293 is
  port (
    \data_rd_reg_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3035]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    register_write : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_293 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_293;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_293 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_335\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_336
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3035]\(0) => \LOCKSTEP_Out_reg[3035]\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      \Using_FPGA.Native_2\(0) => \Using_FPGA.Native_1\(0),
      \data_rd_reg_reg[28]\(0) => \data_rd_reg_reg[28]\(0),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_337\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_294 is
  port (
    \data_rd_reg_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3036]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    register_write : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_294 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_294;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_294 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_332\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_333
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3036]\(0) => \LOCKSTEP_Out_reg[3036]\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      \Using_FPGA.Native_2\(0) => \Using_FPGA.Native_1\(0),
      \data_rd_reg_reg[29]\(0) => \data_rd_reg_reg[29]\(0),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_334\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_295 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3009]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_295 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_295;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_295 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_329\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_330
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3009]\(0) => \LOCKSTEP_Out_reg[3009]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_331\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_296 is
  port (
    \data_rd_reg_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3037]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    register_write : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_296 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_296;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_296 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_326\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_327
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3037]\(0) => \LOCKSTEP_Out_reg[3037]\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_0\(0),
      \Using_FPGA.Native_2\(0) => \Using_FPGA.Native_1\(0),
      \data_rd_reg_reg[30]\(0) => \data_rd_reg_reg[30]\(0),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_328\
     port map (
      D(0) => D(0),
      \in\(0) => \in\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_297 is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3038]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_297 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_297;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_297 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_323\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_324
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3038]\(0) => \LOCKSTEP_Out_reg[3038]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_325\
     port map (
      D(0) => D(0),
      \in\(0) => \in\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_298 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3010]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_298 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_298;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_298 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_320\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_321
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3010]\(0) => \LOCKSTEP_Out_reg[3010]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_322\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_299 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3011]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_299 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_299;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_299 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_317\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_318
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3011]\(0) => \LOCKSTEP_Out_reg[3011]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_319\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_300 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3012]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_300 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_300;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_300 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_314\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_315
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3012]\(0) => \LOCKSTEP_Out_reg[3012]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_316\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_301 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3013]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_301 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_301;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_301 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_311\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_312
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3013]\(0) => \LOCKSTEP_Out_reg[3013]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_313\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_302 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3014]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_302 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_302;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_302 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_308\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_309
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3014]\(0) => \LOCKSTEP_Out_reg[3014]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_310\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_303 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3015]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_303 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_303;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_303 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1_305\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD_306
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3015]\(0) => \LOCKSTEP_Out_reg[3015]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19_307\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux_Bit_304 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3016]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux_Bit_304 : entity is "Result_Mux_Bit";
end microblaze_arm_microblaze_0_5_Result_Mux_Bit_304;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux_Bit_304 is
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ALU_Res : STD_LOGIC;
begin
  EX_Result(0) <= \^ex_result\(0);
Data_Shift_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT6__parameterized1\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => \^ex_result\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(0),
      mul_ALU_Res => mul_ALU_Res,
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
EX_Result_DFF: entity work.microblaze_arm_microblaze_0_5_MB_FD
     port map (
      Clk => Clk,
      EX_Result(0) => \^ex_result\(0),
      \LOCKSTEP_Out_reg[3016]\(0) => \LOCKSTEP_Out_reg[3016]\(0)
    );
Mul_ALU_Mux: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized19\
     port map (
      D(0) => D(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(0),
      mul_ALU_Res => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_271\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_272\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_2\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_273
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_150 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_150 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_150;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_150 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_268\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_269\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_270
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_151 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_151 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_151;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_151 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_265\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_266\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_267
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_152 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_152 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_152;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_152 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_262\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_263\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_264
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_153 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_153 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_153;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_153 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_259\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_260\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_261
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_154 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_154 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_154;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_154 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_256\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_257\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_258
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_155 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_155 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_155;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_155 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_253\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_254\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_255
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_156 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_156 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_156;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_156 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_250\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_251\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(0) => op1(0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_252
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_157 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_157 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_157;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_157 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_247\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_248\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(0) => op1(0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_249
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_158 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_158 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_158;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_158 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_244\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_245\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_246
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_159 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_159 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_159;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_159 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_241\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_242\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(0) => op1(0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_243
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_160 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_160 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_160;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_160 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_238\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_239\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      op1(0) => op1(0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_240
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_161 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_161 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_161;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_161 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_235\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_236\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_237
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_162 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_162 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_162;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_162 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_232\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_233\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_234
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_163 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_163 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_163;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_163 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_229\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_230\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_231
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_164 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_164 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_164;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_164 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_226\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_227\
     port map (
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_228
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_165 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_165 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_165;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_165 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_223\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_224\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_225
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_166 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_166 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_166;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_166 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_220\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_221\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_222
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_167 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_167 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_167;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_167 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_217\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_218\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_219
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_168 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_168 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_168;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_168 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_214\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      logic_Res_i => logic_Res_i,
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_215\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_216
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_169 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_169 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_169;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_169 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_211\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      logic_Res_i => logic_Res_i
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_212\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_213
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_170 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_170 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_170;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_170 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_208\
     port map (
      D(1 downto 0) => D(1 downto 0),
      Op2 => Op2,
      Shifted => Shifted,
      logic_Res_i => logic_Res_i
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_209\
     port map (
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_210
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_171 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_171 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_171;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_171 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_205\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_206\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_207
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_172 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shifted : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_172 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_172;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_172 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_202\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      logic_Res_i => logic_Res_i
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_203\
     port map (
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_204
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_173 is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_173 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_173;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_173 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_199\
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Op2 => EX_Op2,
      Op1_Logic => Op1_Logic,
      logic_Res_i => logic_Res_i
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_200\
     port map (
      Op1_Logic => Op1_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_201
     port map (
      Select_Logic => Select_Logic,
      Shift_Logic_Res => Shift_Logic_Res,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_174 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_174 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_174;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_174 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_196\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_197\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_198
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_175 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_175 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_175;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_175 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_193\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_194\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_195
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_176 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_176 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_176;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_176 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_190\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_191\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_192
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_177 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_177 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_177;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_177 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_187\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_188\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_189
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_178 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_178 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_178;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_178 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_184\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_185\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_186
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_179 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_179 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_179;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_179 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15_181\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17_182\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7_183
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Bit_180 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_180 : entity is "Shift_Logic_Bit";
end microblaze_arm_microblaze_0_5_Shift_Logic_Bit_180;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Bit_180 is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
begin
Logic_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized15\
     port map (
      D(1 downto 0) => D(1 downto 0),
      logic_Res_i => logic_Res_i,
      op1(0) => op1(0),
      op2_C(0) => op2_C(0)
    );
Shift_LUT: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized17\
     port map (
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      op1(1 downto 0) => op1(1 downto 0),
      shift_Res => shift_Res
    );
Shift_Logic_Mux: entity work.microblaze_arm_microblaze_0_5_MB_MUXF7
     port map (
      Select_Logic => Select_Logic,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      logic_Res_i => logic_Res_i,
      shift_Res => shift_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Zero_Detect is
  port (
    Reg_zero : out STD_LOGIC;
    Reg_Test_Equal : in STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Zero_Detect : entity is "Zero_Detect";
end microblaze_arm_microblaze_0_5_Zero_Detect;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Zero_Detect is
  signal S : STD_LOGIC;
  signal \Zero_Detecting[2].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[3].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[4].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[5].nibble_Zero_reg\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal zero_CI_0 : STD_LOGIC;
  signal zero_CI_1 : STD_LOGIC;
  signal zero_CI_2 : STD_LOGIC;
  signal zero_CI_3 : STD_LOGIC;
  signal zero_CI_4 : STD_LOGIC;
  signal zero_CI_5 : STD_LOGIC;
begin
  lopt <= lopt_5;
  lopt_6 <= lopt_1;
  lopt_7 <= lopt_2;
Part_Of_Zero_Carry_Start: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_143
     port map (
      Reg_Test_Equal => Reg_Test_Equal,
      lopt => \^lopt\,
      lopt_1 => reg_Test_Equal_N,
      lopt_2 => \Zero_Detecting[0].nibble_Zero_reg\,
      lopt_3 => \^lopt_1\,
      lopt_4 => S,
      lopt_5 => \^lopt_2\,
      lopt_6 => \Zero_Detecting[2].nibble_Zero_reg\,
      zero_CI_0 => zero_CI_0
    );
\Zero_Detecting[0].I_Part_Of_Zero_Detect\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_144
     port map (
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      lopt => \^lopt\,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_0 => zero_CI_0,
      zero_CI_1 => zero_CI_1
    );
\Zero_Detecting[1].I_Part_Of_Zero_Detect\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_145
     port map (
      S => S,
      lopt => \^lopt_1\,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_1 => zero_CI_1,
      zero_CI_2 => zero_CI_2
    );
\Zero_Detecting[2].I_Part_Of_Zero_Detect\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_146
     port map (
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      lopt => \^lopt_2\,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_2 => zero_CI_2,
      zero_CI_3 => zero_CI_3
    );
\Zero_Detecting[3].I_Part_Of_Zero_Detect\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_147
     port map (
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      lopt => lopt_3,
      lopt_1 => \Zero_Detecting[4].nibble_Zero_reg\,
      lopt_2 => lopt_4,
      lopt_3 => \Zero_Detecting[5].nibble_Zero_reg\,
      lopt_4 => lopt_5,
      lopt_5 => lopt_6,
      lopt_6 => lopt_7,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_3 => zero_CI_3,
      zero_CI_4 => zero_CI_4
    );
\Zero_Detecting[4].I_Part_Of_Zero_Detect\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_148
     port map (
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      lopt => lopt_3,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_4 => zero_CI_4,
      zero_CI_5 => zero_CI_5
    );
\Zero_Detecting[5].I_Part_Of_Zero_Detect\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_149
     port map (
      Reg_zero => Reg_zero,
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      lopt => lopt_4,
      reg_Test_Equal_N => reg_Test_Equal_N,
      zero_CI_5 => zero_CI_5
    );
\nibble_Zero0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => S
    );
\nibble_Zero0_inferred__1/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_5\,
      I1 => \Using_FPGA.Native_6\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_8\,
      I4 => \Using_FPGA.Native_9\,
      I5 => \Using_FPGA.Native_10\,
      O => \Zero_Detecting[2].nibble_Zero_reg\
    );
\nibble_Zero0_inferred__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_11\,
      I1 => \Using_FPGA.Native_12\,
      I2 => \Using_FPGA.Native_13\,
      I3 => \Using_FPGA.Native_14\,
      I4 => \Using_FPGA.Native_15\,
      I5 => \Using_FPGA.Native_16\,
      O => \Zero_Detecting[3].nibble_Zero_reg\
    );
\nibble_Zero0_inferred__3/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_17\,
      I1 => \Using_FPGA.Native_18\,
      I2 => \Using_FPGA.Native_19\,
      I3 => \Using_FPGA.Native_20\,
      I4 => \Using_FPGA.Native_21\,
      I5 => \Using_FPGA.Native_22\,
      O => \Zero_Detecting[4].nibble_Zero_reg\
    );
\nibble_Zero0_inferred__4/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Using_FPGA.Native_23\,
      I1 => \Using_FPGA.Native_24\,
      I2 => \Using_FPGA.Native_25\,
      I3 => \Using_FPGA.Native_26\,
      I4 => \Using_FPGA.Native_27\,
      I5 => \Using_FPGA.Native_28\,
      O => \Zero_Detecting[5].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_address_hit is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    Hit : out STD_LOGIC;
    normal_stop_cmd_i : in STD_LOGIC;
    normal_stop_cmd_hold : in STD_LOGIC;
    force_stop_cmd_hold : in STD_LOGIC;
    force_stop_cmd_i : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TDI : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Dbg_Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Single_Step_N : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_address_hit : entity is "address_hit";
end microblaze_arm_microblaze_0_5_address_hit;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_address_hit is
  signal SRL16_MC15_1 : STD_LOGIC;
  signal SRL16_MC15_2 : STD_LOGIC;
  signal SRL16_MC15_3 : STD_LOGIC;
  signal SRL16_MC15_4 : STD_LOGIC;
  signal SRL16_MC15_5 : STD_LOGIC;
  signal SRL16_MC15_6 : STD_LOGIC;
  signal SRL16_MC15_7 : STD_LOGIC;
  signal SRL16_Sel_0 : STD_LOGIC;
  signal SRL16_Sel_1 : STD_LOGIC;
  signal SRL16_Sel_2 : STD_LOGIC;
  signal SRL16_Sel_3 : STD_LOGIC;
  signal SRL16_Sel_4 : STD_LOGIC;
  signal SRL16_Sel_5 : STD_LOGIC;
  signal SRL16_Sel_6 : STD_LOGIC;
  signal SRL16_Sel_7 : STD_LOGIC;
  signal carry_0 : STD_LOGIC;
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal carry_6 : STD_LOGIC;
  signal carry_7 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \which_pc__0\ : STD_LOGIC;
begin
\Compare[0].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_52
     port map (
      Q(0) => Q(0),
      SRL16_Sel_7 => SRL16_Sel_7,
      carry_7 => carry_7,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => SRL16_Sel_6,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => SRL16_Sel_5,
      lopt_6 => lopt_4,
      lopt_7 => lopt_5,
      lopt_8 => SRL16_Sel_4
    );
\Compare[0].SRLC16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRLC16E
     port map (
      Address(3) => Address(28),
      Address(2) => Address(29),
      Address(1) => Address(30),
      Address(0) => Address(31),
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      SRL16_MC15_7 => SRL16_MC15_7,
      SRL16_Sel_7 => SRL16_Sel_7,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[1].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_53
     port map (
      SRL16_Sel_6 => SRL16_Sel_6,
      carry_6 => carry_6,
      carry_7 => carry_7,
      lopt => lopt,
      lopt_1 => lopt_1
    );
\Compare[1].SRLC16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRLC16E_54
     port map (
      Address(3) => Address(24),
      Address(2) => Address(25),
      Address(1) => Address(26),
      Address(0) => Address(27),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_6 => SRL16_MC15_6,
      SRL16_MC15_7 => SRL16_MC15_7,
      SRL16_Sel_6 => SRL16_Sel_6,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[2].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_55
     port map (
      SRL16_Sel_5 => SRL16_Sel_5,
      carry_5 => carry_5,
      carry_6 => carry_6,
      lopt => lopt_2,
      lopt_1 => lopt_3
    );
\Compare[2].SRLC16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRLC16E_56
     port map (
      Address(3) => Address(20),
      Address(2) => Address(21),
      Address(1) => Address(22),
      Address(0) => Address(23),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_5 => SRL16_MC15_5,
      SRL16_MC15_6 => SRL16_MC15_6,
      SRL16_Sel_5 => SRL16_Sel_5,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[3].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_57
     port map (
      SRL16_Sel_4 => SRL16_Sel_4,
      carry_4 => carry_4,
      carry_5 => carry_5,
      lopt => lopt_4,
      lopt_1 => lopt_5
    );
\Compare[3].SRLC16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRLC16E_58
     port map (
      Address(3) => Address(16),
      Address(2) => Address(17),
      Address(1) => Address(18),
      Address(0) => Address(19),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_4 => SRL16_MC15_4,
      SRL16_MC15_5 => SRL16_MC15_5,
      SRL16_Sel_4 => SRL16_Sel_4,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[4].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_59
     port map (
      SRL16_Sel_3 => SRL16_Sel_3,
      carry_3 => carry_3,
      carry_4 => carry_4,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => SRL16_Sel_2,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => SRL16_Sel_1,
      lopt_6 => lopt_10,
      lopt_7 => lopt_11,
      lopt_8 => SRL16_Sel_0
    );
\Compare[4].SRLC16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRLC16E_60
     port map (
      Address(3) => Address(12),
      Address(2) => Address(13),
      Address(1) => Address(14),
      Address(0) => Address(15),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_3 => SRL16_MC15_3,
      SRL16_MC15_4 => SRL16_MC15_4,
      SRL16_Sel_3 => SRL16_Sel_3,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[5].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_61
     port map (
      SRL16_Sel_2 => SRL16_Sel_2,
      carry_2 => carry_2,
      carry_3 => carry_3,
      lopt => lopt_6,
      lopt_1 => lopt_7
    );
\Compare[5].SRLC16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRLC16E_62
     port map (
      Address(3) => Address(8),
      Address(2) => Address(9),
      Address(1) => Address(10),
      Address(0) => Address(11),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_2 => SRL16_MC15_2,
      SRL16_MC15_3 => SRL16_MC15_3,
      SRL16_Sel_2 => SRL16_Sel_2,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[6].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_63
     port map (
      SRL16_Sel_1 => SRL16_Sel_1,
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => lopt_8,
      lopt_1 => lopt_9
    );
\Compare[6].SRLC16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRLC16E_64
     port map (
      Address(3) => Address(4),
      Address(2) => Address(5),
      Address(1) => Address(6),
      Address(0) => Address(7),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_1 => SRL16_MC15_1,
      SRL16_MC15_2 => SRL16_MC15_2,
      SRL16_Sel_1 => SRL16_Sel_1,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[7].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_65
     port map (
      SRL16_Sel_0 => SRL16_Sel_0,
      carry_0 => carry_0,
      carry_1 => carry_1,
      lopt => lopt_10,
      lopt_1 => lopt_11
    );
\Compare[7].SRLC16E_I\: entity work.microblaze_arm_microblaze_0_5_MB_SRLC16E_66
     port map (
      Address(3) => Address(0),
      Address(2) => Address(1),
      Address(1) => Address(2),
      Address(0) => Address(3),
      Dbg_Clk => Dbg_Clk,
      Dbg_TDI => Dbg_TDI,
      SRL16_MC15_1 => SRL16_MC15_1,
      SRL16_Sel_0 => SRL16_Sel_0,
      \which_pc__0\ => \which_pc__0\
    );
\The_First_BreakPoints.MUXCY_Post\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_67
     port map (
      Hit => Hit,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => \Serial_Dbg_Intf.control_reg_reg[8]\,
      Single_Step_N => Single_Step_N,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      carry_0 => carry_0,
      force_stop_cmd_hold => force_stop_cmd_hold,
      force_stop_cmd_i => force_stop_cmd_i,
      normal_stop_cmd_hold => normal_stop_cmd_hold,
      normal_stop_cmd_i => normal_stop_cmd_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_carry_and is
  port (
    word_is_valid : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_carry_and : entity is "carry_and";
end microblaze_arm_microblaze_0_5_carry_and;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_carry_and is
begin
MUXCY_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_3
     port map (
      Carry_OUT => Carry_OUT,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      word_is_valid => word_is_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_carry_and_31 is
  port (
    Carry_Out : out STD_LOGIC;
    Trace_Cache_Hit0 : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    tag_ok_without_parity : in STD_LOGIC;
    Valid_Req_1st_Cycle : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_carry_and_31 : entity is "carry_and";
end microblaze_arm_microblaze_0_5_carry_and_31;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_carry_and_31 is
begin
MUXCY_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_32
     port map (
      Carry_Out => Carry_Out,
      Trace_Cache_Hit0 => Trace_Cache_Hit0,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      Valid_Req_1st_Cycle => Valid_Req_1st_Cycle,
      lopt => lopt,
      lopt_1 => lopt_1,
      tag_ok_without_parity => tag_ok_without_parity
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_carry_or is
  port (
    complete_iready : out STD_LOGIC;
    \inHibit_EX_Rst__0\ : out STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    icache_ready : in STD_LOGIC;
    nonvalid_IFetch_n_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_carry_or : entity is "carry_or";
end microblaze_arm_microblaze_0_5_carry_or;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_carry_or is
begin
MUXCY_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY
     port map (
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      complete_iready => complete_iready,
      icache_ready => icache_ready,
      \inHibit_EX_Rst__0\ => \inHibit_EX_Rst__0\,
      lopt => lopt,
      lopt_1 => lopt_1,
      nonvalid_IFetch_n_reg => nonvalid_IFetch_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_carry_or_15 is
  port (
    Word_Is_Valid_i : out STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    \A__0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_carry_or_15 : entity is "carry_or";
end microblaze_arm_microblaze_0_5_carry_or_15;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_carry_or_15 is
begin
MUXCY_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_33
     port map (
      \A__0\ => \A__0\,
      Carry_Out => Carry_Out,
      Word_Is_Valid_i => Word_Is_Valid_i,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_carry_or_2 is
  port (
    icache_ready : out STD_LOGIC;
    valid_Req_XX_reg : out STD_LOGIC;
    word_is_valid : in STD_LOGIC;
    \A__0\ : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    valid_Req_XX_reg_0 : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_carry_or_2 : entity is "carry_or";
end microblaze_arm_microblaze_0_5_carry_or_2;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_carry_or_2 is
begin
MUXCY_I: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_4
     port map (
      \A__0\ => \A__0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      icache_ready => icache_ready,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9,
      mbar_decode_I_reg(0) => mbar_decode_I_reg(0),
      sync_reset => sync_reset,
      valid_Req_XX_reg => valid_Req_XX_reg,
      valid_Req_XX_reg_0 => valid_Req_XX_reg_0,
      word_is_valid => word_is_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_comparator is
  port (
    Carry_OUT : out STD_LOGIC;
    Trace_ICache_Hit0 : out STD_LOGIC;
    Read_Req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.M_AXI_ARBURST_reg[1]\ : out STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    S : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    valid_addr_strobe_q : in STD_LOGIC;
    icache_miss_hold : in STD_LOGIC;
    read_stream_valid_reg : in STD_LOGIC;
    read_victim_valid_reg : in STD_LOGIC;
    \cacheline_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_Req_XX_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_AXI.M_AXI_ARBURST_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_comparator : entity is "comparator";
end microblaze_arm_microblaze_0_5_comparator;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_comparator is
  signal \Comp_Carry_Chain[1].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[2].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[3].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[4].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[5].carry_sel_reg\ : STD_LOGIC;
  signal carry_chain_1 : STD_LOGIC;
  signal carry_chain_2 : STD_LOGIC;
  signal carry_chain_3 : STD_LOGIC;
  signal carry_chain_4 : STD_LOGIC;
  signal carry_chain_5 : STD_LOGIC;
  signal carry_chain_6 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
begin
  lopt <= lopt_10;
  lopt_11 <= lopt_1;
  lopt_12 <= lopt_2;
\Comp_Carry_Chain[0].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_5
     port map (
      S => S,
      carry_chain_5 => carry_chain_5,
      carry_chain_6 => carry_chain_6,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\
    );
\Comp_Carry_Chain[1].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_6
     port map (
      \Comp_Carry_Chain[1].carry_sel_reg\ => \Comp_Carry_Chain[1].carry_sel_reg\,
      carry_chain_4 => carry_chain_4,
      carry_chain_5 => carry_chain_5,
      lopt => \^lopt_2\,
      lopt_1 => lopt_3
    );
\Comp_Carry_Chain[2].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_7
     port map (
      \Comp_Carry_Chain[2].carry_sel_reg\ => \Comp_Carry_Chain[2].carry_sel_reg\,
      carry_chain_3 => carry_chain_3,
      carry_chain_4 => carry_chain_4,
      lopt => lopt_4,
      lopt_1 => lopt_5
    );
\Comp_Carry_Chain[3].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_8
     port map (
      \Comp_Carry_Chain[3].carry_sel_reg\ => \Comp_Carry_Chain[3].carry_sel_reg\,
      carry_chain_2 => carry_chain_2,
      carry_chain_3 => carry_chain_3,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => \Comp_Carry_Chain[4].carry_sel_reg\,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => \Comp_Carry_Chain[5].carry_sel_reg\,
      lopt_6 => lopt_10,
      lopt_7 => lopt_11,
      lopt_8 => lopt_12
    );
\Comp_Carry_Chain[4].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_9
     port map (
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      carry_chain_1 => carry_chain_1,
      carry_chain_2 => carry_chain_2,
      lopt => lopt_6,
      lopt_1 => lopt_7
    );
\Comp_Carry_Chain[5].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_10
     port map (
      Carry_IN => Carry_IN,
      Carry_OUT => Carry_OUT,
      \Comp_Carry_Chain[5].carry_sel_reg\ => \Comp_Carry_Chain[5].carry_sel_reg\,
      E(0) => E(0),
      Read_Req => Read_Req,
      Trace_ICache_Hit0 => Trace_ICache_Hit0,
      \Using_AXI.M_AXI_ARBURST_reg[1]\ => \Using_AXI.M_AXI_ARBURST_reg[1]\,
      \Using_AXI.M_AXI_ARBURST_reg[1]_0\(0) => \Using_AXI.M_AXI_ARBURST_reg[1]_0\(0),
      \cacheline_cnt_reg[1]\(0) => \cacheline_cnt_reg[1]\(0),
      carry_chain_1 => carry_chain_1,
      icache_miss_hold => icache_miss_hold,
      lopt => lopt_8,
      lopt_1 => lopt_9,
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg,
      sync_reset => sync_reset,
      valid_Req_XX_reg => valid_Req_XX_reg,
      valid_addr_strobe_q => valid_addr_strobe_q
    );
\Using_Extra_Carry.MUXCY_EXTRA_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_11
     port map (
      Carry_IN => Carry_IN,
      carry_chain_6 => carry_chain_6,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => S,
      lopt_3 => \^lopt_2\,
      lopt_4 => lopt_3,
      lopt_5 => \Comp_Carry_Chain[1].carry_sel_reg\,
      lopt_6 => lopt_4,
      lopt_7 => lopt_5,
      lopt_8 => \Comp_Carry_Chain[2].carry_sel_reg\
    );
carry_sel0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => Q(13),
      I1 => DOADO(13),
      I2 => DOADO(14),
      I3 => DOADO(12),
      I4 => Q(12),
      O => \Comp_Carry_Chain[5].carry_sel_reg\
    );
\carry_sel0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => DOADO(10),
      I2 => Q(11),
      I3 => DOADO(11),
      I4 => DOADO(9),
      I5 => Q(9),
      O => \Comp_Carry_Chain[4].carry_sel_reg\
    );
\carry_sel0_inferred__1/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => DOADO(7),
      I2 => Q(8),
      I3 => DOADO(8),
      I4 => DOADO(6),
      I5 => Q(6),
      O => \Comp_Carry_Chain[3].carry_sel_reg\
    );
\carry_sel0_inferred__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => DOADO(4),
      I2 => Q(5),
      I3 => DOADO(5),
      I4 => DOADO(3),
      I5 => Q(3),
      O => \Comp_Carry_Chain[2].carry_sel_reg\
    );
\carry_sel0_inferred__3/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => DOADO(1),
      I2 => Q(2),
      I3 => DOADO(2),
      I4 => DOADO(0),
      I5 => Q(0),
      O => \Comp_Carry_Chain[1].carry_sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_comparator_17 is
  port (
    tag_ok_without_parity : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 3 );
    Read_Req : out STD_LOGIC;
    \Use_XX_Accesses.xx_req_with_update_reg\ : out STD_LOGIC;
    \Using_New_CacheInterface_for_AXI.read_req_done_reg\ : out STD_LOGIC;
    Valid_Req_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[5].carry_sel_reg\ : in STD_LOGIC;
    write_req_done_hold : in STD_LOGIC;
    write_req : in STD_LOGIC;
    new_write_cmd_allowed : in STD_LOGIC;
    Write_Cacheline_conflict : in STD_LOGIC;
    byte_i_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Write_Strobe_i : in STD_LOGIC;
    Valid_Dcache_Access : in STD_LOGIC;
    read_req_done : in STD_LOGIC;
    Valid_Req_1st_Cycle_XX : in STD_LOGIC;
    xx_req_with_update : in STD_LOGIC;
    Read_Req_Granted : in STD_LOGIC;
    write_data_done : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_comparator_17 : entity is "comparator";
end microblaze_arm_microblaze_0_5_comparator_17;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_comparator_17 is
  signal carry_chain_1 : STD_LOGIC;
  signal carry_chain_2 : STD_LOGIC;
  signal carry_chain_3 : STD_LOGIC;
  signal carry_chain_4 : STD_LOGIC;
  signal carry_chain_5 : STD_LOGIC;
  signal carry_chain_6 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
begin
  lopt <= lopt_10;
  lopt_11 <= lopt_1;
  lopt_12 <= lopt_2;
\Comp_Carry_Chain[0].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_18
     port map (
      S => S,
      carry_chain_5 => carry_chain_5,
      carry_chain_6 => carry_chain_6,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\
    );
\Comp_Carry_Chain[1].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_19
     port map (
      \Comp_Carry_Chain[1].carry_sel_reg\ => \Comp_Carry_Chain[1].carry_sel_reg\,
      carry_chain_4 => carry_chain_4,
      carry_chain_5 => carry_chain_5,
      lopt => \^lopt_2\,
      lopt_1 => lopt_3
    );
\Comp_Carry_Chain[2].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_20
     port map (
      \Comp_Carry_Chain[2].carry_sel_reg\ => \Comp_Carry_Chain[2].carry_sel_reg\,
      carry_chain_3 => carry_chain_3,
      carry_chain_4 => carry_chain_4,
      lopt => lopt_4,
      lopt_1 => lopt_5
    );
\Comp_Carry_Chain[3].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_21
     port map (
      \Comp_Carry_Chain[3].carry_sel_reg\ => \Comp_Carry_Chain[3].carry_sel_reg\,
      carry_chain_2 => carry_chain_2,
      carry_chain_3 => carry_chain_3,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => \Comp_Carry_Chain[4].carry_sel_reg\,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => \Comp_Carry_Chain[5].carry_sel_reg\,
      lopt_6 => lopt_10,
      lopt_7 => lopt_11,
      lopt_8 => lopt_12
    );
\Comp_Carry_Chain[4].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_22
     port map (
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      carry_chain_1 => carry_chain_1,
      carry_chain_2 => carry_chain_2,
      lopt => lopt_6,
      lopt_1 => lopt_7
    );
\Comp_Carry_Chain[5].MUXCY_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_23
     port map (
      \Comp_Carry_Chain[5].carry_sel_reg\ => \Comp_Carry_Chain[5].carry_sel_reg\,
      Read_Req => Read_Req,
      Read_Req_Granted => Read_Req_Granted,
      \Use_XX_Accesses.xx_req_with_update_reg\ => \Use_XX_Accesses.xx_req_with_update_reg\,
      \Using_AXI.M_AXI_ARADDR_I_reg[31]\ => tag_ok_without_parity,
      \Using_New_CacheInterface_for_AXI.read_req_done_reg\ => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      Valid_Dcache_Access => Valid_Dcache_Access,
      Valid_Req_1st_Cycle_XX => Valid_Req_1st_Cycle_XX,
      Valid_Req_reg => Valid_Req_reg,
      WEA(0 to 3) => WEA(0 to 3),
      Write_Cacheline_conflict => Write_Cacheline_conflict,
      Write_Strobe_i => Write_Strobe_i,
      byte_i_reg(3 downto 0) => byte_i_reg(3 downto 0),
      carry_chain_1 => carry_chain_1,
      lopt => lopt_8,
      lopt_1 => lopt_9,
      new_write_cmd_allowed => new_write_cmd_allowed,
      read_req_done => read_req_done,
      write_data_done => write_data_done,
      write_req => write_req,
      write_req_done_hold => write_req_done_hold,
      xx_req_with_update => xx_req_with_update
    );
\Using_Extra_Carry.MUXCY_EXTRA_I\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_24
     port map (
      Valid_Req_reg => Valid_Req_reg,
      carry_chain_6 => carry_chain_6,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => S,
      lopt_3 => \^lopt_2\,
      lopt_4 => lopt_3,
      lopt_5 => \Comp_Carry_Chain[1].carry_sel_reg\,
      lopt_6 => lopt_4,
      lopt_7 => lopt_5,
      lopt_8 => \Comp_Carry_Chain[2].carry_sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_mb_sync_vec is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Single_Synchronize.use_async_reset.sync_reg\ : out STD_LOGIC;
    dbg_hit : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_mb_sync_vec : entity is "mb_sync_vec";
end microblaze_arm_microblaze_0_5_mb_sync_vec;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_mb_sync_vec is
begin
\sync_bits[0].sync_bit\: entity work.\microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_78\
     port map (
      D(0) => D(0),
      Dbg_Clk => Dbg_Clk,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Single_Synchronize.use_async_reset.sync_reg_0\ => \Single_Synchronize.use_async_reset.sync_reg\,
      dbg_hit(0) => dbg_hit(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_arm_microblaze_0_5_mb_sync_vec__parameterized1\ is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 9 );
    p_69_out : out STD_LOGIC;
    p_87_out : out STD_LOGIC;
    p_84_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    \Serial_Dbg_Intf.trig_in_1_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.trig_ack_out_1_reg\ : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_81_out : out STD_LOGIC;
    \Serial_Dbg_Intf.sample_synced_1_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.single_Step_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.control_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_arm_microblaze_0_5_mb_sync_vec__parameterized1\ : entity is "mb_sync_vec";
end \microblaze_arm_microblaze_0_5_mb_sync_vec__parameterized1\;

architecture STRUCTURE of \microblaze_arm_microblaze_0_5_mb_sync_vec__parameterized1\ is
  signal \^sample_synced\ : STD_LOGIC_VECTOR ( 0 to 9 );
begin
  sample_synced(0 to 9) <= \^sample_synced\(0 to 9);
\sync_bits[0].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_68
     port map (
      Clk => Clk,
      D(0) => D(0),
      Q(0) => Q(7),
      p_87_out => p_87_out,
      sample_synced(0) => \^sample_synced\(0),
      sync_reset => sync_reset
    );
\sync_bits[1].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_69
     port map (
      Clk => Clk,
      Q(0) => Q(6),
      \Serial_Dbg_Intf.force_stop_TClk_reg\(0) => \Serial_Dbg_Intf.force_stop_TClk_reg\(0),
      p_84_out => p_84_out,
      sample_synced(0) => \^sample_synced\(1),
      sync_reset => sync_reset
    );
\sync_bits[2].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_70
     port map (
      Clk => Clk,
      Dbg_Trig_In(0) => Dbg_Trig_In(0),
      Q(2) => Q(5),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \Serial_Dbg_Intf.single_Step_TClk_reg\(0) => \Serial_Dbg_Intf.single_Step_TClk_reg\(0),
      \Serial_Dbg_Intf.trig_in_1_reg\ => \Serial_Dbg_Intf.trig_in_1_reg\,
      \Synchronize.use_sync_reset.sync_reg[2]_0\(1) => \^sample_synced\(5),
      \Synchronize.use_sync_reset.sync_reg[2]_0\(0) => \^sample_synced\(8),
      p_81_out => p_81_out,
      sample_synced(0) => \^sample_synced\(2),
      sync_reset => sync_reset
    );
\sync_bits[3].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_71
     port map (
      Clk => Clk,
      Q(0) => Q(4),
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(1),
      p_79_out => p_79_out,
      sample_synced(0) => \^sample_synced\(3),
      sync_reset => sync_reset
    );
\sync_bits[4].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_72
     port map (
      Clk => Clk,
      Q(0) => Q(3),
      \Serial_Dbg_Intf.command_reg_reg[1]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      p_76_out => p_76_out,
      sample_synced(0) => \^sample_synced\(4),
      sync_reset => sync_reset
    );
\sync_bits[5].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_73
     port map (
      Clk => Clk,
      Q(1 downto 0) => Q(2 downto 1),
      \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0) => \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0),
      \Synchronize.use_sync_reset.sync_reg[2]_0\(0) => \^sample_synced\(7),
      p_13_out => p_13_out,
      sample_synced(0) => \^sample_synced\(5),
      sync_reset => sync_reset
    );
\sync_bits[6].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_74
     port map (
      Clk => Clk,
      \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0) => \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0),
      \Serial_Dbg_Intf.sample_synced_1_reg[6]\ => \Serial_Dbg_Intf.sample_synced_1_reg[6]\,
      p_69_out => p_69_out,
      sample_synced(0) => \^sample_synced\(6),
      sync_reset => sync_reset
    );
\sync_bits[7].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_75
     port map (
      Clk => Clk,
      Dbg_Trig_Ack_Out(0) => Dbg_Trig_Ack_Out(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(0),
      Q(0) => Q(1),
      \Serial_Dbg_Intf.trig_ack_out_1_reg\ => \Serial_Dbg_Intf.trig_ack_out_1_reg\,
      sample_synced(0) => \^sample_synced\(7),
      sync_reset => sync_reset
    );
\sync_bits[8].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_76
     port map (
      Clk => Clk,
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(0),
      sample_synced(0) => \^sample_synced\(8),
      sync_reset => sync_reset
    );
\sync_bits[9].sync_bit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_77
     port map (
      Clk => Clk,
      \Serial_Dbg_Intf.control_reg_reg[3]\(0) => \Serial_Dbg_Intf.control_reg_reg[3]\(0),
      sample_synced(0) => \^sample_synced\(9),
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_ALU is
  port (
    Valid_Req_1st_Cycle0 : out STD_LOGIC;
    O : out STD_LOGIC;
    \Data_Addr[2]\ : out STD_LOGIC;
    \Data_Addr[0]\ : out STD_LOGIC;
    \Data_Addr[1]\ : out STD_LOGIC;
    p_20_in : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    LO : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Data_Addr[4]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    carry_In : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    op2_C : in STD_LOGIC_VECTOR ( 27 downto 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    EX_Op1 : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_ALU : entity is "ALU";
end microblaze_arm_microblaze_0_5_ALU;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_ALU is
  signal \^data_addr[0]\ : STD_LOGIC;
  signal \^data_addr[1]\ : STD_LOGIC;
  signal \^data_addr[2]\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
  signal alu_carry_1 : STD_LOGIC;
  signal alu_carry_10 : STD_LOGIC;
  signal alu_carry_11 : STD_LOGIC;
  signal alu_carry_12 : STD_LOGIC;
  signal alu_carry_13 : STD_LOGIC;
  signal alu_carry_14 : STD_LOGIC;
  signal alu_carry_15 : STD_LOGIC;
  signal alu_carry_16 : STD_LOGIC;
  signal alu_carry_17 : STD_LOGIC;
  signal alu_carry_18 : STD_LOGIC;
  signal alu_carry_19 : STD_LOGIC;
  signal alu_carry_2 : STD_LOGIC;
  signal alu_carry_20 : STD_LOGIC;
  signal alu_carry_21 : STD_LOGIC;
  signal alu_carry_22 : STD_LOGIC;
  signal alu_carry_23 : STD_LOGIC;
  signal alu_carry_24 : STD_LOGIC;
  signal alu_carry_25 : STD_LOGIC;
  signal alu_carry_26 : STD_LOGIC;
  signal alu_carry_27 : STD_LOGIC;
  signal alu_carry_28 : STD_LOGIC;
  signal alu_carry_29 : STD_LOGIC;
  signal alu_carry_3 : STD_LOGIC;
  signal alu_carry_30 : STD_LOGIC;
  signal alu_carry_31 : STD_LOGIC;
  signal alu_carry_4 : STD_LOGIC;
  signal alu_carry_5 : STD_LOGIC;
  signal alu_carry_6 : STD_LOGIC;
  signal alu_carry_7 : STD_LOGIC;
  signal alu_carry_8 : STD_LOGIC;
  signal alu_carry_9 : STD_LOGIC;
  signal alu_carry_in : STD_LOGIC;
  signal control_carry : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_100 : STD_LOGIC;
  signal lopt_101 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_88 : STD_LOGIC;
  signal lopt_89 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
  signal lopt_93 : STD_LOGIC;
  signal lopt_94 : STD_LOGIC;
  signal lopt_95 : STD_LOGIC;
  signal lopt_96 : STD_LOGIC;
  signal lopt_97 : STD_LOGIC;
  signal lopt_98 : STD_LOGIC;
  signal lopt_99 : STD_LOGIC;
begin
  \Data_Addr[0]\ <= \^data_addr[0]\;
  \Data_Addr[1]\ <= \^data_addr[1]\;
  \Data_Addr[2]\ <= \^data_addr[2]\;
  O <= \^o\;
  lopt <= lopt_96;
  lopt_100 <= lopt_4;
  lopt_101 <= lopt_5;
  lopt_3 <= lopt_99;
  lopt_97 <= lopt_1;
  lopt_98 <= lopt_2;
\No_Carry_Decoding.CarryIn_MUXCY\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_872
     port map (
      CI => alu_carry_in,
      carry_In => carry_In,
      control_carry => control_carry,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
\No_Carry_Decoding.alu_carry_select_LUT\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT3__parameterized7\
     port map (
      carry_In => carry_In,
      control_carry => control_carry
    );
\Using_FPGA.ALL_Bits[0].ALU_Bit_I1\: entity work.\microblaze_arm_microblaze_0_5_ALU_Bit__parameterized2\
     port map (
      D(0) => D(0),
      LO => alu_carry_31,
      O => \^data_addr[0]\,
      Op1_Logic => Op1_Logic,
      S => S,
      \Using_FPGA.Native\ => LO,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_96,
      lopt_1 => lopt_97,
      lopt_2 => lopt_98,
      lopt_3 => lopt_99,
      lopt_4 => lopt_100,
      lopt_5 => lopt_101,
      op2_C(0) => op2_C(27)
    );
\Using_FPGA.ALL_Bits[10].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit
     port map (
      \Data_Addr[10]\(0) => \Data_Addr[4]\(19),
      EX_CarryOut => alu_carry_22,
      LO => alu_carry_21,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_63,
      lopt_1 => lopt_64,
      lopt_2 => lopt_65,
      lopt_3 => lopt_70,
      op1(0) => op1(7),
      op2_C(0) => op2_C(17)
    );
\Using_FPGA.ALL_Bits[11].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_873
     port map (
      \Data_Addr[11]\(0) => \Data_Addr[4]\(18),
      EX_CarryOut => alu_carry_21,
      LO => alu_carry_20,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_60,
      lopt_1 => lopt_61,
      lopt_2 => lopt_62,
      lopt_3 => lopt_69,
      op1(0) => op1(6),
      op2_C(0) => op2_C(16)
    );
\Using_FPGA.ALL_Bits[12].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_874
     port map (
      \Data_Addr[12]\(0) => \Data_Addr[4]\(17),
      EX_CarryOut => alu_carry_20,
      LO => alu_carry_19,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_60,
      lopt_1 => lopt_61,
      lopt_10 => lopt_70,
      lopt_11 => lopt_71,
      lopt_2 => lopt_62,
      lopt_3 => lopt_63,
      lopt_4 => lopt_64,
      lopt_5 => lopt_65,
      lopt_6 => lopt_66,
      lopt_7 => lopt_67,
      lopt_8 => lopt_68,
      lopt_9 => lopt_69,
      op1(0) => op1(5),
      op2_C(0) => op2_C(15)
    );
\Using_FPGA.ALL_Bits[13].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_875
     port map (
      \Data_Addr[13]\(0) => \Data_Addr[4]\(16),
      EX_CarryOut => alu_carry_19,
      LO => alu_carry_18,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_54,
      lopt_1 => lopt_55,
      lopt_2 => lopt_56,
      lopt_3 => lopt_59,
      op1(0) => op1(4),
      op2_C(0) => op2_C(14)
    );
\Using_FPGA.ALL_Bits[14].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_876
     port map (
      \Data_Addr[14]\(0) => \Data_Addr[4]\(15),
      EX_CarryOut => alu_carry_18,
      LO => alu_carry_17,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_51,
      lopt_1 => lopt_52,
      lopt_2 => lopt_53,
      lopt_3 => lopt_58,
      op1(0) => op1(3),
      op2_C(0) => op2_C(13)
    );
\Using_FPGA.ALL_Bits[15].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_877
     port map (
      \Data_Addr[15]\(0) => \Data_Addr[4]\(14),
      EX_CarryOut => alu_carry_17,
      LO => alu_carry_16,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_2 => lopt_50,
      lopt_3 => lopt_57,
      op1(0) => op1(2),
      op2_C(0) => op2_C(12)
    );
\Using_FPGA.ALL_Bits[16].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_878
     port map (
      \Data_Addr[16]\(0) => \Data_Addr[4]\(13),
      EX_CarryOut => alu_carry_16,
      LO => alu_carry_15,
      \Using_FPGA.Native\ => \Using_FPGA.Native_17\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_10 => lopt_58,
      lopt_11 => lopt_59,
      lopt_2 => lopt_50,
      lopt_3 => lopt_51,
      lopt_4 => lopt_52,
      lopt_5 => lopt_53,
      lopt_6 => lopt_54,
      lopt_7 => lopt_55,
      lopt_8 => lopt_56,
      lopt_9 => lopt_57,
      op2_C(0) => op2_C(11)
    );
\Using_FPGA.ALL_Bits[17].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_879
     port map (
      \Data_Addr[17]\(0) => \Data_Addr[4]\(12),
      EX_CarryOut => alu_carry_15,
      LO => alu_carry_14,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_42,
      lopt_1 => lopt_43,
      lopt_2 => lopt_44,
      lopt_3 => lopt_47,
      op1(0) => op1(1),
      op2_C(0) => op2_C(10)
    );
\Using_FPGA.ALL_Bits[18].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_880
     port map (
      \Data_Addr[18]\(0) => \Data_Addr[4]\(11),
      EX_CarryOut => alu_carry_14,
      LO => alu_carry_13,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_39,
      lopt_1 => lopt_40,
      lopt_2 => lopt_41,
      lopt_3 => lopt_46,
      op1(0) => op1(0),
      op2_C(0) => op2_C(9)
    );
\Using_FPGA.ALL_Bits[19].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_881
     port map (
      \Data_Addr[19]\(0) => \Data_Addr[4]\(10),
      EX_CarryOut => alu_carry_13,
      LO => alu_carry_12,
      \Using_FPGA.Native\ => \Using_FPGA.Native_16\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_2 => lopt_38,
      lopt_3 => lopt_45,
      op2_C(0) => op2_C(8)
    );
\Using_FPGA.ALL_Bits[1].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_882
     port map (
      EX_CarryOut => alu_carry_31,
      EX_Result => \^data_addr[1]\,
      LO => alu_carry_30,
      O => \^data_addr[0]\,
      \Using_FPGA.Native\ => \^data_addr[2]\,
      \Using_FPGA.Native_0\ => \^o\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_90,
      lopt_1 => lopt_91,
      lopt_2 => lopt_92,
      lopt_3 => lopt_95,
      op1(0) => op1(16),
      op2_C(0) => op2_C(26),
      p_20_in => p_20_in
    );
\Using_FPGA.ALL_Bits[20].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_883
     port map (
      \Data_Addr[20]\(0) => \Data_Addr[4]\(9),
      EX_CarryOut => alu_carry_12,
      LO => alu_carry_11,
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_10 => lopt_46,
      lopt_11 => lopt_47,
      lopt_2 => lopt_38,
      lopt_3 => lopt_39,
      lopt_4 => lopt_40,
      lopt_5 => lopt_41,
      lopt_6 => lopt_42,
      lopt_7 => lopt_43,
      lopt_8 => lopt_44,
      lopt_9 => lopt_45,
      op2_C(0) => op2_C(7)
    );
\Using_FPGA.ALL_Bits[21].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_884
     port map (
      \Data_Addr[21]\(0) => \Data_Addr[4]\(8),
      EX_CarryOut => alu_carry_11,
      LO => alu_carry_10,
      \Using_FPGA.Native\ => \Using_FPGA.Native_14\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_32,
      lopt_3 => lopt_35,
      op2_C(0) => op2_C(6)
    );
\Using_FPGA.ALL_Bits[22].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_885
     port map (
      \Data_Addr[22]\(0) => \Data_Addr[4]\(7),
      EX_CarryOut => alu_carry_10,
      LO => alu_carry_9,
      \Using_FPGA.Native\ => \Using_FPGA.Native_13\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_27,
      lopt_1 => lopt_28,
      lopt_2 => lopt_29,
      lopt_3 => lopt_34,
      op2_C(0) => op2_C(5)
    );
\Using_FPGA.ALL_Bits[23].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_886
     port map (
      \Data_Addr[23]\(0) => \Data_Addr[4]\(6),
      EX_CarryOut => alu_carry_9,
      LO => alu_carry_8,
      \Using_FPGA.Native\ => \Using_FPGA.Native_12\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_24,
      lopt_1 => lopt_25,
      lopt_2 => lopt_26,
      lopt_3 => lopt_33,
      op2_C(0) => op2_C(4)
    );
\Using_FPGA.ALL_Bits[24].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_887
     port map (
      \Data_Addr[24]\(0) => \Data_Addr[4]\(5),
      EX_CarryOut => alu_carry_8,
      LO => alu_carry_7,
      \Using_FPGA.Native\ => \Using_FPGA.Native_11\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_24,
      lopt_1 => lopt_25,
      lopt_10 => lopt_34,
      lopt_11 => lopt_35,
      lopt_2 => lopt_26,
      lopt_3 => lopt_27,
      lopt_4 => lopt_28,
      lopt_5 => lopt_29,
      lopt_6 => lopt_30,
      lopt_7 => lopt_31,
      lopt_8 => lopt_32,
      lopt_9 => lopt_33,
      op2_C(0) => op2_C(3)
    );
\Using_FPGA.ALL_Bits[25].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_888
     port map (
      \Data_Addr[25]\(0) => \Data_Addr[4]\(4),
      EX_CarryOut => alu_carry_7,
      LO => alu_carry_6,
      \Using_FPGA.Native\ => \Using_FPGA.Native_10\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_18,
      lopt_1 => lopt_19,
      lopt_2 => lopt_20,
      lopt_3 => lopt_23,
      op2_C(0) => op2_C(2)
    );
\Using_FPGA.ALL_Bits[26].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_889
     port map (
      \Data_Addr[26]\(0) => \Data_Addr[4]\(3),
      EX_CarryOut => alu_carry_6,
      LO => alu_carry_5,
      \Using_FPGA.Native\ => \Using_FPGA.Native_9\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_15,
      lopt_1 => lopt_16,
      lopt_2 => lopt_17,
      lopt_3 => lopt_22,
      op2_C(0) => op2_C(1)
    );
\Using_FPGA.ALL_Bits[27].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_890
     port map (
      \Data_Addr[27]\(0) => \Data_Addr[4]\(2),
      EX_CarryOut => alu_carry_5,
      LO => alu_carry_4,
      \Using_FPGA.Native\ => \Using_FPGA.Native_8\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_14,
      lopt_3 => lopt_21,
      op2_C(0) => op2_C(0)
    );
\Using_FPGA.ALL_Bits[28].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_891
     port map (
      \Data_Addr[28]\(0) => \Data_Addr[4]\(1),
      EX_CarryOut => alu_carry_4,
      LO => alu_carry_3,
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_7\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_10 => lopt_22,
      lopt_11 => lopt_23,
      lopt_2 => lopt_14,
      lopt_3 => lopt_15,
      lopt_4 => lopt_16,
      lopt_5 => lopt_17,
      lopt_6 => lopt_18,
      lopt_7 => lopt_19,
      lopt_8 => lopt_20,
      lopt_9 => lopt_21
    );
\Using_FPGA.ALL_Bits[29].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_892
     port map (
      \Data_Addr[29]\(0) => \Data_Addr[4]\(0),
      EX_CarryOut => alu_carry_3,
      LO => alu_carry_2,
      \Using_FPGA.Native\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      lopt_3 => lopt_11
    );
\Using_FPGA.ALL_Bits[2].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_893
     port map (
      EX_CarryOut => alu_carry_30,
      EX_Result => \^data_addr[2]\,
      LO => alu_carry_29,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_87,
      lopt_1 => lopt_88,
      lopt_2 => lopt_89,
      lopt_3 => lopt_94,
      op1(0) => op1(15),
      op2_C(0) => op2_C(25)
    );
\Using_FPGA.ALL_Bits[30].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_894
     port map (
      EX_CarryOut => alu_carry_2,
      LO => alu_carry_1,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      \in\(0) => \in\(1),
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\,
      lopt_2 => \^lopt_5\,
      lopt_3 => lopt_10
    );
\Using_FPGA.ALL_Bits[31].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_895
     port map (
      EX_CarryIn => alu_carry_in,
      EX_CarryOut => alu_carry_1,
      EX_Op1 => EX_Op1,
      EX_Op2 => EX_Op2,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      \in\(0) => \in\(0),
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => lopt_9
    );
\Using_FPGA.ALL_Bits[3].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_896
     port map (
      EX_CarryOut => alu_carry_29,
      EX_Result => \^o\,
      LO => alu_carry_28,
      O => \^data_addr[0]\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_0\ => \^data_addr[2]\,
      \Using_FPGA.Native_1\ => \^data_addr[1]\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      Valid_Req_1st_Cycle0 => Valid_Req_1st_Cycle0,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_84,
      lopt_1 => lopt_85,
      lopt_2 => lopt_86,
      lopt_3 => lopt_93,
      op1(0) => op1(14),
      op2_C(0) => op2_C(24),
      p_21_in => p_21_in
    );
\Using_FPGA.ALL_Bits[4].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_897
     port map (
      \Data_Addr[4]\(0) => \Data_Addr[4]\(25),
      EX_CarryOut => alu_carry_28,
      LO => alu_carry_27,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_84,
      lopt_1 => lopt_85,
      lopt_10 => lopt_94,
      lopt_11 => lopt_95,
      lopt_2 => lopt_86,
      lopt_3 => lopt_87,
      lopt_4 => lopt_88,
      lopt_5 => lopt_89,
      lopt_6 => lopt_90,
      lopt_7 => lopt_91,
      lopt_8 => lopt_92,
      lopt_9 => lopt_93,
      op1(0) => op1(13),
      op2_C(0) => op2_C(23)
    );
\Using_FPGA.ALL_Bits[5].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_898
     port map (
      \Data_Addr[5]\(0) => \Data_Addr[4]\(24),
      EX_CarryOut => alu_carry_27,
      LO => alu_carry_26,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_78,
      lopt_1 => lopt_79,
      lopt_2 => lopt_80,
      lopt_3 => lopt_83,
      op1(0) => op1(12),
      op2_C(0) => op2_C(22)
    );
\Using_FPGA.ALL_Bits[6].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_899
     port map (
      \Data_Addr[6]\(0) => \Data_Addr[4]\(23),
      EX_CarryOut => alu_carry_26,
      LO => alu_carry_25,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_75,
      lopt_1 => lopt_76,
      lopt_2 => lopt_77,
      lopt_3 => lopt_82,
      op1(0) => op1(11),
      op2_C(0) => op2_C(21)
    );
\Using_FPGA.ALL_Bits[7].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_900
     port map (
      \Data_Addr[7]\(0) => \Data_Addr[4]\(22),
      EX_CarryOut => alu_carry_25,
      LO => alu_carry_24,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_72,
      lopt_1 => lopt_73,
      lopt_2 => lopt_74,
      lopt_3 => lopt_81,
      op1(0) => op1(10),
      op2_C(0) => op2_C(20)
    );
\Using_FPGA.ALL_Bits[8].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_901
     port map (
      \Data_Addr[8]\(0) => \Data_Addr[4]\(21),
      EX_CarryOut => alu_carry_24,
      LO => alu_carry_23,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_72,
      lopt_1 => lopt_73,
      lopt_10 => lopt_82,
      lopt_11 => lopt_83,
      lopt_2 => lopt_74,
      lopt_3 => lopt_75,
      lopt_4 => lopt_76,
      lopt_5 => lopt_77,
      lopt_6 => lopt_78,
      lopt_7 => lopt_79,
      lopt_8 => lopt_80,
      lopt_9 => lopt_81,
      op1(0) => op1(9),
      op2_C(0) => op2_C(19)
    );
\Using_FPGA.ALL_Bits[9].ALU_Bit_I1\: entity work.microblaze_arm_microblaze_0_5_ALU_Bit_902
     port map (
      \Data_Addr[9]\(0) => \Data_Addr[4]\(20),
      EX_CarryIn => alu_carry_22,
      EX_CarryOut => alu_carry_23,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      lopt => lopt_66,
      lopt_1 => lopt_67,
      lopt_2 => lopt_68,
      lopt_3 => lopt_71,
      op1(0) => op1(8),
      op2_C(0) => op2_C(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Debug is
  port (
    dbg_brki_hit : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    mb_halted_1_reg_0 : out STD_LOGIC;
    \data_rd_reg_reg[0]_0\ : out STD_LOGIC;
    register_write : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Area_Debug_Control.force_stop_cmd_1_reg_0\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Sleep_Out : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\ : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]_0\ : out STD_LOGIC;
    mux_Instr_Read : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Pause : in STD_LOGIC;
    Sleep : in STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg_0\ : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    reg_Write_dbg : in STD_LOGIC;
    \^of_piperun\ : in STD_LOGIC;
    use_Imm_Reg : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    branch_with_delay : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    inHibit_EX_reg : in STD_LOGIC;
    dbg_clean_stop : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Serial_Dbg_Intf.control_reg_reg[8]_1\ : in STD_LOGIC;
    Valid_Instr_i : in STD_LOGIC;
    Status_Reg_En : in STD_LOGIC;
    Data_Read_Reg_En : in STD_LOGIC;
    Config_Reg_En : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    \Use_XX_Accesses.xx_data_reg[31]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[30]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[29]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[28]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[27]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[26]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[25]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[24]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[23]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[22]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[21]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[20]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[19]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[18]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[17]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[16]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[15]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[14]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[13]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[12]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[11]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[10]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[9]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[8]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[7]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[6]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[5]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[4]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[3]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[2]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[1]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[0]\ : in STD_LOGIC;
    iFetch_In_Progress_reg : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    has_inhibit_EX : in STD_LOGIC;
    of_Pause : in STD_LOGIC;
    S69_out : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Sleep_Decode : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inHibit_EX : in STD_LOGIC;
    jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Debug : entity is "Debug";
end microblaze_arm_microblaze_0_5_Debug;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Debug is
  signal A1 : STD_LOGIC;
  signal A2 : STD_LOGIC;
  signal A3 : STD_LOGIC;
  signal \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_1\ : STD_LOGIC;
  signal \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_2\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_10\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_11\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_12\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_13\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_14\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_15\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_16\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_17\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_18\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_19\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_20\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_21\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_22\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_23\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_24\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_25\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_26\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_27\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_28\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_29\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_3\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_30\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_31\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_32\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_5\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_6\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_8\ : STD_LOGIC;
  signal \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_9\ : STD_LOGIC;
  signal \Area_Debug_Control.dbg_hit[0]_i_1_n_0\ : STD_LOGIC;
  signal \Area_Debug_Control.dbg_stop_Detected_reg_n_0\ : STD_LOGIC;
  signal \^area_debug_control.force_stop_cmd_1_reg_0\ : STD_LOGIC;
  signal \Area_Debug_Control.force_stop_i_i_1_n_0\ : STD_LOGIC;
  signal \Area_Debug_Control.force_stop_i_reg_n_0\ : STD_LOGIC;
  signal \Area_Debug_Control.saved_reset_mode_sleep_1_i_1_n_0\ : STD_LOGIC;
  signal Command_Reg_En : STD_LOGIC;
  signal Control_Reg_En : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Dbg_TDO_INST_0_i_10_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_11_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_12_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_16_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_17_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_18_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_19_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_20_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_21_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_22_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_23_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_28_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_29_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_30_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_31_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_32_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_33_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_34_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_35_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_36_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_6_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_7_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_8_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_9_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Full_32_bit : STD_LOGIC;
  signal Full_32_bit_1 : STD_LOGIC;
  signal Instr_Insert_Reg_En : STD_LOGIC;
  signal Instr_Insert_Reg_En_1 : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal New_Dbg_Instr2_TCK : STD_LOGIC;
  signal New_Dbg_Instr_TCK : STD_LOGIC;
  signal Q0_in : STD_LOGIC;
  signal Q0_out : STD_LOGIC;
  signal Q11_in : STD_LOGIC;
  signal Q2_in : STD_LOGIC;
  signal Q2_out : STD_LOGIC;
  signal Q3_in : STD_LOGIC;
  signal Q3_out : STD_LOGIC;
  signal Q4_out : STD_LOGIC;
  signal Q6_out : STD_LOGIC;
  signal Q_0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.command_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.continue_from_brk_TClk_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.continue_from_brk_reg_n_0\ : STD_LOGIC;
  signal \^serial_dbg_intf.control_reg_reg[8]_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.force_stop_TClk_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.normal_stop_TClk_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[10]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[11]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[12]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[13]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[14]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[15]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[16]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[17]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[18]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[19]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[1]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[20]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[21]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[2]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[5]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[6]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[7]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[8]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_datain_reg_n_0_[9]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.single_Step_TClk_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_dbg_hit_n_1\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_dbg_wakeup_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_15\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_16\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_stop_CPU_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.unchanged_i_1_n_0\ : STD_LOGIC;
  signal \^sleep_out\ : STD_LOGIC;
  signal \TDO_Data_Reg__31\ : STD_LOGIC;
  signal \TDO_Status_Reg__17\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\ : STD_LOGIC;
  signal \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\ : STD_LOGIC;
  signal capture_1 : STD_LOGIC;
  signal command_reg : STD_LOGIC_VECTOR ( 0 to 1 );
  signal command_reg_clear : STD_LOGIC;
  signal command_reg_clear_i_1_n_0 : STD_LOGIC;
  signal continue_from_brk_TClk : STD_LOGIC;
  signal \data_rd_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \^data_rd_reg_reg[0]_0\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal data_read_reg : STD_LOGIC_VECTOR ( 0 to 32 );
  signal \^dbg_brki_hit\ : STD_LOGIC;
  signal dbg_brki_hit_synced : STD_LOGIC;
  signal dbg_continue_i_i_2_n_0 : STD_LOGIC;
  signal dbg_halt_reset_mode_i_1_n_0 : STD_LOGIC;
  signal dbg_halt_reset_mode_reg_n_0 : STD_LOGIC;
  signal dbg_hit : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dbg_stop_1 : STD_LOGIC;
  signal executing_i_1_n_0 : STD_LOGIC;
  signal force_stop_TClk : STD_LOGIC;
  signal force_stop_cmd_1 : STD_LOGIC;
  signal force_stop_cmd_hold : STD_LOGIC;
  signal force_stop_cmd_i : STD_LOGIC;
  signal instr_rd_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal instr_read_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mb_halted_1 : STD_LOGIC;
  signal \^mb_halted_1_reg_0\ : STD_LOGIC;
  signal normal_stop_TClk : STD_LOGIC;
  signal normal_stop_cmd_hold : STD_LOGIC;
  signal normal_stop_cmd_i : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in64_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal p_87_out : STD_LOGIC;
  signal p_90_out : STD_LOGIC;
  signal pause_synced : STD_LOGIC;
  signal pc_brk_1 : STD_LOGIC;
  signal read_register_MSR : STD_LOGIC;
  signal read_register_PC : STD_LOGIC;
  signal read_register_PC_1_reg_n_0 : STD_LOGIC;
  signal \^register_write\ : STD_LOGIC;
  signal running_clock : STD_LOGIC;
  signal running_clock_i_1_n_0 : STD_LOGIC;
  signal running_clock_synced : STD_LOGIC;
  signal sample_synced : STD_LOGIC_VECTOR ( 0 to 9 );
  signal saved_reset_mode_dbg_halt : STD_LOGIC;
  signal saved_reset_mode_dbg_halt_i_1_n_0 : STD_LOGIC;
  signal saved_reset_mode_sleep : STD_LOGIC;
  signal saved_reset_mode_sleep_1 : STD_LOGIC;
  signal saved_reset_mode_sleep_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sel0__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal single_Step_N : STD_LOGIC;
  signal single_Step_N_i_1_n_0 : STD_LOGIC;
  signal single_Step_TClk : STD_LOGIC;
  signal single_step_N_1 : STD_LOGIC;
  signal single_step_count : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \single_step_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \single_step_count[1]_i_1_n_0\ : STD_LOGIC;
  signal sleep_reset_mode : STD_LOGIC;
  signal sleep_reset_mode_i_1_n_0 : STD_LOGIC;
  signal sleep_synced : STD_LOGIC;
  signal start_dbg_exec_reg_n_0 : STD_LOGIC;
  signal start_single_cmd : STD_LOGIC;
  signal start_single_step_i_1_n_0 : STD_LOGIC;
  signal start_single_step_reg_n_0 : STD_LOGIC;
  signal step_continue : STD_LOGIC;
  signal step_continue_1 : STD_LOGIC;
  signal sync : STD_LOGIC;
  signal sync_trig_ack_in_0_n_1 : STD_LOGIC;
  signal sync_trig_out_0_n_1 : STD_LOGIC;
  signal sync_trig_out_0_n_2 : STD_LOGIC;
  signal tdo_config_word1_0 : STD_LOGIC;
  signal trig_ack_in_0_synced : STD_LOGIC;
  signal trig_ack_in_0_synced_1 : STD_LOGIC;
  signal trig_out_0_synced : STD_LOGIC;
  signal trig_out_0_synced_1 : STD_LOGIC;
  signal unchanged : STD_LOGIC;
  signal wb_read_imm_reg_1_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Area_Debug_Control.force_stop_i_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Area_Debug_Control.saved_reset_mode_sleep_1_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Area_Debug_Control.step_continue_1_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_12 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_8 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_9 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \LOCKSTEP_Master_Out[1]_INST_0_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[5]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of command_reg_clear_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \data_rd_reg[32]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of dbg_continue_i_i_2 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of saved_reset_mode_dbg_halt_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of saved_reset_mode_sleep_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of sleep_reset_mode_i_2 : label is "soft_lutpair30";
begin
  \Area_Debug_Control.force_stop_cmd_1_reg_0\ <= \^area_debug_control.force_stop_cmd_1_reg_0\;
  D(0) <= \^d\(0);
  Dbg_Trig_Ack_Out(1 downto 0) <= \^dbg_trig_ack_out\(1 downto 0);
  Dbg_Trig_In(1 downto 0) <= \^dbg_trig_in\(1 downto 0);
  LOCKSTEP_Master_Out(36 downto 0) <= \^lockstep_master_out\(36 downto 0);
  \Serial_Dbg_Intf.control_reg_reg[8]_0\ <= \^serial_dbg_intf.control_reg_reg[8]_0\;
  Sleep_Out <= \^sleep_out\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \data_rd_reg_reg[0]_0\ <= \^data_rd_reg_reg[0]_0\;
  dbg_brki_hit <= \^dbg_brki_hit\;
  mb_halted_1_reg_0 <= \^mb_halted_1_reg_0\;
  register_write <= \^register_write\;
\Area_Debug_Control.Dbg_Inhibit_EX_FDRSE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRSE
     port map (
      \Area_Optimized.register_write_reg\ => \^register_write\,
      Clk => Clk,
      D(0) => \data_rd_reg_reg_n_0_[32]\,
      Q(0) => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => S,
      \Serial_Dbg_Intf.continue_from_brk_reg\ => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \^lockstep_master_out\(35),
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_32\,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_1\,
      \Using_FPGA.Native_2\ => \^lockstep_master_out\(34),
      Valid_Instr_i => Valid_Instr_i,
      \data_rd_reg_reg[32]\ => \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_2\,
      dbg_halt_reset_mode_reg => dbg_halt_reset_mode_reg_n_0,
      read_register_MSR_1_reg => \^data_rd_reg_reg[0]_0\,
      read_register_MSR_1_reg_0 => \data_rd_reg[32]_i_3_n_0\,
      saved_reset_mode_sleep => saved_reset_mode_sleep,
      start_dbg_exec_reg => start_dbg_exec_reg_n_0,
      start_single_step_reg => start_single_step_reg_n_0,
      sync_reset => sync_reset
    );
\Area_Debug_Control.Stop_CPU_FDRSE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRSE_37
     port map (
      Clk => Clk,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => S,
      \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg\ => \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_32\,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\,
      \Use_Async_Reset.sync_reset_reg\ => \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_1\,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      sync_reset => sync_reset
    );
\Area_Debug_Control.Stop_Instr_Fetch_FDRSE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRSE_38
     port map (
      \Area_Debug_Control.dbg_stop_Detected_reg\ => \Area_Debug_Control.dbg_stop_Detected_reg_n_0\,
      \Area_Debug_Control.mb_halted_i_reg\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_3\,
      \Area_Optimized.register_write_reg\ => \^register_write\,
      Clk => Clk,
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\ => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => S,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\,
      \Serial_Dbg_Intf.sample_synced_1_reg[6]\ => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      \Single_Synchronize.use_async_reset.sync_reg\ => \^lockstep_master_out\(34),
      \Use_Async_Reset.sync_reset_reg\ => \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_1\,
      \Using_FPGA.Native_0\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_32\,
      \Using_FPGA.Native_1\(26 downto 0) => iFetch_In_Progress_reg(26 downto 0),
      \Using_FPGA.Native_2\(26 downto 0) => \Using_FPGA.Native_1\(26 downto 0),
      \data_rd_reg_reg[0]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_31\,
      \data_rd_reg_reg[10]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_21\,
      \data_rd_reg_reg[11]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_20\,
      \data_rd_reg_reg[12]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_19\,
      \data_rd_reg_reg[13]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_18\,
      \data_rd_reg_reg[14]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_17\,
      \data_rd_reg_reg[15]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_16\,
      \data_rd_reg_reg[16]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_15\,
      \data_rd_reg_reg[17]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_14\,
      \data_rd_reg_reg[18]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_13\,
      \data_rd_reg_reg[19]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_12\,
      \data_rd_reg_reg[1]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_30\,
      \data_rd_reg_reg[20]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_11\,
      \data_rd_reg_reg[21]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_10\,
      \data_rd_reg_reg[22]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_9\,
      \data_rd_reg_reg[23]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_8\,
      \data_rd_reg_reg[25]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      \data_rd_reg_reg[27]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_6\,
      \data_rd_reg_reg[2]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_29\,
      \data_rd_reg_reg[31]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      \data_rd_reg_reg[31]_0\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_5\,
      \data_rd_reg_reg[3]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_28\,
      \data_rd_reg_reg[4]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_27\,
      \data_rd_reg_reg[5]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_26\,
      \data_rd_reg_reg[6]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_25\,
      \data_rd_reg_reg[7]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_24\,
      \data_rd_reg_reg[8]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_23\,
      \data_rd_reg_reg[9]\ => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_22\,
      dbg_clean_stop => dbg_clean_stop,
      dbg_halt_reset_mode_reg => dbg_halt_reset_mode_reg_n_0,
      force_stop_cmd_hold => force_stop_cmd_hold,
      force_stop_cmd_i => force_stop_cmd_i,
      inHibit_EX_reg => inHibit_EX_reg,
      normal_stop_cmd_hold => normal_stop_cmd_hold,
      normal_stop_cmd_i => normal_stop_cmd_i,
      read_register_MSR_1_reg => \^data_rd_reg_reg[0]_0\,
      read_register_PC_1_reg => read_register_PC_1_reg_n_0,
      saved_reset_mode_dbg_halt => saved_reset_mode_dbg_halt,
      saved_reset_mode_sleep => saved_reset_mode_sleep,
      saved_reset_mode_sleep_1 => saved_reset_mode_sleep_1,
      sleep_reset_mode_reg => \^sleep_out\,
      sync_reset => sync_reset
    );
\Area_Debug_Control.dbg_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Area_Debug_Control.dbg_brki_hit_reg_0\,
      Q => \^dbg_brki_hit\,
      R => sync_reset
    );
\Area_Debug_Control.dbg_hit[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => single_step_N_1,
      I1 => step_continue_1,
      I2 => pc_brk_1,
      I3 => dbg_hit(0),
      O => \Area_Debug_Control.dbg_hit[0]_i_1_n_0\
    );
\Area_Debug_Control.dbg_hit_i_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\,
      Q => pc_brk_1,
      R => sync_reset
    );
\Area_Debug_Control.dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Area_Debug_Control.dbg_hit[0]_i_1_n_0\,
      Q => dbg_hit(0),
      R => sync_reset
    );
\Area_Debug_Control.dbg_stop_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Dbg_Stop,
      Q => dbg_stop_1,
      R => sync_reset
    );
\Area_Debug_Control.dbg_stop_Detected_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_out_0_n_2,
      Q => \Area_Debug_Control.dbg_stop_Detected_reg_n_0\,
      R => sync_reset
    );
\Area_Debug_Control.force_stop_cmd_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^area_debug_control.force_stop_cmd_1_reg_0\,
      Q => force_stop_cmd_1,
      R => sync_reset
    );
\Area_Debug_Control.force_stop_cmd_hold_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => force_stop_cmd_i,
      I1 => force_stop_cmd_hold,
      I2 => inHibit_EX_reg,
      O => p_2_out
    );
\Area_Debug_Control.force_stop_cmd_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_2_out,
      Q => force_stop_cmd_hold,
      R => sync_reset
    );
\Area_Debug_Control.force_stop_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0010"
    )
        port map (
      I0 => force_stop_cmd_i,
      I1 => force_stop_cmd_hold,
      I2 => force_stop_cmd_1,
      I3 => \^mb_halted_1_reg_0\,
      I4 => \Area_Debug_Control.force_stop_i_reg_n_0\,
      O => \Area_Debug_Control.force_stop_i_i_1_n_0\
    );
\Area_Debug_Control.force_stop_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Area_Debug_Control.force_stop_i_i_1_n_0\,
      Q => \Area_Debug_Control.force_stop_i_reg_n_0\,
      R => sync_reset
    );
\Area_Debug_Control.mb_halted_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_3\,
      Q => \^mb_halted_1_reg_0\,
      R => '0'
    );
\Area_Debug_Control.normal_stop_cmd_hold_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEE0000000E"
    )
        port map (
      I0 => normal_stop_cmd_i,
      I1 => normal_stop_cmd_hold,
      I2 => dbg_clean_stop,
      I3 => force_stop_cmd_i,
      I4 => force_stop_cmd_hold,
      I5 => inHibit_EX_reg,
      O => p_3_out
    );
\Area_Debug_Control.normal_stop_cmd_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_3_out,
      Q => normal_stop_cmd_hold,
      R => sync_reset
    );
\Area_Debug_Control.saved_reset_mode_sleep_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F0"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      I2 => saved_reset_mode_sleep,
      I3 => sync_reset,
      O => \Area_Debug_Control.saved_reset_mode_sleep_1_i_1_n_0\
    );
\Area_Debug_Control.saved_reset_mode_sleep_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Area_Debug_Control.saved_reset_mode_sleep_1_i_1_n_0\,
      Q => saved_reset_mode_sleep_1,
      R => '0'
    );
\Area_Debug_Control.single_step_N_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => single_Step_N,
      Q => single_step_N_1,
      R => sync_reset
    );
\Area_Debug_Control.step_continue_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => start_single_step_reg_n_0,
      I1 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      O => step_continue
    );
\Area_Debug_Control.step_continue_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => step_continue,
      Q => step_continue_1,
      R => sync_reset
    );
\Area_Debug_Control.trig_ack_out_0_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_out_0_n_1,
      Q => \^dbg_trig_ack_out\(1),
      R => sync_reset
    );
\Area_Debug_Control.trig_out_0_synced_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trig_out_0_synced,
      Q => trig_out_0_synced_1,
      R => sync_reset
    );
\Area_Optimized.register_write_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => reg_Write_dbg,
      Q => \^register_write\,
      R => sync_reset
    );
\Area_Optimized.wb_read_imm_reg_1_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun\,
      D => use_Imm_Reg,
      Q => wb_read_imm_reg_1_i,
      R => sync_reset
    );
Dbg_TDO_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFAFFCFAC0A00C0"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_6_n_0,
      I1 => Dbg_TDO_INST_0_i_7_n_0,
      I2 => A3,
      I3 => Dbg_TDO_INST_0_i_8_n_0,
      I4 => sel0(0),
      I5 => Dbg_TDO_INST_0_i_9_n_0,
      O => \TDO_Status_Reg__17\
    );
Dbg_TDO_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FEFE010000"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A3,
      I4 => Dbg_TDO_INST_0_i_20_n_0,
      I5 => Dbg_TDO_INST_0_i_21_n_0,
      O => Dbg_TDO_INST_0_i_10_n_0
    );
Dbg_TDO_INST_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FEFE010000"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A3,
      I4 => Dbg_TDO_INST_0_i_22_n_0,
      I5 => Dbg_TDO_INST_0_i_23_n_0,
      O => Dbg_TDO_INST_0_i_11_n_0
    );
Dbg_TDO_INST_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A3,
      O => Dbg_TDO_INST_0_i_12_n_0
    );
Dbg_TDO_INST_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A1,
      I1 => A2,
      O => Dbg_TDO_INST_0_i_16_n_0
    );
Dbg_TDO_INST_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\,
      I1 => \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I5 => \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\,
      O => Dbg_TDO_INST_0_i_17_n_0
    );
Dbg_TDO_INST_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\,
      O => Dbg_TDO_INST_0_i_18_n_0
    );
Dbg_TDO_INST_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\,
      I1 => \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => Dbg_TDO_INST_0_i_19_n_0
    );
Dbg_TDO_INST_0_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_29_n_0,
      I1 => Dbg_TDO_INST_0_i_30_n_0,
      O => Dbg_TDO_INST_0_i_20_n_0,
      S => Dbg_TDO_INST_0_i_28_n_0
    );
Dbg_TDO_INST_0_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_31_n_0,
      I1 => Dbg_TDO_INST_0_i_32_n_0,
      O => Dbg_TDO_INST_0_i_21_n_0,
      S => Dbg_TDO_INST_0_i_28_n_0
    );
Dbg_TDO_INST_0_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_33_n_0,
      I1 => Dbg_TDO_INST_0_i_34_n_0,
      O => Dbg_TDO_INST_0_i_22_n_0,
      S => Dbg_TDO_INST_0_i_28_n_0
    );
Dbg_TDO_INST_0_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_35_n_0,
      I1 => Dbg_TDO_INST_0_i_36_n_0,
      O => Dbg_TDO_INST_0_i_23_n_0,
      S => Dbg_TDO_INST_0_i_28_n_0
    );
Dbg_TDO_INST_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I1 => A1,
      I2 => A2,
      O => Dbg_TDO_INST_0_i_28_n_0
    );
Dbg_TDO_INST_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(13),
      I1 => data_read_reg(14),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(15),
      I5 => data_read_reg(16),
      O => Dbg_TDO_INST_0_i_29_n_0
    );
Dbg_TDO_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFAFCA0C00A0CA"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_10_n_0,
      I1 => Dbg_TDO_INST_0_i_11_n_0,
      I2 => sel0(0),
      I3 => Dbg_TDO_INST_0_i_12_n_0,
      I4 => \sel0__0\(1),
      I5 => data_read_reg(0),
      O => \TDO_Data_Reg__31\
    );
Dbg_TDO_INST_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(9),
      I1 => data_read_reg(10),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(11),
      I5 => data_read_reg(12),
      O => Dbg_TDO_INST_0_i_30_n_0
    );
Dbg_TDO_INST_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(5),
      I1 => data_read_reg(6),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(7),
      I5 => data_read_reg(8),
      O => Dbg_TDO_INST_0_i_31_n_0
    );
Dbg_TDO_INST_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(1),
      I1 => data_read_reg(2),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(3),
      I5 => data_read_reg(4),
      O => Dbg_TDO_INST_0_i_32_n_0
    );
Dbg_TDO_INST_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(29),
      I1 => data_read_reg(30),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(31),
      I5 => data_read_reg(32),
      O => Dbg_TDO_INST_0_i_33_n_0
    );
Dbg_TDO_INST_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(25),
      I1 => data_read_reg(26),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(27),
      I5 => data_read_reg(28),
      O => Dbg_TDO_INST_0_i_34_n_0
    );
Dbg_TDO_INST_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(21),
      I1 => data_read_reg(22),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(23),
      I5 => data_read_reg(24),
      O => Dbg_TDO_INST_0_i_35_n_0
    );
Dbg_TDO_INST_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(17),
      I1 => data_read_reg(18),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(19),
      I5 => data_read_reg(20),
      O => Dbg_TDO_INST_0_i_36_n_0
    );
Dbg_TDO_INST_0_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_17_n_0,
      I1 => Dbg_TDO_INST_0_i_18_n_0,
      O => Dbg_TDO_INST_0_i_6_n_0,
      S => Dbg_TDO_INST_0_i_16_n_0
    );
Dbg_TDO_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2B2B2828282B28"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_19_n_0,
      I1 => A1,
      I2 => A2,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I5 => \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\,
      O => Dbg_TDO_INST_0_i_7_n_0
    );
Dbg_TDO_INST_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => A1,
      I1 => A2,
      O => Dbg_TDO_INST_0_i_8_n_0
    );
Dbg_TDO_INST_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000002"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A3,
      I3 => A1,
      I4 => A2,
      O => Dbg_TDO_INST_0_i_9_n_0
    );
Full_32_bit_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => wb_read_imm_reg_1_i,
      Q => Full_32_bit_1,
      R => sync_reset
    );
Full_32_bit_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => use_Imm_Reg,
      Q => Full_32_bit,
      R => sync_reset
    );
\LOCKSTEP_Master_Out[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => force_stop_cmd_i,
      I1 => force_stop_cmd_hold,
      O => \^area_debug_control.force_stop_cmd_1_reg_0\
    );
\Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^serial_dbg_intf.control_reg_reg[8]_0\,
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(5),
      I3 => Dbg_Reg_En(4),
      I4 => Dbg_Reg_En(7),
      O => Instr_Insert_Reg_En
    );
\Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => Instr_Insert_Reg_En,
      Q => Instr_Insert_Reg_En_1
    );
\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => New_Dbg_Instr_TCK,
      Q => New_Dbg_Instr2_TCK
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Dbg_Reg_En(7),
      I1 => Dbg_Reg_En(4),
      I2 => Dbg_Reg_En(5),
      I3 => Dbg_Reg_En(6),
      I4 => \^serial_dbg_intf.control_reg_reg[8]_0\,
      I5 => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\,
      O => p_90_out
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => A2,
      I1 => A3,
      I2 => sel0(0),
      I3 => A1,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I5 => instr_read_reg(0),
      O => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => p_90_out,
      Q => New_Dbg_Instr_TCK
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[1]\,
      Q => \^lockstep_master_out\(31)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[11]\,
      Q => \^lockstep_master_out\(21)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[12]\,
      Q => \^lockstep_master_out\(20)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[13]\,
      Q => \^lockstep_master_out\(19)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[14]\,
      Q => \^lockstep_master_out\(18)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[15]\,
      Q => \^lockstep_master_out\(17)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[16]\,
      Q => \^lockstep_master_out\(16)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[17]\,
      Q => \^lockstep_master_out\(15)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[18]\,
      Q => \^lockstep_master_out\(14)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[19]\,
      Q => \^lockstep_master_out\(13)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[20]\,
      Q => \^lockstep_master_out\(12)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[2]\,
      Q => \^lockstep_master_out\(30)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[21]\,
      Q => \^lockstep_master_out\(11)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\,
      Q => \^lockstep_master_out\(10)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\,
      Q => \^lockstep_master_out\(9)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\,
      Q => \^lockstep_master_out\(8)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\,
      Q => \^lockstep_master_out\(7)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\,
      Q => \^lockstep_master_out\(6)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\,
      Q => \^lockstep_master_out\(5)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\,
      Q => \^lockstep_master_out\(4)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\,
      Q => \^lockstep_master_out\(3)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\,
      Q => \^lockstep_master_out\(2)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[3]\,
      Q => \^lockstep_master_out\(29)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\,
      Q => \^lockstep_master_out\(1)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => Dbg_TDI,
      Q => \^lockstep_master_out\(0)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[4]\,
      Q => \^lockstep_master_out\(28)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[5]\,
      Q => \^lockstep_master_out\(27)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[6]\,
      Q => \^lockstep_master_out\(26)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[7]\,
      Q => \^lockstep_master_out\(25)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[8]\,
      Q => \^lockstep_master_out\(24)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[9]\,
      Q => \^lockstep_master_out\(23)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[10]\,
      Q => \^lockstep_master_out\(22)
    );
\Serial_Dbg_Intf.SRL16E_1\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized2\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q_0 => Q_0
    );
\Serial_Dbg_Intf.SRL16E_2\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q11_in => Q11_in
    );
\Serial_Dbg_Intf.SRL16E_3\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized12\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q2_in => Q2_in
    );
\Serial_Dbg_Intf.SRL16E_4\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized14\
     port map (
      Config_Reg_En => Config_Reg_En,
      Data_Read_Reg_En => Data_Read_Reg_En,
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => Dbg_TDO,
      Instr_Insert_Reg_En => Instr_Insert_Reg_En,
      Q(7 downto 5) => \sel0__0\(3 downto 1),
      Q(4) => sel0(0),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q0_in => Q0_in,
      Q0_out => Q0_out,
      Q2_in => Q2_in,
      Q3_in => Q3_in,
      \Serial_Dbg_Intf.shift_count_reg[5]\ => \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\,
      \Serial_Dbg_Intf.shift_count_reg[5]_0\ => \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\,
      Status_Reg_En => Status_Reg_En,
      \TDO_Data_Reg__31\ => \TDO_Data_Reg__31\,
      \TDO_Status_Reg__17\ => \TDO_Status_Reg__17\,
      instr_read_reg(0) => instr_read_reg(0),
      tdo_config_word1_0 => tdo_config_word1_0
    );
\Serial_Dbg_Intf.SRL16E_7\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_39\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q0_in => Q0_in
    );
\Serial_Dbg_Intf.SRL16E_8\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_40\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_0 => tdo_config_word1_0
    );
\Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q6_out => Q6_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\,
      Q(5) => \sel0__0\(1),
      Q(4) => sel0(0),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q11_in => Q11_in,
      Q6_out => Q6_out,
      Q_0 => Q_0
    );
\Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_41\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q4_out => Q4_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q3_out => Q3_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized6_42\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q2_out => Q2_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized8_43\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\,
      Q(5) => \sel0__0\(1),
      Q(4) => sel0(0),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q2_out => Q2_out,
      Q3_out => Q3_out,
      Q4_out => Q4_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized4_44\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q0_out => Q0_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I\: entity work.\microblaze_arm_microblaze_0_5_MB_SRL16E__parameterized10_45\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q3_in => Q3_in
    );
\Serial_Dbg_Intf.capture_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => Dbg_Capture,
      Q => capture_1
    );
\Serial_Dbg_Intf.command_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^serial_dbg_intf.control_reg_reg[8]_0\,
      I1 => Dbg_Reg_En(7),
      I2 => Dbg_Reg_En(6),
      I3 => Dbg_Reg_En(4),
      I4 => Dbg_Reg_En(5),
      O => Command_Reg_En
    );
\Serial_Dbg_Intf.command_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => command_reg_clear,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => \Serial_Dbg_Intf.command_reg[0]_i_2_n_0\
    );
\Serial_Dbg_Intf.command_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => \Serial_Dbg_Intf.command_reg[0]_i_2_n_0\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\,
      Q => command_reg(0)
    );
\Serial_Dbg_Intf.command_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => \Serial_Dbg_Intf.command_reg[0]_i_2_n_0\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\,
      Q => command_reg(1)
    );
\Serial_Dbg_Intf.continue_from_brk_TClk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => \Serial_Dbg_Intf.continue_from_brk_TClk_i_1_n_0\
    );
\Serial_Dbg_Intf.continue_from_brk_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.continue_from_brk_TClk_i_1_n_0\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\,
      Q => continue_from_brk_TClk
    );
\Serial_Dbg_Intf.continue_from_brk_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_13_out,
      Q => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      R => sync_reset
    );
\Serial_Dbg_Intf.control_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\,
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.control_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\,
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\
    );
\Serial_Dbg_Intf.control_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\,
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\
    );
\Serial_Dbg_Intf.control_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\,
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\
    );
\Serial_Dbg_Intf.control_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\,
      Q => Q(0)
    );
\Serial_Dbg_Intf.data_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[0]\,
      Q => data_read_reg(0)
    );
\Serial_Dbg_Intf.data_read_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[10]\,
      Q => data_read_reg(10)
    );
\Serial_Dbg_Intf.data_read_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[11]\,
      Q => data_read_reg(11)
    );
\Serial_Dbg_Intf.data_read_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[12]\,
      Q => data_read_reg(12)
    );
\Serial_Dbg_Intf.data_read_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[13]\,
      Q => data_read_reg(13)
    );
\Serial_Dbg_Intf.data_read_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[14]\,
      Q => data_read_reg(14)
    );
\Serial_Dbg_Intf.data_read_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[15]\,
      Q => data_read_reg(15)
    );
\Serial_Dbg_Intf.data_read_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[16]\,
      Q => data_read_reg(16)
    );
\Serial_Dbg_Intf.data_read_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[17]\,
      Q => data_read_reg(17)
    );
\Serial_Dbg_Intf.data_read_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[18]\,
      Q => data_read_reg(18)
    );
\Serial_Dbg_Intf.data_read_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[19]\,
      Q => data_read_reg(19)
    );
\Serial_Dbg_Intf.data_read_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[1]\,
      Q => data_read_reg(1)
    );
\Serial_Dbg_Intf.data_read_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[20]\,
      Q => data_read_reg(20)
    );
\Serial_Dbg_Intf.data_read_reg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[21]\,
      Q => data_read_reg(21)
    );
\Serial_Dbg_Intf.data_read_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[22]\,
      Q => data_read_reg(22)
    );
\Serial_Dbg_Intf.data_read_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[23]\,
      Q => data_read_reg(23)
    );
\Serial_Dbg_Intf.data_read_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[24]\,
      Q => data_read_reg(24)
    );
\Serial_Dbg_Intf.data_read_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[25]\,
      Q => data_read_reg(25)
    );
\Serial_Dbg_Intf.data_read_reg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[26]\,
      Q => data_read_reg(26)
    );
\Serial_Dbg_Intf.data_read_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[27]\,
      Q => data_read_reg(27)
    );
\Serial_Dbg_Intf.data_read_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[28]\,
      Q => data_read_reg(28)
    );
\Serial_Dbg_Intf.data_read_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[29]\,
      Q => data_read_reg(29)
    );
\Serial_Dbg_Intf.data_read_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[2]\,
      Q => data_read_reg(2)
    );
\Serial_Dbg_Intf.data_read_reg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[30]\,
      Q => data_read_reg(30)
    );
\Serial_Dbg_Intf.data_read_reg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[31]\,
      Q => data_read_reg(31)
    );
\Serial_Dbg_Intf.data_read_reg_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[32]\,
      Q => data_read_reg(32)
    );
\Serial_Dbg_Intf.data_read_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[3]\,
      Q => data_read_reg(3)
    );
\Serial_Dbg_Intf.data_read_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[4]\,
      Q => data_read_reg(4)
    );
\Serial_Dbg_Intf.data_read_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[5]\,
      Q => data_read_reg(5)
    );
\Serial_Dbg_Intf.data_read_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[6]\,
      Q => data_read_reg(6)
    );
\Serial_Dbg_Intf.data_read_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[7]\,
      Q => data_read_reg(7)
    );
\Serial_Dbg_Intf.data_read_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[8]\,
      Q => data_read_reg(8)
    );
\Serial_Dbg_Intf.data_read_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \data_rd_reg_reg_n_0_[9]\,
      Q => data_read_reg(9)
    );
\Serial_Dbg_Intf.dbg_disable_interrupt_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(9),
      Q => \^lockstep_master_out\(36),
      R => sync_reset
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^serial_dbg_intf.control_reg_reg[8]_0\,
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(4),
      I4 => Dbg_Reg_En(5),
      O => Control_Reg_En
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AB01"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => \^sleep_out\,
      I2 => Sleep_Decode,
      I3 => Scan_Reset,
      I4 => Scan_En,
      O => \Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0\
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Dbg_Reg_En(0),
      I1 => Dbg_Reg_En(1),
      I2 => Dbg_Reg_En(3),
      I3 => Dbg_Reg_En(2),
      O => \^serial_dbg_intf.control_reg_reg[8]_0\
    );
\Serial_Dbg_Intf.dbg_wakeup_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\,
      Q => \^lockstep_master_out\(33)
    );
\Serial_Dbg_Intf.force_stop_TClk_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE54"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => force_stop_cmd_hold,
      I2 => force_stop_cmd_i,
      I3 => Scan_Reset,
      I4 => Scan_En,
      O => \Serial_Dbg_Intf.force_stop_TClk_i_1_n_0\
    );
\Serial_Dbg_Intf.force_stop_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.force_stop_TClk_i_1_n_0\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\,
      Q => force_stop_TClk
    );
\Serial_Dbg_Intf.force_stop_cmd_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_84_out,
      Q => force_stop_cmd_i,
      R => sync_reset
    );
\Serial_Dbg_Intf.if_debug_ready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_69_out,
      Q => \^lockstep_master_out\(35),
      R => sync_reset
    );
\Serial_Dbg_Intf.instr_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => instr_rd_reg(0),
      Q => instr_read_reg(0)
    );
\Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Instr_Insert_Reg_En_1,
      Q => \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\,
      R => sync_reset
    );
\Serial_Dbg_Intf.normal_stop_TClk_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE54"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => normal_stop_cmd_hold,
      I2 => normal_stop_cmd_i,
      I3 => Scan_Reset,
      I4 => Scan_En,
      O => \Serial_Dbg_Intf.normal_stop_TClk_i_1_n_0\
    );
\Serial_Dbg_Intf.normal_stop_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.normal_stop_TClk_i_1_n_0\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\,
      Q => normal_stop_TClk
    );
\Serial_Dbg_Intf.normal_stop_cmd_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_87_out,
      Q => normal_stop_cmd_i,
      R => sync_reset
    );
\Serial_Dbg_Intf.read_register_MSR_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_79_out,
      Q => read_register_MSR,
      R => sync_reset
    );
\Serial_Dbg_Intf.read_register_PC_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_76_out,
      Q => read_register_PC,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(0),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(1),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(2),
      Q => p_1_in,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(3),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(4),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(5),
      Q => p_0_in_1,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(6),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(7),
      Q => p_0_in64_in,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(8),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.shift_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => \Serial_Dbg_Intf.shift_count[0]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => A1,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => Dbg_Shift,
      O => p_0_in(1)
    );
\Serial_Dbg_Intf.shift_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => Dbg_Shift,
      O => p_0_in(2)
    );
\Serial_Dbg_Intf.shift_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => A3,
      I1 => A2,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => Dbg_Shift,
      O => p_0_in(3)
    );
\Serial_Dbg_Intf.shift_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => sel0(0),
      I1 => A3,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => A2,
      I5 => Dbg_Shift,
      O => p_0_in(4)
    );
\Serial_Dbg_Intf.shift_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => \Serial_Dbg_Intf.shift_count[5]_i_2_n_0\,
      I2 => Dbg_Shift,
      O => p_0_in(5)
    );
\Serial_Dbg_Intf.shift_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sel0(0),
      I1 => A2,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => A3,
      O => \Serial_Dbg_Intf.shift_count[5]_i_2_n_0\
    );
\Serial_Dbg_Intf.shift_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \sel0__0\(2),
      I1 => \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\,
      I2 => Dbg_Shift,
      O => p_0_in(6)
    );
\Serial_Dbg_Intf.shift_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \sel0__0\(3),
      I1 => \sel0__0\(2),
      I2 => \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\,
      I3 => Dbg_Shift,
      O => p_0_in(7)
    );
\Serial_Dbg_Intf.shift_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => A3,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => A2,
      I5 => sel0(0),
      O => \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\
    );
\Serial_Dbg_Intf.shift_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_count[0]_i_1_n_0\,
      Q => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.shift_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => p_0_in(1),
      Q => A1
    );
\Serial_Dbg_Intf.shift_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => p_0_in(2),
      Q => A2
    );
\Serial_Dbg_Intf.shift_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => p_0_in(3),
      Q => A3
    );
\Serial_Dbg_Intf.shift_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => p_0_in(4),
      Q => sel0(0)
    );
\Serial_Dbg_Intf.shift_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => p_0_in(5),
      Q => \sel0__0\(1)
    );
\Serial_Dbg_Intf.shift_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => p_0_in(6),
      Q => \sel0__0\(2)
    );
\Serial_Dbg_Intf.shift_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => p_0_in(7),
      Q => \sel0__0\(3)
    );
\Serial_Dbg_Intf.shift_datain_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[11]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[10]\
    );
\Serial_Dbg_Intf.shift_datain_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[12]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[11]\
    );
\Serial_Dbg_Intf.shift_datain_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[13]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[12]\
    );
\Serial_Dbg_Intf.shift_datain_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[14]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[13]\
    );
\Serial_Dbg_Intf.shift_datain_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[15]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[14]\
    );
\Serial_Dbg_Intf.shift_datain_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[16]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[15]\
    );
\Serial_Dbg_Intf.shift_datain_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[17]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[16]\
    );
\Serial_Dbg_Intf.shift_datain_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[18]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[17]\
    );
\Serial_Dbg_Intf.shift_datain_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[19]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[18]\
    );
\Serial_Dbg_Intf.shift_datain_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[20]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[19]\
    );
\Serial_Dbg_Intf.shift_datain_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[2]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[1]\
    );
\Serial_Dbg_Intf.shift_datain_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[21]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[20]\
    );
\Serial_Dbg_Intf.shift_datain_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[21]\
    );
\Serial_Dbg_Intf.shift_datain_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[22]\
    );
\Serial_Dbg_Intf.shift_datain_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\
    );
\Serial_Dbg_Intf.shift_datain_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[24]\
    );
\Serial_Dbg_Intf.shift_datain_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[25]\
    );
\Serial_Dbg_Intf.shift_datain_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[26]\
    );
\Serial_Dbg_Intf.shift_datain_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[27]\
    );
\Serial_Dbg_Intf.shift_datain_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[28]\
    );
\Serial_Dbg_Intf.shift_datain_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[29]\
    );
\Serial_Dbg_Intf.shift_datain_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[3]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[2]\
    );
\Serial_Dbg_Intf.shift_datain_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[30]\
    );
\Serial_Dbg_Intf.shift_datain_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => Dbg_TDI,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[31]\
    );
\Serial_Dbg_Intf.shift_datain_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[4]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[3]\
    );
\Serial_Dbg_Intf.shift_datain_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[5]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[4]\
    );
\Serial_Dbg_Intf.shift_datain_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[6]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[5]\
    );
\Serial_Dbg_Intf.shift_datain_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[7]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[6]\
    );
\Serial_Dbg_Intf.shift_datain_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[8]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[7]\
    );
\Serial_Dbg_Intf.shift_datain_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[9]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[8]\
    );
\Serial_Dbg_Intf.shift_datain_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[10]\,
      Q => \Serial_Dbg_Intf.shift_datain_reg_n_0_[9]\
    );
\Serial_Dbg_Intf.single_Step_TClk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => start_single_step_reg_n_0,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => \Serial_Dbg_Intf.single_Step_TClk_i_1_n_0\
    );
\Serial_Dbg_Intf.single_Step_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.single_Step_TClk_i_1_n_0\,
      D => \Serial_Dbg_Intf.shift_datain_reg_n_0_[23]\,
      Q => single_Step_TClk
    );
\Serial_Dbg_Intf.start_single_cmd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_81_out,
      Q => start_single_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.status_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => sync,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.status_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.sync_stop_CPU_n_0\,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\
    );
\Serial_Dbg_Intf.status_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => sync_reset,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\
    );
\Serial_Dbg_Intf.status_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => Full_32_bit,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\
    );
\Serial_Dbg_Intf.status_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \^d\(0),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\
    );
\Serial_Dbg_Intf.status_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => Full_32_bit_1,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\
    );
\Serial_Dbg_Intf.status_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Using_FPGA.Native_3\(0),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\
    );
\Serial_Dbg_Intf.status_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => dbg_brki_hit_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\
    );
\Serial_Dbg_Intf.status_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => running_clock_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\
    );
\Serial_Dbg_Intf.status_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => iFetch_In_Progress_reg(28),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\
    );
\Serial_Dbg_Intf.status_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => sleep_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\
    );
\Serial_Dbg_Intf.status_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => pause_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\
    );
\Serial_Dbg_Intf.status_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => unchanged,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\
    );
\Serial_Dbg_Intf.sync_dbg_brk_hit\: entity work.\microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2\
     port map (
      D(0) => dbg_brki_hit_synced,
      Dbg_Clk => Dbg_Clk,
      \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      dbg_brki_hit => \^dbg_brki_hit\
    );
\Serial_Dbg_Intf.sync_dbg_hit\: entity work.microblaze_arm_microblaze_0_5_mb_sync_vec
     port map (
      D(0) => sync,
      Dbg_Clk => Dbg_Clk,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Single_Synchronize.use_async_reset.sync_reg\ => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      dbg_hit(0) => dbg_hit(0)
    );
\Serial_Dbg_Intf.sync_dbg_wakeup\: entity work.\microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4\
     port map (
      \Area_Debug_Control.dbg_stop_Detected_reg\ => \Area_Debug_Control.dbg_stop_Detected_reg_n_0\,
      Clk => Clk,
      LOCKSTEP_Master_Out(1 downto 0) => \^lockstep_master_out\(33 downto 32),
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => dbg_continue_i_i_2_n_0,
      dbg_continue_i_reg => \Serial_Dbg_Intf.sync_dbg_wakeup_n_0\,
      normal_stop_cmd_i => normal_stop_cmd_i,
      of_Pause => of_Pause,
      sync_reset => sync_reset
    );
\Serial_Dbg_Intf.sync_pause\: entity work.\microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_46\
     port map (
      D(0) => pause_synced,
      Dbg_Clk => Dbg_Clk,
      Pause => Pause,
      \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ => \Serial_Dbg_Intf.sync_dbg_hit_n_1\
    );
\Serial_Dbg_Intf.sync_running_clock\: entity work.\microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_47\
     port map (
      D(0) => running_clock_synced,
      Dbg_Clk => Dbg_Clk,
      \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      running_clock => running_clock
    );
\Serial_Dbg_Intf.sync_sample\: entity work.\microblaze_arm_microblaze_0_5_mb_sync_vec__parameterized1\
     port map (
      Clk => Clk,
      D(0) => normal_stop_TClk,
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(0),
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(0),
      Dbg_Trig_In(0) => \^dbg_trig_in\(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(0),
      Q(7) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      Q(6) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      Q(5) => p_1_in,
      Q(4) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      Q(3) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      Q(2) => p_0_in_1,
      Q(1) => p_0_in64_in,
      Q(0) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0) => New_Dbg_Instr2_TCK,
      \Serial_Dbg_Intf.command_reg_reg[0]\(1) => command_reg(0),
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => command_reg(1),
      \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0) => continue_from_brk_TClk,
      \Serial_Dbg_Intf.control_reg_reg[3]\(0) => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      \Serial_Dbg_Intf.force_stop_TClk_reg\(0) => force_stop_TClk,
      \Serial_Dbg_Intf.sample_synced_1_reg[6]\ => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      \Serial_Dbg_Intf.single_Step_TClk_reg\(0) => single_Step_TClk,
      \Serial_Dbg_Intf.trig_ack_out_1_reg\ => \Serial_Dbg_Intf.sync_sample_n_16\,
      \Serial_Dbg_Intf.trig_in_1_reg\ => \Serial_Dbg_Intf.sync_sample_n_15\,
      p_13_out => p_13_out,
      p_69_out => p_69_out,
      p_76_out => p_76_out,
      p_79_out => p_79_out,
      p_81_out => p_81_out,
      p_84_out => p_84_out,
      p_87_out => p_87_out,
      sample_synced(0 to 9) => sample_synced(0 to 9),
      sync_reset => sync_reset
    );
\Serial_Dbg_Intf.sync_sleep\: entity work.\microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_48\
     port map (
      D(0) => sleep_synced,
      Dbg_Clk => Dbg_Clk,
      \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      Sleep => Sleep
    );
\Serial_Dbg_Intf.sync_stop_CPU\: entity work.\microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized2_49\
     port map (
      D(0) => \Serial_Dbg_Intf.sync_stop_CPU_n_0\,
      Dbg_Clk => Dbg_Clk,
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(34),
      \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\ => \Serial_Dbg_Intf.sync_dbg_hit_n_1\
    );
\Serial_Dbg_Intf.trig_ack_out_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_16\,
      Q => \^dbg_trig_ack_out\(0),
      R => sync_reset
    );
\Serial_Dbg_Intf.trig_in_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_15\,
      Q => \^dbg_trig_in\(0),
      R => sync_reset
    );
\Serial_Dbg_Intf.unchanged_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Dbg_Reg_En(5),
      I1 => Dbg_Reg_En(4),
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(6),
      I4 => \^serial_dbg_intf.control_reg_reg[8]_0\,
      I5 => unchanged,
      O => \Serial_Dbg_Intf.unchanged_i_1_n_0\
    );
\Serial_Dbg_Intf.unchanged_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.sync_dbg_hit_n_1\,
      D => \Serial_Dbg_Intf.unchanged_i_1_n_0\,
      Q => unchanged
    );
\Use_unisim.MB_SRL16E_I1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(0),
      I2 => \Use_XX_Accesses.xx_data_reg[31]\,
      O => mux_Instr_Read(31)
    );
\Use_unisim.MB_SRL16E_I1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(1),
      I2 => \Use_XX_Accesses.xx_data_reg[30]\,
      O => mux_Instr_Read(30)
    );
\Use_unisim.MB_SRL16E_I1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(2),
      I2 => \Use_XX_Accesses.xx_data_reg[29]\,
      O => mux_Instr_Read(29)
    );
\Use_unisim.MB_SRL16E_I1_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(11),
      I2 => \Use_XX_Accesses.xx_data_reg[20]\,
      O => mux_Instr_Read(20)
    );
\Use_unisim.MB_SRL16E_I1_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(12),
      I2 => \Use_XX_Accesses.xx_data_reg[19]\,
      O => mux_Instr_Read(19)
    );
\Use_unisim.MB_SRL16E_I1_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(13),
      I2 => \Use_XX_Accesses.xx_data_reg[18]\,
      O => mux_Instr_Read(18)
    );
\Use_unisim.MB_SRL16E_I1_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(14),
      I2 => \Use_XX_Accesses.xx_data_reg[17]\,
      O => mux_Instr_Read(17)
    );
\Use_unisim.MB_SRL16E_I1_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(15),
      I2 => \Use_XX_Accesses.xx_data_reg[16]\,
      O => mux_Instr_Read(16)
    );
\Use_unisim.MB_SRL16E_I1_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(16),
      I2 => \Use_XX_Accesses.xx_data_reg[15]\,
      O => mux_Instr_Read(15)
    );
\Use_unisim.MB_SRL16E_I1_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(17),
      I2 => \Use_XX_Accesses.xx_data_reg[14]\,
      O => mux_Instr_Read(14)
    );
\Use_unisim.MB_SRL16E_I1_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(18),
      I2 => \Use_XX_Accesses.xx_data_reg[13]\,
      O => mux_Instr_Read(13)
    );
\Use_unisim.MB_SRL16E_I1_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(19),
      I2 => \Use_XX_Accesses.xx_data_reg[12]\,
      O => mux_Instr_Read(12)
    );
\Use_unisim.MB_SRL16E_I1_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(20),
      I2 => \Use_XX_Accesses.xx_data_reg[11]\,
      O => mux_Instr_Read(11)
    );
\Use_unisim.MB_SRL16E_I1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(3),
      I2 => \Use_XX_Accesses.xx_data_reg[28]\,
      O => mux_Instr_Read(28)
    );
\Use_unisim.MB_SRL16E_I1_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(21),
      I2 => \Use_XX_Accesses.xx_data_reg[10]\,
      O => mux_Instr_Read(10)
    );
\Use_unisim.MB_SRL16E_I1_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(22),
      I2 => \Use_XX_Accesses.xx_data_reg[9]\,
      O => mux_Instr_Read(9)
    );
\Use_unisim.MB_SRL16E_I1_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(23),
      I2 => \Use_XX_Accesses.xx_data_reg[8]\,
      O => mux_Instr_Read(8)
    );
\Use_unisim.MB_SRL16E_I1_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(24),
      I2 => \Use_XX_Accesses.xx_data_reg[7]\,
      O => mux_Instr_Read(7)
    );
\Use_unisim.MB_SRL16E_I1_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(25),
      I2 => \Use_XX_Accesses.xx_data_reg[6]\,
      O => mux_Instr_Read(6)
    );
\Use_unisim.MB_SRL16E_I1_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(26),
      I2 => \Use_XX_Accesses.xx_data_reg[5]\,
      O => mux_Instr_Read(5)
    );
\Use_unisim.MB_SRL16E_I1_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(27),
      I2 => \Use_XX_Accesses.xx_data_reg[4]\,
      O => mux_Instr_Read(4)
    );
\Use_unisim.MB_SRL16E_I1_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(28),
      I2 => \Use_XX_Accesses.xx_data_reg[3]\,
      O => mux_Instr_Read(3)
    );
\Use_unisim.MB_SRL16E_I1_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(29),
      I2 => \Use_XX_Accesses.xx_data_reg[2]\,
      O => mux_Instr_Read(2)
    );
\Use_unisim.MB_SRL16E_I1_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(30),
      I2 => \Use_XX_Accesses.xx_data_reg[1]\,
      O => mux_Instr_Read(1)
    );
\Use_unisim.MB_SRL16E_I1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(4),
      I2 => \Use_XX_Accesses.xx_data_reg[27]\,
      O => mux_Instr_Read(27)
    );
\Use_unisim.MB_SRL16E_I1_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(31),
      I2 => \Use_XX_Accesses.xx_data_reg[0]\,
      O => mux_Instr_Read(0)
    );
\Use_unisim.MB_SRL16E_I1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(5),
      I2 => \Use_XX_Accesses.xx_data_reg[26]\,
      O => mux_Instr_Read(26)
    );
\Use_unisim.MB_SRL16E_I1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(6),
      I2 => \Use_XX_Accesses.xx_data_reg[25]\,
      O => mux_Instr_Read(25)
    );
\Use_unisim.MB_SRL16E_I1_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(7),
      I2 => \Use_XX_Accesses.xx_data_reg[24]\,
      O => mux_Instr_Read(24)
    );
\Use_unisim.MB_SRL16E_I1_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(8),
      I2 => \Use_XX_Accesses.xx_data_reg[23]\,
      O => mux_Instr_Read(23)
    );
\Use_unisim.MB_SRL16E_I1_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(9),
      I2 => \Use_XX_Accesses.xx_data_reg[22]\,
      O => mux_Instr_Read(22)
    );
\Use_unisim.MB_SRL16E_I1_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(10),
      I2 => \Use_XX_Accesses.xx_data_reg[21]\,
      O => mux_Instr_Read(21)
    );
\Using_FPGA.Native_i_1__129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => IReady,
      I1 => \^lockstep_master_out\(35),
      O => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]_0\
    );
\Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I\: entity work.microblaze_arm_microblaze_0_5_address_hit
     port map (
      Address(0 to 31) => Address(0 to 31),
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_TDI => Dbg_TDI,
      Hit => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\,
      Q(0) => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => \Serial_Dbg_Intf.control_reg_reg[8]_1\,
      Single_Step_N => single_Step_N,
      \Using_FPGA.Native\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\,
      force_stop_cmd_hold => force_stop_cmd_hold,
      force_stop_cmd_i => force_stop_cmd_i,
      normal_stop_cmd_hold => normal_stop_cmd_hold,
      normal_stop_cmd_i => normal_stop_cmd_i
    );
command_reg_clear_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => read_register_PC_1_reg_n_0,
      I1 => \^data_rd_reg_reg[0]_0\,
      O => command_reg_clear_i_1_n_0
    );
command_reg_clear_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => command_reg_clear_i_1_n_0,
      Q => command_reg_clear,
      R => sync_reset
    );
\data_rd_reg[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^data_rd_reg_reg[0]_0\,
      I1 => read_register_PC_1_reg_n_0,
      O => \data_rd_reg[32]_i_3_n_0\
    );
\data_rd_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_31\,
      Q => \data_rd_reg_reg_n_0_[0]\,
      R => sync_reset
    );
\data_rd_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_21\,
      Q => \data_rd_reg_reg_n_0_[10]\,
      R => sync_reset
    );
\data_rd_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_20\,
      Q => \data_rd_reg_reg_n_0_[11]\,
      R => sync_reset
    );
\data_rd_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_19\,
      Q => \data_rd_reg_reg_n_0_[12]\,
      R => sync_reset
    );
\data_rd_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_18\,
      Q => \data_rd_reg_reg_n_0_[13]\,
      R => sync_reset
    );
\data_rd_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_17\,
      Q => \data_rd_reg_reg_n_0_[14]\,
      R => sync_reset
    );
\data_rd_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_16\,
      Q => \data_rd_reg_reg_n_0_[15]\,
      R => sync_reset
    );
\data_rd_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_15\,
      Q => \data_rd_reg_reg_n_0_[16]\,
      R => sync_reset
    );
\data_rd_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_14\,
      Q => \data_rd_reg_reg_n_0_[17]\,
      R => sync_reset
    );
\data_rd_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_13\,
      Q => \data_rd_reg_reg_n_0_[18]\,
      R => sync_reset
    );
\data_rd_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_12\,
      Q => \data_rd_reg_reg_n_0_[19]\,
      R => sync_reset
    );
\data_rd_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_30\,
      Q => \data_rd_reg_reg_n_0_[1]\,
      R => sync_reset
    );
\data_rd_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_11\,
      Q => \data_rd_reg_reg_n_0_[20]\,
      R => sync_reset
    );
\data_rd_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_10\,
      Q => \data_rd_reg_reg_n_0_[21]\,
      R => sync_reset
    );
\data_rd_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_9\,
      Q => \data_rd_reg_reg_n_0_[22]\,
      R => sync_reset
    );
\data_rd_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_8\,
      Q => \data_rd_reg_reg_n_0_[23]\,
      R => sync_reset
    );
\data_rd_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Using_FPGA.Native_2\(4),
      Q => \data_rd_reg_reg_n_0_[24]\,
      R => sync_reset
    );
\data_rd_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_7\,
      Q => \data_rd_reg_reg_n_0_[25]\,
      R => sync_reset
    );
\data_rd_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Using_FPGA.Native_2\(3),
      Q => \data_rd_reg_reg_n_0_[26]\,
      R => sync_reset
    );
\data_rd_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_6\,
      Q => \data_rd_reg_reg_n_0_[27]\,
      R => sync_reset
    );
\data_rd_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Using_FPGA.Native_2\(2),
      Q => \data_rd_reg_reg_n_0_[28]\,
      R => sync_reset
    );
\data_rd_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Using_FPGA.Native_2\(1),
      Q => \data_rd_reg_reg_n_0_[29]\,
      R => sync_reset
    );
\data_rd_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_29\,
      Q => \data_rd_reg_reg_n_0_[2]\,
      R => sync_reset
    );
\data_rd_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Using_FPGA.Native_2\(0),
      Q => \data_rd_reg_reg_n_0_[30]\,
      R => sync_reset
    );
\data_rd_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_5\,
      Q => \data_rd_reg_reg_n_0_[31]\,
      R => sync_reset
    );
\data_rd_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE_n_2\,
      Q => \data_rd_reg_reg_n_0_[32]\,
      R => sync_reset
    );
\data_rd_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_28\,
      Q => \data_rd_reg_reg_n_0_[3]\,
      R => sync_reset
    );
\data_rd_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_27\,
      Q => \data_rd_reg_reg_n_0_[4]\,
      R => sync_reset
    );
\data_rd_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_26\,
      Q => \data_rd_reg_reg_n_0_[5]\,
      R => sync_reset
    );
\data_rd_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_25\,
      Q => \data_rd_reg_reg_n_0_[6]\,
      R => sync_reset
    );
\data_rd_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_24\,
      Q => \data_rd_reg_reg_n_0_[7]\,
      R => sync_reset
    );
\data_rd_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_23\,
      Q => \data_rd_reg_reg_n_0_[8]\,
      R => sync_reset
    );
\data_rd_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_4\,
      D => \Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_22\,
      Q => \data_rd_reg_reg_n_0_[9]\,
      R => sync_reset
    );
dbg_continue_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I2 => force_stop_cmd_i,
      I3 => start_single_cmd,
      O => dbg_continue_i_i_2_n_0
    );
dbg_continue_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_dbg_wakeup_n_0\,
      Q => \^lockstep_master_out\(32),
      R => sync_reset
    );
dbg_halt_reset_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200000F00"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      I3 => dbg_halt_reset_mode_reg_n_0,
      I4 => step_continue,
      I5 => sync_reset,
      O => dbg_halt_reset_mode_i_1_n_0
    );
dbg_halt_reset_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => dbg_halt_reset_mode_i_1_n_0,
      Q => dbg_halt_reset_mode_reg_n_0,
      R => '0'
    );
delay_slot_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => branch_with_delay,
      Q => \^d\(0),
      R => sync_reset
    );
executing_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11510050"
    )
        port map (
      I0 => \Area_Debug_Control.force_stop_i_reg_n_0\,
      I1 => iFetch_In_Progress_reg(27),
      I2 => start_dbg_exec_reg_n_0,
      I3 => has_inhibit_EX,
      I4 => instr_rd_reg(0),
      O => executing_i_1_n_0
    );
executing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => executing_i_1_n_0,
      Q => instr_rd_reg(0),
      R => sync_reset
    );
mb_halted_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^mb_halted_1_reg_0\,
      Q => mb_halted_1,
      R => sync_reset
    );
read_register_MSR_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_MSR,
      Q => \^data_rd_reg_reg[0]_0\,
      R => sync_reset
    );
read_register_PC_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_PC,
      Q => read_register_PC_1_reg_n_0,
      R => sync_reset
    );
running_clock_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => capture_1,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => running_clock_i_1_n_0
    );
running_clock_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => running_clock_i_1_n_0,
      D => '1',
      Q => running_clock
    );
saved_reset_mode_dbg_halt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => sync_reset,
      I3 => saved_reset_mode_dbg_halt,
      O => saved_reset_mode_dbg_halt_i_1_n_0
    );
saved_reset_mode_dbg_halt_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => saved_reset_mode_dbg_halt_i_1_n_0,
      Q => saved_reset_mode_dbg_halt,
      R => '0'
    );
saved_reset_mode_sleep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F0"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      I2 => \^sleep_out\,
      I3 => sync_reset,
      O => saved_reset_mode_sleep_i_1_n_0
    );
saved_reset_mode_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => saved_reset_mode_sleep_i_1_n_0,
      Q => saved_reset_mode_sleep,
      R => '0'
    );
single_Step_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF0000EF00"
    )
        port map (
      I0 => single_step_count(1),
      I1 => single_step_count(0),
      I2 => start_single_step_reg_n_0,
      I3 => \^of_piperun\,
      I4 => S69_out,
      I5 => single_Step_N,
      O => single_Step_N_i_1_n_0
    );
single_Step_N_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => single_Step_N_i_1_n_0,
      Q => single_Step_N,
      S => sync_reset
    );
\single_step_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCCAFA0A033A0"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      I1 => single_step_count(1),
      I2 => start_single_cmd,
      I3 => \^of_piperun\,
      I4 => S69_out,
      I5 => single_step_count(0),
      O => \single_step_count[0]_i_1_n_0\
    );
\single_step_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0B0B0B88F8F8F8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      I1 => start_single_cmd,
      I2 => \^of_piperun\,
      I3 => inHibit_EX,
      I4 => jump,
      I5 => single_step_count(1),
      O => \single_step_count[1]_i_1_n_0\
    );
\single_step_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \single_step_count[0]_i_1_n_0\,
      Q => single_step_count(0),
      R => sync_reset
    );
\single_step_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \single_step_count[1]_i_1_n_0\,
      Q => single_step_count(1),
      R => sync_reset
    );
sleep_reset_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFFAAAAA800"
    )
        port map (
      I0 => sleep_reset_mode,
      I1 => wakeup_i(0),
      I2 => wakeup_i(1),
      I3 => saved_reset_mode_sleep,
      I4 => sync_reset,
      I5 => \^sleep_out\,
      O => sleep_reset_mode_i_1_n_0
    );
sleep_reset_mode_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sync_reset,
      I1 => Reset_Mode(0),
      I2 => Reset_Mode(1),
      O => sleep_reset_mode
    );
sleep_reset_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sleep_reset_mode_i_1_n_0,
      Q => \^sleep_out\,
      R => '0'
    );
start_dbg_exec_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^lockstep_master_out\(35),
      Q => start_dbg_exec_reg_n_0,
      R => sync_reset
    );
start_single_step_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFB0000"
    )
        port map (
      I0 => S69_out,
      I1 => \^of_piperun\,
      I2 => single_step_count(1),
      I3 => single_step_count(0),
      I4 => start_single_step_reg_n_0,
      I5 => start_single_cmd,
      O => start_single_step_i_1_n_0
    );
start_single_step_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => start_single_step_i_1_n_0,
      Q => start_single_step_reg_n_0,
      R => sync_reset
    );
sync_trig_ack_in_0: entity work.\microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_50\
     port map (
      \Area_Debug_Control.mb_halted_i_reg\ => \^mb_halted_1_reg_0\,
      Clk => Clk,
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(1),
      Dbg_Trig_In(0) => \^dbg_trig_in\(1),
      mb_halted_1 => mb_halted_1,
      sync_reset => sync_reset,
      trig_ack_in_0_synced => trig_ack_in_0_synced,
      trig_ack_in_0_synced_1 => trig_ack_in_0_synced_1,
      trig_in_0_reg => sync_trig_ack_in_0_n_1
    );
sync_trig_out_0: entity work.\microblaze_arm_microblaze_0_5_mb_sync_bit__parameterized4_51\
     port map (
      \Area_Debug_Control.dbg_stop_Detected_reg\ => sync_trig_out_0_n_2,
      \Area_Debug_Control.dbg_stop_Detected_reg_0\ => \Area_Debug_Control.dbg_stop_Detected_reg_n_0\,
      \Area_Debug_Control.trig_ack_out_0_reg\ => sync_trig_out_0_n_1,
      Clk => Clk,
      Dbg_Stop => Dbg_Stop,
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(1),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(1),
      \Using_FPGA.Native\ => \^using_fpga.native\,
      dbg_stop_1 => dbg_stop_1,
      sync_reset => sync_reset,
      trig_out_0_synced => trig_out_0_synced,
      trig_out_0_synced_1 => trig_out_0_synced_1
    );
trig_ack_in_0_synced_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trig_ack_in_0_synced,
      Q => trig_ack_in_0_synced_1,
      R => sync_reset
    );
trig_in_0_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_ack_in_0_n_1,
      Q => \^dbg_trig_in\(1),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Decode is
  port (
    IReady : out STD_LOGIC;
    Buffer_Addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    reg1_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : out STD_LOGIC_VECTOR ( 0 to 15 );
    nonvalid_IFetch_n_reg_0 : out STD_LOGIC;
    jump : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    of_Pause : out STD_LOGIC;
    \^of_piperun\ : out STD_LOGIC;
    opsel1_SPR : out STD_LOGIC;
    instr_ex : out STD_LOGIC_VECTOR ( 27 downto 0 );
    write_Addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ex_Valid : out STD_LOGIC;
    res_Forward1 : out STD_LOGIC;
    res_Forward2 : out STD_LOGIC;
    alu_Op : out STD_LOGIC_VECTOR ( 0 to 1 );
    carry_In : out STD_LOGIC;
    S69_out : out STD_LOGIC;
    Reg_Test_Equal : out STD_LOGIC;
    reg_Test_Equal_N : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    compare_Instr : out STD_LOGIC;
    \trace_instruction_i_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Select_Logic : out STD_LOGIC;
    swap_byte_instr : out STD_LOGIC;
    Write_ICache_I : out STD_LOGIC;
    has_inhibit_EX : out STD_LOGIC;
    inHibit_EX : out STD_LOGIC;
    dbg_clean_stop : out STD_LOGIC;
    Valid_Instr_i : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Sleep_Decode : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    isbyte : out STD_LOGIC;
    isdoublet : out STD_LOGIC;
    use_Imm_Reg : out STD_LOGIC;
    sext8 : out STD_LOGIC;
    sext16 : out STD_LOGIC;
    swap_instr : out STD_LOGIC;
    DI : out STD_LOGIC;
    mbar_first_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.status_reg_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : out STD_LOGIC;
    opsel1_PC : out STD_LOGIC;
    I3_0 : out STD_LOGIC;
    I3_1 : out STD_LOGIC;
    D_2 : out STD_LOGIC;
    D_3 : out STD_LOGIC;
    D_4 : out STD_LOGIC;
    D_5 : out STD_LOGIC;
    D_6 : out STD_LOGIC;
    D_7 : out STD_LOGIC;
    D_8 : out STD_LOGIC;
    D_9 : out STD_LOGIC;
    D_10 : out STD_LOGIC;
    D_11 : out STD_LOGIC;
    D_12 : out STD_LOGIC;
    D_13 : out STD_LOGIC;
    D_14 : out STD_LOGIC;
    D_15 : out STD_LOGIC;
    D_16 : out STD_LOGIC;
    D_17 : out STD_LOGIC;
    D_18 : out STD_LOGIC;
    D_19 : out STD_LOGIC;
    D_20 : out STD_LOGIC;
    D_21 : out STD_LOGIC;
    D_22 : out STD_LOGIC;
    D_23 : out STD_LOGIC;
    D_24 : out STD_LOGIC;
    D_25 : out STD_LOGIC;
    D_26 : out STD_LOGIC;
    D_27 : out STD_LOGIC;
    D_28 : out STD_LOGIC;
    D_29 : out STD_LOGIC;
    D_30 : out STD_LOGIC;
    D_31 : out STD_LOGIC;
    D_32 : out STD_LOGIC;
    D_33 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    MTSMSR_Write : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_Write : out STD_LOGIC;
    branch_with_delay : out STD_LOGIC;
    Sext : out STD_LOGIC;
    OF_PipeRun : out STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg\ : out STD_LOGIC;
    \Area_Debug_Control.dbg_brki_hit_reg_0\ : out STD_LOGIC;
    Sleep : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : out STD_LOGIC;
    reg_Write_I : out STD_LOGIC;
    reg_Write_dbg : out STD_LOGIC;
    data_Read_Mask : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_Ext_Databus.mem_access_reg\ : out STD_LOGIC;
    read_access_reg : out STD_LOGIC;
    write_access_reg : out STD_LOGIC;
    Reg_Write : out STD_LOGIC;
    Shifted : out STD_LOGIC;
    Shift_Oper : out STD_LOGIC;
    Clk : in STD_LOGIC;
    mux_Instr_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    complete_dready : in STD_LOGIC;
    complete_iready : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    LO : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    Reg_zero : in STD_LOGIC;
    Pause : in STD_LOGIC;
    \inHibit_EX_Rst__0\ : in STD_LOGIC;
    dcache_read_idle : in STD_LOGIC;
    icache_read_idle : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.force_stop_cmd_i_reg\ : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Size_17to32.imm_Reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \instr_EX_i_reg[1]_0\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_1\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_2\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_3\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_4\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_5\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_6\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_7\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_8\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_9\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_10\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_11\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_12\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_13\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_14\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_15\ : in STD_LOGIC;
    \instr_EX_i_reg[1]_16\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Reg2_Data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cache_updated_allowed : in STD_LOGIC;
    incoming_data_valid : in STD_LOGIC;
    trace_reg_write_novalid : in STD_LOGIC;
    Write_Resp_Received : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    dbg_brki_hit : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sleep_Out : in STD_LOGIC;
    byte_selects_0 : in STD_LOGIC;
    byte_selects_1 : in STD_LOGIC;
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    Data_Write : in STD_LOGIC_VECTOR ( 0 to 31 );
    mem_access : in STD_LOGIC;
    read_access_reg_0 : in STD_LOGIC;
    write_access_reg_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : out STD_LOGIC;
    lopt_12 : in STD_LOGIC;
    lopt_13 : in STD_LOGIC;
    lopt_14 : out STD_LOGIC;
    lopt_15 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Decode : entity is "Decode";
end microblaze_arm_microblaze_0_5_Decode;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Decode is
  signal Blocked_Valid_Instr : STD_LOGIC;
  signal Blocked_Valid_Instr0 : STD_LOGIC;
  signal \^buffer_addr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal Dbg_Clean_Stop_i_1_n_0 : STD_LOGIC;
  signal \^hibernate\ : STD_LOGIC;
  signal \^iready\ : STD_LOGIC;
  signal I_AS_INST_0_i_1_n_0 : STD_LOGIC;
  signal LWX_SWX_Write_Carry : STD_LOGIC;
  signal \^mtsmsr_write\ : STD_LOGIC;
  signal Pause_Ack0 : STD_LOGIC;
  signal Pause_Ack_i_2_n_0 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_101 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_103 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_106 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_108 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_109 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_111 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_112 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_114 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_115 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_116 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_117 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_118 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_119 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_120 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_121 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_122 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_123 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_124 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_36 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_37 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_38 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_39 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_40 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_48 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_52 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_57 : STD_LOGIC;
  signal PreFetch_Buffer_I_n_66 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal Reg_Test_Equal_N_i4_out : STD_LOGIC;
  signal Reg_Test_Equal_i : STD_LOGIC;
  signal Reverse_Mem_Access0 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal \^s69_out\ : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal \^shift_oper\ : STD_LOGIC;
  signal \^sleep_decode\ : STD_LOGIC;
  signal \^suspend\ : STD_LOGIC;
  signal \Using_FPGA.Correct_Carry_MUXCY_n_1\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_JUMP_CARRY3_n_6\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Using_FPGA.Native_i_2__24_n_0\ : STD_LOGIC;
  signal \Using_FPGA.iFetch_MuxCY_2_n_2\ : STD_LOGIC;
  signal \Using_FPGA.iFetch_MuxCY_2_n_3\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_1\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_10\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_11\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_12\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_13\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_5\ : STD_LOGIC;
  signal \Using_FPGA.of_PipeRun_MuxCY_1_n_7\ : STD_LOGIC;
  signal \Using_FPGA.reset_BIP_I_reg_n_0\ : STD_LOGIC;
  signal \Using_LWX_SWX_instr.reservation_reg_n_0\ : STD_LOGIC;
  signal Write_DCache_I : STD_LOGIC;
  signal active_wakeup : STD_LOGIC;
  signal active_wakeup0 : STD_LOGIC;
  signal buffer_Full : STD_LOGIC;
  signal correct_Carry : STD_LOGIC;
  signal correct_Carry_I : STD_LOGIC;
  signal correct_Carry_II : STD_LOGIC;
  signal correct_Carry_Select : STD_LOGIC;
  signal d_AS_I : STD_LOGIC;
  signal doublet_Read : STD_LOGIC;
  signal \^ex_valid\ : STD_LOGIC;
  signal ex_Valid_1st_cycle : STD_LOGIC;
  signal ex_first_cycle : STD_LOGIC;
  signal force1 : STD_LOGIC;
  signal force1_i20_out : STD_LOGIC;
  signal force2 : STD_LOGIC;
  signal force_DI1 : STD_LOGIC;
  signal force_DI2 : STD_LOGIC;
  signal force_Val1 : STD_LOGIC;
  signal force_Val1_i18_out : STD_LOGIC;
  signal force_Val2_N : STD_LOGIC;
  signal force_jump1 : STD_LOGIC;
  signal force_jump2 : STD_LOGIC;
  signal hibernate_i_i_1_n_0 : STD_LOGIC;
  signal iFetch_In_Progress : STD_LOGIC;
  signal ifetch_carry1 : STD_LOGIC;
  signal ifetch_carry2 : STD_LOGIC;
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^inhibit_ex\ : STD_LOGIC;
  signal instr_OF : STD_LOGIC_VECTOR ( 0 to 10 );
  signal \^instr_ex\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal is_lwx_I : STD_LOGIC;
  signal is_lwx_I1 : STD_LOGIC;
  signal is_swx_I1 : STD_LOGIC;
  signal is_swx_I_reg_n_0 : STD_LOGIC;
  signal \^isbyte\ : STD_LOGIC;
  signal \^isdoublet\ : STD_LOGIC;
  signal \^jump\ : STD_LOGIC;
  signal jump2_I_1 : STD_LOGIC;
  signal jump2_I_reg_n_0 : STD_LOGIC;
  signal jump_Carry1 : STD_LOGIC;
  signal jump_Carry2 : STD_LOGIC;
  signal load_Store_i : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal \^lopt_12\ : STD_LOGIC;
  signal \^lopt_13\ : STD_LOGIC;
  signal \^lopt_14\ : STD_LOGIC;
  signal \^lopt_15\ : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal mbar_decode_I : STD_LOGIC;
  signal mbar_first : STD_LOGIC;
  signal mbar_first_i_3_n_0 : STD_LOGIC;
  signal \^mbar_first_reg_0\ : STD_LOGIC;
  signal mbar_first_reg_n_0 : STD_LOGIC;
  signal mbar_hold_I_reg_n_0 : STD_LOGIC;
  signal mbar_is_sleep : STD_LOGIC;
  signal mbar_is_sleep0 : STD_LOGIC;
  signal mbar_sleep : STD_LOGIC;
  signal mbar_sleep_i_1_n_0 : STD_LOGIC;
  signal missed_IFetch : STD_LOGIC;
  signal \missed_IFetch0__0\ : STD_LOGIC;
  signal mtsmsr_write_i_reg_n_0 : STD_LOGIC;
  signal mul_Executing : STD_LOGIC;
  signal mul_Executing0 : STD_LOGIC;
  signal mul_Executing_delayed : STD_LOGIC;
  signal mul_Executing_done : STD_LOGIC;
  signal mul_Executing_done_i_1_n_0 : STD_LOGIC;
  signal new_Carry : STD_LOGIC;
  signal \^nonvalid_ifetch_n_reg_0\ : STD_LOGIC;
  signal \^of_pause\ : STD_LOGIC;
  signal \^of_piperun_1\ : STD_LOGIC;
  signal of_PipeRun_Select : STD_LOGIC;
  signal of_PipeRun_without_dready : STD_LOGIC;
  signal of_Valid_Raw : STD_LOGIC;
  signal of_mbar_decode : STD_LOGIC;
  signal ok_To_Stop : STD_LOGIC;
  signal opsel1_SPR_Select_1 : STD_LOGIC;
  signal opsel1_SPR_Select_2_1 : STD_LOGIC;
  signal opsel1_SPR_Select_2_2 : STD_LOGIC;
  signal p_65_in : STD_LOGIC;
  signal quadlet_Read : STD_LOGIC;
  signal \^reg1_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^reg_write_i\ : STD_LOGIC;
  signal \^res_forward2\ : STD_LOGIC;
  signal res_forward1_1 : STD_LOGIC;
  signal res_forward1_2 : STD_LOGIC;
  signal res_forward1_3 : STD_LOGIC;
  signal res_forward2_1 : STD_LOGIC;
  signal res_forward2_2 : STD_LOGIC;
  signal res_forward2_3 : STD_LOGIC;
  signal reset_BIP_I : STD_LOGIC;
  signal reset_delay : STD_LOGIC;
  signal select_ALU_Carry : STD_LOGIC;
  signal set_BIP : STD_LOGIC;
  signal set_BIP_I : STD_LOGIC;
  signal \^sext16\ : STD_LOGIC;
  signal \^sext8\ : STD_LOGIC;
  signal shift_Carry_In : STD_LOGIC;
  signal sleep_i0 : STD_LOGIC;
  signal sleep_i00_in : STD_LOGIC;
  signal \sleep_i2__2\ : STD_LOGIC;
  signal sleep_i_i_1_n_0 : STD_LOGIC;
  signal sub_Carry : STD_LOGIC;
  signal suspend_i_i_1_n_0 : STD_LOGIC;
  signal \^swap_instr\ : STD_LOGIC;
  signal swx_access_s : STD_LOGIC;
  signal swx_ready : STD_LOGIC;
  signal trace_valid_instr_part1 : STD_LOGIC;
  signal trace_valid_instr_part10 : STD_LOGIC;
  signal \^use_imm_reg\ : STD_LOGIC;
  signal use_Reg_Neg_DI : STD_LOGIC;
  signal use_Reg_Neg_DI_i17_out : STD_LOGIC;
  signal use_Reg_Neg_S : STD_LOGIC;
  signal use_Reg_Neg_S_i19_out : STD_LOGIC;
  signal wdc_first : STD_LOGIC;
  signal wdc_first0 : STD_LOGIC;
  signal wdc_first_reg_n_0 : STD_LOGIC;
  signal wic_first : STD_LOGIC;
  signal wic_first0 : STD_LOGIC;
  signal wic_first_reg_n_0 : STD_LOGIC;
  signal \^write_addr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal write_Carry : STD_LOGIC;
  signal write_Carry_I : STD_LOGIC;
  signal write_Carry_I0 : STD_LOGIC;
  signal \write_Reg2__4\ : STD_LOGIC;
  signal write_Reg_I_S : STD_LOGIC;
  signal write_Reg_reg_n_0 : STD_LOGIC;
  signal writing : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Area_Optimized.register_write_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of D_AS_INST_0 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of I_AS_INST_0_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of Read_Strobe_INST_0 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of Trace_Reg_Write_INST_0 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of Trace_Valid_Instr_INST_0 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__54\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__55\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__62\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__75\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__25\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Using_LWX_SWX_instr.reservation_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Using_LWX_SWX_instr.reservation_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of hibernate_i_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of mbar_first_i_3 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of mbar_sleep_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of mul_Executing_done_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of read_lsb_1_sel_inferred_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of read_lsb_sel_inferred_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of read_lsb_sel_inferred_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of sleep_i_i_1 : label is "soft_lutpair17";
begin
  Buffer_Addr(2 downto 0) <= \^buffer_addr\(2 downto 0);
  D(38 downto 0) <= \^d\(38 downto 0);
  Hibernate <= \^hibernate\;
  IReady <= \^iready\;
  MTSMSR_Write <= \^mtsmsr_write\;
  S69_out <= \^s69_out\;
  Shift_Oper <= \^shift_oper\;
  Sleep_Decode <= \^sleep_decode\;
  Suspend <= \^suspend\;
  \Using_FPGA.Native\(1 downto 0) <= \^using_fpga.native\(1 downto 0);
  \^lopt_1\ <= lopt_2;
  \^lopt_4\ <= lopt_5;
  \^lopt_5\ <= lopt_8;
  \^lopt_7\ <= lopt_10;
  \^lopt_8\ <= lopt_12;
  \^of_piperun\ <= \^of_piperun_1\;
  ex_Valid <= \^ex_valid\;
  imm_Value(0 to 15) <= \^imm_value\(0 to 15);
  inHibit_EX <= \^inhibit_ex\;
  instr_ex(27 downto 0) <= \^instr_ex\(27 downto 0);
  isbyte <= \^isbyte\;
  isdoublet <= \^isdoublet\;
  jump <= \^jump\;
  lopt_1 <= select_ALU_Carry;
  lopt_11 <= S1_out;
  lopt_14 <= of_PipeRun_without_dready;
  lopt_15 <= of_PipeRun_Select;
  lopt_18 <= lopt_13;
  lopt_3 <= \^lopt_2\;
  lopt_4 <= \^lopt_3\;
  lopt_6 <= force_DI1;
  lopt_7 <= force_jump1;
  lopt_9 <= \^lopt_6\;
  mbar_first_reg_0 <= \^mbar_first_reg_0\;
  nonvalid_IFetch_n_reg_0 <= \^nonvalid_ifetch_n_reg_0\;
  of_Pause <= \^of_pause\;
  reg1_Addr(0 to 4) <= \^reg1_addr\(0 to 4);
  reg_Write_I <= \^reg_write_i\;
  res_Forward2 <= \^res_forward2\;
  sext16 <= \^sext16\;
  sext8 <= \^sext8\;
  swap_instr <= \^swap_instr\;
  use_Imm_Reg <= \^use_imm_reg\;
  write_Addr(2 downto 0) <= \^write_addr\(2 downto 0);
\Area_Optimized.register_write_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20000"
    )
        port map (
      I0 => complete_dready,
      I1 => writing,
      I2 => write_Reg_reg_n_0,
      I3 => \Using_FPGA.Native_7\,
      I4 => \^ex_valid\,
      O => reg_Write_dbg
    );
Blocked_Valid_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Blocked_Valid_Instr0,
      Q => Blocked_Valid_Instr,
      R => sync_reset
    );
Compare_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => PreFetch_Buffer_I_n_112,
      Q => compare_Instr,
      R => sync_reset
    );
D_AS_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \Using_FPGA.Native_7\,
      I1 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I2 => is_swx_I_reg_n_0,
      I3 => d_AS_I,
      O => \^d\(4)
    );
\Data_Write[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(16),
      I2 => \^isdoublet\,
      I3 => Data_Write(24),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(0),
      O => \^d\(36)
    );
\Data_Write[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(26),
      I2 => \^isdoublet\,
      I3 => Data_Write(18),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(10),
      O => \^d\(26)
    );
\Data_Write[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(27),
      I2 => \^isdoublet\,
      I3 => Data_Write(19),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(11),
      O => \^d\(25)
    );
\Data_Write[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(28),
      I2 => \^isdoublet\,
      I3 => Data_Write(20),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(12),
      O => \^d\(24)
    );
\Data_Write[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(29),
      I2 => \^isdoublet\,
      I3 => Data_Write(21),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(13),
      O => \^d\(23)
    );
\Data_Write[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(30),
      I2 => \^isdoublet\,
      I3 => Data_Write(22),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(14),
      O => \^d\(22)
    );
\Data_Write[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(31),
      I2 => \^isdoublet\,
      I3 => Data_Write(23),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(15),
      O => \^d\(21)
    );
\Data_Write[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(24),
      I2 => \^isdoublet\,
      I3 => Data_Write(8),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(16),
      O => \^d\(20)
    );
\Data_Write[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(25),
      I2 => \^isdoublet\,
      I3 => Data_Write(9),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(17),
      O => \^d\(19)
    );
\Data_Write[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(26),
      I2 => \^isdoublet\,
      I3 => Data_Write(10),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(18),
      O => \^d\(18)
    );
\Data_Write[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(27),
      I2 => \^isdoublet\,
      I3 => Data_Write(11),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(19),
      O => \^d\(17)
    );
\Data_Write[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(17),
      I2 => \^isdoublet\,
      I3 => Data_Write(25),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(1),
      O => \^d\(35)
    );
\Data_Write[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(28),
      I2 => \^isdoublet\,
      I3 => Data_Write(12),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(20),
      O => \^d\(16)
    );
\Data_Write[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(29),
      I2 => \^isdoublet\,
      I3 => Data_Write(13),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(21),
      O => \^d\(15)
    );
\Data_Write[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(30),
      I2 => \^isdoublet\,
      I3 => Data_Write(14),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(22),
      O => \^d\(14)
    );
\Data_Write[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(31),
      I2 => \^isdoublet\,
      I3 => Data_Write(15),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(23),
      O => \^d\(13)
    );
\Data_Write[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(16),
      I2 => \^isdoublet\,
      I3 => Data_Write(0),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(24),
      O => \^d\(12)
    );
\Data_Write[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(17),
      I2 => \^isdoublet\,
      I3 => Data_Write(1),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(25),
      O => \^d\(11)
    );
\Data_Write[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(18),
      I2 => \^isdoublet\,
      I3 => Data_Write(2),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(26),
      O => \^d\(10)
    );
\Data_Write[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(19),
      I2 => \^isdoublet\,
      I3 => Data_Write(3),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(27),
      O => \^d\(9)
    );
\Data_Write[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(20),
      I2 => \^isdoublet\,
      I3 => Data_Write(4),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(28),
      O => \^d\(8)
    );
\Data_Write[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(21),
      I2 => \^isdoublet\,
      I3 => Data_Write(5),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(29),
      O => \^d\(7)
    );
\Data_Write[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(18),
      I2 => \^isdoublet\,
      I3 => Data_Write(26),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(2),
      O => \^d\(34)
    );
\Data_Write[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(22),
      I2 => \^isdoublet\,
      I3 => Data_Write(6),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(30),
      O => \^d\(6)
    );
\Data_Write[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(23),
      I2 => \^isdoublet\,
      I3 => Data_Write(7),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(31),
      O => \^d\(5)
    );
\Data_Write[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(19),
      I2 => \^isdoublet\,
      I3 => Data_Write(27),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(3),
      O => \^d\(33)
    );
\Data_Write[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(20),
      I2 => \^isdoublet\,
      I3 => Data_Write(28),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(4),
      O => \^d\(32)
    );
\Data_Write[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(21),
      I2 => \^isdoublet\,
      I3 => Data_Write(29),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(5),
      O => \^d\(31)
    );
\Data_Write[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(22),
      I2 => \^isdoublet\,
      I3 => Data_Write(30),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(6),
      O => \^d\(30)
    );
\Data_Write[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(23),
      I2 => \^isdoublet\,
      I3 => Data_Write(31),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(7),
      O => \^d\(29)
    );
\Data_Write[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(24),
      I2 => \^isdoublet\,
      I3 => Data_Write(16),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(8),
      O => \^d\(28)
    );
\Data_Write[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^isbyte\,
      I1 => Data_Write(25),
      I2 => \^isdoublet\,
      I3 => Data_Write(17),
      I4 => \^using_fpga.native\(0),
      I5 => Data_Write(9),
      O => \^d\(27)
    );
Dbg_Clean_Stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => jump2_I_reg_n_0,
      I1 => \^use_imm_reg\,
      O => Dbg_Clean_Stop_i_1_n_0
    );
Dbg_Clean_Stop_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => Dbg_Clean_Stop_i_1_n_0,
      Q => dbg_clean_stop,
      S => sync_reset
    );
Has_Inhibit_EX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^inhibit_ex\,
      Q => has_inhibit_EX,
      R => sync_reset
    );
I_AS_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ex_valid\,
      I1 => \Using_FPGA.Native_7\,
      O => I_AS_INST_0_i_1_n_0
    );
\LOCKSTEP_Master_Out[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
        port map (
      I0 => \Serial_Dbg_Intf.force_stop_cmd_i_reg\,
      I1 => load_Store_i,
      I2 => \^ex_valid\,
      I3 => is_swx_I_reg_n_0,
      I4 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I5 => \Using_FPGA.Native_7\,
      O => LOCKSTEP_Master_Out(0)
    );
Pause_Ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020220000"
    )
        port map (
      I0 => \^of_pause\,
      I1 => Pause_Ack_i_2_n_0,
      I2 => \Using_FPGA.Native_7\,
      I3 => load_Store_i,
      I4 => icache_read_idle,
      I5 => iFetch_In_Progress,
      O => Pause_Ack0
    );
Pause_Ack_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FFFFFF"
    )
        port map (
      I0 => mbar_is_sleep,
      I1 => mbar_decode_I,
      I2 => mul_Executing,
      I3 => Write_Resp_Received,
      I4 => dcache_read_idle,
      O => Pause_Ack_i_2_n_0
    );
Pause_Ack_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Pause_Ack0,
      Q => Pause_Ack,
      R => sync_reset
    );
PreFetch_Buffer_I: entity work.microblaze_arm_microblaze_0_5_PreFetch_Buffer
     port map (
      Address(2 downto 0) => Address(2 downto 0),
      \Area_Debug_Control.dbg_brki_hit_reg\ => \Area_Debug_Control.dbg_brki_hit_reg\,
      \Area_Debug_Control.dbg_brki_hit_reg_0\ => \Area_Debug_Control.dbg_brki_hit_reg_0\,
      CI => \^iready\,
      Clk => Clk,
      Compare_Instr_reg => PreFetch_Buffer_I_n_112,
      D(13) => \^reg1_addr\(0),
      D(12) => \^reg1_addr\(1),
      D(11) => \^reg1_addr\(2),
      D(10) => \^reg1_addr\(3),
      D(9) => \^reg1_addr\(4),
      D(8) => \^imm_value\(0),
      D(7) => \^imm_value\(1),
      D(6) => \^imm_value\(2),
      D(5) => \^imm_value\(3),
      D(4) => \^imm_value\(4),
      D(3) => \^imm_value\(5),
      D(2) => \^imm_value\(12),
      D(1) => \^imm_value\(13),
      D(0) => \^imm_value\(15),
      DI => DI,
      D_10 => D_10,
      D_11 => D_11,
      D_12 => D_12,
      D_13 => D_13,
      D_14 => D_14,
      D_15 => D_15,
      D_16 => D_16,
      D_17 => D_17,
      D_18 => D_18,
      D_19 => D_19,
      D_2 => D_2,
      D_20 => D_20,
      D_21 => D_21,
      D_22 => D_22,
      D_23 => D_23,
      D_24 => D_24,
      D_25 => D_25,
      D_26 => D_26,
      D_27 => D_27,
      D_28 => D_28,
      D_29 => D_29,
      D_3 => D_3,
      D_30 => D_30,
      D_31 => D_31,
      D_32 => D_32,
      D_33 => D_33,
      D_4 => D_4,
      D_5 => D_5,
      D_6 => D_6,
      D_7 => D_7,
      D_8 => D_8,
      D_9 => D_9,
      E(0) => E(0),
      I3 => I3,
      I3_0 => I3_0,
      I3_1 => I3_1,
      Q(0) => Q(0),
      R => R,
      Reg2_Data(15 downto 0) => Reg2_Data(15 downto 0),
      Reg_Test_Equal_N_i4_out => Reg_Test_Equal_N_i4_out,
      Reg_Test_Equal_i => Reg_Test_Equal_i,
      Reverse_Mem_Access0 => Reverse_Mem_Access0,
      S => S,
      SWAP_BYTE_Instr_reg => PreFetch_Buffer_I_n_103,
      SWAP_Instr_reg => PreFetch_Buffer_I_n_118,
      S_0 => S_0,
      Sext16_reg => PreFetch_Buffer_I_n_119,
      Sext16_reg_0 => \^sext16\,
      Sext8_reg => PreFetch_Buffer_I_n_120,
      Sext8_reg_0 => \^sext8\,
      Shift_Oper => \^shift_oper\,
      Sign_Extend_reg => PreFetch_Buffer_I_n_124,
      \Size_17to32.imm_Reg_reg[0]\(15 downto 0) => \Size_17to32.imm_Reg_reg[0]\(15 downto 0),
      Unsigned_Op_reg => \^imm_value\(14),
      \Using_FPGA.Native\ => PreFetch_Buffer_I_n_57,
      \Using_FPGA.Native_0\ => opsel1_PC,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_66,
      \Using_FPGA.Native_2\ => PreFetch_Buffer_I_n_108,
      \Using_FPGA.Native_3\ => PreFetch_Buffer_I_n_109,
      \Using_FPGA.Native_4\ => PreFetch_Buffer_I_n_121,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_6\ => S0_out,
      \Using_FPGA.Native_7\ => S1_out,
      \Using_FPGA.set_BIP_I_reg\ => PreFetch_Buffer_I_n_37,
      buffer_Full => buffer_Full,
      byte_i_reg => PreFetch_Buffer_I_n_117,
      byte_i_reg_0 => \^isbyte\,
      complete_dready => complete_dready,
      complete_iready => complete_iready,
      d_AS_I_reg => PreFetch_Buffer_I_n_115,
      dbg_brki_hit => dbg_brki_hit,
      dcache_read_idle => dcache_read_idle,
      doublet_Read => doublet_Read,
      doublet_Read_i_reg => PreFetch_Buffer_I_n_122,
      doublet_i_reg => PreFetch_Buffer_I_n_116,
      doublet_i_reg_0 => \^isdoublet\,
      ex_Valid_reg => PreFetch_Buffer_I_n_48,
      ex_Valid_reg_0 => \^ex_valid\,
      ex_first_cycle_reg => mbar_first_i_3_n_0,
      force1_i20_out => force1_i20_out,
      force_Val1_i18_out => force_Val1_i18_out,
      icache_read_idle => icache_read_idle,
      \inHibit_EX_Rst__0\ => \inHibit_EX_Rst__0\,
      inHibit_EX_reg => PreFetch_Buffer_I_n_36,
      inHibit_EX_reg_0 => \^inhibit_ex\,
      inHibit_EX_reg_1 => \^mbar_first_reg_0\,
      inHibit_EX_reg_2 => \^s69_out\,
      \instr_EX_i_reg[1]\ => \instr_EX_i_reg[1]_0\,
      \instr_EX_i_reg[1]_0\ => \instr_EX_i_reg[1]_1\,
      \instr_EX_i_reg[1]_1\ => \instr_EX_i_reg[1]_2\,
      \instr_EX_i_reg[1]_10\ => \instr_EX_i_reg[1]_11\,
      \instr_EX_i_reg[1]_11\ => \instr_EX_i_reg[1]_12\,
      \instr_EX_i_reg[1]_12\ => \instr_EX_i_reg[1]_13\,
      \instr_EX_i_reg[1]_13\ => \instr_EX_i_reg[1]_14\,
      \instr_EX_i_reg[1]_14\ => \instr_EX_i_reg[1]_15\,
      \instr_EX_i_reg[1]_15\(15 downto 0) => \instr_EX_i_reg[1]_16\(15 downto 0),
      \instr_EX_i_reg[1]_2\ => \instr_EX_i_reg[1]_3\,
      \instr_EX_i_reg[1]_3\ => \instr_EX_i_reg[1]_4\,
      \instr_EX_i_reg[1]_4\ => \instr_EX_i_reg[1]_5\,
      \instr_EX_i_reg[1]_5\ => \instr_EX_i_reg[1]_6\,
      \instr_EX_i_reg[1]_6\ => \instr_EX_i_reg[1]_7\,
      \instr_EX_i_reg[1]_7\ => \instr_EX_i_reg[1]_8\,
      \instr_EX_i_reg[1]_8\ => \instr_EX_i_reg[1]_9\,
      \instr_EX_i_reg[1]_9\ => \instr_EX_i_reg[1]_10\,
      \instr_EX_i_reg[22]\ => \^imm_value\(6),
      \instr_EX_i_reg[23]\ => \^imm_value\(7),
      \instr_EX_i_reg[24]\ => \^imm_value\(8),
      \instr_EX_i_reg[25]\ => \^imm_value\(9),
      \instr_EX_i_reg[26]\ => \^imm_value\(10),
      \instr_EX_i_reg[27]\ => \^imm_value\(11),
      \instr_EX_i_reg[6]\ => \^res_forward2\,
      instr_OF(10) => instr_OF(0),
      instr_OF(9) => instr_OF(1),
      instr_OF(8) => instr_OF(2),
      instr_OF(7) => instr_OF(3),
      instr_OF(6) => instr_OF(4),
      instr_OF(5) => instr_OF(5),
      instr_OF(4) => instr_OF(6),
      instr_OF(3) => instr_OF(7),
      instr_OF(2) => instr_OF(8),
      instr_OF(1) => instr_OF(9),
      instr_OF(0) => instr_OF(10),
      is_lwx_I1 => is_lwx_I1,
      is_swx_I1 => is_swx_I1,
      jump2_I_reg => PreFetch_Buffer_I_n_52,
      jump2_I_reg_0 => jump2_I_reg_n_0,
      jump_Carry2 => jump_Carry2,
      load_Store_i_reg => \Using_FPGA.Correct_Carry_MUXCY_n_1\,
      lopt => \^lopt_7\,
      lopt_1 => \^lopt_8\,
      mbar_decode_I_reg => \^d\(37),
      mbar_first => mbar_first,
      mbar_first_reg => mbar_first_reg_n_0,
      mbar_hold_I_reg => PreFetch_Buffer_I_n_40,
      mbar_hold_I_reg_0 => mbar_hold_I_reg_n_0,
      mbar_is_sleep0 => mbar_is_sleep0,
      missed_IFetch => missed_IFetch,
      \missed_IFetch0__0\ => \missed_IFetch0__0\,
      mtsmsr_write_i_reg => PreFetch_Buffer_I_n_39,
      mtsmsr_write_i_reg_0 => mtsmsr_write_i_reg_n_0,
      mul_Executing0 => mul_Executing0,
      mul_Executing_reg => \^of_piperun_1\,
      mux_Instr_Read(0 to 31) => mux_Instr_Read(0 to 31),
      nonvalid_IFetch_n_reg => PreFetch_Buffer_I_n_114,
      nonvalid_IFetch_n_reg_0 => \^nonvalid_ifetch_n_reg_0\,
      of_Pause_reg => \^of_pause\,
      of_Pause_reg_0 => \^jump\,
      of_Valid_Raw => of_Valid_Raw,
      of_mbar_decode => of_mbar_decode,
      quadlet_Read => quadlet_Read,
      quadlet_Read_i_reg => PreFetch_Buffer_I_n_123,
      reset_BIP_I => reset_BIP_I,
      select_ALU_Carry_reg => PreFetch_Buffer_I_n_106,
      set_BIP_I => set_BIP_I,
      \sleep_i2__2\ => \sleep_i2__2\,
      swap_instr => \^swap_instr\,
      sync_reset => sync_reset,
      use_Reg_Neg_DI_i17_out => use_Reg_Neg_DI_i17_out,
      use_Reg_Neg_S_i19_out => use_Reg_Neg_S_i19_out,
      using_Imm_reg => \^use_imm_reg\,
      wdc_first => wdc_first,
      wdc_first0 => wdc_first0,
      wdc_first_reg => wdc_first_reg_n_0,
      wic_first => wic_first,
      wic_first0 => wic_first0,
      wic_first_reg => wic_first_reg_n_0,
      \write_Addr_I_reg[3]\ => \^buffer_addr\(0),
      \write_Addr_I_reg[3]_0\ => \^buffer_addr\(1),
      \write_Addr_I_reg[3]_1\ => \^buffer_addr\(2),
      write_Carry_I0 => write_Carry_I0,
      write_Carry_I_reg => PreFetch_Buffer_I_n_101,
      \write_Reg2__4\ => \write_Reg2__4\,
      write_Reg_reg => PreFetch_Buffer_I_n_38,
      write_Reg_reg_0 => write_Reg_reg_n_0,
      writing_reg => PreFetch_Buffer_I_n_111
    );
Read_Strobe_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^ex_valid\,
      I1 => load_Store_i,
      I2 => \Using_FPGA.Native_7\,
      I3 => writing,
      O => \^d\(3)
    );
Reverse_Mem_Access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => Reverse_Mem_Access0,
      Q => \^using_fpga.native\(0),
      R => sync_reset
    );
SWAP_BYTE_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => PreFetch_Buffer_I_n_103,
      Q => swap_byte_instr,
      R => sync_reset
    );
SWAP_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_118,
      Q => \^swap_instr\,
      R => '0'
    );
Select_Logic_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => write_Carry_I0,
      Q => Select_Logic,
      R => sync_reset
    );
Sext16_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_119,
      Q => \^sext16\,
      R => '0'
    );
Sext8_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_120,
      Q => \^sext8\,
      R => '0'
    );
Shift_Carry_In_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => correct_Carry,
      Q => shift_Carry_In,
      R => sync_reset
    );
Sign_Extend_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_124,
      Q => \^shift_oper\,
      R => sync_reset
    );
Sleep_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sleep_decode\,
      I1 => Sleep_Out,
      O => Sleep
    );
Trace_Reg_Write_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA82220"
    )
        port map (
      I0 => trace_reg_write_novalid,
      I1 => jump2_I_1,
      I2 => trace_valid_instr_part1,
      I3 => mul_Executing_done,
      I4 => Blocked_Valid_Instr,
      O => \^d\(0)
    );
Trace_Valid_Instr_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFC"
    )
        port map (
      I0 => Blocked_Valid_Instr,
      I1 => mul_Executing_done,
      I2 => trace_valid_instr_part1,
      I3 => jump2_I_1,
      O => \^d\(1)
    );
Unsigned_Op_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(14),
      Q => \trace_instruction_i_reg[30]\(0),
      R => sync_reset
    );
\Using_Ext_Databus.mem_access_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2FFFF00A200A2"
    )
        port map (
      I0 => d_AS_I,
      I1 => is_swx_I_reg_n_0,
      I2 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I3 => \Using_FPGA.Native_7\,
      I4 => complete_dready,
      I5 => mem_access,
      O => \Using_Ext_Databus.mem_access_reg\
    );
\Using_FPGA.ALU_Carry_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_79
     port map (
      Clk => Clk,
      carry_In => carry_In,
      correct_Carry_II => correct_Carry_II,
      mul_Executing_reg => \^of_piperun_1\,
      sync_reset => sync_reset
    );
\Using_FPGA.ALU_Carry_MUXCY\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_80
     port map (
      correct_Carry => correct_Carry,
      correct_Carry_I => correct_Carry_I,
      correct_Carry_Select => correct_Carry_Select,
      lopt => \^lopt_9\,
      lopt_1 => \^lopt_10\,
      lopt_2 => \^lopt_11\,
      sub_Carry => sub_Carry
    );
\Using_FPGA.ALU_OP0_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_81
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I_n_109,
      alu_Op(0) => alu_Op(0),
      mul_Executing_reg => \^of_piperun_1\,
      sync_reset => sync_reset
    );
\Using_FPGA.ALU_OP1_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_82
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I_n_108,
      alu_Op(0) => alu_Op(1),
      mul_Executing_reg => \^of_piperun_1\,
      sync_reset => sync_reset
    );
\Using_FPGA.Correct_Carry_MUXCY\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_83
     port map (
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_8\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_7\,
      \Using_LWX_SWX_instr.reservation_reg\ => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      correct_Carry => correct_Carry,
      ex_Valid_reg => \^ex_valid\,
      is_lwx_I => is_lwx_I,
      is_swx_I_reg => is_swx_I_reg_n_0,
      load_Store_i => load_Store_i,
      lopt => \^lopt_1\,
      lopt_1 => \^lopt_2\,
      lopt_2 => \^lopt_3\,
      new_Carry => new_Carry,
      read_access_reg => \Using_FPGA.Correct_Carry_MUXCY_n_1\,
      write_Carry_I => write_Carry_I
    );
\Using_FPGA.Force1_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_84
     port map (
      Clk => Clk,
      force1 => force1,
      force1_i20_out => force1_i20_out,
      inHibit_EX_reg => \^s69_out\,
      mul_Executing_reg => \^of_piperun_1\
    );
\Using_FPGA.Force2_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_85
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I_n_57,
      force2 => force2,
      inHibit_EX_reg => \^s69_out\,
      mul_Executing_reg => \^of_piperun_1\
    );
\Using_FPGA.Force_Val1_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_86
     port map (
      Clk => Clk,
      force_Val1 => force_Val1,
      force_Val1_i18_out => force_Val1_i18_out,
      inHibit_EX_reg => \^s69_out\,
      mul_Executing_reg => \^of_piperun_1\
    );
\Using_FPGA.Force_Val2_FDRSE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRSE_87
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I_n_66,
      force_Val2_N => force_Val2_N,
      inHibit_EX_reg => \^s69_out\,
      mul_Executing_reg => \^of_piperun_1\
    );
\Using_FPGA.I_correct_Carry_Select\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized9\
     port map (
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I_n_108,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_109,
      \Using_FPGA.Native_2\ => PreFetch_Buffer_I_n_121,
      correct_Carry_Select => correct_Carry_Select
    );
\Using_FPGA.Intr_Carry_MUXCY\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_88
     port map (
      correct_Carry_I => correct_Carry_I,
      correct_Carry_II => correct_Carry_II,
      lopt => \^lopt_9\,
      lopt_1 => \^lopt_10\,
      lopt_2 => \^lopt_11\
    );
\Using_FPGA.MULT_AND_I\: entity work.microblaze_arm_microblaze_0_5_MB_MULT_AND
     port map (
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I_n_108,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I_n_109,
      sub_Carry => sub_Carry
    );
\Using_FPGA.MUXCY_JUMP_CARRY\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_89
     port map (
      Reg_zero => Reg_zero,
      force_DI1 => force_DI1,
      force_jump1 => force_jump1,
      jump_Carry1 => jump_Carry1,
      lopt => \^lopt_4\
    );
\Using_FPGA.MUXCY_JUMP_CARRY2\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_90
     port map (
      force_DI2 => force_DI2,
      force_jump2 => force_jump2,
      jump_Carry1 => jump_Carry1,
      jump_Carry2 => jump_Carry2,
      lopt => \^lopt_12\,
      lopt_1 => \^lopt_13\,
      lopt_2 => S,
      lopt_3 => \^lopt_14\,
      lopt_4 => \^lopt_15\,
      lopt_5 => buffer_Full,
      lopt_6 => lopt_16,
      lopt_7 => lopt_17,
      lopt_8 => \Use_Async_Reset.sync_reset_reg\
    );
\Using_FPGA.MUXCY_JUMP_CARRY3\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_91
     port map (
      PC_Write => PC_Write,
      R => R,
      S => S,
      \Using_FPGA.Native_0\ => \^s69_out\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_7\,
      branch_with_delay => branch_with_delay,
      ex_Valid_reg => \Using_FPGA.MUXCY_JUMP_CARRY3_n_6\,
      ex_Valid_reg_0 => \^ex_valid\,
      inHibit_EX_reg => \^inhibit_ex\,
      jump2_I_reg => jump2_I_reg_n_0,
      jump2_I_reg_0 => PreFetch_Buffer_I_n_48,
      jump_Carry2 => jump_Carry2,
      lopt => \^lopt_12\,
      lopt_1 => \^lopt_13\,
      mbar_decode_I_reg => \^d\(37),
      mbar_first_reg => \^mbar_first_reg_0\,
      \missed_IFetch0__0\ => \missed_IFetch0__0\,
      mul_Executing => mul_Executing,
      mul_Executing_reg => \^of_piperun_1\,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => \^jump\
    );
\Using_FPGA.Native_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => Write_DCache_I,
      I1 => \^ex_valid\,
      I2 => \Using_FPGA.Native_7\,
      I3 => cache_updated_allowed,
      I4 => incoming_data_valid,
      O => WEBWE(0)
    );
\Using_FPGA.Native_i_1__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^reg_write_i\,
      I1 => \Using_FPGA.Native_7\,
      O => Reg_Write
    );
\Using_FPGA.Native_i_1__127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Using_FPGA.Native_5\(5),
      I1 => \^instr_ex\(4),
      I2 => shift_Carry_In,
      I3 => \^instr_ex\(5),
      O => Shifted
    );
\Using_FPGA.Native_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Using_FPGA.Native_7\,
      I1 => \^ex_valid\,
      I2 => mtsmsr_write_i_reg_n_0,
      O => \^mtsmsr_write\
    );
\Using_FPGA.Native_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sync_reset,
      I1 => \Using_FPGA.reset_BIP_I_reg_n_0\,
      I2 => \^ex_valid\,
      I3 => \Using_FPGA.Native_7\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Using_FPGA.Native_5\(3),
      I1 => \^sext8\,
      I2 => \^sext16\,
      O => Sext
    );
\Using_FPGA.Native_i_1__75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^using_fpga.native\(0),
      O => I4
    );
\Using_FPGA.Native_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^write_addr\(2),
      I1 => \^write_addr\(0),
      I2 => \^write_addr\(1),
      I3 => \^instr_ex\(20),
      I4 => \^instr_ex\(21),
      O => \Using_FPGA.Native_i_2__24_n_0\
    );
\Using_FPGA.Native_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_5\(3),
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_7\,
      I3 => doublet_Read,
      O => data_Read_Mask(0)
    );
\Using_FPGA.Native_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FBFB0B080808"
    )
        port map (
      I0 => \Using_FPGA.Native_5\(3),
      I1 => \^sext8\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_5\(4),
      I4 => \^sext16\,
      I5 => quadlet_Read,
      O => data_Read_Mask(1)
    );
\Using_FPGA.Native_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFECCCCCCAECC"
    )
        port map (
      I0 => set_BIP_I,
      I1 => \Using_FPGA.Native_8\(1),
      I2 => mtsmsr_write_i_reg_n_0,
      I3 => \^ex_valid\,
      I4 => \Using_FPGA.Native_7\,
      I5 => \Using_FPGA.Native_5\(2),
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAEFFFEFFAE"
    )
        port map (
      I0 => write_Carry,
      I1 => \Using_FPGA.Native_8\(0),
      I2 => \^mtsmsr_write\,
      I3 => LWX_SWX_Write_Carry,
      I4 => \Using_FPGA.Native_5\(1),
      I5 => swx_access_s,
      O => \Using_FPGA.Native_3\
    );
\Using_FPGA.Native_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Using_FPGA.Native_7\,
      I1 => \^ex_valid\,
      I2 => write_Carry_I,
      O => write_Carry
    );
\Using_FPGA.Native_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \^ex_valid\,
      I1 => load_Store_i,
      I2 => \Using_FPGA.Native_7\,
      I3 => is_lwx_I,
      I4 => is_swx_I_reg_n_0,
      O => LWX_SWX_Write_Carry
    );
\Using_FPGA.Native_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I1 => is_swx_I_reg_n_0,
      O => swx_access_s
    );
\Using_FPGA.New_Carry_MUXCY\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_92
     port map (
      LO => LO,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_5\(0),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_7\,
      ex_Valid_reg => \^ex_valid\,
      lopt => lopt,
      new_Carry => new_Carry,
      select_ALU_Carry => select_ALU_Carry,
      sync_reset => sync_reset,
      write_Carry_I => write_Carry_I
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_1\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized1\
     port map (
      instr_OF(3) => instr_OF(0),
      instr_OF(2) => instr_OF(1),
      instr_OF(1) => instr_OF(3),
      instr_OF(0) => instr_OF(4),
      opsel1_SPR_Select_1 => opsel1_SPR_Select_1
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_2\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3\
     port map (
      instr_OF(3) => instr_OF(0),
      instr_OF(2) => instr_OF(1),
      instr_OF(1) => instr_OF(2),
      instr_OF(0) => instr_OF(3),
      opsel1_SPR_Select_2_1 => opsel1_SPR_Select_2_1
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_3\: entity work.microblaze_arm_microblaze_0_5_MB_LUT3
     port map (
      D(0) => \^imm_value\(1),
      instr_OF(1) => instr_OF(4),
      instr_OF(0) => instr_OF(5),
      opsel1_SPR_Select_2_2 => opsel1_SPR_Select_2_2
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_4\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT3__parameterized1\
     port map (
      opsel1_SPR => opsel1_SPR,
      opsel1_SPR_Select_1 => opsel1_SPR_Select_1,
      opsel1_SPR_Select_2_1 => opsel1_SPR_Select_2_1,
      opsel1_SPR_Select_2_2 => opsel1_SPR_Select_2_2
    );
\Using_FPGA.Reg_Test_Equal_FDSE\: entity work.microblaze_arm_microblaze_0_5_MB_FDSE
     port map (
      Clk => Clk,
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_Test_Equal_i => Reg_Test_Equal_i,
      inHibit_EX_reg => \^s69_out\,
      mul_Executing_reg => \^of_piperun_1\
    );
\Using_FPGA.Reg_Test_Equal_N_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_93
     port map (
      Clk => Clk,
      Reg_Test_Equal_N_i4_out => Reg_Test_Equal_N_i4_out,
      inHibit_EX_reg => \^s69_out\,
      mul_Executing_reg => \^of_piperun_1\,
      reg_Test_Equal_N => reg_Test_Equal_N
    );
\Using_FPGA.Res_Forward1_LUT1\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5\
     port map (
      \instr_EX_i_reg[6]\ => \^instr_ex\(21),
      \instr_EX_i_reg[7]\ => \^instr_ex\(20),
      reg1_Addr(1) => \^reg1_addr\(0),
      reg1_Addr(0) => \^reg1_addr\(1),
      res_forward1_1 => res_forward1_1
    );
\Using_FPGA.Res_Forward1_LUT2\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_94\
     port map (
      reg1_Addr(1) => \^reg1_addr\(2),
      reg1_Addr(0) => \^reg1_addr\(3),
      res_forward1_2 => res_forward1_2,
      \write_Addr_I_reg[2]\ => \^write_addr\(2),
      \write_Addr_I_reg[3]\ => \^write_addr\(1)
    );
\Using_FPGA.Res_Forward1_LUT3\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3\
     port map (
      ex_Valid_reg => \^ex_valid\,
      reg1_Addr(0) => \^reg1_addr\(4),
      res_forward1_3 => res_forward1_3,
      \write_Addr_I_reg[4]\ => \^write_addr\(0)
    );
\Using_FPGA.Res_Forward1_LUT4\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7\
     port map (
      res_Forward1 => res_Forward1,
      res_forward1_1 => res_forward1_1,
      res_forward1_2 => res_forward1_2,
      res_forward1_3 => res_forward1_3,
      write_Reg_I_S => write_Reg_I_S
    );
\Using_FPGA.Res_Forward2_LUT1\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_95\
     port map (
      imm_Value(1) => \^imm_value\(0),
      imm_Value(0) => \^imm_value\(1),
      \instr_EX_i_reg[6]\ => \^instr_ex\(21),
      \instr_EX_i_reg[7]\ => \^instr_ex\(20),
      res_forward2_1 => res_forward2_1
    );
\Using_FPGA.Res_Forward2_LUT2\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized5_96\
     port map (
      imm_Value(1) => \^imm_value\(2),
      imm_Value(0) => \^imm_value\(3),
      res_forward2_2 => res_forward2_2,
      \write_Addr_I_reg[2]\ => \^write_addr\(2),
      \write_Addr_I_reg[3]\ => \^write_addr\(1)
    );
\Using_FPGA.Res_Forward2_LUT3\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT3__parameterized3_97\
     port map (
      ex_Valid_reg => \^ex_valid\,
      imm_Value(0) => \^imm_value\(4),
      res_forward2_3 => res_forward2_3,
      \write_Addr_I_reg[4]\ => \^write_addr\(0)
    );
\Using_FPGA.Res_Forward2_LUT4\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized7_98\
     port map (
      res_Forward2 => \^res_forward2\,
      res_forward2_1 => res_forward2_1,
      res_forward2_2 => res_forward2_2,
      res_forward2_3 => res_forward2_3,
      write_Reg_I_S => write_Reg_I_S
    );
\Using_FPGA.Use_Reg_Neg_DI_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_99
     port map (
      Clk => Clk,
      inHibit_EX_reg => \^s69_out\,
      mul_Executing_reg => \^of_piperun_1\,
      use_Reg_Neg_DI => use_Reg_Neg_DI,
      use_Reg_Neg_DI_i17_out => use_Reg_Neg_DI_i17_out
    );
\Using_FPGA.Use_Reg_Neg_S_FDRE\: entity work.microblaze_arm_microblaze_0_5_MB_FDRE_100
     port map (
      Clk => Clk,
      inHibit_EX_reg => \^s69_out\,
      mul_Executing_reg => \^of_piperun_1\,
      use_Reg_Neg_S => use_Reg_Neg_S,
      use_Reg_Neg_S_i19_out => use_Reg_Neg_S_i19_out
    );
\Using_FPGA.Valid_Instr_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ok_To_Stop,
      Q => Valid_Instr_i,
      R => sync_reset
    );
\Using_FPGA.clean_iReady_MuxCY\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_101
     port map (
      IReady => \^iready\,
      complete_iready => complete_iready,
      lopt => \^lopt_5\,
      lopt_1 => \^lopt_6\,
      nonvalid_IFetch_n_reg => \^nonvalid_ifetch_n_reg_0\
    );
\Using_FPGA.force_di1_LUT3\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      force_DI1 => force_DI1,
      force_Val1 => force_Val1,
      use_Reg_Neg_DI => use_Reg_Neg_DI
    );
\Using_FPGA.force_di2_LUT4\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized11\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_7\,
      ex_Valid_reg => \^ex_valid\,
      force_DI2 => force_DI2,
      force_Val2_N => force_Val2_N
    );
\Using_FPGA.force_jump1_LUT3\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT3__parameterized5_102\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      force1 => force1,
      force_jump1 => force_jump1,
      use_Reg_Neg_S => use_Reg_Neg_S
    );
\Using_FPGA.force_jump2_LUT4\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT4__parameterized3_103\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_7\,
      ex_Valid_reg => \^ex_valid\,
      force2 => force2,
      force_jump2 => force_jump2
    );
\Using_FPGA.iFetch_MuxCY_1\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_104
     port map (
      buffer_Full => buffer_Full,
      ifetch_carry1 => ifetch_carry1,
      lopt => \^lopt_14\,
      lopt_1 => \^lopt_15\,
      of_Pause_reg => \^jump\
    );
\Using_FPGA.iFetch_MuxCY_2\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_105
     port map (
      I_AS => \^d\(37),
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg\,
      complete_iready => complete_iready,
      ex_Valid_reg => I_AS_INST_0_i_1_n_0,
      iFetch_In_Progress => iFetch_In_Progress,
      iFetch_In_Progress_reg => \Using_FPGA.iFetch_MuxCY_2_n_2\,
      ifetch_carry1 => ifetch_carry1,
      ifetch_carry2 => ifetch_carry2,
      lopt => lopt_16,
      lopt_1 => lopt_17,
      mbar_decode_I => mbar_decode_I,
      missed_IFetch => missed_IFetch,
      missed_IFetch_reg => \Using_FPGA.iFetch_MuxCY_2_n_3\,
      mul_Executing => mul_Executing,
      of_Pause_reg => \^jump\
    );
\Using_FPGA.iFetch_MuxCY_3\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_106
     port map (
      D(0) => \^d\(38),
      iFetch_In_Progress => iFetch_In_Progress,
      ifetch_carry2 => ifetch_carry2
    );
\Using_FPGA.of_PipeRun_MuxCY_1\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_107
     port map (
      Blocked_Valid_Instr0 => Blocked_Valid_Instr0,
      Buffer_Addr(2 downto 0) => \^buffer_addr\(2 downto 0),
      D(0) => \^imm_value\(5),
      OF_PipeRun => OF_PipeRun,
      S => S_0,
      \Using_FPGA.Native_0\ => \^of_piperun_1\,
      \Using_FPGA.Native_1\ => S0_out,
      \Using_FPGA.Native_2\ => S1_out,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_9\,
      \Using_LWX_SWX_instr.reservation_reg\ => \Using_FPGA.of_PipeRun_MuxCY_1_n_7\,
      \Using_LWX_SWX_instr.reservation_reg_0\ => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      complete_dready => complete_dready,
      ex_Valid_1st_cycle_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_11\,
      inHibit_EX_reg => \^s69_out\,
      inHibit_EX_reg_0 => \^inhibit_ex\,
      instr_OF(1) => instr_OF(0),
      instr_OF(0) => instr_OF(1),
      is_lwx_I => is_lwx_I,
      is_lwx_I1 => is_lwx_I1,
      is_lwx_I_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_13\,
      is_swx_I1 => is_swx_I1,
      is_swx_I_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_12\,
      is_swx_I_reg_0 => is_swx_I_reg_n_0,
      jump2_I_reg => jump2_I_reg_n_0,
      load_Store_i => load_Store_i,
      load_Store_i_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_10\,
      lopt => lopt_18,
      of_Pause_reg => \^jump\,
      of_PipeRun_Select => of_PipeRun_Select,
      of_PipeRun_without_dready => of_PipeRun_without_dready,
      ok_To_Stop => ok_To_Stop,
      p_65_in => p_65_in,
      set_BIP => set_BIP,
      swx_ready => swx_ready,
      swx_ready_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_5\,
      sync_reset => sync_reset,
      using_Imm_reg => \Using_FPGA.of_PipeRun_MuxCY_1_n_1\,
      using_Imm_reg_0 => \^use_imm_reg\,
      \write_Reg2__4\ => \write_Reg2__4\
    );
\Using_FPGA.of_PipeRun_Select_LUT5\: entity work.microblaze_arm_microblaze_0_5_MB_LUT5
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_4\,
      load_Store_i_reg => \Using_FPGA.Correct_Carry_MUXCY_n_1\,
      mul_Executing => mul_Executing,
      of_Pause_reg => \^of_pause\,
      of_PipeRun_Select => of_PipeRun_Select,
      of_Valid_Raw => of_Valid_Raw
    );
\Using_FPGA.of_PipeRun_without_dready_LUT5\: entity work.\microblaze_arm_microblaze_0_5_MB_LUT5__parameterized1\
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_4\,
      load_Store_i_reg => \Using_FPGA.Correct_Carry_MUXCY_n_1\,
      mul_Executing => mul_Executing,
      of_Pause_reg => \^of_pause\,
      of_PipeRun_without_dready => of_PipeRun_without_dready,
      of_Valid_Raw => of_Valid_Raw
    );
\Using_FPGA.reset_BIP_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => reset_BIP_I,
      Q => \Using_FPGA.reset_BIP_I_reg_n_0\,
      R => sync_reset
    );
\Using_FPGA.set_BIP_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_37,
      Q => set_BIP_I,
      R => '0'
    );
\Using_LWX_SWX_instr.reservation_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Using_FPGA.Native_7\,
      I1 => load_Store_i,
      I2 => \^ex_valid\,
      O => p_65_in
    );
\Using_LWX_SWX_instr.reservation_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Using_FPGA.Native_7\,
      I1 => \^ex_valid\,
      I2 => set_BIP_I,
      O => set_BIP
    );
\Using_LWX_SWX_instr.reservation_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_7\,
      Q => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      R => '0'
    );
Write_DCache_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => wdc_first0,
      Q => Write_DCache_I,
      R => sync_reset
    );
Write_ICache_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => wic_first0,
      Q => Write_ICache_I,
      R => sync_reset
    );
Write_Strobe_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A000000000000"
    )
        port map (
      I0 => writing,
      I1 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I2 => is_swx_I_reg_n_0,
      I3 => \Using_FPGA.Native_7\,
      I4 => load_Store_i,
      I5 => \^ex_valid\,
      O => \^d\(2)
    );
active_wakeup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFE00"
    )
        port map (
      I0 => \^sleep_decode\,
      I1 => \^hibernate\,
      I2 => \^suspend\,
      I3 => wakeup_i(0),
      I4 => wakeup_i(1),
      O => active_wakeup0
    );
active_wakeup_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => active_wakeup0,
      Q => active_wakeup,
      R => sync_reset
    );
byte_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_117,
      Q => \^isbyte\,
      R => '0'
    );
d_AS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_115,
      Q => d_AS_I,
      R => sync_reset
    );
doublet_Read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_122,
      Q => doublet_Read,
      R => sync_reset
    );
doublet_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_116,
      Q => \^isdoublet\,
      R => '0'
    );
ex_Valid_1st_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_11\,
      Q => ex_Valid_1st_cycle,
      R => '0'
    );
ex_Valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.MUXCY_JUMP_CARRY3_n_6\,
      Q => \^ex_valid\,
      R => sync_reset
    );
ex_first_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^of_piperun_1\,
      Q => ex_first_cycle,
      R => sync_reset
    );
hibernate_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \^hibernate\,
      I1 => sleep_i00_in,
      I2 => \^instr_ex\(21),
      I3 => sync_reset,
      I4 => active_wakeup,
      O => hibernate_i_i_1_n_0
    );
hibernate_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mbar_sleep,
      I1 => \sleep_i2__2\,
      O => sleep_i00_in
    );
hibernate_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => hibernate_i_i_1_n_0,
      Q => \^hibernate\,
      R => '0'
    );
iFetch_In_Progress_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.iFetch_MuxCY_2_n_2\,
      Q => iFetch_In_Progress,
      R => sync_reset
    );
inHibit_EX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_36,
      Q => \^inhibit_ex\,
      R => '0'
    );
\instr_EX_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(0),
      Q => \^instr_ex\(27),
      R => sync_reset
    );
\instr_EX_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^reg1_addr\(0),
      Q => \^instr_ex\(19),
      R => sync_reset
    );
\instr_EX_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^reg1_addr\(1),
      Q => \^instr_ex\(18),
      R => sync_reset
    );
\instr_EX_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^reg1_addr\(2),
      Q => \^instr_ex\(17),
      R => sync_reset
    );
\instr_EX_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^reg1_addr\(3),
      Q => \^instr_ex\(16),
      R => sync_reset
    );
\instr_EX_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^reg1_addr\(4),
      Q => \^instr_ex\(15),
      R => sync_reset
    );
\instr_EX_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(0),
      Q => \^instr_ex\(14),
      R => sync_reset
    );
\instr_EX_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(1),
      Q => \^instr_ex\(13),
      R => sync_reset
    );
\instr_EX_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(2),
      Q => \^instr_ex\(12),
      R => sync_reset
    );
\instr_EX_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(3),
      Q => \^instr_ex\(11),
      R => sync_reset
    );
\instr_EX_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(1),
      Q => \^instr_ex\(26),
      R => sync_reset
    );
\instr_EX_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(4),
      Q => \^instr_ex\(10),
      R => sync_reset
    );
\instr_EX_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(5),
      Q => \^instr_ex\(9),
      R => sync_reset
    );
\instr_EX_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(6),
      Q => \^instr_ex\(8),
      R => sync_reset
    );
\instr_EX_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(7),
      Q => \^instr_ex\(7),
      R => sync_reset
    );
\instr_EX_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(8),
      Q => \^instr_ex\(6),
      R => sync_reset
    );
\instr_EX_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(9),
      Q => \^instr_ex\(5),
      R => sync_reset
    );
\instr_EX_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(10),
      Q => \^instr_ex\(4),
      R => sync_reset
    );
\instr_EX_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(11),
      Q => \^instr_ex\(3),
      R => sync_reset
    );
\instr_EX_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(12),
      Q => \^instr_ex\(2),
      R => sync_reset
    );
\instr_EX_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(13),
      Q => \^instr_ex\(1),
      R => sync_reset
    );
\instr_EX_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(2),
      Q => \^instr_ex\(25),
      R => sync_reset
    );
\instr_EX_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => \^imm_value\(15),
      Q => \^instr_ex\(0),
      R => sync_reset
    );
\instr_EX_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(3),
      Q => \^instr_ex\(24),
      R => sync_reset
    );
\instr_EX_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(4),
      Q => \^instr_ex\(23),
      R => sync_reset
    );
\instr_EX_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(5),
      Q => \^instr_ex\(22),
      R => sync_reset
    );
\instr_EX_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(6),
      Q => \^instr_ex\(21),
      R => sync_reset
    );
\instr_EX_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(7),
      Q => \^instr_ex\(20),
      R => sync_reset
    );
is_lwx_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_13\,
      Q => is_lwx_I,
      R => '0'
    );
is_swx_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_12\,
      Q => is_swx_I_reg_n_0,
      R => '0'
    );
jump2_I_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump2_I_reg_n_0,
      Q => jump2_I_1,
      R => sync_reset
    );
jump2_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => PreFetch_Buffer_I_n_52,
      Q => jump2_I_reg_n_0,
      R => sync_reset
    );
load_Store_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_10\,
      Q => load_Store_i,
      R => '0'
    );
mbar_decode_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => of_mbar_decode,
      Q => mbar_decode_I,
      R => sync_reset
    );
mbar_first_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454545FF45FF45FF"
    )
        port map (
      I0 => \^write_addr\(0),
      I1 => iFetch_In_Progress,
      I2 => icache_read_idle,
      I3 => \^write_addr\(1),
      I4 => dcache_read_idle,
      I5 => Write_Resp_Received,
      O => \sleep_i2__2\
    );
mbar_first_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ex_first_cycle,
      I1 => mbar_sleep,
      O => mbar_first_i_3_n_0
    );
mbar_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mbar_first,
      Q => mbar_first_reg_n_0,
      R => sync_reset
    );
mbar_hold_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_40,
      Q => mbar_hold_I_reg_n_0,
      R => '0'
    );
mbar_is_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => mbar_is_sleep0,
      Q => mbar_is_sleep,
      R => sync_reset
    );
mbar_sleep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
        port map (
      I0 => mbar_sleep,
      I1 => mbar_decode_I,
      I2 => mbar_is_sleep,
      I3 => ex_first_cycle,
      I4 => I_AS_INST_0_i_1_n_0,
      I5 => sleep_i0,
      O => mbar_sleep_i_1_n_0
    );
mbar_sleep_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => active_wakeup,
      I1 => sync_reset,
      O => sleep_i0
    );
mbar_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mbar_sleep_i_1_n_0,
      Q => mbar_sleep,
      R => '0'
    );
missed_IFetch_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.iFetch_MuxCY_2_n_3\,
      Q => missed_IFetch,
      R => sync_reset
    );
mtsmsr_write_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_39,
      Q => mtsmsr_write_i_reg_n_0,
      R => '0'
    );
mul_Executing_delayed_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mul_Executing,
      Q => mul_Executing_delayed,
      R => sync_reset
    );
mul_Executing_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mul_Executing_delayed,
      I1 => \Using_FPGA.Native_7\,
      I2 => mul_Executing,
      O => mul_Executing_done_i_1_n_0
    );
mul_Executing_done_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mul_Executing_done_i_1_n_0,
      Q => mul_Executing_done,
      R => sync_reset
    );
mul_Executing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mul_Executing0,
      Q => mul_Executing,
      R => sync_reset
    );
nonvalid_IFetch_n_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_114,
      Q => \^nonvalid_ifetch_n_reg_0\,
      S => sync_reset
    );
of_Pause_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Pause,
      Q => \^of_pause\,
      R => sync_reset
    );
quadlet_Read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_123,
      Q => quadlet_Read,
      R => sync_reset
    );
read_access_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400040FF40004000"
    )
        port map (
      I0 => writing,
      I1 => \Using_FPGA.Correct_Carry_MUXCY_n_1\,
      I2 => \^ex_valid\,
      I3 => \^d\(4),
      I4 => complete_dready,
      I5 => read_access_reg_0,
      O => read_access_reg
    );
read_lsb_1_sel_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => byte_selects_1,
      I1 => \^isdoublet\,
      I2 => \^using_fpga.native\(0),
      O => \^using_fpga.native\(1)
    );
read_lsb_sel_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8CD"
    )
        port map (
      I0 => \^isbyte\,
      I1 => byte_selects_1,
      I2 => \^isdoublet\,
      I3 => \^using_fpga.native\(0),
      O => in0(1)
    );
read_lsb_sel_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => byte_selects_0,
      I1 => \^isbyte\,
      I2 => \^using_fpga.native\(0),
      O => in0(0)
    );
reset_delay_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync_reset,
      Q => reset_delay,
      R => '0'
    );
select_ALU_Carry_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => PreFetch_Buffer_I_n_106,
      Q => select_ALU_Carry,
      R => sync_reset
    );
sleep_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \^sleep_decode\,
      I1 => sleep_i00_in,
      I2 => \^instr_ex\(20),
      I3 => sync_reset,
      I4 => active_wakeup,
      O => sleep_i_i_1_n_0
    );
sleep_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sleep_i_i_1_n_0,
      Q => \^sleep_decode\,
      R => '0'
    );
suspend_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => \^suspend\,
      I1 => sleep_i00_in,
      I2 => \^instr_ex\(20),
      I3 => \^instr_ex\(21),
      I4 => sync_reset,
      I5 => active_wakeup,
      O => suspend_i_i_1_n_0
    );
suspend_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => suspend_i_i_1_n_0,
      Q => \^suspend\,
      R => '0'
    );
swx_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_5\,
      Q => swx_ready,
      R => '0'
    );
trace_data_access_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45000000"
    )
        port map (
      I0 => \Using_FPGA.Native_7\,
      I1 => \Using_LWX_SWX_instr.reservation_reg_n_0\,
      I2 => is_swx_I_reg_n_0,
      I3 => \^ex_valid\,
      I4 => load_Store_i,
      O => \Serial_Dbg_Intf.status_reg_reg[22]\(0)
    );
trace_reg_write_novalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAAAAAEAAAAA"
    )
        port map (
      I0 => reset_delay,
      I1 => I_AS_INST_0_i_1_n_0,
      I2 => complete_dready,
      I3 => writing,
      I4 => \Using_FPGA.Native_i_2__24_n_0\,
      I5 => write_Reg_reg_n_0,
      O => \^reg_write_i\
    );
trace_valid_instr_part1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF04444"
    )
        port map (
      I0 => mul_Executing,
      I1 => ex_Valid_1st_cycle,
      I2 => swx_ready,
      I3 => complete_dready,
      I4 => load_Store_i,
      I5 => \Using_FPGA.Native_7\,
      O => trace_valid_instr_part10
    );
trace_valid_instr_part1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trace_valid_instr_part10,
      Q => trace_valid_instr_part1,
      R => sync_reset
    );
using_Imm_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.of_PipeRun_MuxCY_1_n_1\,
      Q => \^use_imm_reg\,
      R => '0'
    );
wdc_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => wdc_first,
      Q => wdc_first_reg_n_0,
      R => sync_reset
    );
wic_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => wic_first,
      Q => wic_first_reg_n_0,
      R => sync_reset
    );
\write_Addr_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(8),
      Q => \^write_addr\(2),
      R => sync_reset
    );
\write_Addr_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(9),
      Q => \^write_addr\(1),
      R => sync_reset
    );
\write_Addr_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => instr_OF(10),
      Q => \^write_addr\(0),
      R => sync_reset
    );
write_Carry_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => PreFetch_Buffer_I_n_101,
      Q => write_Carry_I,
      R => sync_reset
    );
write_Reg_I_LUT: entity work.microblaze_arm_microblaze_0_5_MB_LUT4
     port map (
      complete_dready => complete_dready,
      \write_Addr_I_reg[2]\ => \Using_FPGA.Native_i_2__24_n_0\,
      write_Reg_I_S => write_Reg_I_S,
      write_Reg_reg => write_Reg_reg_n_0,
      writing => writing
    );
write_Reg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I_n_38,
      Q => write_Reg_reg_n_0,
      R => '0'
    );
write_access_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(4),
      I2 => complete_dready,
      I3 => write_access_reg_0,
      O => write_access_reg
    );
writing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^of_piperun_1\,
      D => PreFetch_Buffer_I_n_111,
      Q => writing,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MSR_Reg is
  port (
    \trace_msr_reg_i_reg[7]\ : out STD_LOGIC;
    \trace_msr_reg_i_reg[9]\ : out STD_LOGIC;
    \trace_msr_reg_i_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_Req_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    MTSMSR_Write : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg_0\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    icache_ready : in STD_LOGIC;
    valid_Req : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MSR_Reg : entity is "MSR_Reg";
end microblaze_arm_microblaze_0_5_MSR_Reg;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MSR_Reg is
begin
\MSR_Bits[24].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.microblaze_arm_microblaze_0_5_MSR_Reg_Bit
     port map (
      Clk => Clk,
      MTSMSR_Write => MTSMSR_Write,
      Op1_Logic => Op1_Logic,
      sync_reset => sync_reset,
      \trace_msr_reg_i_reg[7]\ => \trace_msr_reg_i_reg[7]\
    );
\MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.microblaze_arm_microblaze_0_5_MSR_Reg_Bit_863
     port map (
      Clk => Clk,
      MTSMSR_Write => MTSMSR_Write,
      Shifted => Shifted,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      icache_ready => icache_ready,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_msr_reg_i_reg[9]\ => \trace_msr_reg_i_reg[9]\,
      valid_Req => valid_Req,
      valid_Req_reg => valid_Req_reg
    );
\MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.microblaze_arm_microblaze_0_5_MSR_Reg_Bit_864
     port map (
      Clk => Clk,
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg\,
      \Using_FPGA.set_BIP_I_reg\ => \Using_FPGA.set_BIP_I_reg\,
      \trace_msr_reg_i_reg[11]\(0) => \trace_msr_reg_i_reg[11]\(2)
    );
\MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.microblaze_arm_microblaze_0_5_MSR_Reg_Bit_865
     port map (
      Clk => Clk,
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      \trace_msr_reg_i_reg[12]\(0) => \trace_msr_reg_i_reg[11]\(1)
    );
\MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.microblaze_arm_microblaze_0_5_MSR_Reg_Bit_866
     port map (
      Clk => Clk,
      MTSMSR_Write => MTSMSR_Write,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      sync_reset => sync_reset,
      \trace_msr_reg_i_reg[13]\(0) => \trace_msr_reg_i_reg[11]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Operand_Select is
  port (
    Op1_Logic : out STD_LOGIC;
    EX_Op2 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\ : out STD_LOGIC;
    Shifted : out STD_LOGIC;
    trace_jump_taken_i_reg : out STD_LOGIC;
    Op2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    trace_jump_taken_i_reg_0 : out STD_LOGIC;
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    trace_jump_taken_i_reg_1 : out STD_LOGIC;
    op2_C : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    trace_jump_taken_i_reg_2 : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    trace_jump_taken_i_reg_3 : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    trace_jump_taken_i_reg_4 : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    trace_jump_taken_i_reg_5 : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    trace_jump_taken_i_reg_6 : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    trace_jump_taken_i_reg_7 : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    trace_jump_taken_i_reg_8 : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    trace_jump_taken_i_reg_9 : out STD_LOGIC;
    op1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    trace_jump_taken_i_reg_10 : out STD_LOGIC;
    trace_jump_taken_i_reg_11 : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    trace_jump_taken_i_reg_12 : out STD_LOGIC;
    trace_jump_taken_i_reg_13 : out STD_LOGIC;
    trace_jump_taken_i_reg_14 : out STD_LOGIC;
    trace_jump_taken_i_reg_15 : out STD_LOGIC;
    trace_jump_taken_i_reg_16 : out STD_LOGIC;
    trace_jump_taken_i_reg_17 : out STD_LOGIC;
    trace_jump_taken_i_reg_18 : out STD_LOGIC;
    trace_jump_taken_i_reg_19 : out STD_LOGIC;
    trace_jump_taken_i_reg_20 : out STD_LOGIC;
    trace_jump_taken_i_reg_21 : out STD_LOGIC;
    trace_jump_taken_i_reg_22 : out STD_LOGIC;
    trace_jump_taken_i_reg_23 : out STD_LOGIC;
    trace_jump_taken_i_reg_24 : out STD_LOGIC;
    trace_jump_taken_i_reg_25 : out STD_LOGIC;
    trace_jump_taken_i_reg_26 : out STD_LOGIC;
    trace_jump_taken_i_reg_27 : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    trace_jump_taken_i_reg_28 : out STD_LOGIC;
    Sext : out STD_LOGIC;
    S : out STD_LOGIC;
    shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\ : out STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sync_reset : in STD_LOGIC;
    of_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    res_Forward1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    D_1 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    D_2 : in STD_LOGIC;
    I3_1 : in STD_LOGIC;
    D_3 : in STD_LOGIC;
    I3_2 : in STD_LOGIC;
    D_4 : in STD_LOGIC;
    I3_5 : in STD_LOGIC;
    D_6 : in STD_LOGIC;
    I3_3 : in STD_LOGIC;
    D_7 : in STD_LOGIC;
    I3_8 : in STD_LOGIC;
    D_9 : in STD_LOGIC;
    I3_4 : in STD_LOGIC;
    D_10 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 22 downto 0 );
    D_11 : in STD_LOGIC;
    D_12 : in STD_LOGIC;
    D_13 : in STD_LOGIC;
    D_14 : in STD_LOGIC;
    D_15 : in STD_LOGIC;
    D_16 : in STD_LOGIC;
    D_17 : in STD_LOGIC;
    D_18 : in STD_LOGIC;
    D_19 : in STD_LOGIC;
    D_20 : in STD_LOGIC;
    D_21 : in STD_LOGIC;
    D_22 : in STD_LOGIC;
    D_23 : in STD_LOGIC;
    D_24 : in STD_LOGIC;
    D_25 : in STD_LOGIC;
    D_26 : in STD_LOGIC;
    D_27 : in STD_LOGIC;
    D_28 : in STD_LOGIC;
    D_29 : in STD_LOGIC;
    D_30 : in STD_LOGIC;
    D_31 : in STD_LOGIC;
    D_32 : in STD_LOGIC;
    D_33 : in STD_LOGIC;
    I3_6 : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    sext8 : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    compare_Instr : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    Shift_Logic_Res : in STD_LOGIC;
    Select_Logic_reg : in STD_LOGIC;
    Select_Logic_reg_0 : in STD_LOGIC;
    Select_Logic_reg_1 : in STD_LOGIC;
    Select_Logic_reg_2 : in STD_LOGIC;
    Select_Logic_reg_3 : in STD_LOGIC;
    Select_Logic_reg_4 : in STD_LOGIC;
    Select_Logic_reg_5 : in STD_LOGIC;
    Select_Logic_reg_6 : in STD_LOGIC;
    Select_Logic_reg_7 : in STD_LOGIC;
    Select_Logic_reg_8 : in STD_LOGIC;
    Select_Logic_reg_9 : in STD_LOGIC;
    Select_Logic_reg_10 : in STD_LOGIC;
    Select_Logic_reg_11 : in STD_LOGIC;
    Select_Logic_reg_12 : in STD_LOGIC;
    Select_Logic_reg_13 : in STD_LOGIC;
    Select_Logic_reg_14 : in STD_LOGIC;
    Select_Logic_reg_15 : in STD_LOGIC;
    Select_Logic_reg_16 : in STD_LOGIC;
    Select_Logic_reg_17 : in STD_LOGIC;
    Select_Logic_reg_18 : in STD_LOGIC;
    Select_Logic_reg_19 : in STD_LOGIC;
    Select_Logic_reg_20 : in STD_LOGIC;
    Select_Logic_reg_21 : in STD_LOGIC;
    Select_Logic_reg_22 : in STD_LOGIC;
    Select_Logic_reg_23 : in STD_LOGIC;
    Select_Logic_reg_24 : in STD_LOGIC;
    Select_Logic_reg_25 : in STD_LOGIC;
    Select_Logic_reg_26 : in STD_LOGIC;
    Select_Logic_reg_27 : in STD_LOGIC;
    Select_Logic_reg_28 : in STD_LOGIC;
    Select_Logic_reg_29 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    imm_Value : in STD_LOGIC_VECTOR ( 0 to 15 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Operand_Select : entity is "Operand_Select";
end microblaze_arm_microblaze_0_5_Operand_Select;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Operand_Select is
  signal \^op1_logic\ : STD_LOGIC;
  signal \OpSelect_Bits[31].Operand_Select_Bit_I_n_1\ : STD_LOGIC;
  signal \^shifted\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_10\ : STD_LOGIC;
  signal \^using_fpga.native_11\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC;
  signal \^using_fpga.native_3\ : STD_LOGIC;
  signal \^using_fpga.native_4\ : STD_LOGIC;
  signal \^using_fpga.native_5\ : STD_LOGIC;
  signal \^using_fpga.native_6\ : STD_LOGIC;
  signal \^using_fpga.native_7\ : STD_LOGIC;
  signal \^using_fpga.native_8\ : STD_LOGIC;
  signal \^using_fpga.native_9\ : STD_LOGIC;
  signal \^op1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
begin
  Op1_Logic <= \^op1_logic\;
  Shifted <= \^shifted\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_10\ <= \^using_fpga.native_10\;
  \Using_FPGA.Native_11\ <= \^using_fpga.native_11\;
  \Using_FPGA.Native_2\ <= \^using_fpga.native_2\;
  \Using_FPGA.Native_3\ <= \^using_fpga.native_3\;
  \Using_FPGA.Native_4\ <= \^using_fpga.native_4\;
  \Using_FPGA.Native_5\ <= \^using_fpga.native_5\;
  \Using_FPGA.Native_6\ <= \^using_fpga.native_6\;
  \Using_FPGA.Native_7\ <= \^using_fpga.native_7\;
  \Using_FPGA.Native_8\ <= \^using_fpga.native_8\;
  \Using_FPGA.Native_9\ <= \^using_fpga.native_9\;
  op1(16 downto 0) <= \^op1\(16 downto 0);
\OpSelect_Bits[0].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized12\
     port map (
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\ => \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\,
      Clk => Clk,
      D_33 => D_33,
      EX_Result(0) => EX_Result(0),
      I3_6 => I3_6,
      Reg1_Data(0) => Reg1_Data(0),
      S => S,
      Select_Logic_reg => Select_Logic_reg_5,
      \Using_FPGA.Native\ => \^using_fpga.native_11\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      compare_Instr => compare_Instr,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(9),
      op2_C(0) => op2_C(27),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(24),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_28
    );
\OpSelect_Bits[10].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10\
     port map (
      Address(0) => Address(13),
      Clk => Clk,
      D_23 => D_23,
      EX_Result(0) => EX_Result(10),
      Reg1_Data(0) => Reg1_Data(10),
      Select_Logic_reg => Select_Logic_reg_11,
      \Using_FPGA.Native\(0) => \^op1\(15),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(7),
      op2_C(0) => op2_C(17),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(18),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_18
    );
\OpSelect_Bits[11].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_711\
     port map (
      Address(0) => Address(12),
      Clk => Clk,
      D_22 => D_22,
      EX_Result(0) => EX_Result(11),
      Reg1_Data(0) => Reg1_Data(11),
      Select_Logic_reg => Select_Logic_reg_10,
      \Using_FPGA.Native\(0) => \^op1\(14),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(6),
      op2_C(0) => op2_C(16),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(19),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_17
    );
\OpSelect_Bits[12].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_712\
     port map (
      Address(0) => Address(11),
      Clk => Clk,
      D_21 => D_21,
      EX_Result(0) => EX_Result(12),
      Reg1_Data(0) => Reg1_Data(12),
      Select_Logic_reg => Select_Logic_reg_9,
      \Using_FPGA.Native\(0) => \^op1\(13),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(5),
      op2_C(0) => op2_C(15),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(20),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_16
    );
\OpSelect_Bits[13].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_713\
     port map (
      Address(0) => Address(10),
      Clk => Clk,
      D_20 => D_20,
      EX_Result(0) => EX_Result(13),
      Reg1_Data(0) => Reg1_Data(13),
      Select_Logic_reg => Select_Logic_reg_8,
      \Using_FPGA.Native\(0) => \^op1\(12),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(4),
      op2_C(0) => op2_C(14),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(21),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_15
    );
\OpSelect_Bits[14].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_714\
     port map (
      Address(0) => Address(9),
      Clk => Clk,
      D_19 => D_19,
      EX_Result(0) => EX_Result(14),
      Reg1_Data(0) => Reg1_Data(14),
      Select_Logic_reg => Select_Logic_reg_7,
      \Using_FPGA.Native\(0) => \^op1\(11),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(3),
      op2_C(0) => op2_C(13),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(22),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_14
    );
\OpSelect_Bits[15].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_715\
     port map (
      Address(0) => Address(8),
      Clk => Clk,
      D_18 => D_18,
      EX_Result(0) => EX_Result(15),
      Reg1_Data(0) => Reg1_Data(15),
      Select_Logic_reg => Select_Logic_reg_6,
      \Using_FPGA.Native\(0) => \^op1\(10),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(2),
      op2_C(0) => op2_C(12),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(23),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_13
    );
\OpSelect_Bits[16].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8\
     port map (
      Address(0) => Address(7),
      Clk => Clk,
      D_17 => D_17,
      EX_Result(0) => EX_Result(16),
      Reg1_Data(0) => Reg1_Data(16),
      Select_Logic_reg => Select_Logic_reg_21,
      Sext => Sext,
      \Using_FPGA.Native\ => \^using_fpga.native_10\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_4\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(11),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sext16 => sext16,
      sext8 => sext8,
      shift_Logic_Result(0) => shift_Logic_Result(8),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_12
    );
\OpSelect_Bits[17].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_716\
     port map (
      Address(0) => Address(6),
      Clk => Clk,
      D_16 => D_16,
      EX_Result(0) => EX_Result(17),
      Reg1_Data(0) => Reg1_Data(17),
      Select_Logic_reg => Select_Logic_reg_20,
      \Using_FPGA.Native\ => \^using_fpga.native_3\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(1),
      op2_C(0) => op2_C(10),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(9),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_11
    );
\OpSelect_Bits[18].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_717\
     port map (
      Address(0) => Address(5),
      Clk => Clk,
      D_15 => D_15,
      EX_Result(0) => EX_Result(18),
      Reg1_Data(0) => Reg1_Data(18),
      Select_Logic_reg => Select_Logic_reg_19,
      \Using_FPGA.Native\ => \^using_fpga.native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(0),
      op2_C(0) => op2_C(9),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(10),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_10
    );
\OpSelect_Bits[19].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_718\
     port map (
      Address(0) => Address(4),
      Clk => Clk,
      D_14 => D_14,
      EX_Result(0) => EX_Result(19),
      Reg1_Data(0) => Reg1_Data(19),
      Select_Logic_reg => Select_Logic_reg_18,
      \Using_FPGA.Native\ => \^using_fpga.native_9\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(8),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(11),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_9
    );
\OpSelect_Bits[1].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_719\
     port map (
      Address(0) => Address(22),
      Clk => Clk,
      D_32 => D_32,
      EX_Result(0) => EX_Result(1),
      Reg1_Data(0) => Reg1_Data(1),
      Select_Logic_reg => Select_Logic_reg_4,
      \Using_FPGA.Native\(0) => \^op1\(8),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(16),
      op2_C(0) => op2_C(26),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(25),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_27
    );
\OpSelect_Bits[20].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_720\
     port map (
      Address(0) => Address(3),
      Clk => Clk,
      D_13 => D_13,
      EX_Result(0) => EX_Result(20),
      Reg1_Data(0) => Reg1_Data(20),
      Select_Logic_reg => Select_Logic_reg_17,
      \Using_FPGA.Native\ => \^using_fpga.native_8\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(7),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(12),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_8
    );
\OpSelect_Bits[21].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_721\
     port map (
      Address(0) => Address(2),
      Clk => Clk,
      D_12 => D_12,
      EX_Result(0) => EX_Result(21),
      Reg1_Data(0) => Reg1_Data(21),
      Select_Logic_reg => Select_Logic_reg_16,
      Shifted => \^shifted\,
      \Using_FPGA.Native\ => \^using_fpga.native_7\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(6),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(13),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_7
    );
\OpSelect_Bits[22].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_722\
     port map (
      Address(0) => Address(1),
      Clk => Clk,
      D_11 => D_11,
      EX_Result(0) => EX_Result(22),
      Reg1_Data(0) => Reg1_Data(22),
      Select_Logic_reg => Select_Logic_reg_15,
      \Using_FPGA.Native\ => \^using_fpga.native_6\,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(5),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(14),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_6
    );
\OpSelect_Bits[23].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized8_723\
     port map (
      Address(0) => Address(0),
      Clk => Clk,
      D_10 => D_10,
      EX_Result(0) => EX_Result(23),
      Op1_Logic => \^op1_logic\,
      Reg1_Data(0) => Reg1_Data(23),
      Select_Logic_reg => Select_Logic_reg_14,
      \Using_FPGA.Native\ => \^using_fpga.native_5\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(4),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(15),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_5
    );
\OpSelect_Bits[24].Operand_Select_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Operand_Select_Bit
     port map (
      Clk => Clk,
      D_9 => D_9,
      EX_Result(0) => EX_Result(24),
      I3_4 => I3_4,
      Reg1_Data(0) => Reg1_Data(24),
      Select_Logic_reg => Select_Logic_reg_29,
      \Using_FPGA.Native\ => \^using_fpga.native_4\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_10\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(3),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(0),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_4
    );
\OpSelect_Bits[25].Operand_Select_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Operand_Select_Bit_724
     port map (
      Clk => Clk,
      D_7 => D_7,
      EX_Result(0) => EX_Result(25),
      I3_8 => I3_8,
      Reg1_Data(0) => Reg1_Data(25),
      Select_Logic_reg => Select_Logic_reg_28,
      \Using_FPGA.Native\ => \^using_fpga.native_3\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(1),
      op2_C(0) => op2_C(2),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(1),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_3
    );
\OpSelect_Bits[26].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized6\
     port map (
      Clk => Clk,
      D_6 => D_6,
      EX_Result(0) => EX_Result(26),
      I3_3 => I3_3,
      Reg1_Data(0) => Reg1_Data(26),
      Select_Logic_reg => Select_Logic_reg_27,
      \Using_FPGA.Native\ => \^using_fpga.native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(0),
      op2_C(0) => op2_C(1),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(2),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_2
    );
\OpSelect_Bits[27].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized4\
     port map (
      Clk => Clk,
      D_4 => D_4,
      EX_Result(0) => EX_Result(27),
      I3_5 => I3_5,
      Reg1_Data(0) => Reg1_Data(27),
      Select_Logic_reg => Select_Logic_reg_26,
      \Using_FPGA.Native\ => \^using_fpga.native_1\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_9\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op2_C(0) => op2_C(0),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(3),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_1
    );
\OpSelect_Bits[28].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized2\
     port map (
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\ => \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\,
      Clk => Clk,
      D_3 => D_3,
      EX_Result(0) => EX_Result(28),
      I3_2 => I3_2,
      Reg1_Data(0) => Reg1_Data(28),
      Select_Logic_reg => Select_Logic_reg_25,
      \Using_FPGA.Native\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_8\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(4),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_0
    );
\OpSelect_Bits[29].Operand_Select_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Operand_Select_Bit_725
     port map (
      Clk => Clk,
      D_2 => D_2,
      EX_Result(0) => EX_Result(29),
      I3_1 => I3_1,
      Op2 => Op2,
      Reg1_Data(0) => Reg1_Data(29),
      Select_Logic_reg => Select_Logic_reg_24,
      Shifted => \^shifted\,
      \Using_FPGA.Native\ => \^using_fpga.native_7\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(5),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg
    );
\OpSelect_Bits[2].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_726\
     port map (
      Address(0) => Address(21),
      Clk => Clk,
      D_31 => D_31,
      EX_Result(0) => EX_Result(2),
      Reg1_Data(0) => Reg1_Data(2),
      Select_Logic_reg => Select_Logic_reg_3,
      \Using_FPGA.Native\(0) => \^op1\(7),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(15),
      op2_C(0) => op2_C(25),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(26),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_26
    );
\OpSelect_Bits[30].Operand_Select_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Operand_Select_Bit_727
     port map (
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\ => \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\,
      Clk => Clk,
      D_1 => D_1,
      EX_Result(0) => EX_Result(30),
      I3_0 => I3_0,
      Reg1_Data(0) => Reg1_Data(30),
      Select_Logic_reg => Select_Logic_reg_23,
      \Using_FPGA.Native\ => \^using_fpga.native\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_6\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_2\ => \OpSelect_Bits[31].Operand_Select_Bit_I_n_1\,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      of_PipeRun => of_PipeRun,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(6),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset
    );
\OpSelect_Bits[31].Operand_Select_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Operand_Select_Bit_728
     port map (
      Clk => Clk,
      D_0 => D_0,
      EX_Op2 => EX_Op2,
      EX_Result(0) => EX_Result(31),
      I3 => I3,
      Op1_Logic => \^op1_logic\,
      Reg1_Data(0) => Reg1_Data(31),
      Select_Logic_reg => Select_Logic_reg_22,
      \Using_FPGA.Native\ => \^using_fpga.native_5\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(7),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => \OpSelect_Bits[31].Operand_Select_Bit_I_n_1\
    );
\OpSelect_Bits[3].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_729\
     port map (
      Address(0) => Address(20),
      Clk => Clk,
      D_30 => D_30,
      EX_Result(0) => EX_Result(3),
      Reg1_Data(0) => Reg1_Data(3),
      Select_Logic_reg => Select_Logic_reg_2,
      \Using_FPGA.Native\(0) => \^op1\(6),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(14),
      op2_C(0) => op2_C(24),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(27),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_25
    );
\OpSelect_Bits[4].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_730\
     port map (
      Address(0) => Address(19),
      Clk => Clk,
      D_29 => D_29,
      EX_Result(0) => EX_Result(4),
      Reg1_Data(0) => Reg1_Data(4),
      Select_Logic_reg => Select_Logic_reg_1,
      \Using_FPGA.Native\(0) => \^op1\(5),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(13),
      op2_C(0) => op2_C(23),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(28),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_24
    );
\OpSelect_Bits[5].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_731\
     port map (
      Address(0) => Address(18),
      Clk => Clk,
      D_28 => D_28,
      EX_Result(0) => EX_Result(5),
      Reg1_Data(0) => Reg1_Data(5),
      Select_Logic_reg => Select_Logic_reg_0,
      \Using_FPGA.Native\(0) => \^op1\(4),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(12),
      op2_C(0) => op2_C(22),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(29),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_23
    );
\OpSelect_Bits[6].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_732\
     port map (
      Address(0) => Address(17),
      Clk => Clk,
      D_27 => D_27,
      EX_Result(0) => EX_Result(6),
      Reg1_Data(0) => Reg1_Data(6),
      Select_Logic_reg => Select_Logic_reg,
      \Using_FPGA.Native\(0) => \^op1\(3),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(11),
      op2_C(0) => op2_C(21),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(30),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_22
    );
\OpSelect_Bits[7].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_733\
     port map (
      Address(0) => Address(16),
      Clk => Clk,
      D_26 => D_26,
      EX_Result(0) => EX_Result(7),
      Reg1_Data(0) => Reg1_Data(7),
      Shift_Logic_Res => Shift_Logic_Res,
      \Using_FPGA.Native\(0) => \^op1\(2),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(10),
      op2_C(0) => op2_C(20),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(31),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_21
    );
\OpSelect_Bits[8].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_734\
     port map (
      Address(0) => Address(15),
      Clk => Clk,
      D_25 => D_25,
      EX_Result(0) => EX_Result(8),
      Reg1_Data(0) => Reg1_Data(8),
      Select_Logic_reg => Select_Logic_reg_13,
      \Using_FPGA.Native\ => \^using_fpga.native_11\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(9),
      op2_C(0) => op2_C(19),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(16),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_20
    );
\OpSelect_Bits[9].Operand_Select_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_Operand_Select_Bit__parameterized10_735\
     port map (
      Address(0) => Address(14),
      Clk => Clk,
      D_24 => D_24,
      EX_Result(0) => EX_Result(9),
      Reg1_Data(0) => Reg1_Data(9),
      Select_Logic_reg => Select_Logic_reg_12,
      \Using_FPGA.Native\(0) => \^op1\(16),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      of_PipeRun => of_PipeRun,
      op1(0) => \^op1\(8),
      op2_C(0) => op2_C(18),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      shift_Logic_Result(0) => shift_Logic_Result(17),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => trace_jump_taken_i_reg_19
    );
\Size_17to32.imm_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(0),
      Q => \Using_FPGA.Native_12\(15),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(10),
      Q => \Using_FPGA.Native_12\(5),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(11),
      Q => \Using_FPGA.Native_12\(4),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(12),
      Q => \Using_FPGA.Native_12\(3),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(13),
      Q => \Using_FPGA.Native_12\(2),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(14),
      Q => \Using_FPGA.Native_12\(1),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(15),
      Q => \Using_FPGA.Native_12\(0),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(1),
      Q => \Using_FPGA.Native_12\(14),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(2),
      Q => \Using_FPGA.Native_12\(13),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(3),
      Q => \Using_FPGA.Native_12\(12),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(4),
      Q => \Using_FPGA.Native_12\(11),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(5),
      Q => \Using_FPGA.Native_12\(10),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(6),
      Q => \Using_FPGA.Native_12\(9),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(7),
      Q => \Using_FPGA.Native_12\(8),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(8),
      Q => \Using_FPGA.Native_12\(7),
      R => sync_reset
    );
\Size_17to32.imm_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => imm_Value(9),
      Q => \Using_FPGA.Native_12\(6),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_PC_Module is
  port (
    I3 : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    I3_0 : out STD_LOGIC;
    I3_1 : out STD_LOGIC;
    I3_2 : out STD_LOGIC;
    I3_3 : out STD_LOGIC;
    I3_4 : out STD_LOGIC;
    \Not_Using_TLBS.instr_Addr_1_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Instr_Addr : out STD_LOGIC;
    \Instr_Addr[1]\ : out STD_LOGIC;
    \Instr_Addr[2]\ : out STD_LOGIC;
    \Instr_Addr[3]\ : out STD_LOGIC;
    \Instr_Addr[4]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    valid_Req_reg : out STD_LOGIC;
    \trace_pc_i_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Instr_Addr[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    opsel1_PC : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ICache_Enabled : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    mbar_decode_I_reg : in STD_LOGIC;
    O : in STD_LOGIC;
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    EX_Result : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_PC_Module : entity is "PC_Module";
end microblaze_arm_microblaze_0_5_PC_Module;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_PC_Module is
  signal Carry_1 : STD_LOGIC;
  signal Carry_10 : STD_LOGIC;
  signal Carry_11 : STD_LOGIC;
  signal Carry_12 : STD_LOGIC;
  signal Carry_13 : STD_LOGIC;
  signal Carry_14 : STD_LOGIC;
  signal Carry_15 : STD_LOGIC;
  signal Carry_16 : STD_LOGIC;
  signal Carry_17 : STD_LOGIC;
  signal Carry_18 : STD_LOGIC;
  signal Carry_19 : STD_LOGIC;
  signal Carry_2 : STD_LOGIC;
  signal Carry_20 : STD_LOGIC;
  signal Carry_21 : STD_LOGIC;
  signal Carry_22 : STD_LOGIC;
  signal Carry_23 : STD_LOGIC;
  signal Carry_24 : STD_LOGIC;
  signal Carry_25 : STD_LOGIC;
  signal Carry_26 : STD_LOGIC;
  signal Carry_27 : STD_LOGIC;
  signal Carry_28 : STD_LOGIC;
  signal Carry_29 : STD_LOGIC;
  signal Carry_3 : STD_LOGIC;
  signal Carry_30 : STD_LOGIC;
  signal Carry_31 : STD_LOGIC;
  signal Carry_4 : STD_LOGIC;
  signal Carry_5 : STD_LOGIC;
  signal Carry_6 : STD_LOGIC;
  signal Carry_7 : STD_LOGIC;
  signal Carry_8 : STD_LOGIC;
  signal Carry_9 : STD_LOGIC;
  signal \^instr_addr\ : STD_LOGIC;
  signal \^instr_addr[1]\ : STD_LOGIC;
  signal \^instr_addr[2]\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_88 : STD_LOGIC;
  signal lopt_89 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
begin
  Instr_Addr <= \^instr_addr\;
  \Instr_Addr[1]\ <= \^instr_addr[1]\;
  \Instr_Addr[2]\ <= \^instr_addr[2]\;
\All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2\
     port map (
      Address(0) => Address(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I3 => I3,
      IReady => IReady,
      Instr_Addr => \^instr_addr\,
      LO => Carry_31,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(29),
      O => O,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(29),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(1),
      jump => jump,
      lopt => lopt_91,
      lopt_1 => lopt_92,
      mbar_decode_I_reg => mbar_decode_I_reg,
      opsel1_PC => opsel1_PC,
      sync_reset => sync_reset,
      \trace_pc_i_reg[0]\(0) => \trace_pc_i_reg[0]\(31)
    );
\All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_492\
     port map (
      Address(0) => Address(10),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_22,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[10]\(0) => \Instr_Addr[4]\(19),
      LO => Carry_21,
      \Not_Using_TLBS.instr_Addr_1_reg[10]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(19),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(19),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(19),
      jump => jump,
      lopt => lopt_59,
      lopt_1 => lopt_60,
      lopt_2 => lopt_61,
      lopt_3 => lopt_68,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[10]\(0) => \trace_pc_i_reg[0]\(21)
    );
\All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_493\
     port map (
      Address(0) => Address(11),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_21,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[11]\(0) => \Instr_Addr[4]\(18),
      LO => Carry_20,
      \Not_Using_TLBS.instr_Addr_1_reg[11]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(18),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(18),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(18),
      jump => jump,
      lopt => lopt_59,
      lopt_1 => lopt_60,
      lopt_10 => lopt_69,
      lopt_11 => lopt_70,
      lopt_2 => lopt_61,
      lopt_3 => lopt_62,
      lopt_4 => lopt_63,
      lopt_5 => lopt_64,
      lopt_6 => lopt_65,
      lopt_7 => lopt_66,
      lopt_8 => lopt_67,
      lopt_9 => lopt_68,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[11]\(0) => \trace_pc_i_reg[0]\(20)
    );
\All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_494\
     port map (
      Address(0) => Address(12),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_20,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[12]\(0) => \Instr_Addr[4]\(17),
      LO => Carry_19,
      \Not_Using_TLBS.instr_Addr_1_reg[12]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(17),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(17),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(17),
      jump => jump,
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_2 => lopt_55,
      lopt_3 => lopt_58,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[12]\(0) => \trace_pc_i_reg[0]\(19)
    );
\All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_495\
     port map (
      Address(0) => Address(13),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_19,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[13]\(0) => \Instr_Addr[4]\(16),
      LO => Carry_18,
      \Not_Using_TLBS.instr_Addr_1_reg[13]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(16),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(16),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(16),
      jump => jump,
      lopt => lopt_50,
      lopt_1 => lopt_51,
      lopt_2 => lopt_52,
      lopt_3 => lopt_57,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[13]\(0) => \trace_pc_i_reg[0]\(18)
    );
\All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_496\
     port map (
      Address(0) => Address(14),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_18,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[14]\(0) => \Instr_Addr[4]\(15),
      LO => Carry_17,
      \Not_Using_TLBS.instr_Addr_1_reg[14]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(15),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(15),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(15),
      jump => jump,
      lopt => lopt_47,
      lopt_1 => lopt_48,
      lopt_2 => lopt_49,
      lopt_3 => lopt_56,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[14]\(0) => \trace_pc_i_reg[0]\(17)
    );
\All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_497\
     port map (
      Address(0) => Address(15),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_17,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[15]\(0) => \Instr_Addr[4]\(14),
      LO => Carry_16,
      \Not_Using_TLBS.instr_Addr_1_reg[15]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(14),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(14),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(14),
      jump => jump,
      lopt => lopt_47,
      lopt_1 => lopt_48,
      lopt_10 => lopt_57,
      lopt_11 => lopt_58,
      lopt_2 => lopt_49,
      lopt_3 => lopt_50,
      lopt_4 => lopt_51,
      lopt_5 => lopt_52,
      lopt_6 => lopt_53,
      lopt_7 => lopt_54,
      lopt_8 => lopt_55,
      lopt_9 => lopt_56,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[15]\(0) => \trace_pc_i_reg[0]\(16)
    );
\All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_498\
     port map (
      Address(0) => Address(16),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_16,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[16]\(0) => \Instr_Addr[4]\(13),
      LO => Carry_15,
      \Not_Using_TLBS.instr_Addr_1_reg[16]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(13),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(13),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(13),
      jump => jump,
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_2 => lopt_43,
      lopt_3 => lopt_46,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[16]\(0) => \trace_pc_i_reg[0]\(15)
    );
\All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_499\
     port map (
      Address(0) => Address(17),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_15,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[17]\(0) => \Instr_Addr[4]\(12),
      LO => Carry_14,
      \Not_Using_TLBS.instr_Addr_1_reg[17]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(12),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(12),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(12),
      jump => jump,
      lopt => lopt_38,
      lopt_1 => lopt_39,
      lopt_2 => lopt_40,
      lopt_3 => lopt_45,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[17]\(0) => \trace_pc_i_reg[0]\(14)
    );
\All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_500\
     port map (
      Address(0) => Address(18),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_14,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[18]\(0) => \Instr_Addr[4]\(11),
      LO => Carry_13,
      \Not_Using_TLBS.instr_Addr_1_reg[18]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(11),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(11),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(11),
      jump => jump,
      lopt => lopt_35,
      lopt_1 => lopt_36,
      lopt_2 => lopt_37,
      lopt_3 => lopt_44,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[18]\(0) => \trace_pc_i_reg[0]\(13)
    );
\All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_501\
     port map (
      Address(0) => Address(19),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_13,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[19]\(0) => \Instr_Addr[4]\(10),
      LO => Carry_12,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(10),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(10),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(10),
      jump => jump,
      lopt => lopt_35,
      lopt_1 => lopt_36,
      lopt_10 => lopt_45,
      lopt_11 => lopt_46,
      lopt_2 => lopt_37,
      lopt_3 => lopt_38,
      lopt_4 => lopt_39,
      lopt_5 => lopt_40,
      lopt_6 => lopt_41,
      lopt_7 => lopt_42,
      lopt_8 => lopt_43,
      lopt_9 => lopt_44,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[19]\(0) => \trace_pc_i_reg[0]\(12)
    );
\All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_502\
     port map (
      Address(0) => Address(1),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_31,
      Clk => Clk,
      IReady => IReady,
      Instr_Addr => \^instr_addr[1]\,
      LO => Carry_30,
      \Not_Using_TLBS.instr_Addr_1_reg[1]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(28),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(28),
      \Using_FPGA.Native\ => \Using_FPGA.Native_3\,
      jump => jump,
      lopt => lopt_86,
      lopt_1 => lopt_87,
      lopt_2 => lopt_88,
      lopt_3 => lopt_90,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[1]\(0) => \trace_pc_i_reg[0]\(30)
    );
\All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_503\
     port map (
      Address(0) => Address(20),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_12,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[20]\(0) => \Instr_Addr[4]\(9),
      LO => Carry_11,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(9),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(9),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(9),
      jump => jump,
      lopt => lopt_29,
      lopt_1 => lopt_30,
      lopt_2 => lopt_31,
      lopt_3 => lopt_34,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[20]\(0) => \trace_pc_i_reg[0]\(11)
    );
\All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_504\
     port map (
      Address(0) => Address(21),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_11,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[21]\(0) => \Instr_Addr[4]\(8),
      LO => Carry_10,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(8),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(8),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(8),
      jump => jump,
      lopt => lopt_26,
      lopt_1 => lopt_27,
      lopt_2 => lopt_28,
      lopt_3 => lopt_33,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[21]\(0) => \trace_pc_i_reg[0]\(10)
    );
\All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_505\
     port map (
      Address(0) => Address(22),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_10,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[22]\(0) => \Instr_Addr[4]\(7),
      LO => Carry_9,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(7),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(7),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(7),
      jump => jump,
      lopt => lopt_23,
      lopt_1 => lopt_24,
      lopt_2 => lopt_25,
      lopt_3 => lopt_32,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[22]\(0) => \trace_pc_i_reg[0]\(9)
    );
\All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_506\
     port map (
      Address(0) => Address(23),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_9,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[23]\(0) => \Instr_Addr[4]\(6),
      LO => Carry_8,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(6),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(6),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(6),
      jump => jump,
      lopt => lopt_23,
      lopt_1 => lopt_24,
      lopt_10 => lopt_33,
      lopt_11 => lopt_34,
      lopt_2 => lopt_25,
      lopt_3 => lopt_26,
      lopt_4 => lopt_27,
      lopt_5 => lopt_28,
      lopt_6 => lopt_29,
      lopt_7 => lopt_30,
      lopt_8 => lopt_31,
      lopt_9 => lopt_32,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[23]\(0) => \trace_pc_i_reg[0]\(8)
    );
\All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_507\
     port map (
      Address(0) => Address(24),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_8,
      Clk => Clk,
      I3_0 => I3_0,
      IReady => IReady,
      \Instr_Addr[24]\(0) => \Instr_Addr[4]\(5),
      LO => Carry_7,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(5),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(5),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(5),
      jump => jump,
      lopt => lopt_17,
      lopt_1 => lopt_18,
      lopt_2 => lopt_19,
      lopt_3 => lopt_22,
      mbar_decode_I_reg => mbar_decode_I_reg,
      opsel1_PC => opsel1_PC,
      sync_reset => sync_reset,
      \trace_pc_i_reg[24]\(0) => \trace_pc_i_reg[0]\(7)
    );
\All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_508\
     port map (
      Address(0) => Address(25),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_7,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[25]\(0) => \Instr_Addr[4]\(4),
      LO => Carry_6,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(4),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(4),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(4),
      jump => jump,
      lopt => lopt_14,
      lopt_1 => lopt_15,
      lopt_2 => lopt_16,
      lopt_3 => lopt_21,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[25]\(0) => \trace_pc_i_reg[0]\(6)
    );
\All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_509\
     port map (
      Address(0) => Address(26),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_6,
      Clk => Clk,
      I3_1 => I3_1,
      ICache_Enabled => ICache_Enabled,
      IReady => IReady,
      \Instr_Addr[26]\(0) => \Instr_Addr[4]\(3),
      LO => Carry_5,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(3),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(3),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(3),
      jump => jump,
      lopt => lopt_11,
      lopt_1 => lopt_12,
      lopt_2 => lopt_13,
      lopt_3 => lopt_20,
      mbar_decode_I_reg => mbar_decode_I_reg,
      opsel1_PC => opsel1_PC,
      sync_reset => sync_reset,
      \trace_pc_i_reg[26]\(0) => \trace_pc_i_reg[0]\(5)
    );
\All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_510\
     port map (
      Address(0) => Address(27),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_5,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[27]\(0) => \Instr_Addr[4]\(2),
      LO => Carry_4,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(2),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(2),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_1\(2),
      jump => jump,
      lopt => lopt_11,
      lopt_1 => lopt_12,
      lopt_10 => lopt_21,
      lopt_11 => lopt_22,
      lopt_2 => lopt_13,
      lopt_3 => lopt_14,
      lopt_4 => lopt_15,
      lopt_5 => lopt_16,
      lopt_6 => lopt_17,
      lopt_7 => lopt_18,
      lopt_8 => lopt_19,
      lopt_9 => lopt_20,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[27]\(0) => \trace_pc_i_reg[0]\(4)
    );
\All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_511\
     port map (
      Address(0) => Address(28),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_4,
      Clk => Clk,
      I3_2 => I3_2,
      IReady => IReady,
      \Instr_Addr[28]\(0) => \Instr_Addr[4]\(1),
      LO => Carry_3,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(1),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(2),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_1\(1),
      jump => jump,
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7,
      lopt_3 => lopt_10,
      mbar_decode_I_reg => mbar_decode_I_reg,
      opsel1_PC => opsel1_PC,
      sync_reset => sync_reset,
      \trace_pc_i_reg[28]\(0) => \trace_pc_i_reg[0]\(3)
    );
\All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_512\
     port map (
      Address(0) => Address(29),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_3,
      Clk => Clk,
      DI => DI,
      I3_3 => I3_3,
      IReady => IReady,
      \Instr_Addr[29]\(0) => \Instr_Addr[4]\(0),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(0),
      \Using_FPGA.Native\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(1),
      \Using_FPGA.Native_1\ => Carry_2,
      \Using_FPGA.Native_2\(0) => \Using_FPGA.Native_1\(0),
      jump => jump,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_9,
      mbar_decode_I_reg => mbar_decode_I_reg,
      opsel1_PC => opsel1_PC,
      sync_reset => sync_reset,
      \trace_pc_i_reg[29]\(0) => \trace_pc_i_reg[0]\(2)
    );
\All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_513\
     port map (
      Address(0) => Address(2),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_30,
      Clk => Clk,
      IReady => IReady,
      Instr_Addr => \^instr_addr[2]\,
      LO => Carry_29,
      \Not_Using_TLBS.instr_Addr_1_reg[2]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(27),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(27),
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      jump => jump,
      lopt => lopt_83,
      lopt_1 => lopt_84,
      lopt_2 => lopt_85,
      lopt_3 => lopt_89,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[2]\(0) => \trace_pc_i_reg[0]\(29)
    );
\All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I\: entity work.microblaze_arm_microblaze_0_5_PC_Bit
     port map (
      Address(0) => Address(30),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_1,
      Clk => Clk,
      I3_4 => I3_4,
      IReady => IReady,
      \Instr_Addr[30]\(0) => \Instr_Addr[30]\(1),
      LO => Carry_2,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      \Using_FPGA.Native\(0) => \Using_FPGA.Native\(0),
      \in\(0) => \in\(1),
      jump => jump,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_8,
      opsel1_PC => opsel1_PC,
      sync_reset => sync_reset,
      \trace_pc_i_reg[30]\(0) => \trace_pc_i_reg[0]\(1)
    );
\All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I\: entity work.microblaze_arm_microblaze_0_5_PC_Bit_514
     port map (
      Address(0) => Address(31),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[31]\(0) => \Instr_Addr[30]\(0),
      LO => Carry_1,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      \in\(0) => \in\(0),
      jump => jump,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_9,
      lopt_11 => lopt_10,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => DI,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      lopt_9 => lopt_8,
      sync_reset => sync_reset,
      \trace_pc_i_reg[31]\(0) => \trace_pc_i_reg[0]\(0)
    );
\All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_515\
     port map (
      Address(0) => Address(3),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_29,
      Clk => Clk,
      EX_Result => EX_Result,
      IReady => IReady,
      Instr_Addr => \Instr_Addr[3]\,
      LO => Carry_28,
      \Not_Using_TLBS.instr_Addr_1_reg[3]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(26),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(26),
      \Using_FPGA.Native\ => \^instr_addr[2]\,
      \Using_FPGA.Native_0\ => \^instr_addr\,
      \Using_FPGA.Native_1\ => \^instr_addr[1]\,
      jump => jump,
      lopt => lopt_83,
      lopt_1 => lopt_84,
      lopt_2 => lopt_85,
      lopt_3 => lopt_86,
      lopt_4 => lopt_87,
      lopt_5 => lopt_88,
      lopt_6 => lopt_89,
      lopt_7 => lopt_90,
      lopt_8 => lopt_91,
      lopt_9 => lopt_92,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[3]\(0) => \trace_pc_i_reg[0]\(28),
      valid_Req_reg => valid_Req_reg
    );
\All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_516\
     port map (
      Address(0) => Address(4),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_28,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[4]\(0) => \Instr_Addr[4]\(25),
      LO => Carry_27,
      \Not_Using_TLBS.instr_Addr_1_reg[4]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(25),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(25),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(25),
      jump => jump,
      lopt => lopt_77,
      lopt_1 => lopt_78,
      lopt_2 => lopt_79,
      lopt_3 => lopt_82,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[4]\(0) => \trace_pc_i_reg[0]\(27)
    );
\All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_517\
     port map (
      Address(0) => Address(5),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_27,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[5]\(0) => \Instr_Addr[4]\(24),
      LO => Carry_26,
      \Not_Using_TLBS.instr_Addr_1_reg[5]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(24),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(24),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(24),
      jump => jump,
      lopt => lopt_74,
      lopt_1 => lopt_75,
      lopt_2 => lopt_76,
      lopt_3 => lopt_81,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[5]\(0) => \trace_pc_i_reg[0]\(26)
    );
\All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_518\
     port map (
      Address(0) => Address(6),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_26,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[6]\(0) => \Instr_Addr[4]\(23),
      LO => Carry_25,
      \Not_Using_TLBS.instr_Addr_1_reg[6]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(23),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(23),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(23),
      jump => jump,
      lopt => lopt_71,
      lopt_1 => lopt_72,
      lopt_2 => lopt_73,
      lopt_3 => lopt_80,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[6]\(0) => \trace_pc_i_reg[0]\(25)
    );
\All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_519\
     port map (
      Address(0) => Address(7),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_25,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[7]\(0) => \Instr_Addr[4]\(22),
      LO => Carry_24,
      \Not_Using_TLBS.instr_Addr_1_reg[7]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(22),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(22),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(22),
      jump => jump,
      lopt => lopt_71,
      lopt_1 => lopt_72,
      lopt_10 => lopt_81,
      lopt_11 => lopt_82,
      lopt_2 => lopt_73,
      lopt_3 => lopt_74,
      lopt_4 => lopt_75,
      lopt_5 => lopt_76,
      lopt_6 => lopt_77,
      lopt_7 => lopt_78,
      lopt_8 => lopt_79,
      lopt_9 => lopt_80,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[7]\(0) => \trace_pc_i_reg[0]\(24)
    );
\All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_520\
     port map (
      Address(0) => Address(8),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_24,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[8]\(0) => \Instr_Addr[4]\(21),
      LO => Carry_23,
      \Not_Using_TLBS.instr_Addr_1_reg[8]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(21),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(21),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(21),
      jump => jump,
      lopt => lopt_65,
      lopt_1 => lopt_66,
      lopt_2 => lopt_67,
      lopt_3 => lopt_70,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[8]\(0) => \trace_pc_i_reg[0]\(23)
    );
\All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I\: entity work.\microblaze_arm_microblaze_0_5_PC_Bit__parameterized2_521\
     port map (
      Address(0) => Address(9),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_In => Carry_22,
      Carry_Out => Carry_23,
      Clk => Clk,
      IReady => IReady,
      \Instr_Addr[9]\(0) => \Instr_Addr[4]\(20),
      \Not_Using_TLBS.instr_Addr_1_reg[9]\(0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(20),
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(0) => Q(20),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_1\(20),
      jump => jump,
      lopt => lopt_62,
      lopt_1 => lopt_63,
      lopt_2 => lopt_64,
      lopt_3 => lopt_69,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_pc_i_reg[9]\(0) => \trace_pc_i_reg[0]\(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Register_File is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \^reg2_data\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Register_File : entity is "Register_File";
end microblaze_arm_microblaze_0_5_Register_File;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Register_File is
begin
\Using_FPGA.Gen_RegFile[0].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Reg1_Data(0) => Reg1_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(15)
    );
\Using_FPGA.Gen_RegFile[10].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_398
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(10),
      EX_Result(0) => EX_Result(10),
      Reg1_Data(0) => Reg1_Data(10),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(5)
    );
\Using_FPGA.Gen_RegFile[11].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_399
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(11),
      EX_Result(0) => EX_Result(11),
      Reg1_Data(0) => Reg1_Data(11),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(4)
    );
\Using_FPGA.Gen_RegFile[12].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_400
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(12),
      EX_Result(0) => EX_Result(12),
      Reg1_Data(0) => Reg1_Data(12),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(3)
    );
\Using_FPGA.Gen_RegFile[13].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_401
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(13),
      EX_Result(0) => EX_Result(13),
      Reg1_Data(0) => Reg1_Data(13),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(2)
    );
\Using_FPGA.Gen_RegFile[14].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_402
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(14),
      EX_Result(0) => EX_Result(14),
      Reg1_Data(0) => Reg1_Data(14),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(1)
    );
\Using_FPGA.Gen_RegFile[15].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_403
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(15),
      EX_Result(0) => EX_Result(15),
      Reg1_Data(0) => Reg1_Data(15),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(0)
    );
\Using_FPGA.Gen_RegFile[16].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_404
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(16),
      EX_Result(0) => EX_Result(16),
      Reg1_Data(0) => Reg1_Data(16),
      Reg2_Data(0) => Reg2_Data(15),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[17].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_405
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(17),
      EX_Result(0) => EX_Result(17),
      Reg1_Data(0) => Reg1_Data(17),
      Reg2_Data(0) => Reg2_Data(14),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[18].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_406
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(18),
      EX_Result(0) => EX_Result(18),
      Reg1_Data(0) => Reg1_Data(18),
      Reg2_Data(0) => Reg2_Data(13),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[19].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_407
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(19),
      EX_Result(0) => EX_Result(19),
      Reg1_Data(0) => Reg1_Data(19),
      Reg2_Data(0) => Reg2_Data(12),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[1].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_408
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(1),
      EX_Result(0) => EX_Result(1),
      Reg1_Data(0) => Reg1_Data(1),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(14)
    );
\Using_FPGA.Gen_RegFile[20].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_409
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(20),
      EX_Result(0) => EX_Result(20),
      Reg1_Data(0) => Reg1_Data(20),
      Reg2_Data(0) => Reg2_Data(11),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[21].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_410
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(21),
      EX_Result(0) => EX_Result(21),
      Reg1_Data(0) => Reg1_Data(21),
      Reg2_Data(0) => Reg2_Data(10),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[22].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_411
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(22),
      EX_Result(0) => EX_Result(22),
      Reg1_Data(0) => Reg1_Data(22),
      Reg2_Data(0) => Reg2_Data(9),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[23].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_412
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(23),
      EX_Result(0) => EX_Result(23),
      Reg1_Data(0) => Reg1_Data(23),
      Reg2_Data(0) => Reg2_Data(8),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[24].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_413
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(24),
      EX_Result(0) => EX_Result(24),
      Reg1_Data(0) => Reg1_Data(24),
      Reg2_Data(0) => Reg2_Data(7),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[25].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_414
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(25),
      EX_Result(0) => EX_Result(25),
      Reg1_Data(0) => Reg1_Data(25),
      Reg2_Data(0) => Reg2_Data(6),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[26].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_415
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(26),
      EX_Result(0) => EX_Result(26),
      Reg1_Data(0) => Reg1_Data(26),
      Reg2_Data(0) => Reg2_Data(5),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[27].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_416
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(27),
      EX_Result(0) => EX_Result(27),
      Reg1_Data(0) => Reg1_Data(27),
      Reg2_Data(0) => Reg2_Data(4),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[28].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_417
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(28),
      EX_Result(0) => EX_Result(28),
      Reg1_Data(0) => Reg1_Data(28),
      Reg2_Data(0) => Reg2_Data(3),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[29].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_418
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(29),
      EX_Result(0) => EX_Result(29),
      Reg1_Data(0) => Reg1_Data(29),
      Reg2_Data(0) => Reg2_Data(2),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[2].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_419
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(2),
      EX_Result(0) => EX_Result(2),
      Reg1_Data(0) => Reg1_Data(2),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(13)
    );
\Using_FPGA.Gen_RegFile[30].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_420
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(30),
      EX_Result(0) => EX_Result(30),
      Reg1_Data(0) => Reg1_Data(30),
      Reg2_Data(0) => Reg2_Data(1),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[31].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_421
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(31),
      EX_Result(0) => EX_Result(31),
      Reg1_Data(0) => Reg1_Data(31),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[3].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_422
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(3),
      EX_Result(0) => EX_Result(3),
      Reg1_Data(0) => Reg1_Data(3),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(12)
    );
\Using_FPGA.Gen_RegFile[4].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_423
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(4),
      EX_Result(0) => EX_Result(4),
      Reg1_Data(0) => Reg1_Data(4),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(11)
    );
\Using_FPGA.Gen_RegFile[5].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_424
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(5),
      EX_Result(0) => EX_Result(5),
      Reg1_Data(0) => Reg1_Data(5),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(10)
    );
\Using_FPGA.Gen_RegFile[6].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_425
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(6),
      EX_Result(0) => EX_Result(6),
      Reg1_Data(0) => Reg1_Data(6),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(9)
    );
\Using_FPGA.Gen_RegFile[7].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_426
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(7),
      EX_Result(0) => EX_Result(7),
      Reg1_Data(0) => Reg1_Data(7),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(8)
    );
\Using_FPGA.Gen_RegFile[8].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_427
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(8),
      EX_Result(0) => EX_Result(8),
      Reg1_Data(0) => Reg1_Data(8),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(7)
    );
\Using_FPGA.Gen_RegFile[9].Register_File_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Register_File_Bit_428
     port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(9),
      EX_Result(0) => EX_Result(9),
      Reg1_Data(0) => Reg1_Data(9),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      imm_Value(4 downto 0) => imm_Value(4 downto 0),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg2_Data(0) => \^reg2_data\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Result_Mux is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \data_rd_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \LOCKSTEP_Out_reg[3007]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    res_Forward2 : in STD_LOGIC;
    reg2_Data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    register_write : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ICache_Enabled : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_Logic_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    O : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Result_Mux : entity is "Result_Mux";
end microblaze_arm_microblaze_0_5_Result_Mux;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Result_Mux is
begin
\Result_Mux_Bits[0].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(0),
      \LOCKSTEP_Out_reg[3007]\(0) => \LOCKSTEP_Out_reg[3007]\(31),
      O => O,
      \Using_FPGA.Native\ => \Using_FPGA.Native_14\,
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(0),
      reg2_Data(0) => reg2_Data(15),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(0)
    );
\Result_Mux_Bits[10].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_274
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(10),
      \LOCKSTEP_Out_reg[3017]\(0) => \LOCKSTEP_Out_reg[3007]\(21),
      \Using_FPGA.Native\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(19),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(10),
      reg2_Data(0) => reg2_Data(5),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(10)
    );
\Result_Mux_Bits[11].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_275
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(11),
      \LOCKSTEP_Out_reg[3018]\(0) => \LOCKSTEP_Out_reg[3007]\(20),
      \Using_FPGA.Native\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(18),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(11),
      reg2_Data(0) => reg2_Data(4),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(11)
    );
\Result_Mux_Bits[12].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_276
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(12),
      \LOCKSTEP_Out_reg[3019]\(0) => \LOCKSTEP_Out_reg[3007]\(19),
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(17),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(12),
      reg2_Data(0) => reg2_Data(3),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(12)
    );
\Result_Mux_Bits[13].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_277
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(13),
      \LOCKSTEP_Out_reg[3020]\(0) => \LOCKSTEP_Out_reg[3007]\(18),
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(16),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(13),
      reg2_Data(0) => reg2_Data(2),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(13)
    );
\Result_Mux_Bits[14].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_278
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(14),
      \LOCKSTEP_Out_reg[3021]\(0) => \LOCKSTEP_Out_reg[3007]\(17),
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(15),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(14),
      reg2_Data(0) => reg2_Data(1),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(14)
    );
\Result_Mux_Bits[15].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_279
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(15),
      \LOCKSTEP_Out_reg[3022]\(0) => \LOCKSTEP_Out_reg[3007]\(16),
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(14),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(15),
      reg2_Data(0) => reg2_Data(0),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(15)
    );
\Result_Mux_Bits[16].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_280
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(16),
      \LOCKSTEP_Out_reg[3023]\(0) => \LOCKSTEP_Out_reg[3007]\(15),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(13),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(16),
      shift_Logic_Result(0) => shift_Logic_Result(16)
    );
\Result_Mux_Bits[17].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_281
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(17),
      \LOCKSTEP_Out_reg[3024]\(0) => \LOCKSTEP_Out_reg[3007]\(14),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(12),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(17),
      shift_Logic_Result(0) => shift_Logic_Result(17)
    );
\Result_Mux_Bits[18].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_282
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(18),
      \LOCKSTEP_Out_reg[3025]\(0) => \LOCKSTEP_Out_reg[3007]\(13),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(11),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(18),
      shift_Logic_Result(0) => shift_Logic_Result(18)
    );
\Result_Mux_Bits[19].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_283
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(19),
      \LOCKSTEP_Out_reg[3026]\(0) => \LOCKSTEP_Out_reg[3007]\(12),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(10),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(19),
      shift_Logic_Result(0) => shift_Logic_Result(19)
    );
\Result_Mux_Bits[1].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_284
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(1),
      \LOCKSTEP_Out_reg[3008]\(0) => \LOCKSTEP_Out_reg[3007]\(30),
      \Using_FPGA.Native\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_22\,
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(1),
      reg2_Data(0) => reg2_Data(14),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(1)
    );
\Result_Mux_Bits[20].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_285
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(20),
      \LOCKSTEP_Out_reg[3027]\(0) => \LOCKSTEP_Out_reg[3007]\(11),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(9),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(20),
      shift_Logic_Result(0) => shift_Logic_Result(20)
    );
\Result_Mux_Bits[21].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_286
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(21),
      \LOCKSTEP_Out_reg[3028]\(0) => \LOCKSTEP_Out_reg[3007]\(10),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(8),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(21),
      shift_Logic_Result(0) => shift_Logic_Result(21)
    );
\Result_Mux_Bits[22].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_287
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(22),
      \LOCKSTEP_Out_reg[3029]\(0) => \LOCKSTEP_Out_reg[3007]\(9),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(7),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(22),
      shift_Logic_Result(0) => shift_Logic_Result(22)
    );
\Result_Mux_Bits[23].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_288
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(23),
      \LOCKSTEP_Out_reg[3030]\(0) => \LOCKSTEP_Out_reg[3007]\(8),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(6),
      data_Read_Mask(0) => data_Read_Mask(0),
      extend_Data_Read(0) => extend_Data_Read(23),
      shift_Logic_Result(0) => shift_Logic_Result(23)
    );
\Result_Mux_Bits[24].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_289
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(24),
      \LOCKSTEP_Out_reg[3031]\(0) => \LOCKSTEP_Out_reg[3007]\(7),
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_17\(4),
      \Using_FPGA.Native_2\(0) => \Using_FPGA.Native_19\(5),
      \data_rd_reg_reg[24]\(0) => \data_rd_reg_reg[24]\(4),
      extend_Data_Read(0) => extend_Data_Read(24),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write,
      shift_Logic_Result(0) => shift_Logic_Result(24)
    );
\Result_Mux_Bits[25].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_290
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(25),
      \LOCKSTEP_Out_reg[3032]\(0) => \LOCKSTEP_Out_reg[3007]\(6),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(4),
      extend_Data_Read(0) => extend_Data_Read(25),
      shift_Logic_Result(0) => shift_Logic_Result(25)
    );
\Result_Mux_Bits[26].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_291
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(26),
      ICache_Enabled => ICache_Enabled,
      \LOCKSTEP_Out_reg[3033]\(0) => \LOCKSTEP_Out_reg[3007]\(5),
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_17\(3),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_19\(3),
      \data_rd_reg_reg[26]\(0) => \data_rd_reg_reg[24]\(3),
      extend_Data_Read(0) => extend_Data_Read(26),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write,
      shift_Logic_Result(0) => shift_Logic_Result(26)
    );
\Result_Mux_Bits[27].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_292
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(27),
      \LOCKSTEP_Out_reg[3034]\(0) => \LOCKSTEP_Out_reg[3007]\(4),
      \Using_FPGA.Native\(0) => \Using_FPGA.Native_19\(2),
      extend_Data_Read(0) => extend_Data_Read(27),
      shift_Logic_Result(0) => shift_Logic_Result(27)
    );
\Result_Mux_Bits[28].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_293
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(28),
      \LOCKSTEP_Out_reg[3035]\(0) => \LOCKSTEP_Out_reg[3007]\(3),
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_16\(2),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_17\(2),
      \Using_FPGA.Native_2\(0) => \Using_FPGA.Native_19\(1),
      \data_rd_reg_reg[28]\(0) => \data_rd_reg_reg[24]\(2),
      extend_Data_Read(0) => extend_Data_Read(28),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write,
      shift_Logic_Result(0) => shift_Logic_Result(28)
    );
\Result_Mux_Bits[29].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_294
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(29),
      \LOCKSTEP_Out_reg[3036]\(0) => \LOCKSTEP_Out_reg[3007]\(2),
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_16\(1),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_17\(1),
      \Using_FPGA.Native_2\(0) => \Using_FPGA.Native_19\(0),
      \data_rd_reg_reg[29]\(0) => \data_rd_reg_reg[24]\(1),
      extend_Data_Read(0) => extend_Data_Read(29),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write,
      shift_Logic_Result(0) => shift_Logic_Result(29)
    );
\Result_Mux_Bits[2].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_295
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(2),
      \LOCKSTEP_Out_reg[3009]\(0) => \LOCKSTEP_Out_reg[3007]\(29),
      \Using_FPGA.Native\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_21\,
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(2),
      reg2_Data(0) => reg2_Data(13),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(2)
    );
\Result_Mux_Bits[30].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_296
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(30),
      \LOCKSTEP_Out_reg[3037]\(0) => \LOCKSTEP_Out_reg[3007]\(1),
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_16\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_17\(0),
      \data_rd_reg_reg[30]\(0) => \data_rd_reg_reg[24]\(0),
      extend_Data_Read(0) => extend_Data_Read(30),
      \in\(0) => \in\(1),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      register_write => register_write,
      shift_Logic_Result(0) => shift_Logic_Result(30)
    );
\Result_Mux_Bits[31].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_297
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(31),
      \LOCKSTEP_Out_reg[3038]\(0) => \LOCKSTEP_Out_reg[3007]\(0),
      extend_Data_Read(0) => extend_Data_Read(31),
      \in\(0) => \in\(0),
      shift_Logic_Result(0) => shift_Logic_Result(31)
    );
\Result_Mux_Bits[3].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_298
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(3),
      \LOCKSTEP_Out_reg[3010]\(0) => \LOCKSTEP_Out_reg[3007]\(28),
      \Using_FPGA.Native\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_20\,
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(3),
      reg2_Data(0) => reg2_Data(12),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(3)
    );
\Result_Mux_Bits[4].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_299
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(4),
      \LOCKSTEP_Out_reg[3011]\(0) => \LOCKSTEP_Out_reg[3007]\(27),
      \Using_FPGA.Native\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(25),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(4),
      reg2_Data(0) => reg2_Data(11),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(4)
    );
\Result_Mux_Bits[5].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_300
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(5),
      \LOCKSTEP_Out_reg[3012]\(0) => \LOCKSTEP_Out_reg[3007]\(26),
      \Using_FPGA.Native\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(24),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(5),
      reg2_Data(0) => reg2_Data(10),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(5)
    );
\Result_Mux_Bits[6].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_301
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(6),
      \LOCKSTEP_Out_reg[3013]\(0) => \LOCKSTEP_Out_reg[3007]\(25),
      \Using_FPGA.Native\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(23),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(6),
      reg2_Data(0) => reg2_Data(9),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(6)
    );
\Result_Mux_Bits[7].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_302
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(7),
      \LOCKSTEP_Out_reg[3014]\(0) => \LOCKSTEP_Out_reg[3007]\(24),
      \Using_FPGA.Native\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(22),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(7),
      reg2_Data(0) => reg2_Data(8),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(7)
    );
\Result_Mux_Bits[8].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_303
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(8),
      \LOCKSTEP_Out_reg[3015]\(0) => \LOCKSTEP_Out_reg[3007]\(23),
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(21),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(8),
      reg2_Data(0) => reg2_Data(7),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(8)
    );
\Result_Mux_Bits[9].Result_Mux_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Result_Mux_Bit_304
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      EX_Result(0) => EX_Result(9),
      \LOCKSTEP_Out_reg[3016]\(0) => \LOCKSTEP_Out_reg[3007]\(22),
      \Using_FPGA.Native\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_19\(20),
      data_Read_Mask(0) => data_Read_Mask(1),
      extend_Data_Read(0) => extend_Data_Read(9),
      reg2_Data(0) => reg2_Data(6),
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0) => shift_Logic_Result(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Shift_Logic_Module is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    \Using_FPGA.Native_21\ : out STD_LOGIC;
    \Using_FPGA.Native_22\ : out STD_LOGIC;
    \Using_FPGA.Native_23\ : out STD_LOGIC;
    \Using_FPGA.Native_24\ : out STD_LOGIC;
    \Using_FPGA.Native_25\ : out STD_LOGIC;
    \Using_FPGA.Native_26\ : out STD_LOGIC;
    \Using_FPGA.Native_27\ : out STD_LOGIC;
    \Using_FPGA.Native_28\ : out STD_LOGIC;
    \Using_FPGA.Native_29\ : out STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC;
    \Using_FPGA.Native_34\ : in STD_LOGIC;
    op2_C : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \Using_FPGA.Native_35\ : in STD_LOGIC;
    \Using_FPGA.Native_36\ : in STD_LOGIC;
    \Using_FPGA.Native_37\ : in STD_LOGIC;
    \Using_FPGA.Native_38\ : in STD_LOGIC;
    \Using_FPGA.Native_39\ : in STD_LOGIC;
    Sext : in STD_LOGIC;
    \Using_FPGA.Native_40\ : in STD_LOGIC;
    \Using_FPGA.Native_41\ : in STD_LOGIC;
    \Using_FPGA.Native_42\ : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \Using_FPGA.Native_43\ : in STD_LOGIC;
    \Using_FPGA.Native_44\ : in STD_LOGIC;
    \Using_FPGA.Native_45\ : in STD_LOGIC;
    \Using_FPGA.Native_46\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Shift_Logic_Module : entity is "Shift_Logic_Module";
end microblaze_arm_microblaze_0_5_Shift_Logic_Module;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Shift_Logic_Module is
begin
\Shift_Logic_Bits[0].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_45\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_46\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_44\,
      op2_C(0) => op2_C(27)
    );
\Shift_Logic_Bits[10].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_150
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(8 downto 7),
      op2_C(0) => op2_C(17)
    );
\Shift_Logic_Bits[11].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_151
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(7 downto 6),
      op2_C(0) => op2_C(16)
    );
\Shift_Logic_Bits[12].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_152
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(6 downto 5),
      op2_C(0) => op2_C(15)
    );
\Shift_Logic_Bits[13].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_153
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(5 downto 4),
      op2_C(0) => op2_C(14)
    );
\Shift_Logic_Bits[14].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_154
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(4 downto 3),
      op2_C(0) => op2_C(13)
    );
\Shift_Logic_Bits[15].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_155
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(3 downto 2),
      op2_C(0) => op2_C(12)
    );
\Shift_Logic_Bits[16].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_156
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_43\,
      op1(0) => op1(2),
      op2_C(0) => op2_C(11)
    );
\Shift_Logic_Bits[17].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_157
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_43\,
      op1(0) => op1(1),
      op2_C(0) => op2_C(10)
    );
\Shift_Logic_Bits[18].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_158
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_11\,
      op1(1 downto 0) => op1(1 downto 0),
      op2_C(0) => op2_C(9)
    );
\Shift_Logic_Bits[19].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_159
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_42\,
      op1(0) => op1(0),
      op2_C(0) => op2_C(8)
    );
\Shift_Logic_Bits[1].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_160
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_45\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_44\,
      op1(0) => op1(16),
      op2_C(0) => op2_C(26)
    );
\Shift_Logic_Bits[20].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_161
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_41\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_42\,
      op2_C(0) => op2_C(7)
    );
\Shift_Logic_Bits[21].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_162
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_40\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_41\,
      op2_C(0) => op2_C(6)
    );
\Shift_Logic_Bits[22].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_163
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_39\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_40\,
      op2_C(0) => op2_C(5)
    );
\Shift_Logic_Bits[23].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_164
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_38\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_39\,
      op2_C(0) => op2_C(4)
    );
\Shift_Logic_Bits[24].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_165
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_37\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_38\,
      op2_C(0) => op2_C(3)
    );
\Shift_Logic_Bits[25].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_166
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_36\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_37\,
      op2_C(0) => op2_C(2)
    );
\Shift_Logic_Bits[26].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_167
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_35\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_36\,
      op2_C(0) => op2_C(1)
    );
\Shift_Logic_Bits[27].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_168
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_34\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_35\,
      op2_C(0) => op2_C(0)
    );
\Shift_Logic_Bits[28].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_169
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_33\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_34\
    );
\Shift_Logic_Bits[29].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_170
     port map (
      D(1 downto 0) => D(1 downto 0),
      Op2 => Op2,
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_32\
    );
\Shift_Logic_Bits[2].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_171
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(16 downto 15),
      op2_C(0) => op2_C(25)
    );
\Shift_Logic_Bits[30].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_172
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_30\
    );
\Shift_Logic_Bits[31].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_173
     port map (
      D(1 downto 0) => D(1 downto 0),
      EX_Op2 => EX_Op2,
      Op1_Logic => Op1_Logic,
      Select_Logic => Select_Logic,
      Shift_Logic_Res => Shift_Logic_Res,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_30\
    );
\Shift_Logic_Bits[3].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_174
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(15 downto 14),
      op2_C(0) => op2_C(24)
    );
\Shift_Logic_Bits[4].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_175
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(14 downto 13),
      op2_C(0) => op2_C(23)
    );
\Shift_Logic_Bits[5].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_176
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(13 downto 12),
      op2_C(0) => op2_C(22)
    );
\Shift_Logic_Bits[6].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_177
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(12 downto 11),
      op2_C(0) => op2_C(21)
    );
\Shift_Logic_Bits[7].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_178
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(11 downto 10),
      op2_C(0) => op2_C(20)
    );
\Shift_Logic_Bits[8].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_179
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(10 downto 9),
      op2_C(0) => op2_C(19)
    );
\Shift_Logic_Bits[9].Shift_Logic_Bit_I\: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Bit_180
     port map (
      D(1 downto 0) => D(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      \Using_FPGA.Native\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_44\,
      op1(1 downto 0) => op1(9 downto 8),
      op2_C(0) => op2_C(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_cache_valid_bit_detect is
  port (
    word_is_valid : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_cache_valid_bit_detect : entity is "cache_valid_bit_detect";
end microblaze_arm_microblaze_0_5_cache_valid_bit_detect;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_cache_valid_bit_detect is
begin
\Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and\: entity work.microblaze_arm_microblaze_0_5_carry_and
     port map (
      Carry_OUT => Carry_OUT,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      word_is_valid => word_is_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_cache_valid_bit_detect_16 is
  port (
    Trace_Cache_Hit0 : out STD_LOGIC;
    Carry_Out : out STD_LOGIC;
    Valid_Req_1st_Cycle : in STD_LOGIC;
    tag_ok_without_parity : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_cache_valid_bit_detect_16 : entity is "cache_valid_bit_detect";
end microblaze_arm_microblaze_0_5_cache_valid_bit_detect_16;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_cache_valid_bit_detect_16 is
  signal \/i__n_0\ : STD_LOGIC;
begin
  lopt_2 <= \/i__n_0\;
\/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(0),
      I1 => DOADO(2),
      I2 => Q(0),
      I3 => DOADO(1),
      I4 => Q(1),
      I5 => DOADO(3),
      O => \/i__n_0\
    );
\Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and\: entity work.microblaze_arm_microblaze_0_5_carry_and_31
     port map (
      Carry_Out => Carry_Out,
      Trace_Cache_Hit0 => Trace_Cache_Hit0,
      \Using_FPGA.Native\ => \/i__n_0\,
      Valid_Req_1st_Cycle => Valid_Req_1st_Cycle,
      lopt => lopt,
      lopt_1 => lopt_1,
      tag_ok_without_parity => tag_ok_without_parity
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_DCache is
  port (
    read_access_reg_0 : out STD_LOGIC;
    complete_dready : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    Write_Resp_Received : out STD_LOGIC;
    \M_AXI_DC_AWADDR[31]\ : out STD_LOGIC_VECTOR ( 108 downto 0 );
    cache_updated_allowed : out STD_LOGIC;
    dcache_read_idle : out STD_LOGIC;
    Write_Strobe_i_reg_0 : out STD_LOGIC;
    M_AXI_DP_ARVALID_i_reg : out STD_LOGIC;
    new_request : out STD_LOGIC;
    M_AXI_DP_WVALID_i_reg : out STD_LOGIC;
    M_AXI_DP_AWVALID_i_reg : out STD_LOGIC;
    active_access_reg : out STD_LOGIC;
    incoming_data_valid : out STD_LOGIC;
    extend_Data_Read : out STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    Valid_Req_1st_Cycle0 : in STD_LOGIC;
    write_access_reg_0 : in STD_LOGIC;
    writing_reg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : in STD_LOGIC;
    byte_i_reg : in STD_LOGIC_VECTOR ( 33 downto 0 );
    M_AXI_DP_ARREADY : in STD_LOGIC;
    byte_i_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    active_access : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    mem_access : in STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    active_access_d1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Reverse_Mem_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    doublet_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    dext_DReady : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_DCache : entity is "DCache";
end microblaze_arm_microblaze_0_5_DCache;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_DCache is
  signal ADDRB : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \A__0\ : STD_LOGIC;
  signal CacheLine_Cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \Comp_Carry_Chain[1].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[2].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[3].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[4].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[5].carry_sel_reg\ : STD_LOGIC;
  signal \Data_Addr_1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Data_Addr_1_reg_n_0_[29]\ : STD_LOGIC;
  signal Read_Req : STD_LOGIC;
  signal Read_Req_Granted : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal Trace_Cache_Hit0 : STD_LOGIC;
  signal Trace_Cache_Read0 : STD_LOGIC;
  signal Update_Idle_Safe : STD_LOGIC;
  signal \Use_XX_Accesses.xx_access_reg_n_0\ : STD_LOGIC;
  signal \Using_FPGA_FSL_2.DReady_MUXCY_n_1\ : STD_LOGIC;
  signal \Using_FPGA_FSL_2.DReady_MUXCY_n_2\ : STD_LOGIC;
  signal \Using_FPGA_FSL_2.DReady_MUXCY_n_3\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_108\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_110\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_126\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_137\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_138\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_139\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_140\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_141\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_142\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.write_data_done_reg_n_0\ : STD_LOGIC;
  signal Valid_Data_Bits : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Valid_Dcache_Access : STD_LOGIC;
  signal Valid_Req_1st_Cycle : STD_LOGIC;
  signal Valid_Req_1st_Cycle_XX : STD_LOGIC;
  signal Valid_Req_reg_n_0 : STD_LOGIC;
  signal WEA : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Word_Is_Valid : STD_LOGIC;
  signal Word_Is_Valid_i : STD_LOGIC;
  signal Write_Cacheline_conflict : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Write_Cacheline_conflict1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Write_Done : STD_LOGIC;
  signal Write_Strobe_i : STD_LOGIC;
  signal \^write_strobe_i_reg_0\ : STD_LOGIC;
  signal cache_hit : STD_LOGIC;
  signal \^cache_updated_allowed\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \^incoming_data_valid\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal \^new_request\ : STD_LOGIC;
  signal new_tag_addr : STD_LOGIC_VECTOR ( 0 to 8 );
  signal new_tag_bits : STD_LOGIC_VECTOR ( 15 to 15 );
  signal new_tag_bits2_out : STD_LOGIC_VECTOR ( 0 to 3 );
  signal new_write_cmd_allowed : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 27 downto 9 );
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 9 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^read_access_reg_0\ : STD_LOGIC;
  signal read_data_cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal read_req_done : STD_LOGIC;
  signal tag_hit_comparator_n_6 : STD_LOGIC;
  signal tag_hit_comparator_n_7 : STD_LOGIC;
  signal tag_ok_without_parity : STD_LOGIC;
  signal valid_Bits : STD_LOGIC_VECTOR ( 0 to 3 );
  signal valid_Bits_1 : STD_LOGIC_VECTOR ( 0 to 3 );
  signal write_data_done : STD_LOGIC;
  signal write_req : STD_LOGIC;
  signal write_req0 : STD_LOGIC;
  signal write_req_done_hold : STD_LOGIC;
  signal write_req_drop : STD_LOGIC;
  signal xx_access_post : STD_LOGIC;
  signal xx_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal xx_req_with_update : STD_LOGIC;
  signal xx_target_word_received : STD_LOGIC;
  signal \NLW_Write_Cacheline_conflict1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Write_Cacheline_conflict1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Write_Cacheline_conflict1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Write_Cacheline_conflict1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Write_Strobe_i_reg_0 <= \^write_strobe_i_reg_0\;
  cache_updated_allowed <= \^cache_updated_allowed\;
  incoming_data_valid <= \^incoming_data_valid\;
  lopt <= lopt_6;
  lopt_7 <= lopt_1;
  lopt_8 <= lopt_2;
  new_request <= \^new_request\;
  read_access_reg_0 <= \^read_access_reg_0\;
\Add_Output_DFFs.M_AXI_DP_AWADDR[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mem_access,
      I1 => DReady,
      I2 => Valid_Dcache_Access,
      I3 => DWait,
      I4 => active_access_d1,
      O => \^new_request\
    );
\CacheLine_Addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(27),
      Q => p_0_in(27),
      R => sync_reset
    );
\CacheLine_Addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(17),
      Q => p_0_in(17),
      R => sync_reset
    );
\CacheLine_Addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(16),
      Q => p_0_in(16),
      R => sync_reset
    );
\CacheLine_Addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(15),
      Q => p_0_in(15),
      R => sync_reset
    );
\CacheLine_Addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(14),
      Q => p_0_in(14),
      R => sync_reset
    );
\CacheLine_Addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(13),
      Q => p_0_in(13),
      R => sync_reset
    );
\CacheLine_Addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(12),
      Q => p_0_in(12),
      R => sync_reset
    );
\CacheLine_Addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(11),
      Q => p_0_in(11),
      R => sync_reset
    );
\CacheLine_Addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(10),
      Q => p_0_in(10),
      R => sync_reset
    );
\CacheLine_Addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(9),
      Q => p_0_in(9),
      R => sync_reset
    );
\CacheLine_Addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(8),
      Q => new_tag_addr(0),
      R => sync_reset
    );
\CacheLine_Addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(26),
      Q => p_0_in(26),
      R => sync_reset
    );
\CacheLine_Addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(7),
      Q => new_tag_addr(1),
      R => sync_reset
    );
\CacheLine_Addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(6),
      Q => new_tag_addr(2),
      R => sync_reset
    );
\CacheLine_Addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(5),
      Q => new_tag_addr(3),
      R => sync_reset
    );
\CacheLine_Addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(4),
      Q => new_tag_addr(4),
      R => sync_reset
    );
\CacheLine_Addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(3),
      Q => new_tag_addr(5),
      R => sync_reset
    );
\CacheLine_Addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(2),
      Q => new_tag_addr(6),
      R => sync_reset
    );
\CacheLine_Addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(1),
      Q => new_tag_addr(7),
      R => sync_reset
    );
\CacheLine_Addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(0),
      Q => new_tag_addr(8),
      R => sync_reset
    );
\CacheLine_Addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(25),
      Q => p_0_in(25),
      R => sync_reset
    );
\CacheLine_Addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => \p_1_in__0\(24),
      Q => p_0_in(24),
      R => sync_reset
    );
\CacheLine_Addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(23),
      Q => p_0_in(23),
      R => sync_reset
    );
\CacheLine_Addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(22),
      Q => p_0_in(22),
      R => sync_reset
    );
\CacheLine_Addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(21),
      Q => p_0_in(21),
      R => sync_reset
    );
\CacheLine_Addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(20),
      Q => p_0_in(20),
      R => sync_reset
    );
\CacheLine_Addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(19),
      Q => p_0_in(19),
      R => sync_reset
    );
\CacheLine_Addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => p_1_in(18),
      Q => p_0_in(18),
      R => sync_reset
    );
\CacheLine_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_141\,
      Q => CacheLine_Cnt(0),
      R => sync_reset
    );
\CacheLine_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_142\,
      Q => CacheLine_Cnt(1),
      R => sync_reset
    );
\Data_Addr_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(29),
      Q => \p_1_in__0\(27),
      R => sync_reset
    );
\Data_Addr_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(19),
      Q => p_1_in(17),
      R => sync_reset
    );
\Data_Addr_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(18),
      Q => p_1_in(16),
      R => sync_reset
    );
\Data_Addr_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(17),
      Q => p_1_in(15),
      R => sync_reset
    );
\Data_Addr_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(16),
      Q => p_1_in(14),
      R => sync_reset
    );
\Data_Addr_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(15),
      Q => p_1_in(13),
      R => sync_reset
    );
\Data_Addr_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(14),
      Q => p_1_in(12),
      R => sync_reset
    );
\Data_Addr_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(13),
      Q => p_1_in(11),
      R => sync_reset
    );
\Data_Addr_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(12),
      Q => p_1_in(10),
      R => sync_reset
    );
\Data_Addr_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(11),
      Q => p_1_in(9),
      R => sync_reset
    );
\Data_Addr_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(10),
      Q => \p_1_in__0\(8),
      R => sync_reset
    );
\Data_Addr_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(28),
      Q => \p_1_in__0\(26),
      R => sync_reset
    );
\Data_Addr_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(9),
      Q => \p_1_in__0\(7),
      R => sync_reset
    );
\Data_Addr_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(8),
      Q => \p_1_in__0\(6),
      R => sync_reset
    );
\Data_Addr_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(7),
      Q => \p_1_in__0\(5),
      R => sync_reset
    );
\Data_Addr_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(6),
      Q => \p_1_in__0\(4),
      R => sync_reset
    );
\Data_Addr_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(5),
      Q => \p_1_in__0\(3),
      R => sync_reset
    );
\Data_Addr_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(4),
      Q => \p_1_in__0\(2),
      R => sync_reset
    );
\Data_Addr_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(3),
      Q => \p_1_in__0\(1),
      R => sync_reset
    );
\Data_Addr_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(2),
      Q => \p_1_in__0\(0),
      R => sync_reset
    );
\Data_Addr_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(1),
      Q => \Data_Addr_1_reg_n_0_[28]\,
      R => sync_reset
    );
\Data_Addr_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(0),
      Q => \Data_Addr_1_reg_n_0_[29]\,
      R => sync_reset
    );
\Data_Addr_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(27),
      Q => \p_1_in__0\(25),
      R => sync_reset
    );
\Data_Addr_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(26),
      Q => \p_1_in__0\(24),
      R => sync_reset
    );
\Data_Addr_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(25),
      Q => p_1_in(23),
      R => sync_reset
    );
\Data_Addr_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(24),
      Q => p_1_in(22),
      R => sync_reset
    );
\Data_Addr_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(23),
      Q => p_1_in(21),
      R => sync_reset
    );
\Data_Addr_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(22),
      Q => p_1_in(20),
      R => sync_reset
    );
\Data_Addr_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(21),
      Q => p_1_in(19),
      R => sync_reset
    );
\Data_Addr_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(20),
      Q => p_1_in(18),
      R => sync_reset
    );
Data_Memory: entity work.\microblaze_arm_microblaze_0_5_RAM_Module__parameterized5\
     port map (
      ADDRBWRADDR(10) => new_tag_addr(0),
      ADDRBWRADDR(9) => new_tag_addr(1),
      ADDRBWRADDR(8) => new_tag_addr(2),
      ADDRBWRADDR(7) => new_tag_addr(3),
      ADDRBWRADDR(6) => new_tag_addr(4),
      ADDRBWRADDR(5) => new_tag_addr(5),
      ADDRBWRADDR(4) => new_tag_addr(6),
      ADDRBWRADDR(3) => new_tag_addr(7),
      ADDRBWRADDR(2) => new_tag_addr(8),
      ADDRBWRADDR(1) => read_data_cnt(0),
      ADDRBWRADDR(0) => read_data_cnt(1),
      \A__0\ => \A__0\,
      Clk => Clk,
      D(10 downto 0) => D(10 downto 0),
      DReady => DReady,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      Q(31) => xx_data(0),
      Q(30) => xx_data(1),
      Q(29) => xx_data(2),
      Q(28) => xx_data(3),
      Q(27) => xx_data(4),
      Q(26) => xx_data(5),
      Q(25) => xx_data(6),
      Q(24) => xx_data(7),
      Q(23) => xx_data(8),
      Q(22) => xx_data(9),
      Q(21) => xx_data(10),
      Q(20) => xx_data(11),
      Q(19) => xx_data(12),
      Q(18) => xx_data(13),
      Q(17) => xx_data(14),
      Q(16) => xx_data(15),
      Q(15) => xx_data(16),
      Q(14) => xx_data(17),
      Q(13) => xx_data(18),
      Q(12) => xx_data(19),
      Q(11) => xx_data(20),
      Q(10) => xx_data(21),
      Q(9) => xx_data(22),
      Q(8) => xx_data(23),
      Q(7) => xx_data(24),
      Q(6) => xx_data(25),
      Q(5) => xx_data(26),
      Q(4) => xx_data(27),
      Q(3) => xx_data(28),
      Q(2) => xx_data(29),
      Q(1) => xx_data(30),
      Q(0) => xx_data(31),
      Reverse_Mem_Access_reg(0) => Reverse_Mem_Access_reg(0),
      \WB_DAXI_Read_Data_reg[0]\(31 downto 0) => Q(31 downto 0),
      WEA(0 to 3) => WEA(0 to 3),
      WEB(0) => new_tag_bits(15),
      byte_i_reg(31 downto 0) => byte_i_reg(33 downto 2),
      dext_DReady => dext_DReady,
      doublet_i_reg(1 downto 0) => doublet_i_reg(1 downto 0),
      extend_Data_Read(0 to 31) => extend_Data_Read(0 to 31),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
M_AXI_DP_ARVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F22"
    )
        port map (
      I0 => \^new_request\,
      I1 => byte_i_reg(0),
      I2 => M_AXI_DP_ARREADY,
      I3 => byte_i_reg_0(0),
      I4 => sync_reset,
      O => M_AXI_DP_ARVALID_i_reg
    );
M_AXI_DP_AWVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F88"
    )
        port map (
      I0 => \^new_request\,
      I1 => byte_i_reg(0),
      I2 => M_AXI_DP_AWREADY,
      I3 => byte_i_reg_0(2),
      I4 => sync_reset,
      O => M_AXI_DP_AWVALID_i_reg
    );
M_AXI_DP_WVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F88"
    )
        port map (
      I0 => \^new_request\,
      I1 => byte_i_reg(0),
      I2 => M_AXI_DP_WREADY,
      I3 => byte_i_reg_0(1),
      I4 => sync_reset,
      O => M_AXI_DP_WVALID_i_reg
    );
Tag_Memory: entity work.\microblaze_arm_microblaze_0_5_RAM_Module__parameterized3\
     port map (
      ADDRBWRADDR(8) => ADDRB(0),
      ADDRBWRADDR(7) => ADDRB(1),
      ADDRBWRADDR(6) => ADDRB(2),
      ADDRBWRADDR(5) => ADDRB(3),
      ADDRBWRADDR(4) => ADDRB(4),
      ADDRBWRADDR(3) => ADDRB(5),
      ADDRBWRADDR(2) => ADDRB(6),
      ADDRBWRADDR(1) => ADDRB(7),
      ADDRBWRADDR(0) => ADDRB(8),
      Clk => Clk,
      \Comp_Carry_Chain[1].carry_sel_reg\ => \Comp_Carry_Chain[1].carry_sel_reg\,
      \Comp_Carry_Chain[2].carry_sel_reg\ => \Comp_Carry_Chain[2].carry_sel_reg\,
      \Comp_Carry_Chain[3].carry_sel_reg\ => \Comp_Carry_Chain[3].carry_sel_reg\,
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      \Comp_Carry_Chain[5].carry_sel_reg\ => \Comp_Carry_Chain[5].carry_sel_reg\,
      D(8 downto 0) => D(10 downto 2),
      DIBDI(19) => new_tag_bits2_out(0),
      DIBDI(18) => new_tag_bits2_out(1),
      DIBDI(17) => new_tag_bits2_out(2),
      DIBDI(16) => new_tag_bits2_out(3),
      DIBDI(15) => new_tag_bits(15),
      DIBDI(14 downto 0) => p_0_in(23 downto 9),
      DOADO(3) => Valid_Data_Bits(0),
      DOADO(2) => Valid_Data_Bits(1),
      DOADO(1) => Valid_Data_Bits(2),
      DOADO(0) => Valid_Data_Bits(3),
      Q(14 downto 0) => p_1_in(23 downto 9),
      S => S_0,
      WEBWE(0) => WEBWE(0)
    );
Trace_Cache_Hit_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Trace_Cache_Hit0,
      Q => \M_AXI_DC_AWADDR[31]\(2),
      R => sync_reset
    );
Trace_Cache_Rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA_FSL_2.DReady_MUXCY_n_3\,
      Q => \M_AXI_DC_AWADDR[31]\(1),
      R => sync_reset
    );
Trace_Cache_Read_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^write_strobe_i_reg_0\,
      O => Trace_Cache_Read0
    );
Trace_Cache_Read_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Trace_Cache_Read0,
      Q => \M_AXI_DC_AWADDR[31]\(0),
      R => sync_reset
    );
Trace_Cache_Req_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Valid_Req_1st_Cycle,
      Q => \M_AXI_DC_AWADDR[31]\(3),
      R => sync_reset
    );
\Use_XX_Accesses.cache_updated_allowed_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle_Safe,
      D => xx_req_with_update,
      Q => \^cache_updated_allowed\,
      R => sync_reset
    );
\Use_XX_Accesses.xx_access_post_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_137\,
      Q => xx_access_post,
      R => sync_reset
    );
\Use_XX_Accesses.xx_access_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_108\,
      Q => \Use_XX_Accesses.xx_access_reg_n_0\,
      R => '0'
    );
\Use_XX_Accesses.xx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(31),
      Q => xx_data(0),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(21),
      Q => xx_data(10),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(20),
      Q => xx_data(11),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(19),
      Q => xx_data(12),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(18),
      Q => xx_data(13),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(17),
      Q => xx_data(14),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(16),
      Q => xx_data(15),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(15),
      Q => xx_data(16),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(14),
      Q => xx_data(17),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(13),
      Q => xx_data(18),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(12),
      Q => xx_data(19),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(30),
      Q => xx_data(1),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(11),
      Q => xx_data(20),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(10),
      Q => xx_data(21),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(9),
      Q => xx_data(22),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(8),
      Q => xx_data(23),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(7),
      Q => xx_data(24),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(6),
      Q => xx_data(25),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(5),
      Q => xx_data(26),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(4),
      Q => xx_data(27),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(3),
      Q => xx_data(28),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(2),
      Q => xx_data(29),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(29),
      Q => xx_data(2),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(1),
      Q => xx_data(30),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(0),
      Q => xx_data(31),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(28),
      Q => xx_data(3),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(27),
      Q => xx_data(4),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(26),
      Q => xx_data(5),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(25),
      Q => xx_data(6),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(24),
      Q => xx_data(7),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(23),
      Q => xx_data(8),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => xx_target_word_received,
      D => M_AXI_DC_RDATA(22),
      Q => xx_data(9),
      R => sync_reset
    );
\Use_XX_Accesses.xx_req_with_update_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => tag_hit_comparator_n_6,
      Q => xx_req_with_update,
      R => sync_reset
    );
\Use_XX_Accesses.xx_valid_data_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => xx_target_word_received,
      Q => \A__0\,
      R => sync_reset
    );
\Using_FPGA_FSL_2.Cache_hit_MUXCY\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_13
     port map (
      Word_Is_Valid_i => Word_Is_Valid_i,
      Write_Done => Write_Done,
      cache_hit => cache_hit,
      lopt => lopt_3,
      read_access_reg => \^read_access_reg_0\,
      sync_reset => sync_reset,
      write_data_done => write_data_done
    );
\Using_FPGA_FSL_2.DReady_MUXCY\: entity work.microblaze_arm_microblaze_0_5_MB_MUXCY_14
     port map (
      DReady => DReady,
      S => S,
      Trace_Cache_Rdy_reg => complete_dready,
      Trace_Cache_Rdy_reg_0 => \Using_FPGA_FSL_2.DReady_MUXCY_n_3\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => byte_i_reg(1),
      Valid_Dcache_Access => Valid_Dcache_Access,
      Valid_Req_reg => \Using_FPGA_FSL_2.DReady_MUXCY_n_1\,
      Valid_Req_reg_0 => Valid_Req_reg_n_0,
      cache_hit => cache_hit,
      dext_DReady => dext_DReady,
      lopt => lopt_4,
      lopt_1 => lopt_5,
      p_21_in => p_21_in,
      sync_reset => sync_reset,
      valid_req_XX_reg => \Using_FPGA_FSL_2.DReady_MUXCY_n_2\
    );
\Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or\: entity work.microblaze_arm_microblaze_0_5_carry_or_15
     port map (
      \A__0\ => \A__0\,
      Carry_Out => Word_Is_Valid,
      Word_Is_Valid_i => Word_Is_Valid_i,
      lopt => lopt_3,
      lopt_1 => Write_Done,
      lopt_2 => \^read_access_reg_0\,
      lopt_3 => lopt_4,
      lopt_4 => lopt_5,
      lopt_5 => S,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8
    );
\Using_FPGA_FSL_2.cache_valid_bit_detect_I1\: entity work.microblaze_arm_microblaze_0_5_cache_valid_bit_detect_16
     port map (
      Carry_Out => Word_Is_Valid,
      DOADO(3) => Valid_Data_Bits(0),
      DOADO(2) => Valid_Data_Bits(1),
      DOADO(1) => Valid_Data_Bits(2),
      DOADO(0) => Valid_Data_Bits(3),
      Q(1) => \Data_Addr_1_reg_n_0_[28]\,
      Q(0) => \Data_Addr_1_reg_n_0_[29]\,
      Trace_Cache_Hit0 => Trace_Cache_Hit0,
      Valid_Req_1st_Cycle => Valid_Req_1st_Cycle,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      tag_ok_without_parity => tag_ok_without_parity
    );
\Using_New_CacheInterface_for_AXI.Cache_Interface_I1\: entity work.\microblaze_arm_microblaze_0_5_Cache_Interface__parameterized1\
     port map (
      ADDRBWRADDR(1) => read_data_cnt(0),
      ADDRBWRADDR(0) => read_data_cnt(1),
      CO(0) => \Write_Cacheline_conflict1_inferred__0/i__carry__1_n_2\,
      \CacheLine_Addr_reg[19]\(8) => new_tag_addr(0),
      \CacheLine_Addr_reg[19]\(7) => new_tag_addr(1),
      \CacheLine_Addr_reg[19]\(6) => new_tag_addr(2),
      \CacheLine_Addr_reg[19]\(5) => new_tag_addr(3),
      \CacheLine_Addr_reg[19]\(4) => new_tag_addr(4),
      \CacheLine_Addr_reg[19]\(3) => new_tag_addr(5),
      \CacheLine_Addr_reg[19]\(2) => new_tag_addr(6),
      \CacheLine_Addr_reg[19]\(1) => new_tag_addr(7),
      \CacheLine_Addr_reg[19]\(0) => new_tag_addr(8),
      CacheLine_Cnt(0 to 1) => CacheLine_Cnt(0 to 1),
      \CacheLine_Cnt_reg[0]\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_141\,
      \CacheLine_Cnt_reg[1]\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_142\,
      Clk => Clk,
      D(3) => valid_Bits(0),
      D(2) => valid_Bits(1),
      D(1) => valid_Bits(2),
      D(0) => valid_Bits(3),
      DIBDI(4) => new_tag_bits2_out(0),
      DIBDI(3) => new_tag_bits2_out(1),
      DIBDI(2) => new_tag_bits2_out(2),
      DIBDI(1) => new_tag_bits2_out(3),
      DIBDI(0) => new_tag_bits(15),
      E(0) => \^incoming_data_valid\,
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      \M_AXI_DC_AWADDR[31]\(104 downto 0) => \M_AXI_DC_AWADDR[31]\(108 downto 4),
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DC_WVALID => M_AXI_DC_WVALID,
      Q(3) => valid_Bits_1(0),
      Q(2) => valid_Bits_1(1),
      Q(1) => valid_Bits_1(2),
      Q(0) => valid_Bits_1(3),
      Read_Req => Read_Req,
      Read_Req_Granted => Read_Req_Granted,
      Update_Idle_Safe => Update_Idle_Safe,
      \Use_XX_Accesses.cache_updated_allowed_reg\ => \^cache_updated_allowed\,
      \Use_XX_Accesses.xx_access_post_reg\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_137\,
      \Use_XX_Accesses.xx_access_reg\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_108\,
      \Use_XX_Accesses.xx_access_reg_0\ => \Use_XX_Accesses.xx_access_reg_n_0\,
      \Use_XX_Accesses.xx_data_reg[31]\(0) => xx_target_word_received,
      \Using_FPGA.Native\(8) => ADDRB(0),
      \Using_FPGA.Native\(7) => ADDRB(1),
      \Using_FPGA.Native\(6) => ADDRB(2),
      \Using_FPGA.Native\(5) => ADDRB(3),
      \Using_FPGA.Native\(4) => ADDRB(4),
      \Using_FPGA.Native\(3) => ADDRB(5),
      \Using_FPGA.Native\(2) => ADDRB(6),
      \Using_FPGA.Native\(1) => ADDRB(7),
      \Using_FPGA.Native\(0) => ADDRB(8),
      \Using_FPGA.Native_0\(8 downto 0) => \Using_FPGA.Native_0\(8 downto 0),
      \Using_New_CacheInterface_for_AXI.write_data_done_reg\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_140\,
      \Using_New_CacheInterface_for_AXI.write_data_done_reg_0\ => \Using_New_CacheInterface_for_AXI.write_data_done_reg_n_0\,
      \Using_New_CacheInterface_for_AXI.write_req_done_hold_reg\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_110\,
      \Using_New_CacheInterface_for_AXI.write_req_drop_reg\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_139\,
      Valid_Dcache_Access => Valid_Dcache_Access,
      Valid_Req_1st_Cycle_XX => Valid_Req_1st_Cycle_XX,
      Valid_Req_reg => Valid_Req_reg_n_0,
      Write_Cacheline_conflict => Write_Cacheline_conflict,
      Write_Cacheline_conflict_reg => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_126\,
      Write_Done => Write_Done,
      Write_Resp_Received => Write_Resp_Received,
      Write_Strobe_i => Write_Strobe_i,
      Write_Strobe_i_reg => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_138\,
      byte_i_reg(33 downto 0) => byte_i_reg(33 downto 0),
      byte_i_reg_0(3 downto 0) => byte_i_reg_0(6 downto 3),
      cache_hit => cache_hit,
      \in\(31 downto 2) => D(29 downto 0),
      \in\(1 downto 0) => \in\(1 downto 0),
      new_write_cmd_allowed => new_write_cmd_allowed,
      sync_reset => sync_reset,
      write_access_reg => \^write_strobe_i_reg_0\,
      write_req => write_req,
      write_req0 => write_req0,
      write_req_done_hold => write_req_done_hold,
      write_req_drop => write_req_drop,
      xx_access_post => xx_access_post
    );
\Using_New_CacheInterface_for_AXI.read_req_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => tag_hit_comparator_n_7,
      Q => read_req_done,
      R => '0'
    );
\Using_New_CacheInterface_for_AXI.update_idle_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Update_Idle_Safe,
      Q => dcache_read_idle,
      R => sync_reset
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^incoming_data_valid\,
      D => valid_Bits(0),
      Q => valid_Bits_1(0),
      R => Update_Idle_Safe
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^incoming_data_valid\,
      D => valid_Bits(1),
      Q => valid_Bits_1(1),
      R => Update_Idle_Safe
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^incoming_data_valid\,
      D => valid_Bits(2),
      Q => valid_Bits_1(2),
      R => Update_Idle_Safe
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^incoming_data_valid\,
      D => valid_Bits(3),
      Q => valid_Bits_1(3),
      R => Update_Idle_Safe
    );
\Using_New_CacheInterface_for_AXI.write_data_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_140\,
      Q => \Using_New_CacheInterface_for_AXI.write_data_done_reg_n_0\,
      R => '0'
    );
\Using_New_CacheInterface_for_AXI.write_req_done_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_110\,
      Q => write_req_done_hold,
      R => '0'
    );
\Using_New_CacheInterface_for_AXI.write_req_drop_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_139\,
      Q => write_req_drop,
      R => '0'
    );
\Using_New_CacheInterface_for_AXI.write_req_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_req0,
      Q => write_req,
      R => sync_reset
    );
Valid_Req_1st_Cycle_XX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_20_in,
      Q => Valid_Req_1st_Cycle_XX,
      R => sync_reset
    );
Valid_Req_1st_Cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Valid_Req_1st_Cycle0,
      Q => Valid_Req_1st_Cycle,
      R => sync_reset
    );
Valid_Req_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA_FSL_2.DReady_MUXCY_n_1\,
      Q => Valid_Req_reg_n_0,
      R => '0'
    );
\Write_Cacheline_conflict1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Write_Cacheline_conflict1_inferred__0/i__carry_n_0\,
      CO(2) => \Write_Cacheline_conflict1_inferred__0/i__carry_n_1\,
      CO(1) => \Write_Cacheline_conflict1_inferred__0/i__carry_n_2\,
      CO(0) => \Write_Cacheline_conflict1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Write_Cacheline_conflict1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\Write_Cacheline_conflict1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Cacheline_conflict1_inferred__0/i__carry_n_0\,
      CO(3) => \Write_Cacheline_conflict1_inferred__0/i__carry__0_n_0\,
      CO(2) => \Write_Cacheline_conflict1_inferred__0/i__carry__0_n_1\,
      CO(1) => \Write_Cacheline_conflict1_inferred__0/i__carry__0_n_2\,
      CO(0) => \Write_Cacheline_conflict1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Write_Cacheline_conflict1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\Write_Cacheline_conflict1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Cacheline_conflict1_inferred__0/i__carry__0_n_0\,
      CO(3 downto 2) => \NLW_Write_Cacheline_conflict1_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Write_Cacheline_conflict1_inferred__0/i__carry__1_n_2\,
      CO(0) => \Write_Cacheline_conflict1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Write_Cacheline_conflict1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__1_i_1_n_0\,
      S(0) => \i__carry__1_i_2_n_0\
    );
Write_Cacheline_conflict_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_126\,
      Q => Write_Cacheline_conflict,
      R => '0'
    );
Write_Strobe_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_138\,
      Q => Write_Strobe_i,
      R => '0'
    );
active_access_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000220322"
    )
        port map (
      I0 => \^new_request\,
      I1 => LOCKSTEP_Master_Out(0),
      I2 => M_AXI_DP_BVALID,
      I3 => active_access,
      I4 => M_AXI_DP_RVALID,
      I5 => sync_reset,
      O => active_access_reg
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      I2 => p_0_in(23),
      I3 => p_1_in(23),
      I4 => p_0_in(22),
      I5 => p_1_in(22),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      I2 => p_0_in(20),
      I3 => p_1_in(20),
      I4 => p_0_in(19),
      I5 => p_1_in(19),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => p_0_in(17),
      I3 => p_1_in(17),
      I4 => p_0_in(16),
      I5 => p_1_in(16),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => p_0_in(14),
      I3 => p_1_in(14),
      I4 => p_0_in(13),
      I5 => p_1_in(13),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(27),
      I1 => \p_1_in__0\(27),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_1_in__0\(24),
      I1 => p_0_in(24),
      I2 => p_0_in(26),
      I3 => \p_1_in__0\(26),
      I4 => p_0_in(25),
      I5 => \p_1_in__0\(25),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => p_0_in(11),
      I3 => p_1_in(11),
      I4 => p_0_in(10),
      I5 => p_1_in(10),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_1_in__0\(6),
      I1 => new_tag_addr(2),
      I2 => new_tag_addr(0),
      I3 => \p_1_in__0\(8),
      I4 => new_tag_addr(1),
      I5 => \p_1_in__0\(7),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_1_in__0\(3),
      I1 => new_tag_addr(5),
      I2 => new_tag_addr(3),
      I3 => \p_1_in__0\(5),
      I4 => new_tag_addr(4),
      I5 => \p_1_in__0\(4),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_1_in__0\(0),
      I1 => new_tag_addr(8),
      I2 => new_tag_addr(6),
      I3 => \p_1_in__0\(2),
      I4 => new_tag_addr(7),
      I5 => \p_1_in__0\(1),
      O => \i__carry_i_4_n_0\
    );
read_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => writing_reg,
      Q => \^read_access_reg_0\,
      R => sync_reset
    );
tag_hit_comparator: entity work.microblaze_arm_microblaze_0_5_comparator_17
     port map (
      \Comp_Carry_Chain[1].carry_sel_reg\ => \Comp_Carry_Chain[1].carry_sel_reg\,
      \Comp_Carry_Chain[2].carry_sel_reg\ => \Comp_Carry_Chain[2].carry_sel_reg\,
      \Comp_Carry_Chain[3].carry_sel_reg\ => \Comp_Carry_Chain[3].carry_sel_reg\,
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      \Comp_Carry_Chain[5].carry_sel_reg\ => \Comp_Carry_Chain[5].carry_sel_reg\,
      Read_Req => Read_Req,
      Read_Req_Granted => Read_Req_Granted,
      S => S_0,
      \Use_XX_Accesses.xx_req_with_update_reg\ => tag_hit_comparator_n_6,
      \Using_New_CacheInterface_for_AXI.read_req_done_reg\ => tag_hit_comparator_n_7,
      Valid_Dcache_Access => Valid_Dcache_Access,
      Valid_Req_1st_Cycle_XX => Valid_Req_1st_Cycle_XX,
      Valid_Req_reg => Valid_Req_reg_n_0,
      WEA(0 to 3) => WEA(0 to 3),
      Write_Cacheline_conflict => Write_Cacheline_conflict,
      Write_Strobe_i => Write_Strobe_i,
      byte_i_reg(3 downto 0) => byte_i_reg_0(6 downto 3),
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      new_write_cmd_allowed => new_write_cmd_allowed,
      read_req_done => read_req_done,
      tag_ok_without_parity => tag_ok_without_parity,
      write_data_done => write_data_done,
      write_req => write_req,
      write_req_done_hold => write_req_done_hold,
      xx_req_with_update => xx_req_with_update
    );
valid_req_XX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA_FSL_2.DReady_MUXCY_n_2\,
      Q => Valid_Dcache_Access,
      R => '0'
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_access_reg_0,
      Q => \^write_strobe_i_reg_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Data_Flow is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    EX_Op2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\ : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    trace_jump_taken_i_reg : out STD_LOGIC;
    DCache_Enabled : out STD_LOGIC;
    ICache_Enabled : out STD_LOGIC;
    \trace_msr_reg_i_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_Req_reg : out STD_LOGIC;
    valid_Req_reg_0 : out STD_LOGIC;
    Valid_Req_1st_Cycle0 : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    \Data_Addr[2]\ : out STD_LOGIC;
    O : out STD_LOGIC;
    \Data_Addr[1]\ : out STD_LOGIC;
    p_20_in : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    Reg2_Data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Not_Using_TLBS.instr_Addr_1_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Instr_Addr : out STD_LOGIC;
    \Instr_Addr[1]\ : out STD_LOGIC;
    \Instr_Addr[2]\ : out STD_LOGIC;
    \Instr_Addr[3]\ : out STD_LOGIC;
    \Instr_Addr[4]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \data_rd_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Instr_Addr[30]\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \trace_pc_i_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_21_in : out STD_LOGIC;
    LO : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Reg_zero : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    sync_reset : in STD_LOGIC;
    \^of_piperun\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    res_Forward1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    opsel1_SPR : in STD_LOGIC;
    D_1 : in STD_LOGIC;
    D_2 : in STD_LOGIC;
    D_3 : in STD_LOGIC;
    D_4 : in STD_LOGIC;
    I3_5 : in STD_LOGIC;
    D_6 : in STD_LOGIC;
    D_7 : in STD_LOGIC;
    I3_8 : in STD_LOGIC;
    D_9 : in STD_LOGIC;
    D_10 : in STD_LOGIC;
    D_11 : in STD_LOGIC;
    D_12 : in STD_LOGIC;
    D_13 : in STD_LOGIC;
    D_14 : in STD_LOGIC;
    D_15 : in STD_LOGIC;
    D_16 : in STD_LOGIC;
    D_17 : in STD_LOGIC;
    D_18 : in STD_LOGIC;
    D_19 : in STD_LOGIC;
    D_20 : in STD_LOGIC;
    D_21 : in STD_LOGIC;
    D_22 : in STD_LOGIC;
    D_23 : in STD_LOGIC;
    D_24 : in STD_LOGIC;
    D_25 : in STD_LOGIC;
    D_26 : in STD_LOGIC;
    D_27 : in STD_LOGIC;
    D_28 : in STD_LOGIC;
    D_29 : in STD_LOGIC;
    D_30 : in STD_LOGIC;
    D_31 : in STD_LOGIC;
    D_32 : in STD_LOGIC;
    D_33 : in STD_LOGIC;
    carry_In : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    alu_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    MTSMSR_Write : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \Using_FPGA.set_BIP_I_reg\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg_0\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    icache_ready : in STD_LOGIC;
    valid_Req : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    opsel1_PC : in STD_LOGIC;
    res_Forward2 : in STD_LOGIC;
    sext16 : in STD_LOGIC;
    sext8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    compare_Instr : in STD_LOGIC;
    swap_byte_instr : in STD_LOGIC;
    swap_instr : in STD_LOGIC;
    register_write : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    data_Read_Mask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Reg_Test_Equal : in STD_LOGIC;
    reg_Test_Equal_N : in STD_LOGIC;
    jump : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OF_PipeRun : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    imm_Value : in STD_LOGIC_VECTOR ( 0 to 15 );
    Reg_Write : in STD_LOGIC;
    instr_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    DI : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Data_Flow : entity is "Data_Flow";
end microblaze_arm_microblaze_0_5_Data_Flow;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Data_Flow is
  signal \^add_output_dffs.m_axi_dp_awaddr_reg[0]\ : STD_LOGIC;
  signal \^address\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^dcache_enabled\ : STD_LOGIC;
  signal \^data_addr[1]\ : STD_LOGIC;
  signal \^data_addr[2]\ : STD_LOGIC;
  signal \^ex_op2\ : STD_LOGIC;
  signal \^ex_result_1\ : STD_LOGIC;
  signal \^icache_enabled\ : STD_LOGIC;
  signal \^instr_addr[30]\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \^o\ : STD_LOGIC;
  signal \OpSelect_Bits[0].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[24].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[26].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[28].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[29].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \OpSelect_Bits[30].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal Operand_Select_I_n_11 : STD_LOGIC;
  signal Operand_Select_I_n_128 : STD_LOGIC;
  signal Operand_Select_I_n_41 : STD_LOGIC;
  signal Operand_Select_I_n_43 : STD_LOGIC;
  signal Operand_Select_I_n_45 : STD_LOGIC;
  signal Operand_Select_I_n_47 : STD_LOGIC;
  signal Operand_Select_I_n_49 : STD_LOGIC;
  signal Operand_Select_I_n_5 : STD_LOGIC;
  signal Operand_Select_I_n_51 : STD_LOGIC;
  signal Operand_Select_I_n_53 : STD_LOGIC;
  signal Operand_Select_I_n_55 : STD_LOGIC;
  signal Operand_Select_I_n_6 : STD_LOGIC;
  signal Operand_Select_I_n_73 : STD_LOGIC;
  signal Operand_Select_I_n_74 : STD_LOGIC;
  signal Operand_Select_I_n_76 : STD_LOGIC;
  signal Operand_Select_I_n_77 : STD_LOGIC;
  signal Operand_Select_I_n_78 : STD_LOGIC;
  signal Operand_Select_I_n_79 : STD_LOGIC;
  signal Operand_Select_I_n_8 : STD_LOGIC;
  signal Operand_Select_I_n_80 : STD_LOGIC;
  signal Operand_Select_I_n_81 : STD_LOGIC;
  signal Operand_Select_I_n_82 : STD_LOGIC;
  signal Operand_Select_I_n_83 : STD_LOGIC;
  signal Operand_Select_I_n_84 : STD_LOGIC;
  signal Operand_Select_I_n_85 : STD_LOGIC;
  signal Operand_Select_I_n_86 : STD_LOGIC;
  signal Operand_Select_I_n_87 : STD_LOGIC;
  signal Operand_Select_I_n_88 : STD_LOGIC;
  signal Operand_Select_I_n_89 : STD_LOGIC;
  signal Operand_Select_I_n_9 : STD_LOGIC;
  signal Operand_Select_I_n_90 : STD_LOGIC;
  signal Operand_Select_I_n_91 : STD_LOGIC;
  signal Operand_Select_I_n_94 : STD_LOGIC;
  signal Shift_Logic_Module_I_n_31 : STD_LOGIC;
  signal Shift_Logic_Res : STD_LOGIC;
  signal Shift_Logic_Res0_out : STD_LOGIC;
  signal Shift_Logic_Res10_out : STD_LOGIC;
  signal Shift_Logic_Res11_out : STD_LOGIC;
  signal Shift_Logic_Res12_out : STD_LOGIC;
  signal Shift_Logic_Res13_out : STD_LOGIC;
  signal Shift_Logic_Res14_out : STD_LOGIC;
  signal Shift_Logic_Res15_out : STD_LOGIC;
  signal Shift_Logic_Res17_out : STD_LOGIC;
  signal Shift_Logic_Res18_out : STD_LOGIC;
  signal Shift_Logic_Res19_out : STD_LOGIC;
  signal Shift_Logic_Res1_out : STD_LOGIC;
  signal Shift_Logic_Res20_out : STD_LOGIC;
  signal Shift_Logic_Res21_out : STD_LOGIC;
  signal Shift_Logic_Res22_out : STD_LOGIC;
  signal Shift_Logic_Res23_out : STD_LOGIC;
  signal Shift_Logic_Res24_out : STD_LOGIC;
  signal Shift_Logic_Res26_out : STD_LOGIC;
  signal Shift_Logic_Res27_out : STD_LOGIC;
  signal Shift_Logic_Res28_out : STD_LOGIC;
  signal Shift_Logic_Res29_out : STD_LOGIC;
  signal Shift_Logic_Res2_out : STD_LOGIC;
  signal Shift_Logic_Res30_out : STD_LOGIC;
  signal Shift_Logic_Res31_out : STD_LOGIC;
  signal Shift_Logic_Res3_out : STD_LOGIC;
  signal Shift_Logic_Res4_out : STD_LOGIC;
  signal Shift_Logic_Res5_out : STD_LOGIC;
  signal Shift_Logic_Res6_out : STD_LOGIC;
  signal Shift_Logic_Res7_out : STD_LOGIC;
  signal Shift_Logic_Res8_out : STD_LOGIC;
  signal Shift_Logic_Res9_out : STD_LOGIC;
  signal \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^using_fpga.native_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Zero_Detecting[0].nibble_Zero_reg\ : STD_LOGIC;
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal op1 : STD_LOGIC_VECTOR ( 1 to 18 );
  signal op2_C : STD_LOGIC_VECTOR ( 0 to 27 );
  signal reg1_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^reg2_data\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal shift_Logic_Result : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_jump_taken_i_reg\ : STD_LOGIC;
  signal \^trace_msr_reg_i_reg[11]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^trace_pc_i_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^valid_req_reg_0\ : STD_LOGIC;
begin
  \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\ <= \^add_output_dffs.m_axi_dp_awaddr_reg[0]\;
  Address(0 to 31) <= \^address\(0 to 31);
  DCache_Enabled <= \^dcache_enabled\;
  \Data_Addr[1]\ <= \^data_addr[1]\;
  \Data_Addr[2]\ <= \^data_addr[2]\;
  EX_Op2 <= \^ex_op2\;
  EX_Result <= \^ex_result_1\;
  ICache_Enabled <= \^icache_enabled\;
  \Instr_Addr[30]\(59 downto 0) <= \^instr_addr[30]\(59 downto 0);
  O <= \^o\;
  \Using_FPGA.Native\(14 downto 0) <= \^using_fpga.native\(14 downto 0);
  \Using_FPGA.Native_0\(15 downto 0) <= \^using_fpga.native_0\(15 downto 0);
  \in\(1 downto 0) <= \^in\(1 downto 0);
  trace_jump_taken_i_reg <= \^trace_jump_taken_i_reg\;
  \trace_msr_reg_i_reg[11]\(2 downto 0) <= \^trace_msr_reg_i_reg[11]\(2 downto 0);
  \trace_pc_i_reg[0]\(31 downto 0) <= \^trace_pc_i_reg[0]\(31 downto 0);
  valid_Req_reg_0 <= \^valid_req_reg_0\;
ALU_I: entity work.microblaze_arm_microblaze_0_5_ALU
     port map (
      D(0) => D(0),
      \Data_Addr[0]\ => \^o\,
      \Data_Addr[1]\ => \^data_addr[1]\,
      \Data_Addr[2]\ => \^data_addr[2]\,
      \Data_Addr[4]\(25 downto 0) => \^instr_addr[30]\(57 downto 32),
      EX_Op1 => \^using_fpga.native\(0),
      EX_Op2 => \^ex_op2\,
      LO => LO,
      O => \^ex_result_1\,
      Op1_Logic => \^using_fpga.native\(14),
      S => \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\,
      \Using_FPGA.Native\ => Operand_Select_I_n_128,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_1\ => \^dcache_enabled\,
      \Using_FPGA.Native_10\ => \^using_fpga.native\(6),
      \Using_FPGA.Native_11\ => \^using_fpga.native\(7),
      \Using_FPGA.Native_12\ => \^using_fpga.native\(8),
      \Using_FPGA.Native_13\ => \^using_fpga.native\(9),
      \Using_FPGA.Native_14\ => \^using_fpga.native\(10),
      \Using_FPGA.Native_15\ => \^using_fpga.native\(11),
      \Using_FPGA.Native_16\ => \^using_fpga.native\(12),
      \Using_FPGA.Native_17\ => \^using_fpga.native\(13),
      \Using_FPGA.Native_2\ => \^add_output_dffs.m_axi_dp_awaddr_reg[0]\,
      \Using_FPGA.Native_3\ => \^using_fpga.native\(1),
      \Using_FPGA.Native_4\ => Operand_Select_I_n_6,
      \Using_FPGA.Native_5\ => \^using_fpga.native\(2),
      \Using_FPGA.Native_6\ => Operand_Select_I_n_9,
      \Using_FPGA.Native_7\ => \^using_fpga.native\(3),
      \Using_FPGA.Native_8\ => \^using_fpga.native\(4),
      \Using_FPGA.Native_9\ => \^using_fpga.native\(5),
      Valid_Req_1st_Cycle0 => Valid_Req_1st_Cycle0,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      carry_In => carry_In,
      \in\(1 downto 0) => \^in\(1 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      op1(16) => op1(1),
      op1(15) => op1(2),
      op1(14) => op1(3),
      op1(13) => op1(4),
      op1(12) => op1(5),
      op1(11) => op1(6),
      op1(10) => op1(7),
      op1(9) => op1(8),
      op1(8) => op1(9),
      op1(7) => op1(10),
      op1(6) => op1(11),
      op1(5) => op1(12),
      op1(4) => op1(13),
      op1(3) => op1(14),
      op1(2) => op1(15),
      op1(1) => op1(17),
      op1(0) => op1(18),
      op2_C(27) => op2_C(0),
      op2_C(26) => op2_C(1),
      op2_C(25) => op2_C(2),
      op2_C(24) => op2_C(3),
      op2_C(23) => op2_C(4),
      op2_C(22) => op2_C(5),
      op2_C(21) => op2_C(6),
      op2_C(20) => op2_C(7),
      op2_C(19) => op2_C(8),
      op2_C(18) => op2_C(9),
      op2_C(17) => op2_C(10),
      op2_C(16) => op2_C(11),
      op2_C(15) => op2_C(12),
      op2_C(14) => op2_C(13),
      op2_C(13) => op2_C(14),
      op2_C(12) => op2_C(15),
      op2_C(11) => op2_C(16),
      op2_C(10) => op2_C(17),
      op2_C(9) => op2_C(18),
      op2_C(8) => op2_C(19),
      op2_C(7) => op2_C(20),
      op2_C(6) => op2_C(21),
      op2_C(5) => op2_C(22),
      op2_C(4) => op2_C(23),
      op2_C(3) => op2_C(24),
      op2_C(2) => op2_C(25),
      op2_C(1) => op2_C(26),
      op2_C(0) => op2_C(27),
      p_20_in => p_20_in,
      p_21_in => p_21_in
    );
MSR_Reg_I: entity work.microblaze_arm_microblaze_0_5_MSR_Reg
     port map (
      Clk => Clk,
      MTSMSR_Write => MTSMSR_Write,
      Op1_Logic => \^using_fpga.native\(7),
      Shifted => \^using_fpga.native\(5),
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg\,
      \Use_Async_Reset.sync_reset_reg_0\ => \Use_Async_Reset.sync_reset_reg_0\,
      \Using_FPGA.Native\ => \^using_fpga.native\(1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_1\ => \^valid_req_reg_0\,
      \Using_FPGA.set_BIP_I_reg\ => \Using_FPGA.set_BIP_I_reg\,
      icache_ready => icache_ready,
      mbar_decode_I_reg => mbar_decode_I_reg,
      sync_reset => sync_reset,
      \trace_msr_reg_i_reg[11]\(2 downto 0) => \^trace_msr_reg_i_reg[11]\(2 downto 0),
      \trace_msr_reg_i_reg[7]\ => \^dcache_enabled\,
      \trace_msr_reg_i_reg[9]\ => \^icache_enabled\,
      valid_Req => valid_Req,
      valid_Req_reg => valid_Req_reg
    );
Operand_Select_I: entity work.microblaze_arm_microblaze_0_5_Operand_Select
     port map (
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\ => \^add_output_dffs.m_axi_dp_awaddr_reg[0]\,
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]\ => Operand_Select_I_n_128,
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[3]\ => Operand_Select_I_n_9,
      Address(22) => \^address\(1),
      Address(21) => \^address\(2),
      Address(20) => \^address\(3),
      Address(19) => \^address\(4),
      Address(18) => \^address\(5),
      Address(17) => \^address\(6),
      Address(16) => \^address\(7),
      Address(15) => \^address\(8),
      Address(14) => \^address\(9),
      Address(13) => \^address\(10),
      Address(12) => \^address\(11),
      Address(11) => \^address\(12),
      Address(10) => \^address\(13),
      Address(9) => \^address\(14),
      Address(8) => \^address\(15),
      Address(7) => \^address\(16),
      Address(6) => \^address\(17),
      Address(5) => \^address\(18),
      Address(4) => \^address\(19),
      Address(3) => \^address\(20),
      Address(2) => \^address\(21),
      Address(1) => \^address\(22),
      Address(0) => \^address\(23),
      Clk => Clk,
      D_0 => D_0,
      D_1 => D_1,
      D_10 => D_10,
      D_11 => D_11,
      D_12 => D_12,
      D_13 => D_13,
      D_14 => D_14,
      D_15 => D_15,
      D_16 => D_16,
      D_17 => D_17,
      D_18 => D_18,
      D_19 => D_19,
      D_2 => D_2,
      D_20 => D_20,
      D_21 => D_21,
      D_22 => D_22,
      D_23 => D_23,
      D_24 => D_24,
      D_25 => D_25,
      D_26 => D_26,
      D_27 => D_27,
      D_28 => D_28,
      D_29 => D_29,
      D_3 => D_3,
      D_30 => D_30,
      D_31 => D_31,
      D_32 => D_32,
      D_33 => D_33,
      D_4 => D_4,
      D_6 => D_6,
      D_7 => D_7,
      D_9 => D_9,
      E(0) => E(0),
      EX_Op2 => \^ex_op2\,
      EX_Result(0 to 15) => \^ex_result\(0 to 15),
      EX_Result(16) => \^using_fpga.native_0\(15),
      EX_Result(17) => \^using_fpga.native_0\(14),
      EX_Result(18) => \^using_fpga.native_0\(13),
      EX_Result(19) => \^using_fpga.native_0\(12),
      EX_Result(20) => \^using_fpga.native_0\(11),
      EX_Result(21) => \^using_fpga.native_0\(10),
      EX_Result(22) => \^using_fpga.native_0\(9),
      EX_Result(23) => \^using_fpga.native_0\(8),
      EX_Result(24) => \^using_fpga.native_0\(7),
      EX_Result(25) => \^using_fpga.native_0\(6),
      EX_Result(26) => \^using_fpga.native_0\(5),
      EX_Result(27) => \^using_fpga.native_0\(4),
      EX_Result(28) => \^using_fpga.native_0\(3),
      EX_Result(29) => \^using_fpga.native_0\(2),
      EX_Result(30) => \^using_fpga.native_0\(1),
      EX_Result(31) => \^using_fpga.native_0\(0),
      I3 => I3,
      I3_0 => \OpSelect_Bits[30].Operand_Select_Bit_I/I3\,
      I3_1 => \OpSelect_Bits[29].Operand_Select_Bit_I/I3\,
      I3_2 => \OpSelect_Bits[28].Operand_Select_Bit_I/I3\,
      I3_3 => \OpSelect_Bits[26].Operand_Select_Bit_I/I3\,
      I3_4 => \OpSelect_Bits[24].Operand_Select_Bit_I/I3\,
      I3_5 => I3_5,
      I3_6 => \OpSelect_Bits[0].Operand_Select_Bit_I/I3\,
      I3_8 => I3_8,
      Op1_Logic => \^using_fpga.native\(0),
      Op2 => Operand_Select_I_n_6,
      Reg1_Data(0 to 31) => reg1_Data(0 to 31),
      S => \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\,
      Select_Logic_reg => Shift_Logic_Res31_out,
      Select_Logic_reg_0 => Shift_Logic_Res30_out,
      Select_Logic_reg_1 => Shift_Logic_Res29_out,
      Select_Logic_reg_10 => Shift_Logic_Res19_out,
      Select_Logic_reg_11 => Shift_Logic_Res18_out,
      Select_Logic_reg_12 => Shift_Logic_Res17_out,
      Select_Logic_reg_13 => Shift_Logic_Res15_out,
      Select_Logic_reg_14 => Shift_Logic_Res14_out,
      Select_Logic_reg_15 => Shift_Logic_Res13_out,
      Select_Logic_reg_16 => Shift_Logic_Res12_out,
      Select_Logic_reg_17 => Shift_Logic_Res11_out,
      Select_Logic_reg_18 => Shift_Logic_Res10_out,
      Select_Logic_reg_19 => Shift_Logic_Res9_out,
      Select_Logic_reg_2 => Shift_Logic_Res28_out,
      Select_Logic_reg_20 => Shift_Logic_Res8_out,
      Select_Logic_reg_21 => Shift_Logic_Res7_out,
      Select_Logic_reg_22 => Shift_Logic_Res6_out,
      Select_Logic_reg_23 => Shift_Logic_Res5_out,
      Select_Logic_reg_24 => Shift_Logic_Res4_out,
      Select_Logic_reg_25 => Shift_Logic_Res3_out,
      Select_Logic_reg_26 => Shift_Logic_Res2_out,
      Select_Logic_reg_27 => Shift_Logic_Res1_out,
      Select_Logic_reg_28 => Shift_Logic_Res0_out,
      Select_Logic_reg_29 => Shift_Logic_Module_I_n_31,
      Select_Logic_reg_3 => Shift_Logic_Res27_out,
      Select_Logic_reg_4 => Shift_Logic_Res26_out,
      Select_Logic_reg_5 => Shift_Logic_Res24_out,
      Select_Logic_reg_6 => Shift_Logic_Res23_out,
      Select_Logic_reg_7 => Shift_Logic_Res22_out,
      Select_Logic_reg_8 => Shift_Logic_Res21_out,
      Select_Logic_reg_9 => Shift_Logic_Res20_out,
      Sext => Operand_Select_I_n_94,
      Shift_Logic_Res => Shift_Logic_Res,
      Shifted => \^using_fpga.native\(2),
      \Using_FPGA.Native\ => \^using_fpga.native\(1),
      \Using_FPGA.Native_0\ => \^using_fpga.native\(3),
      \Using_FPGA.Native_1\ => \^using_fpga.native\(4),
      \Using_FPGA.Native_10\ => \^using_fpga.native\(13),
      \Using_FPGA.Native_11\ => \^using_fpga.native\(14),
      \Using_FPGA.Native_12\(15 downto 0) => \Using_FPGA.Native_17\(15 downto 0),
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_2\ => \^using_fpga.native\(5),
      \Using_FPGA.Native_3\ => \^using_fpga.native\(6),
      \Using_FPGA.Native_4\ => \^using_fpga.native\(7),
      \Using_FPGA.Native_5\ => \^using_fpga.native\(8),
      \Using_FPGA.Native_6\ => \^using_fpga.native\(9),
      \Using_FPGA.Native_7\ => \^using_fpga.native\(10),
      \Using_FPGA.Native_8\ => \^using_fpga.native\(11),
      \Using_FPGA.Native_9\ => \^using_fpga.native\(12),
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      compare_Instr => compare_Instr,
      imm_Value(0 to 15) => imm_Value(0 to 15),
      of_PipeRun => \^of_piperun\,
      op1(16) => op1(1),
      op1(15) => op1(2),
      op1(14) => op1(3),
      op1(13) => op1(4),
      op1(12) => op1(5),
      op1(11) => op1(6),
      op1(10) => op1(7),
      op1(9) => op1(8),
      op1(8) => op1(9),
      op1(7) => op1(10),
      op1(6) => op1(11),
      op1(5) => op1(12),
      op1(4) => op1(13),
      op1(3) => op1(14),
      op1(2) => op1(15),
      op1(1) => op1(17),
      op1(0) => op1(18),
      op2_C(27) => op2_C(0),
      op2_C(26) => op2_C(1),
      op2_C(25) => op2_C(2),
      op2_C(24) => op2_C(3),
      op2_C(23) => op2_C(4),
      op2_C(22) => op2_C(5),
      op2_C(21) => op2_C(6),
      op2_C(20) => op2_C(7),
      op2_C(19) => op2_C(8),
      op2_C(18) => op2_C(9),
      op2_C(17) => op2_C(10),
      op2_C(16) => op2_C(11),
      op2_C(15) => op2_C(12),
      op2_C(14) => op2_C(13),
      op2_C(13) => op2_C(14),
      op2_C(12) => op2_C(15),
      op2_C(11) => op2_C(16),
      op2_C(10) => op2_C(17),
      op2_C(9) => op2_C(18),
      op2_C(8) => op2_C(19),
      op2_C(7) => op2_C(20),
      op2_C(6) => op2_C(21),
      op2_C(5) => op2_C(22),
      op2_C(4) => op2_C(23),
      op2_C(3) => op2_C(24),
      op2_C(2) => op2_C(25),
      op2_C(1) => op2_C(26),
      op2_C(0) => op2_C(27),
      opsel1_SPR => opsel1_SPR,
      res_Forward1 => res_Forward1,
      sext16 => sext16,
      sext8 => sext8,
      shift_Logic_Result(0 to 31) => shift_Logic_Result(0 to 31),
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => Operand_Select_I_n_5,
      trace_jump_taken_i_reg_0 => Operand_Select_I_n_8,
      trace_jump_taken_i_reg_1 => Operand_Select_I_n_11,
      trace_jump_taken_i_reg_10 => Operand_Select_I_n_73,
      trace_jump_taken_i_reg_11 => Operand_Select_I_n_74,
      trace_jump_taken_i_reg_12 => Operand_Select_I_n_76,
      trace_jump_taken_i_reg_13 => Operand_Select_I_n_77,
      trace_jump_taken_i_reg_14 => Operand_Select_I_n_78,
      trace_jump_taken_i_reg_15 => Operand_Select_I_n_79,
      trace_jump_taken_i_reg_16 => Operand_Select_I_n_80,
      trace_jump_taken_i_reg_17 => Operand_Select_I_n_81,
      trace_jump_taken_i_reg_18 => Operand_Select_I_n_82,
      trace_jump_taken_i_reg_19 => Operand_Select_I_n_83,
      trace_jump_taken_i_reg_2 => Operand_Select_I_n_41,
      trace_jump_taken_i_reg_20 => Operand_Select_I_n_84,
      trace_jump_taken_i_reg_21 => Operand_Select_I_n_85,
      trace_jump_taken_i_reg_22 => Operand_Select_I_n_86,
      trace_jump_taken_i_reg_23 => Operand_Select_I_n_87,
      trace_jump_taken_i_reg_24 => Operand_Select_I_n_88,
      trace_jump_taken_i_reg_25 => Operand_Select_I_n_89,
      trace_jump_taken_i_reg_26 => Operand_Select_I_n_90,
      trace_jump_taken_i_reg_27 => Operand_Select_I_n_91,
      trace_jump_taken_i_reg_28 => \^trace_jump_taken_i_reg\,
      trace_jump_taken_i_reg_3 => Operand_Select_I_n_43,
      trace_jump_taken_i_reg_4 => Operand_Select_I_n_45,
      trace_jump_taken_i_reg_5 => Operand_Select_I_n_47,
      trace_jump_taken_i_reg_6 => Operand_Select_I_n_49,
      trace_jump_taken_i_reg_7 => Operand_Select_I_n_51,
      trace_jump_taken_i_reg_8 => Operand_Select_I_n_53,
      trace_jump_taken_i_reg_9 => Operand_Select_I_n_55
    );
PC_Module_I: entity work.microblaze_arm_microblaze_0_5_PC_Module
     port map (
      Address(0 to 31) => \^address\(0 to 31),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      DI => DI,
      EX_Result => \^ex_result_1\,
      I3 => \OpSelect_Bits[0].Operand_Select_Bit_I/I3\,
      I3_0 => \OpSelect_Bits[24].Operand_Select_Bit_I/I3\,
      I3_1 => \OpSelect_Bits[26].Operand_Select_Bit_I/I3\,
      I3_2 => \OpSelect_Bits[28].Operand_Select_Bit_I/I3\,
      I3_3 => \OpSelect_Bits[29].Operand_Select_Bit_I/I3\,
      I3_4 => \OpSelect_Bits[30].Operand_Select_Bit_I/I3\,
      ICache_Enabled => \^icache_enabled\,
      IReady => IReady,
      Instr_Addr => Instr_Addr,
      \Instr_Addr[1]\ => \Instr_Addr[1]\,
      \Instr_Addr[2]\ => \Instr_Addr[2]\,
      \Instr_Addr[30]\(1 downto 0) => \^instr_addr[30]\(59 downto 58),
      \Instr_Addr[3]\ => \Instr_Addr[3]\,
      \Instr_Addr[4]\(25 downto 0) => \Instr_Addr[4]\(25 downto 0),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(29 downto 0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(29 downto 0),
      O => \^o\,
      OF_PipeRun => OF_PipeRun,
      PC_Write => PC_Write,
      Q(29 downto 0) => Q(29 downto 0),
      \Using_FPGA.Native\(2 downto 0) => \^trace_msr_reg_i_reg[11]\(2 downto 0),
      \Using_FPGA.Native_0\ => \^dcache_enabled\,
      \Using_FPGA.Native_1\(25 downto 0) => \^instr_addr[30]\(57 downto 32),
      \Using_FPGA.Native_2\ => \^data_addr[2]\,
      \Using_FPGA.Native_3\ => \^data_addr[1]\,
      \in\(1 downto 0) => \^in\(1 downto 0),
      jump => jump,
      mbar_decode_I_reg => mbar_decode_I_reg,
      opsel1_PC => opsel1_PC,
      sync_reset => sync_reset,
      \trace_pc_i_reg[0]\(31 downto 0) => \^trace_pc_i_reg[0]\(31 downto 0),
      valid_Req_reg => \^valid_req_reg_0\
    );
Register_File_I: entity work.microblaze_arm_microblaze_0_5_Register_File
     port map (
      Clk => Clk,
      Data_Write(0 to 31) => Data_Write(0 to 31),
      EX_Result(0 to 15) => \^ex_result\(0 to 15),
      EX_Result(16) => \^using_fpga.native_0\(15),
      EX_Result(17) => \^using_fpga.native_0\(14),
      EX_Result(18) => \^using_fpga.native_0\(13),
      EX_Result(19) => \^using_fpga.native_0\(12),
      EX_Result(20) => \^using_fpga.native_0\(11),
      EX_Result(21) => \^using_fpga.native_0\(10),
      EX_Result(22) => \^using_fpga.native_0\(9),
      EX_Result(23) => \^using_fpga.native_0\(8),
      EX_Result(24) => \^using_fpga.native_0\(7),
      EX_Result(25) => \^using_fpga.native_0\(6),
      EX_Result(26) => \^using_fpga.native_0\(5),
      EX_Result(27) => \^using_fpga.native_0\(4),
      EX_Result(28) => \^using_fpga.native_0\(3),
      EX_Result(29) => \^using_fpga.native_0\(2),
      EX_Result(30) => \^using_fpga.native_0\(1),
      EX_Result(31) => \^using_fpga.native_0\(0),
      Reg1_Data(0 to 31) => reg1_Data(0 to 31),
      Reg2_Data(15 downto 0) => Reg2_Data(15 downto 0),
      Reg_Write => Reg_Write,
      Write_Addr(0) => instr_ex(1),
      Write_Addr(1) => instr_ex(0),
      Write_Addr(2) => write_Addr(2),
      Write_Addr(3) => write_Addr(1),
      Write_Addr(4) => write_Addr(0),
      imm_Value(4) => imm_Value(0),
      imm_Value(3) => imm_Value(1),
      imm_Value(2) => imm_Value(2),
      imm_Value(1) => imm_Value(3),
      imm_Value(0) => imm_Value(4),
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      \^reg2_data\(15) => \^reg2_data\(0),
      \^reg2_data\(14) => \^reg2_data\(1),
      \^reg2_data\(13) => \^reg2_data\(2),
      \^reg2_data\(12) => \^reg2_data\(3),
      \^reg2_data\(11) => \^reg2_data\(4),
      \^reg2_data\(10) => \^reg2_data\(5),
      \^reg2_data\(9) => \^reg2_data\(6),
      \^reg2_data\(8) => \^reg2_data\(7),
      \^reg2_data\(7) => \^reg2_data\(8),
      \^reg2_data\(6) => \^reg2_data\(9),
      \^reg2_data\(5) => \^reg2_data\(10),
      \^reg2_data\(4) => \^reg2_data\(11),
      \^reg2_data\(3) => \^reg2_data\(12),
      \^reg2_data\(2) => \^reg2_data\(13),
      \^reg2_data\(1) => \^reg2_data\(14),
      \^reg2_data\(0) => \^reg2_data\(15)
    );
Result_Mux_I: entity work.microblaze_arm_microblaze_0_5_Result_Mux
     port map (
      Clk => Clk,
      D(1 downto 0) => D(4 downto 3),
      EX_Result(0 to 15) => \^ex_result\(0 to 15),
      EX_Result(16) => \^using_fpga.native_0\(15),
      EX_Result(17) => \^using_fpga.native_0\(14),
      EX_Result(18) => \^using_fpga.native_0\(13),
      EX_Result(19) => \^using_fpga.native_0\(12),
      EX_Result(20) => \^using_fpga.native_0\(11),
      EX_Result(21) => \^using_fpga.native_0\(10),
      EX_Result(22) => \^using_fpga.native_0\(9),
      EX_Result(23) => \^using_fpga.native_0\(8),
      EX_Result(24) => \^using_fpga.native_0\(7),
      EX_Result(25) => \^using_fpga.native_0\(6),
      EX_Result(26) => \^using_fpga.native_0\(5),
      EX_Result(27) => \^using_fpga.native_0\(4),
      EX_Result(28) => \^using_fpga.native_0\(3),
      EX_Result(29) => \^using_fpga.native_0\(2),
      EX_Result(30) => \^using_fpga.native_0\(1),
      EX_Result(31) => \^using_fpga.native_0\(0),
      ICache_Enabled => \^icache_enabled\,
      \LOCKSTEP_Out_reg[3007]\(31 downto 0) => \^instr_addr[30]\(31 downto 0),
      O => \^o\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_14\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_15\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_16\(2 downto 0) => \^trace_msr_reg_i_reg[11]\(2 downto 0),
      \Using_FPGA.Native_17\(4) => \^trace_pc_i_reg[0]\(7),
      \Using_FPGA.Native_17\(3) => \^trace_pc_i_reg[0]\(5),
      \Using_FPGA.Native_17\(2 downto 0) => \^trace_pc_i_reg[0]\(3 downto 1),
      \Using_FPGA.Native_18\ => \^dcache_enabled\,
      \Using_FPGA.Native_19\(25 downto 0) => \^instr_addr[30]\(57 downto 32),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_20\ => \^ex_result_1\,
      \Using_FPGA.Native_21\ => \^data_addr[2]\,
      \Using_FPGA.Native_22\ => \^data_addr[1]\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_11\,
      data_Read_Mask(1 downto 0) => data_Read_Mask(1 downto 0),
      \data_rd_reg_reg[24]\(4 downto 0) => \data_rd_reg_reg[24]\(4 downto 0),
      extend_Data_Read(0 to 31) => extend_Data_Read(0 to 31),
      \in\(1 downto 0) => \^in\(1 downto 0),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      reg2_Data(15) => \^reg2_data\(0),
      reg2_Data(14) => \^reg2_data\(1),
      reg2_Data(13) => \^reg2_data\(2),
      reg2_Data(12) => \^reg2_data\(3),
      reg2_Data(11) => \^reg2_data\(4),
      reg2_Data(10) => \^reg2_data\(5),
      reg2_Data(9) => \^reg2_data\(6),
      reg2_Data(8) => \^reg2_data\(7),
      reg2_Data(7) => \^reg2_data\(8),
      reg2_Data(6) => \^reg2_data\(9),
      reg2_Data(5) => \^reg2_data\(10),
      reg2_Data(4) => \^reg2_data\(11),
      reg2_Data(3) => \^reg2_data\(12),
      reg2_Data(2) => \^reg2_data\(13),
      reg2_Data(1) => \^reg2_data\(14),
      reg2_Data(0) => \^reg2_data\(15),
      register_write => register_write,
      res_Forward2 => res_Forward2,
      shift_Logic_Result(0 to 31) => shift_Logic_Result(0 to 31)
    );
Shift_Logic_Module_I: entity work.microblaze_arm_microblaze_0_5_Shift_Logic_Module
     port map (
      D(1 downto 0) => D(2 downto 1),
      EX_Op2 => \^ex_op2\,
      Op1_Logic => \^using_fpga.native\(0),
      Op2 => Operand_Select_I_n_6,
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Logic_Res => Shift_Logic_Res,
      Shift_Oper => Shift_Oper,
      Shifted => \^using_fpga.native\(2),
      \Using_FPGA.Native\ => Shift_Logic_Res31_out,
      \Using_FPGA.Native_0\ => Shift_Logic_Res30_out,
      \Using_FPGA.Native_1\ => Shift_Logic_Res29_out,
      \Using_FPGA.Native_10\ => Shift_Logic_Res19_out,
      \Using_FPGA.Native_11\ => Shift_Logic_Res18_out,
      \Using_FPGA.Native_12\ => Shift_Logic_Res17_out,
      \Using_FPGA.Native_13\ => Shift_Logic_Res15_out,
      \Using_FPGA.Native_14\ => Shift_Logic_Res14_out,
      \Using_FPGA.Native_15\ => Shift_Logic_Res13_out,
      \Using_FPGA.Native_16\ => Shift_Logic_Res12_out,
      \Using_FPGA.Native_17\ => Shift_Logic_Res11_out,
      \Using_FPGA.Native_18\ => Shift_Logic_Res10_out,
      \Using_FPGA.Native_19\ => Shift_Logic_Res9_out,
      \Using_FPGA.Native_2\ => Shift_Logic_Res28_out,
      \Using_FPGA.Native_20\ => Shift_Logic_Res8_out,
      \Using_FPGA.Native_21\ => Shift_Logic_Res7_out,
      \Using_FPGA.Native_22\ => Shift_Logic_Res6_out,
      \Using_FPGA.Native_23\ => Shift_Logic_Res5_out,
      \Using_FPGA.Native_24\ => Shift_Logic_Res4_out,
      \Using_FPGA.Native_25\ => Shift_Logic_Res3_out,
      \Using_FPGA.Native_26\ => Shift_Logic_Res2_out,
      \Using_FPGA.Native_27\ => Shift_Logic_Res1_out,
      \Using_FPGA.Native_28\ => Shift_Logic_Res0_out,
      \Using_FPGA.Native_29\ => Shift_Logic_Module_I_n_31,
      \Using_FPGA.Native_3\ => Shift_Logic_Res27_out,
      \Using_FPGA.Native_30\ => \^using_fpga.native\(1),
      \Using_FPGA.Native_31\ => \^add_output_dffs.m_axi_dp_awaddr_reg[0]\,
      \Using_FPGA.Native_32\ => \^using_fpga.native\(3),
      \Using_FPGA.Native_33\ => Operand_Select_I_n_9,
      \Using_FPGA.Native_34\ => \^using_fpga.native\(4),
      \Using_FPGA.Native_35\ => \^using_fpga.native\(5),
      \Using_FPGA.Native_36\ => \^using_fpga.native\(6),
      \Using_FPGA.Native_37\ => \^using_fpga.native\(7),
      \Using_FPGA.Native_38\ => \^using_fpga.native\(8),
      \Using_FPGA.Native_39\ => \^using_fpga.native\(9),
      \Using_FPGA.Native_4\ => Shift_Logic_Res26_out,
      \Using_FPGA.Native_40\ => \^using_fpga.native\(10),
      \Using_FPGA.Native_41\ => \^using_fpga.native\(11),
      \Using_FPGA.Native_42\ => \^using_fpga.native\(12),
      \Using_FPGA.Native_43\ => \^using_fpga.native\(13),
      \Using_FPGA.Native_44\ => Operand_Select_I_n_94,
      \Using_FPGA.Native_45\ => \^using_fpga.native\(14),
      \Using_FPGA.Native_46\ => Shifted,
      \Using_FPGA.Native_5\ => Shift_Logic_Res24_out,
      \Using_FPGA.Native_6\ => Shift_Logic_Res23_out,
      \Using_FPGA.Native_7\ => Shift_Logic_Res22_out,
      \Using_FPGA.Native_8\ => Shift_Logic_Res21_out,
      \Using_FPGA.Native_9\ => Shift_Logic_Res20_out,
      op1(16) => op1(1),
      op1(15) => op1(2),
      op1(14) => op1(3),
      op1(13) => op1(4),
      op1(12) => op1(5),
      op1(11) => op1(6),
      op1(10) => op1(7),
      op1(9) => op1(8),
      op1(8) => op1(9),
      op1(7) => op1(10),
      op1(6) => op1(11),
      op1(5) => op1(12),
      op1(4) => op1(13),
      op1(3) => op1(14),
      op1(2) => op1(15),
      op1(1) => op1(17),
      op1(0) => op1(18),
      op2_C(27) => op2_C(0),
      op2_C(26) => op2_C(1),
      op2_C(25) => op2_C(2),
      op2_C(24) => op2_C(3),
      op2_C(23) => op2_C(4),
      op2_C(22) => op2_C(5),
      op2_C(21) => op2_C(6),
      op2_C(20) => op2_C(7),
      op2_C(19) => op2_C(8),
      op2_C(18) => op2_C(9),
      op2_C(17) => op2_C(10),
      op2_C(16) => op2_C(11),
      op2_C(15) => op2_C(12),
      op2_C(14) => op2_C(13),
      op2_C(13) => op2_C(14),
      op2_C(12) => op2_C(15),
      op2_C(11) => op2_C(16),
      op2_C(10) => op2_C(17),
      op2_C(9) => op2_C(18),
      op2_C(8) => op2_C(19),
      op2_C(7) => op2_C(20),
      op2_C(6) => op2_C(21),
      op2_C(5) => op2_C(22),
      op2_C(4) => op2_C(23),
      op2_C(3) => op2_C(24),
      op2_C(2) => op2_C(25),
      op2_C(1) => op2_C(26),
      op2_C(0) => op2_C(27)
    );
Zero_Detect_I: entity work.microblaze_arm_microblaze_0_5_Zero_Detect
     port map (
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_zero => Reg_zero,
      \Using_FPGA.Native\ => Operand_Select_I_n_45,
      \Using_FPGA.Native_0\ => Operand_Select_I_n_5,
      \Using_FPGA.Native_1\ => Operand_Select_I_n_11,
      \Using_FPGA.Native_10\ => Operand_Select_I_n_53,
      \Using_FPGA.Native_11\ => Operand_Select_I_n_80,
      \Using_FPGA.Native_12\ => Operand_Select_I_n_74,
      \Using_FPGA.Native_13\ => Operand_Select_I_n_77,
      \Using_FPGA.Native_14\ => Operand_Select_I_n_76,
      \Using_FPGA.Native_15\ => Operand_Select_I_n_79,
      \Using_FPGA.Native_16\ => Operand_Select_I_n_78,
      \Using_FPGA.Native_17\ => Operand_Select_I_n_86,
      \Using_FPGA.Native_18\ => Operand_Select_I_n_81,
      \Using_FPGA.Native_19\ => Operand_Select_I_n_83,
      \Using_FPGA.Native_2\ => Operand_Select_I_n_8,
      \Using_FPGA.Native_20\ => Operand_Select_I_n_82,
      \Using_FPGA.Native_21\ => Operand_Select_I_n_85,
      \Using_FPGA.Native_22\ => Operand_Select_I_n_84,
      \Using_FPGA.Native_23\ => \^trace_jump_taken_i_reg\,
      \Using_FPGA.Native_24\ => Operand_Select_I_n_87,
      \Using_FPGA.Native_25\ => Operand_Select_I_n_89,
      \Using_FPGA.Native_26\ => Operand_Select_I_n_88,
      \Using_FPGA.Native_27\ => Operand_Select_I_n_91,
      \Using_FPGA.Native_28\ => Operand_Select_I_n_90,
      \Using_FPGA.Native_3\ => Operand_Select_I_n_43,
      \Using_FPGA.Native_4\ => Operand_Select_I_n_41,
      \Using_FPGA.Native_5\ => Operand_Select_I_n_73,
      \Using_FPGA.Native_6\ => Operand_Select_I_n_47,
      \Using_FPGA.Native_7\ => Operand_Select_I_n_51,
      \Using_FPGA.Native_8\ => Operand_Select_I_n_49,
      \Using_FPGA.Native_9\ => Operand_Select_I_n_55,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      reg_Test_Equal_N => reg_Test_Equal_N
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_Icache is
  port (
    icache_ready : out STD_LOGIC;
    \M_AXI_IC_ARADDR[31]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    valid_Req : out STD_LOGIC;
    icache_read_idle : out STD_LOGIC;
    \instr_EX_i_reg[31]\ : out STD_LOGIC;
    Unsigned_Op_reg : out STD_LOGIC;
    \instr_EX_i_reg[29]\ : out STD_LOGIC;
    \instr_EX_i_reg[28]\ : out STD_LOGIC;
    \instr_EX_i_reg[27]\ : out STD_LOGIC;
    \instr_EX_i_reg[26]\ : out STD_LOGIC;
    \instr_EX_i_reg[25]\ : out STD_LOGIC;
    \instr_EX_i_reg[24]\ : out STD_LOGIC;
    \instr_EX_i_reg[23]\ : out STD_LOGIC;
    \instr_EX_i_reg[22]\ : out STD_LOGIC;
    \instr_EX_i_reg[21]\ : out STD_LOGIC;
    \instr_EX_i_reg[20]\ : out STD_LOGIC;
    \instr_EX_i_reg[19]\ : out STD_LOGIC;
    \instr_EX_i_reg[18]\ : out STD_LOGIC;
    \instr_EX_i_reg[17]\ : out STD_LOGIC;
    \instr_EX_i_reg[16]\ : out STD_LOGIC;
    \instr_EX_i_reg[15]\ : out STD_LOGIC;
    \instr_EX_i_reg[14]\ : out STD_LOGIC;
    \instr_EX_i_reg[13]\ : out STD_LOGIC;
    \instr_EX_i_reg[12]\ : out STD_LOGIC;
    \instr_EX_i_reg[11]\ : out STD_LOGIC;
    \write_Addr_I_reg[4]\ : out STD_LOGIC;
    \write_Addr_I_reg[3]\ : out STD_LOGIC;
    \write_Addr_I_reg[2]\ : out STD_LOGIC;
    \instr_EX_i_reg[7]\ : out STD_LOGIC;
    \instr_EX_i_reg[6]\ : out STD_LOGIC;
    \instr_EX_i_reg[5]\ : out STD_LOGIC;
    \instr_EX_i_reg[4]\ : out STD_LOGIC;
    \instr_EX_i_reg[3]\ : out STD_LOGIC;
    \instr_EX_i_reg[2]\ : out STD_LOGIC;
    \instr_EX_i_reg[1]\ : out STD_LOGIC;
    \instr_EX_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    sync_reset : in STD_LOGIC;
    mbar_decode_I_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    Write_ICache_I : in STD_LOGIC;
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    IReady : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_Icache : entity is "Icache";
end microblaze_arm_microblaze_0_5_Icache;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_Icache is
  signal A : STD_LOGIC_VECTOR ( 0 to 14 );
  signal ADDRB : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \A__0\ : STD_LOGIC;
  signal B : STD_LOGIC_VECTOR ( 1 to 15 );
  signal Cache_Interface_I1_n_34 : STD_LOGIC;
  signal Cache_Interface_I1_n_39 : STD_LOGIC;
  signal Cache_Interface_I1_n_62 : STD_LOGIC;
  signal Cache_Interface_I1_n_63 : STD_LOGIC;
  signal Cache_Interface_I1_n_64 : STD_LOGIC;
  signal Cache_Interface_I1_n_65 : STD_LOGIC;
  signal Cache_Interface_I1_n_66 : STD_LOGIC;
  signal Cache_Interface_I1_n_67 : STD_LOGIC;
  signal ENB1_out : STD_LOGIC;
  signal \FSM_sequential_cache_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \^m_axi_ic_araddr[31]\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal Read_Req : STD_LOGIC;
  signal S : STD_LOGIC;
  signal Tag_RAM_Module_n_15 : STD_LOGIC;
  signal Trace_ICache_Hit0 : STD_LOGIC;
  signal \Use_XX_Accesses.xx_wait_for_data_reg_n_0\ : STD_LOGIC;
  signal \Using_FPGA_FSL_1.tag_hit_comparator_n_4\ : STD_LOGIC;
  signal \Using_XX_Access_Part2.carry_or_I1_n_1\ : STD_LOGIC;
  signal addr_Tag_Bits : STD_LOGIC_VECTOR ( 0 to 14 );
  signal addr_Tag_Bits_next : STD_LOGIC_VECTOR ( 0 to 14 );
  signal cache_req_raw : STD_LOGIC;
  signal \cache_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \cache_state__0\ : signal is "yes";
  signal cacheline_cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal icache_miss_hold : STD_LOGIC;
  signal \^icache_ready\ : STD_LOGIC;
  signal incoming_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal new_data_addr : STD_LOGIC_VECTOR ( 0 to 10 );
  signal \new_data_low_addr1__0\ : STD_LOGIC;
  signal new_tag_bits : STD_LOGIC_VECTOR ( 15 to 15 );
  signal new_tag_bits0_out : STD_LOGIC_VECTOR ( 0 to 3 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal read_data_stall : STD_LOGIC;
  signal read_stream_valid : STD_LOGIC;
  signal read_stream_valid_reg_n_0 : STD_LOGIC;
  signal read_victim_valid : STD_LOGIC;
  signal read_victim_valid_reg_n_0 : STD_LOGIC;
  signal \req_Addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[27]\ : STD_LOGIC;
  signal tag_ok_without_parity : STD_LOGIC;
  signal update_idle : STD_LOGIC;
  signal valid_Bits : STD_LOGIC_VECTOR ( 0 to 3 );
  signal valid_Bits_1 : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^valid_req\ : STD_LOGIC;
  signal valid_Req_XX_reg_n_0 : STD_LOGIC;
  signal valid_addr_strobe_q : STD_LOGIC;
  signal valid_req_1st : STD_LOGIC;
  signal word_is_valid : STD_LOGIC;
  signal xx_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal xx_wait_for_data_postponed : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cache_state_reg[0]\ : label is "victim_wait_on_idle:011,handle_victim_hit:100,read_from_stream:010,stream_wait_on_idle:001,idle:000,dvm_sync_msg_done:1001,wait_for_wic_to_update_cache:0111,wait_for_dvm_msg_done:1000,wait_for_dvm_msg_granted:0110,wait_for_dvm_msg_started:0101";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_cache_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cache_state_reg[1]\ : label is "victim_wait_on_idle:011,handle_victim_hit:100,read_from_stream:010,stream_wait_on_idle:001,idle:000,dvm_sync_msg_done:1001,wait_for_wic_to_update_cache:0111,wait_for_dvm_msg_done:1000,wait_for_dvm_msg_granted:0110,wait_for_dvm_msg_started:0101";
  attribute KEEP of \FSM_sequential_cache_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cache_state_reg[2]\ : label is "victim_wait_on_idle:011,handle_victim_hit:100,read_from_stream:010,stream_wait_on_idle:001,idle:000,dvm_sync_msg_done:1001,wait_for_wic_to_update_cache:0111,wait_for_dvm_msg_done:1000,wait_for_dvm_msg_granted:0110,wait_for_dvm_msg_started:0101";
  attribute KEEP of \FSM_sequential_cache_state_reg[2]\ : label is "yes";
begin
  \M_AXI_IC_ARADDR[31]\(37 downto 0) <= \^m_axi_ic_araddr[31]\(37 downto 0);
  Q(29 downto 0) <= \^q\(29 downto 0);
  \^lopt_3\ <= lopt_1;
  \^lopt_4\ <= lopt_2;
  \^lopt_6\ <= lopt_4;
  \^lopt_7\ <= lopt_5;
  \^lopt_9\ <= lopt_7;
  icache_ready <= \^icache_ready\;
  lopt <= \^lopt_2\;
  lopt_10 <= lopt_8;
  lopt_3 <= \^lopt_5\;
  lopt_6 <= \^lopt_8\;
  lopt_9 <= lopt_11;
  valid_Req <= \^valid_req\;
Cache_Interface_I1: entity work.microblaze_arm_microblaze_0_5_Cache_Interface
     port map (
      ADDRBWRADDR(8) => ADDRB(0),
      ADDRBWRADDR(7) => ADDRB(1),
      ADDRBWRADDR(6) => ADDRB(2),
      ADDRBWRADDR(5) => ADDRB(3),
      ADDRBWRADDR(4) => ADDRB(4),
      ADDRBWRADDR(3) => ADDRB(5),
      ADDRBWRADDR(2) => ADDRB(6),
      ADDRBWRADDR(1) => ADDRB(7),
      ADDRBWRADDR(0) => ADDRB(8),
      Carry_IN => \^valid_req\,
      Carry_OUT => tag_ok_without_parity,
      Clk => Clk,
      D(3) => valid_Bits(0),
      D(2) => valid_Bits(1),
      D(1) => valid_Bits(2),
      D(0) => valid_Bits(3),
      DIBDI(3) => new_tag_bits0_out(0),
      DIBDI(2) => new_tag_bits0_out(1),
      DIBDI(1) => new_tag_bits0_out(2),
      DIBDI(0) => new_tag_bits0_out(3),
      E(0) => p_20_out,
      ENB1_out => ENB1_out,
      \FSM_sequential_cache_state_reg[0]\ => Cache_Interface_I1_n_65,
      \FSM_sequential_cache_state_reg[1]\ => Cache_Interface_I1_n_64,
      \FSM_sequential_cache_state_reg[2]\ => Cache_Interface_I1_n_63,
      \FSM_sequential_cache_state_reg[2]_0\ => \FSM_sequential_cache_state[0]_i_2_n_0\,
      \M_AXI_IC_ARADDR[31]\(33 downto 0) => \^m_axi_ic_araddr[31]\(37 downto 4),
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      Q(29) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[0]\,
      Q(28) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[1]\,
      Q(27) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[2]\,
      Q(26) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[3]\,
      Q(25) => B(1),
      Q(24) => B(2),
      Q(23) => B(3),
      Q(22) => B(4),
      Q(21) => B(5),
      Q(20) => B(6),
      Q(19) => B(7),
      Q(18) => B(8),
      Q(17) => B(9),
      Q(16) => B(10),
      Q(15) => B(11),
      Q(14) => B(12),
      Q(13) => B(13),
      Q(12) => B(14),
      Q(11) => B(15),
      Q(10) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[19]\,
      Q(9) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[20]\,
      Q(8) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[21]\,
      Q(7) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[22]\,
      Q(6) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[23]\,
      Q(5) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[24]\,
      Q(4) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[25]\,
      Q(3) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[26]\,
      Q(2) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[27]\,
      Q(1 downto 0) => p_0_in(1 downto 0),
      Read_Req => Read_Req,
      \Use_Async_Reset.sync_reset_reg\ => \Using_FPGA_FSL_1.tag_hit_comparator_n_4\,
      \Use_XX_Accesses.xx_wait_for_data_postponed_reg\ => Cache_Interface_I1_n_62,
      \Use_XX_Accesses.xx_wait_for_data_reg\ => Cache_Interface_I1_n_34,
      \Use_XX_Accesses.xx_wait_for_data_reg_0\ => \Use_XX_Accesses.xx_wait_for_data_reg_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_0\(8 downto 0) => \Using_FPGA.Native_1\(8 downto 0),
      Write_ICache_I => Write_ICache_I,
      cache_req_raw => cache_req_raw,
      cacheline_cnt(0 to 1) => cacheline_cnt(0 to 1),
      \cacheline_cnt_reg[0]\ => Cache_Interface_I1_n_66,
      \cacheline_cnt_reg[1]\ => Cache_Interface_I1_n_67,
      ex_Valid => ex_Valid,
      icache_miss_hold => icache_miss_hold,
      icache_miss_hold_reg => Cache_Interface_I1_n_39,
      icache_read_idle => icache_read_idle,
      in0(2 downto 0) => \cache_state__0\(2 downto 0),
      new_data_addr(1) => new_data_addr(9),
      new_data_addr(0) => new_data_addr(10),
      \new_data_low_addr1__0\ => \new_data_low_addr1__0\,
      \new_tag_addr_reg[0]\(8) => new_data_addr(0),
      \new_tag_addr_reg[0]\(7) => new_data_addr(1),
      \new_tag_addr_reg[0]\(6) => new_data_addr(2),
      \new_tag_addr_reg[0]\(5) => new_data_addr(3),
      \new_tag_addr_reg[0]\(4) => new_data_addr(4),
      \new_tag_addr_reg[0]\(3) => new_data_addr(5),
      \new_tag_addr_reg[0]\(2) => new_data_addr(6),
      \new_tag_addr_reg[0]\(1) => new_data_addr(7),
      \new_tag_addr_reg[0]\(0) => new_data_addr(8),
      new_tag_bits(0) => new_tag_bits(15),
      \out\(2 downto 0) => \cache_state__0\(2 downto 0),
      read_data_stall => read_data_stall,
      read_stream_valid => read_stream_valid,
      read_stream_valid_reg => read_stream_valid_reg_n_0,
      read_victim_valid => read_victim_valid,
      read_victim_valid_reg => read_victim_valid_reg_n_0,
      sync_reset => sync_reset,
      update_idle => update_idle,
      \valid_Bits_1_reg[0]\(3) => valid_Bits_1(0),
      \valid_Bits_1_reg[0]\(2) => valid_Bits_1(1),
      \valid_Bits_1_reg[0]\(1) => valid_Bits_1(2),
      \valid_Bits_1_reg[0]\(0) => valid_Bits_1(3),
      valid_Req_XX_reg => valid_Req_XX_reg_n_0,
      valid_addr_strobe_q => valid_addr_strobe_q,
      xx_wait_for_data_postponed => xx_wait_for_data_postponed
    );
Data_RAM_Module: entity work.\microblaze_arm_microblaze_0_5_RAM_Module__parameterized1\
     port map (
      ADDRB(0 to 10) => new_data_addr(0 to 10),
      \A__0\ => \A__0\,
      Clk => Clk,
      D(31) => incoming_data(0),
      D(30) => incoming_data(1),
      D(29) => incoming_data(2),
      D(28) => incoming_data(3),
      D(27) => incoming_data(4),
      D(26) => incoming_data(5),
      D(25) => incoming_data(6),
      D(24) => incoming_data(7),
      D(23) => incoming_data(8),
      D(22) => incoming_data(9),
      D(21) => incoming_data(10),
      D(20) => incoming_data(11),
      D(19) => incoming_data(12),
      D(18) => incoming_data(13),
      D(17) => incoming_data(14),
      D(16) => incoming_data(15),
      D(15) => incoming_data(16),
      D(14) => incoming_data(17),
      D(13) => incoming_data(18),
      D(12) => incoming_data(19),
      D(11) => incoming_data(20),
      D(10) => incoming_data(21),
      D(9) => incoming_data(22),
      D(8) => incoming_data(23),
      D(7) => incoming_data(24),
      D(6) => incoming_data(25),
      D(5) => incoming_data(26),
      D(4) => incoming_data(27),
      D(3) => incoming_data(28),
      D(2) => incoming_data(29),
      D(1) => incoming_data(30),
      D(0) => incoming_data(31),
      E(0) => new_tag_bits(15),
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(0),
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\(10 downto 0) => D(10 downto 0),
      Q(31) => xx_data(0),
      Q(30) => xx_data(1),
      Q(29) => xx_data(2),
      Q(28) => xx_data(3),
      Q(27) => xx_data(4),
      Q(26) => xx_data(5),
      Q(25) => xx_data(6),
      Q(24) => xx_data(7),
      Q(23) => xx_data(8),
      Q(22) => xx_data(9),
      Q(21) => xx_data(10),
      Q(20) => xx_data(11),
      Q(19) => xx_data(12),
      Q(18) => xx_data(13),
      Q(17) => xx_data(14),
      Q(16) => xx_data(15),
      Q(15) => xx_data(16),
      Q(14) => xx_data(17),
      Q(13) => xx_data(18),
      Q(12) => xx_data(19),
      Q(11) => xx_data(20),
      Q(10) => xx_data(21),
      Q(9) => xx_data(22),
      Q(8) => xx_data(23),
      Q(7) => xx_data(24),
      Q(6) => xx_data(25),
      Q(5) => xx_data(26),
      Q(4) => xx_data(27),
      Q(3) => xx_data(28),
      Q(2) => xx_data(29),
      Q(1) => xx_data(30),
      Q(0) => xx_data(31),
      Unsigned_Op_reg => Unsigned_Op_reg,
      \instr_EX_i_reg[0]\ => \instr_EX_i_reg[0]\,
      \instr_EX_i_reg[11]\ => \instr_EX_i_reg[11]\,
      \instr_EX_i_reg[12]\ => \instr_EX_i_reg[12]\,
      \instr_EX_i_reg[13]\ => \instr_EX_i_reg[13]\,
      \instr_EX_i_reg[14]\ => \instr_EX_i_reg[14]\,
      \instr_EX_i_reg[15]\ => \instr_EX_i_reg[15]\,
      \instr_EX_i_reg[16]\ => \instr_EX_i_reg[16]\,
      \instr_EX_i_reg[17]\ => \instr_EX_i_reg[17]\,
      \instr_EX_i_reg[18]\ => \instr_EX_i_reg[18]\,
      \instr_EX_i_reg[19]\ => \instr_EX_i_reg[19]\,
      \instr_EX_i_reg[1]\ => \instr_EX_i_reg[1]\,
      \instr_EX_i_reg[20]\ => \instr_EX_i_reg[20]\,
      \instr_EX_i_reg[21]\ => \instr_EX_i_reg[21]\,
      \instr_EX_i_reg[22]\ => \instr_EX_i_reg[22]\,
      \instr_EX_i_reg[23]\ => \instr_EX_i_reg[23]\,
      \instr_EX_i_reg[24]\ => \instr_EX_i_reg[24]\,
      \instr_EX_i_reg[25]\ => \instr_EX_i_reg[25]\,
      \instr_EX_i_reg[26]\ => \instr_EX_i_reg[26]\,
      \instr_EX_i_reg[27]\ => \instr_EX_i_reg[27]\,
      \instr_EX_i_reg[28]\ => \instr_EX_i_reg[28]\,
      \instr_EX_i_reg[29]\ => \instr_EX_i_reg[29]\,
      \instr_EX_i_reg[2]\ => \instr_EX_i_reg[2]\,
      \instr_EX_i_reg[31]\ => \instr_EX_i_reg[31]\,
      \instr_EX_i_reg[3]\ => \instr_EX_i_reg[3]\,
      \instr_EX_i_reg[4]\ => \instr_EX_i_reg[4]\,
      \instr_EX_i_reg[5]\ => \instr_EX_i_reg[5]\,
      \instr_EX_i_reg[6]\ => \instr_EX_i_reg[6]\,
      \instr_EX_i_reg[7]\ => \instr_EX_i_reg[7]\,
      read_stream_valid_reg => read_stream_valid_reg_n_0,
      read_victim_valid_reg => read_victim_valid_reg_n_0,
      \write_Addr_I_reg[2]\ => \write_Addr_I_reg[2]\,
      \write_Addr_I_reg[3]\ => \write_Addr_I_reg[3]\,
      \write_Addr_I_reg[4]\ => \write_Addr_I_reg[4]\
    );
\FSM_sequential_cache_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cache_state__0\(2),
      I1 => \cache_state__0\(0),
      O => \FSM_sequential_cache_state[0]_i_2_n_0\
    );
\FSM_sequential_cache_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_65,
      Q => \cache_state__0\(0),
      R => sync_reset
    );
\FSM_sequential_cache_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_64,
      Q => \cache_state__0\(1),
      R => sync_reset
    );
\FSM_sequential_cache_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_63,
      Q => \cache_state__0\(2),
      R => sync_reset
    );
M_AXI_IC_RREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_data_stall,
      O => \^m_axi_ic_araddr[31]\(3)
    );
\Not_Using_TLBS.instr_Addr_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(29),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[0]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(19),
      Q => B(7),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(18),
      Q => B(8),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(17),
      Q => B(9),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(16),
      Q => B(10),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(15),
      Q => B(11),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(14),
      Q => B(12),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(13),
      Q => B(13),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(12),
      Q => B(14),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(11),
      Q => B(15),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(10),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[19]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(28),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[1]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(9),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[20]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(8),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[21]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(7),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[22]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(6),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[23]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(5),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[24]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(4),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[25]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(3),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[26]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(2),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[27]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(1),
      Q => p_0_in(1),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(0),
      Q => p_0_in(0),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(27),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[2]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(26),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[3]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(25),
      Q => B(1),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(24),
      Q => B(2),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(23),
      Q => B(3),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(22),
      Q => B(4),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(21),
      Q => B(5),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(20),
      Q => B(6),
      R => sync_reset
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(29),
      Q => \^q\(29),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(19),
      Q => \^q\(19),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(18),
      Q => \^q\(18),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(17),
      Q => \^q\(17),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(16),
      Q => \^q\(16),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(15),
      Q => \^q\(15),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(14),
      Q => \^q\(14),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(13),
      Q => \^q\(13),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(12),
      Q => \^q\(12),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(11),
      Q => \^q\(11),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(10),
      Q => \^q\(10),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(28),
      Q => \^q\(28),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(9),
      Q => \^q\(9),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(8),
      Q => \^q\(8),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(7),
      Q => \^q\(7),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(6),
      Q => \^q\(6),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(5),
      Q => \^q\(5),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(4),
      Q => \^q\(4),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(3),
      Q => \^q\(3),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(2),
      Q => \^q\(2),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(1),
      Q => \^q\(1),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(0),
      Q => \^q\(0),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(27),
      Q => \^q\(27),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(26),
      Q => \^q\(26),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(25),
      Q => \^q\(25),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(24),
      Q => \^q\(24),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(23),
      Q => \^q\(23),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(22),
      Q => \^q\(22),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(21),
      Q => \^q\(21),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mbar_decode_I_reg(0),
      D => \Using_FPGA.Native_3\(20),
      Q => \^q\(20),
      R => '0'
    );
Tag_RAM_Module: entity work.microblaze_arm_microblaze_0_5_RAM_Module
     port map (
      ADDRBWRADDR(8) => ADDRB(0),
      ADDRBWRADDR(7) => ADDRB(1),
      ADDRBWRADDR(6) => ADDRB(2),
      ADDRBWRADDR(5) => ADDRB(3),
      ADDRBWRADDR(4) => ADDRB(4),
      ADDRBWRADDR(3) => ADDRB(5),
      ADDRBWRADDR(2) => ADDRB(6),
      ADDRBWRADDR(1) => ADDRB(7),
      ADDRBWRADDR(0) => ADDRB(8),
      Clk => Clk,
      D(8 downto 0) => D(10 downto 2),
      DIBDI(19) => new_tag_bits0_out(0),
      DIBDI(18) => new_tag_bits0_out(1),
      DIBDI(17) => new_tag_bits0_out(2),
      DIBDI(16) => new_tag_bits0_out(3),
      DIBDI(15) => new_tag_bits(15),
      DIBDI(14) => addr_Tag_Bits(0),
      DIBDI(13) => addr_Tag_Bits(1),
      DIBDI(12) => addr_Tag_Bits(2),
      DIBDI(11) => addr_Tag_Bits(3),
      DIBDI(10) => addr_Tag_Bits(4),
      DIBDI(9) => addr_Tag_Bits(5),
      DIBDI(8) => addr_Tag_Bits(6),
      DIBDI(7) => addr_Tag_Bits(7),
      DIBDI(6) => addr_Tag_Bits(8),
      DIBDI(5) => addr_Tag_Bits(9),
      DIBDI(4) => addr_Tag_Bits(10),
      DIBDI(3) => addr_Tag_Bits(11),
      DIBDI(2) => addr_Tag_Bits(12),
      DIBDI(1) => addr_Tag_Bits(13),
      DIBDI(0) => addr_Tag_Bits(14),
      DOADO(14) => A(0),
      DOADO(13) => A(1),
      DOADO(12) => A(2),
      DOADO(11) => A(3),
      DOADO(10) => A(4),
      DOADO(9) => A(5),
      DOADO(8) => A(6),
      DOADO(7) => A(7),
      DOADO(6) => A(8),
      DOADO(5) => A(9),
      DOADO(4) => A(10),
      DOADO(3) => A(11),
      DOADO(2) => A(12),
      DOADO(1) => A(13),
      DOADO(0) => A(14),
      ENB1_out => ENB1_out,
      \Not_Using_TLBS.instr_Addr_1_reg[18]\(0) => B(15),
      Q(1 downto 0) => \^q\(1 downto 0),
      S => S,
      Trace_ICache_Rdy_reg => Tag_RAM_Module_n_15
    );
Trace_ICache_Hit_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Trace_ICache_Hit0,
      Q => \^m_axi_ic_araddr[31]\(1),
      R => sync_reset
    );
Trace_ICache_Rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^icache_ready\,
      Q => \^m_axi_ic_araddr[31]\(0),
      R => sync_reset
    );
Trace_ICache_Req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^valid_req\,
      I1 => valid_addr_strobe_q,
      O => valid_req_1st
    );
Trace_ICache_Req_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => valid_req_1st,
      Q => \^m_axi_ic_araddr[31]\(2),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(0),
      Q => xx_data(0),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(10),
      Q => xx_data(10),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(11),
      Q => xx_data(11),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(12),
      Q => xx_data(12),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(13),
      Q => xx_data(13),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(14),
      Q => xx_data(14),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(15),
      Q => xx_data(15),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(16),
      Q => xx_data(16),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(17),
      Q => xx_data(17),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(18),
      Q => xx_data(18),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(19),
      Q => xx_data(19),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(1),
      Q => xx_data(1),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(20),
      Q => xx_data(20),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(21),
      Q => xx_data(21),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(22),
      Q => xx_data(22),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(23),
      Q => xx_data(23),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(24),
      Q => xx_data(24),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(25),
      Q => xx_data(25),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(26),
      Q => xx_data(26),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(27),
      Q => xx_data(27),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(28),
      Q => xx_data(28),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(29),
      Q => xx_data(29),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(2),
      Q => xx_data(2),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(30),
      Q => xx_data(30),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(31),
      Q => xx_data(31),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(3),
      Q => xx_data(3),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(4),
      Q => xx_data(4),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(5),
      Q => xx_data(5),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(6),
      Q => xx_data(6),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(7),
      Q => xx_data(7),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(8),
      Q => xx_data(8),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(9),
      Q => xx_data(9),
      R => sync_reset
    );
\Use_XX_Accesses.xx_valid_data_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_20_out,
      Q => \A__0\,
      R => sync_reset
    );
\Use_XX_Accesses.xx_wait_for_data_postponed_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_62,
      Q => xx_wait_for_data_postponed,
      R => sync_reset
    );
\Use_XX_Accesses.xx_wait_for_data_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_34,
      Q => \Use_XX_Accesses.xx_wait_for_data_reg_n_0\,
      R => '0'
    );
\Using_FPGA_FSL_1.tag_hit_comparator\: entity work.microblaze_arm_microblaze_0_5_comparator
     port map (
      Carry_IN => \^valid_req\,
      Carry_OUT => tag_ok_without_parity,
      DOADO(14) => A(0),
      DOADO(13) => A(1),
      DOADO(12) => A(2),
      DOADO(11) => A(3),
      DOADO(10) => A(4),
      DOADO(9) => A(5),
      DOADO(8) => A(6),
      DOADO(7) => A(7),
      DOADO(6) => A(8),
      DOADO(5) => A(9),
      DOADO(4) => A(10),
      DOADO(3) => A(11),
      DOADO(2) => A(12),
      DOADO(1) => A(13),
      DOADO(0) => A(14),
      E(0) => cache_req_raw,
      Q(13) => B(1),
      Q(12) => B(2),
      Q(11) => B(3),
      Q(10) => B(4),
      Q(9) => B(5),
      Q(8) => B(6),
      Q(7) => B(7),
      Q(6) => B(8),
      Q(5) => B(9),
      Q(4) => B(10),
      Q(3) => B(11),
      Q(2) => B(12),
      Q(1) => B(13),
      Q(0) => B(14),
      Read_Req => Read_Req,
      S => S,
      Trace_ICache_Hit0 => Trace_ICache_Hit0,
      \Using_AXI.M_AXI_ARBURST_reg[1]\ => \Using_FPGA_FSL_1.tag_hit_comparator_n_4\,
      \Using_AXI.M_AXI_ARBURST_reg[1]_0\(0) => \^m_axi_ic_araddr[31]\(6),
      \cacheline_cnt_reg[1]\(0) => update_idle,
      icache_miss_hold => icache_miss_hold,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => Tag_RAM_Module_n_15,
      read_stream_valid_reg => read_stream_valid_reg_n_0,
      read_victim_valid_reg => read_victim_valid_reg_n_0,
      sync_reset => sync_reset,
      valid_Req_XX_reg => valid_Req_XX_reg_n_0,
      valid_addr_strobe_q => valid_addr_strobe_q
    );
\Using_XX_Access_Part2.carry_or_I1\: entity work.microblaze_arm_microblaze_0_5_carry_or_2
     port map (
      \A__0\ => \A__0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      icache_ready => \^icache_ready\,
      lopt => \^lopt_2\,
      lopt_1 => \^lopt_3\,
      lopt_2 => \^lopt_4\,
      lopt_3 => \^lopt_5\,
      lopt_4 => \^lopt_6\,
      lopt_5 => \^lopt_7\,
      lopt_6 => \^lopt_8\,
      lopt_7 => \^lopt_9\,
      lopt_8 => lopt_10,
      lopt_9 => lopt_11,
      mbar_decode_I_reg(0) => mbar_decode_I_reg(0),
      sync_reset => sync_reset,
      valid_Req_XX_reg => \Using_XX_Access_Part2.carry_or_I1_n_1\,
      valid_Req_XX_reg_0 => valid_Req_XX_reg_n_0,
      word_is_valid => word_is_valid
    );
\addr_Tag_Bits_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(0),
      Q => addr_Tag_Bits(0),
      R => '0'
    );
\addr_Tag_Bits_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(10),
      Q => addr_Tag_Bits(10),
      R => '0'
    );
\addr_Tag_Bits_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(11),
      Q => addr_Tag_Bits(11),
      R => '0'
    );
\addr_Tag_Bits_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(12),
      Q => addr_Tag_Bits(12),
      R => '0'
    );
\addr_Tag_Bits_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(13),
      Q => addr_Tag_Bits(13),
      R => '0'
    );
\addr_Tag_Bits_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(14),
      Q => addr_Tag_Bits(14),
      R => '0'
    );
\addr_Tag_Bits_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(1),
      Q => addr_Tag_Bits(1),
      R => '0'
    );
\addr_Tag_Bits_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(2),
      Q => addr_Tag_Bits(2),
      R => '0'
    );
\addr_Tag_Bits_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(3),
      Q => addr_Tag_Bits(3),
      R => '0'
    );
\addr_Tag_Bits_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(4),
      Q => addr_Tag_Bits(4),
      R => '0'
    );
\addr_Tag_Bits_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(5),
      Q => addr_Tag_Bits(5),
      R => '0'
    );
\addr_Tag_Bits_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(6),
      Q => addr_Tag_Bits(6),
      R => '0'
    );
\addr_Tag_Bits_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(7),
      Q => addr_Tag_Bits(7),
      R => '0'
    );
\addr_Tag_Bits_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(8),
      Q => addr_Tag_Bits(8),
      R => '0'
    );
\addr_Tag_Bits_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(9),
      Q => addr_Tag_Bits(9),
      R => '0'
    );
cache_valid_bit_detect_I1: entity work.microblaze_arm_microblaze_0_5_cache_valid_bit_detect
     port map (
      Carry_OUT => tag_ok_without_parity,
      \Using_FPGA.Native\ => Tag_RAM_Module_n_15,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      word_is_valid => word_is_valid
    );
\cacheline_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_66,
      Q => cacheline_cnt(0),
      R => sync_reset
    );
\cacheline_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_67,
      Q => cacheline_cnt(1),
      R => sync_reset
    );
icache_miss_hold_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_stream_valid_reg_n_0,
      I1 => read_victim_valid_reg_n_0,
      O => \new_data_low_addr1__0\
    );
icache_miss_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_39,
      Q => icache_miss_hold,
      R => '0'
    );
\new_tag_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[19]\,
      Q => new_data_addr(0),
      R => '0'
    );
\new_tag_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[20]\,
      Q => new_data_addr(1),
      R => '0'
    );
\new_tag_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[21]\,
      Q => new_data_addr(2),
      R => '0'
    );
\new_tag_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[22]\,
      Q => new_data_addr(3),
      R => '0'
    );
\new_tag_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[23]\,
      Q => new_data_addr(4),
      R => '0'
    );
\new_tag_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[24]\,
      Q => new_data_addr(5),
      R => '0'
    );
\new_tag_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[25]\,
      Q => new_data_addr(6),
      R => '0'
    );
\new_tag_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[26]\,
      Q => new_data_addr(7),
      R => '0'
    );
\new_tag_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[27]\,
      Q => new_data_addr(8),
      R => '0'
    );
read_data_stall_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_victim_valid_reg_n_0,
      Q => read_data_stall,
      R => sync_reset
    );
read_stream_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_stream_valid,
      Q => read_stream_valid_reg_n_0,
      R => sync_reset
    );
read_victim_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_victim_valid,
      Q => read_victim_valid_reg_n_0,
      R => sync_reset
    );
\req_Addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(7),
      Q => addr_Tag_Bits_next(6),
      R => sync_reset
    );
\req_Addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(8),
      Q => addr_Tag_Bits_next(7),
      R => sync_reset
    );
\req_Addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(9),
      Q => addr_Tag_Bits_next(8),
      R => sync_reset
    );
\req_Addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(10),
      Q => addr_Tag_Bits_next(9),
      R => sync_reset
    );
\req_Addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(11),
      Q => addr_Tag_Bits_next(10),
      R => sync_reset
    );
\req_Addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(12),
      Q => addr_Tag_Bits_next(11),
      R => sync_reset
    );
\req_Addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(13),
      Q => addr_Tag_Bits_next(12),
      R => sync_reset
    );
\req_Addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(14),
      Q => addr_Tag_Bits_next(13),
      R => sync_reset
    );
\req_Addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(15),
      Q => addr_Tag_Bits_next(14),
      R => sync_reset
    );
\req_Addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[19]\,
      Q => \req_Addr_reg_n_0_[19]\,
      R => sync_reset
    );
\req_Addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[20]\,
      Q => \req_Addr_reg_n_0_[20]\,
      R => sync_reset
    );
\req_Addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[21]\,
      Q => \req_Addr_reg_n_0_[21]\,
      R => sync_reset
    );
\req_Addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[22]\,
      Q => \req_Addr_reg_n_0_[22]\,
      R => sync_reset
    );
\req_Addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[23]\,
      Q => \req_Addr_reg_n_0_[23]\,
      R => sync_reset
    );
\req_Addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[24]\,
      Q => \req_Addr_reg_n_0_[24]\,
      R => sync_reset
    );
\req_Addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[25]\,
      Q => \req_Addr_reg_n_0_[25]\,
      R => sync_reset
    );
\req_Addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[26]\,
      Q => \req_Addr_reg_n_0_[26]\,
      R => sync_reset
    );
\req_Addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[27]\,
      Q => \req_Addr_reg_n_0_[27]\,
      R => sync_reset
    );
\req_Addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(1),
      Q => addr_Tag_Bits_next(0),
      R => sync_reset
    );
\req_Addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(2),
      Q => addr_Tag_Bits_next(1),
      R => sync_reset
    );
\req_Addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(3),
      Q => addr_Tag_Bits_next(2),
      R => sync_reset
    );
\req_Addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(4),
      Q => addr_Tag_Bits_next(3),
      R => sync_reset
    );
\req_Addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(5),
      Q => addr_Tag_Bits_next(4),
      R => sync_reset
    );
\req_Addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(6),
      Q => addr_Tag_Bits_next(5),
      R => sync_reset
    );
\valid_Bits_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_tag_bits(15),
      D => valid_Bits(0),
      Q => valid_Bits_1(0),
      R => update_idle
    );
\valid_Bits_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_tag_bits(15),
      D => valid_Bits(1),
      Q => valid_Bits_1(1),
      R => update_idle
    );
\valid_Bits_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_tag_bits(15),
      D => valid_Bits(2),
      Q => valid_Bits_1(2),
      R => update_idle
    );
\valid_Bits_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => new_tag_bits(15),
      D => valid_Bits(3),
      Q => valid_Bits_1(3),
      R => update_idle
    );
valid_Req_XX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_XX_Access_Part2.carry_or_I1_n_1\,
      Q => valid_Req_XX_reg_n_0,
      R => '0'
    );
valid_Req_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native\,
      Q => \^valid_req\,
      R => '0'
    );
valid_addr_strobe_q_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mbar_decode_I_reg(0),
      Q => valid_addr_strobe_q,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MicroBlaze_Area is
  port (
    D : out STD_LOGIC_VECTOR ( 501 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Sleep : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_TDO : out STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Pause : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Status_Reg_En : in STD_LOGIC;
    Data_Read_Reg_En : in STD_LOGIC;
    Config_Reg_En : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    DReady : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    IReady : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    DWait : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MicroBlaze_Area : entity is "MicroBlaze_Area";
end microblaze_arm_microblaze_0_5_MicroBlaze_Area;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MicroBlaze_Area is
  signal ADDRA : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Byte_Doublet_Handle_I_n_10 : STD_LOGIC;
  signal Byte_Doublet_Handle_I_n_11 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 501 downto 0 );
  signal DCache_Enabled : STD_LOGIC;
  signal Data_Flow_I_n_100 : STD_LOGIC;
  signal Data_Flow_I_n_101 : STD_LOGIC;
  signal Data_Flow_I_n_102 : STD_LOGIC;
  signal Data_Flow_I_n_103 : STD_LOGIC;
  signal Data_Flow_I_n_104 : STD_LOGIC;
  signal Data_Flow_I_n_105 : STD_LOGIC;
  signal Data_Flow_I_n_106 : STD_LOGIC;
  signal Data_Flow_I_n_107 : STD_LOGIC;
  signal Data_Flow_I_n_108 : STD_LOGIC;
  signal Data_Flow_I_n_109 : STD_LOGIC;
  signal Data_Flow_I_n_110 : STD_LOGIC;
  signal Data_Flow_I_n_139 : STD_LOGIC;
  signal Data_Flow_I_n_140 : STD_LOGIC;
  signal Data_Flow_I_n_15 : STD_LOGIC;
  signal Data_Flow_I_n_171 : STD_LOGIC;
  signal Data_Flow_I_n_172 : STD_LOGIC;
  signal Data_Flow_I_n_173 : STD_LOGIC;
  signal Data_Flow_I_n_174 : STD_LOGIC;
  signal Data_Flow_I_n_175 : STD_LOGIC;
  signal Data_Flow_I_n_273 : STD_LOGIC;
  signal Data_Flow_I_n_274 : STD_LOGIC;
  signal Data_Flow_I_n_275 : STD_LOGIC;
  signal Data_Flow_I_n_276 : STD_LOGIC;
  signal Data_Flow_I_n_277 : STD_LOGIC;
  signal Data_Flow_I_n_278 : STD_LOGIC;
  signal Data_Flow_I_n_279 : STD_LOGIC;
  signal Data_Flow_I_n_280 : STD_LOGIC;
  signal Data_Flow_I_n_281 : STD_LOGIC;
  signal Data_Flow_I_n_282 : STD_LOGIC;
  signal Data_Flow_I_n_283 : STD_LOGIC;
  signal Data_Flow_I_n_284 : STD_LOGIC;
  signal Data_Flow_I_n_285 : STD_LOGIC;
  signal Data_Flow_I_n_286 : STD_LOGIC;
  signal Data_Flow_I_n_287 : STD_LOGIC;
  signal Data_Flow_I_n_32 : STD_LOGIC;
  signal Data_Flow_I_n_65 : STD_LOGIC;
  signal Data_Flow_I_n_71 : STD_LOGIC;
  signal Data_Flow_I_n_72 : STD_LOGIC;
  signal Data_Flow_I_n_79 : STD_LOGIC;
  signal Data_Flow_I_n_96 : STD_LOGIC;
  signal Data_Flow_I_n_97 : STD_LOGIC;
  signal Data_Flow_I_n_98 : STD_LOGIC;
  signal Data_Flow_I_n_99 : STD_LOGIC;
  signal Decode_I_n_110 : STD_LOGIC;
  signal Decode_I_n_131 : STD_LOGIC;
  signal Decode_I_n_171 : STD_LOGIC;
  signal Decode_I_n_173 : STD_LOGIC;
  signal Decode_I_n_177 : STD_LOGIC;
  signal Decode_I_n_179 : STD_LOGIC;
  signal Decode_I_n_180 : STD_LOGIC;
  signal Decode_I_n_182 : STD_LOGIC;
  signal Decode_I_n_183 : STD_LOGIC;
  signal Decode_I_n_189 : STD_LOGIC;
  signal Decode_I_n_190 : STD_LOGIC;
  signal Decode_I_n_191 : STD_LOGIC;
  signal Decode_I_n_192 : STD_LOGIC;
  signal Decode_I_n_193 : STD_LOGIC;
  signal Decode_I_n_194 : STD_LOGIC;
  signal Decode_I_n_195 : STD_LOGIC;
  signal Decode_I_n_25 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal ICache_Enabled : STD_LOGIC;
  signal \Implement_Debug_Logic.Master_Core.Debug_Area_n_39\ : STD_LOGIC;
  signal \Implement_Debug_Logic.Master_Core.Debug_Area_n_42\ : STD_LOGIC;
  signal \Implement_Debug_Logic.Master_Core.Debug_Area_n_50\ : STD_LOGIC;
  signal \Implement_Debug_Logic.Master_Core.Debug_Area_n_85\ : STD_LOGIC;
  signal \Implement_Debug_Logic.Master_Core.Debug_Area_n_86\ : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal MTSMSR_Write : STD_LOGIC;
  signal \Operand_Select_I/Imm_Reg\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[11].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[12].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[14].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[1].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal \Operand_Select_I/OpSelect_Bits[9].Operand_Select_Bit_I/D\ : STD_LOGIC;
  signal PC_EX_i : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \PC_Module_I/normal_piperun\ : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of \PC_Module_I/normal_piperun\ : signal is "1000";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of \PC_Module_I/normal_piperun\ : signal is "found";
  signal \PC_Module_I/pc_write_I\ : STD_LOGIC;
  attribute MAX_FANOUT of \PC_Module_I/pc_write_I\ : signal is "1000";
  attribute RTL_MAX_FANOUT of \PC_Module_I/pc_write_I\ : signal is "found";
  attribute USELOWSKEWLINES : boolean;
  attribute USELOWSKEWLINES of \PC_Module_I/pc_write_I\ : signal is std.standard.true;
  signal PC_OF : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \Result_Mux_I/data_Read_Mask\ : STD_LOGIC_VECTOR ( 0 to 16 );
  signal S : STD_LOGIC;
  signal S69_out : STD_LOGIC;
  signal \^sleep\ : STD_LOGIC;
  signal Sleep_Decode : STD_LOGIC;
  signal Sleep_Out : STD_LOGIC;
  signal Unsigned_Op : STD_LOGIC;
  signal \Using_DCache.Using_WriteThrough.DCache_I1_n_0\ : STD_LOGIC;
  signal \Using_DCache.Using_WriteThrough.DCache_I1_n_115\ : STD_LOGIC;
  signal \Using_DCache.Using_WriteThrough.DCache_I1_n_116\ : STD_LOGIC;
  signal \Using_DCache.Using_WriteThrough.DCache_I1_n_118\ : STD_LOGIC;
  signal \Using_DCache.Using_WriteThrough.DCache_I1_n_119\ : STD_LOGIC;
  signal \Using_DCache.Using_WriteThrough.DCache_I1_n_120\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_41\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_42\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_43\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_44\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_45\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_46\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_47\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_48\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_49\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_50\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_51\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_52\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_53\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_54\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_55\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_56\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_57\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_58\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_59\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_60\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_61\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_62\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_63\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_64\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_65\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_66\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_67\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_68\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_69\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_70\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_71\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_72\ : STD_LOGIC;
  signal Valid_Instr_i : STD_LOGIC;
  signal Valid_Req_1st_Cycle0 : STD_LOGIC;
  signal WEB : STD_LOGIC;
  signal Write_ICache_I : STD_LOGIC;
  signal Write_Resp_Received : STD_LOGIC;
  signal active_access : STD_LOGIC;
  signal active_access_d1 : STD_LOGIC;
  signal alu_Carry : STD_LOGIC;
  signal alu_Op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal branch_with_delay : STD_LOGIC;
  signal buffer_Addr : STD_LOGIC_VECTOR ( 1 to 3 );
  signal byte_selects_0 : STD_LOGIC;
  signal byte_selects_1 : STD_LOGIC;
  signal cache_updated_allowed : STD_LOGIC;
  signal carry_In : STD_LOGIC;
  signal compare_Instr : STD_LOGIC;
  signal complete_dready : STD_LOGIC;
  signal complete_iready : STD_LOGIC;
  signal dbg_brki_hit : STD_LOGIC;
  signal dbg_clean_stop : STD_LOGIC;
  signal dcache_read_idle : STD_LOGIC;
  signal delay_slot_instr : STD_LOGIC;
  signal dext_DReady : STD_LOGIC;
  signal dext_Data_Read : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ex_Result : STD_LOGIC_VECTOR ( 16 to 31 );
  signal ex_Valid : STD_LOGIC;
  signal extend_Data_Read : STD_LOGIC_VECTOR ( 0 to 31 );
  signal has_inhibit_EX : STD_LOGIC;
  signal icache_read_idle : STD_LOGIC;
  signal icache_ready : STD_LOGIC;
  signal imm_Instr : STD_LOGIC;
  signal imm_Value : STD_LOGIC_VECTOR ( 0 to 15 );
  signal inHibit_EX : STD_LOGIC;
  signal \inHibit_EX_Rst__0\ : STD_LOGIC;
  signal incoming_data_valid : STD_LOGIC;
  signal instr_ex : STD_LOGIC_VECTOR ( 0 to 31 );
  signal isbyte : STD_LOGIC;
  signal isdoublet : STD_LOGIC;
  signal jump : STD_LOGIC;
  signal last_Valid_Instr_Addr : STD_LOGIC_VECTOR ( 28 to 29 );
  signal \last_Valid_Instr_Addr__0\ : STD_LOGIC_VECTOR ( 0 to 27 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal mem_Strobe : STD_LOGIC;
  signal mem_access : STD_LOGIC;
  signal msr_I : STD_LOGIC_VECTOR ( 28 to 30 );
  signal mux_Instr_Read : STD_LOGIC_VECTOR ( 0 to 31 );
  signal new_request : STD_LOGIC;
  signal of_Pause : STD_LOGIC;
  signal of_PipeRun : STD_LOGIC;
  signal op1 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal opsel1_PC : STD_LOGIC;
  signal opsel1_SPR : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal pc_Incr : STD_LOGIC;
  signal raw_Data_Addr : STD_LOGIC_VECTOR ( 30 to 31 );
  signal raw_Data_Write : STD_LOGIC_VECTOR ( 0 to 31 );
  signal reg1_Addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal reg2_Data : STD_LOGIC_VECTOR ( 16 to 31 );
  signal reg_Test_Equal : STD_LOGIC;
  signal reg_Test_Equal_N : STD_LOGIC;
  signal reg_Write_I : STD_LOGIC;
  signal reg_Write_dbg : STD_LOGIC;
  signal reg_zero : STD_LOGIC;
  signal register_write : STD_LOGIC;
  signal res_Forward1 : STD_LOGIC;
  signal res_Forward2 : STD_LOGIC;
  signal reverse_mem_access : STD_LOGIC;
  signal select_Logic : STD_LOGIC;
  signal sext16 : STD_LOGIC;
  signal sext8 : STD_LOGIC;
  signal sign_Extend : STD_LOGIC;
  signal swap_byte_instr : STD_LOGIC;
  signal swap_instr : STD_LOGIC;
  signal trace_reg_write_novalid : STD_LOGIC;
  signal use_Imm_Reg : STD_LOGIC;
  signal valid_Fetch : STD_LOGIC;
  signal valid_Req : STD_LOGIC;
  signal valid_instr_addr : STD_LOGIC_VECTOR ( 0 to 18 );
  signal write_Addr : STD_LOGIC_VECTOR ( 2 to 4 );
begin
  D(501 downto 0) <= \^d\(501 downto 0);
  LOCKSTEP_Master_Out(37 downto 0) <= \^lockstep_master_out\(37 downto 0);
  Sleep <= \^sleep\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
Byte_Doublet_Handle_I: entity work.microblaze_arm_microblaze_0_5_Byte_Doublet_Handle
     port map (
      D(1 downto 0) => \^d\(436 downto 435),
      EX_Op2 => Data_Flow_I_n_15,
      I4 => I4,
      \Using_FPGA.Native\(1) => Byte_Doublet_Handle_I_n_10,
      \Using_FPGA.Native\(0) => Byte_Doublet_Handle_I_n_11,
      \Using_FPGA.Native_0\ => Data_Flow_I_n_32,
      byte_selects_0 => byte_selects_0,
      byte_selects_1 => byte_selects_1,
      doublet_i_reg(1) => Decode_I_n_110,
      doublet_i_reg(0) => reverse_mem_access,
      \in\(3 downto 0) => \^d\(399 downto 396),
      in0(1) => Decode_I_n_182,
      in0(0) => Decode_I_n_183,
      isbyte => isbyte,
      isdoublet => isdoublet,
      op1(1) => op1(30),
      op1(0) => op1(31),
      \out\(1 downto 0) => p_0_in(1 downto 0)
    );
Data_Flow_I: entity work.microblaze_arm_microblaze_0_5_Data_Flow
     port map (
      \Add_Output_DFFs.M_AXI_DP_AWADDR_reg[0]\ => Data_Flow_I_n_32,
      Address(0 to 31) => PC_OF(0 to 31),
      Buffer_Addr(2) => buffer_Addr(1),
      Buffer_Addr(1) => buffer_Addr(2),
      Buffer_Addr(0) => buffer_Addr(3),
      Clk => Clk,
      D(4) => instr_ex(0),
      D(3) => instr_ex(1),
      D(2) => instr_ex(4),
      D(1) => instr_ex(5),
      D(0) => Unsigned_Op,
      DCache_Enabled => DCache_Enabled,
      DI => pc_Incr,
      D_0 => \Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/D\,
      D_1 => \Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/D\,
      D_10 => \Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/D\,
      D_11 => \Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/D\,
      D_12 => \Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/D\,
      D_13 => \Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/D\,
      D_14 => \Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/D\,
      D_15 => \Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/D\,
      D_16 => \Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/D\,
      D_17 => \Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/D\,
      D_18 => \Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/D\,
      D_19 => \Operand_Select_I/OpSelect_Bits[14].Operand_Select_Bit_I/D\,
      D_2 => \Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/D\,
      D_20 => \Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/D\,
      D_21 => \Operand_Select_I/OpSelect_Bits[12].Operand_Select_Bit_I/D\,
      D_22 => \Operand_Select_I/OpSelect_Bits[11].Operand_Select_Bit_I/D\,
      D_23 => \Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/D\,
      D_24 => \Operand_Select_I/OpSelect_Bits[9].Operand_Select_Bit_I/D\,
      D_25 => \Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/D\,
      D_26 => \Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/D\,
      D_27 => \Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/D\,
      D_28 => \Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/D\,
      D_29 => \Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/D\,
      D_3 => \Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/D\,
      D_30 => \Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/D\,
      D_31 => \Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/D\,
      D_32 => \Operand_Select_I/OpSelect_Bits[1].Operand_Select_Bit_I/D\,
      D_33 => \Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/D\,
      D_4 => \Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/D\,
      D_6 => \Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/D\,
      D_7 => \Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/D\,
      D_9 => \Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/D\,
      \Data_Addr[1]\ => \^d\(465),
      \Data_Addr[2]\ => \^d\(464),
      Data_Write(0 to 31) => raw_Data_Write(0 to 31),
      E(0) => imm_Instr,
      EX_Op2 => Data_Flow_I_n_15,
      EX_Result => \^d\(463),
      I3 => \Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/I3\,
      I3_5 => \Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/I3\,
      I3_8 => \Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/I3\,
      ICache_Enabled => ICache_Enabled,
      IReady => valid_Fetch,
      Instr_Addr => \^d\(498),
      \Instr_Addr[1]\ => \^d\(497),
      \Instr_Addr[2]\ => \^d\(496),
      \Instr_Addr[30]\(59 downto 58) => \^d\(468 downto 467),
      \Instr_Addr[30]\(57 downto 32) => \^d\(462 downto 437),
      \Instr_Addr[30]\(31 downto 0) => \^d\(112 downto 81),
      \Instr_Addr[3]\ => \^d\(495),
      \Instr_Addr[4]\(25 downto 0) => \^d\(494 downto 469),
      LO => alu_Carry,
      MTSMSR_Write => MTSMSR_Write,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(29) => valid_instr_addr(0),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(28) => valid_instr_addr(1),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(27) => valid_instr_addr(2),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(26) => valid_instr_addr(3),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(25) => valid_instr_addr(4),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(24) => valid_instr_addr(5),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(23) => valid_instr_addr(6),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(22) => valid_instr_addr(7),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(21) => valid_instr_addr(8),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(20) => valid_instr_addr(9),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(19) => valid_instr_addr(10),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(18) => valid_instr_addr(11),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(17) => valid_instr_addr(12),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(16) => valid_instr_addr(13),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(15) => valid_instr_addr(14),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(14) => valid_instr_addr(15),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(13) => valid_instr_addr(16),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(12) => valid_instr_addr(17),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(11) => valid_instr_addr(18),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(10) => ADDRA(0),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(9) => ADDRA(1),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(8) => ADDRA(2),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(7) => ADDRA(3),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(6) => ADDRA(4),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(5) => ADDRA(5),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(4) => ADDRA(6),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(3) => ADDRA(7),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(2) => ADDRA(8),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(1) => Data_Flow_I_n_139,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(0) => Data_Flow_I_n_140,
      O => \^d\(466),
      OF_PipeRun => \PC_Module_I/normal_piperun\,
      PC_Write => \PC_Module_I/pc_write_I\,
      Q(29) => \last_Valid_Instr_Addr__0\(0),
      Q(28) => \last_Valid_Instr_Addr__0\(1),
      Q(27) => \last_Valid_Instr_Addr__0\(2),
      Q(26) => \last_Valid_Instr_Addr__0\(3),
      Q(25) => \last_Valid_Instr_Addr__0\(4),
      Q(24) => \last_Valid_Instr_Addr__0\(5),
      Q(23) => \last_Valid_Instr_Addr__0\(6),
      Q(22) => \last_Valid_Instr_Addr__0\(7),
      Q(21) => \last_Valid_Instr_Addr__0\(8),
      Q(20) => \last_Valid_Instr_Addr__0\(9),
      Q(19) => \last_Valid_Instr_Addr__0\(10),
      Q(18) => \last_Valid_Instr_Addr__0\(11),
      Q(17) => \last_Valid_Instr_Addr__0\(12),
      Q(16) => \last_Valid_Instr_Addr__0\(13),
      Q(15) => \last_Valid_Instr_Addr__0\(14),
      Q(14) => \last_Valid_Instr_Addr__0\(15),
      Q(13) => \last_Valid_Instr_Addr__0\(16),
      Q(12) => \last_Valid_Instr_Addr__0\(17),
      Q(11) => \last_Valid_Instr_Addr__0\(18),
      Q(10) => \last_Valid_Instr_Addr__0\(19),
      Q(9) => \last_Valid_Instr_Addr__0\(20),
      Q(8) => \last_Valid_Instr_Addr__0\(21),
      Q(7) => \last_Valid_Instr_Addr__0\(22),
      Q(6) => \last_Valid_Instr_Addr__0\(23),
      Q(5) => \last_Valid_Instr_Addr__0\(24),
      Q(4) => \last_Valid_Instr_Addr__0\(25),
      Q(3) => \last_Valid_Instr_Addr__0\(26),
      Q(2) => \last_Valid_Instr_Addr__0\(27),
      Q(1) => last_Valid_Instr_Addr(28),
      Q(0) => last_Valid_Instr_Addr(29),
      Reg2_Data(15) => reg2_Data(16),
      Reg2_Data(14) => reg2_Data(17),
      Reg2_Data(13) => reg2_Data(18),
      Reg2_Data(12) => reg2_Data(19),
      Reg2_Data(11) => reg2_Data(20),
      Reg2_Data(10) => reg2_Data(21),
      Reg2_Data(9) => reg2_Data(22),
      Reg2_Data(8) => reg2_Data(23),
      Reg2_Data(7) => reg2_Data(24),
      Reg2_Data(6) => reg2_Data(25),
      Reg2_Data(5) => reg2_Data(26),
      Reg2_Data(4) => reg2_Data(27),
      Reg2_Data(3) => reg2_Data(28),
      Reg2_Data(2) => reg2_Data(29),
      Reg2_Data(1) => reg2_Data(30),
      Reg2_Data(0) => reg2_Data(31),
      Reg_Test_Equal => reg_Test_Equal,
      Reg_Write => Decode_I_n_194,
      Reg_zero => reg_zero,
      Select_Logic => select_Logic,
      Sext => Decode_I_n_177,
      Shift_Oper => sign_Extend,
      Shifted => Decode_I_n_195,
      \Use_Async_Reset.sync_reset_reg\ => Decode_I_n_173,
      \Use_Async_Reset.sync_reset_reg_0\ => Decode_I_n_171,
      \Using_FPGA.Native\(14) => op1(0),
      \Using_FPGA.Native\(13) => op1(16),
      \Using_FPGA.Native\(12) => op1(19),
      \Using_FPGA.Native\(11) => op1(20),
      \Using_FPGA.Native\(10) => op1(21),
      \Using_FPGA.Native\(9) => op1(22),
      \Using_FPGA.Native\(8) => op1(23),
      \Using_FPGA.Native\(7) => op1(24),
      \Using_FPGA.Native\(6) => op1(25),
      \Using_FPGA.Native\(5) => op1(26),
      \Using_FPGA.Native\(4) => op1(27),
      \Using_FPGA.Native\(3) => op1(28),
      \Using_FPGA.Native\(2) => op1(29),
      \Using_FPGA.Native\(1) => op1(30),
      \Using_FPGA.Native\(0) => op1(31),
      \Using_FPGA.Native_0\(15) => ex_Result(16),
      \Using_FPGA.Native_0\(14) => ex_Result(17),
      \Using_FPGA.Native_0\(13) => ex_Result(18),
      \Using_FPGA.Native_0\(12) => ex_Result(19),
      \Using_FPGA.Native_0\(11) => ex_Result(20),
      \Using_FPGA.Native_0\(10) => ex_Result(21),
      \Using_FPGA.Native_0\(9) => ex_Result(22),
      \Using_FPGA.Native_0\(8) => ex_Result(23),
      \Using_FPGA.Native_0\(7) => ex_Result(24),
      \Using_FPGA.Native_0\(6) => ex_Result(25),
      \Using_FPGA.Native_0\(5) => ex_Result(26),
      \Using_FPGA.Native_0\(4) => ex_Result(27),
      \Using_FPGA.Native_0\(3) => ex_Result(28),
      \Using_FPGA.Native_0\(2) => ex_Result(29),
      \Using_FPGA.Native_0\(1) => ex_Result(30),
      \Using_FPGA.Native_0\(0) => ex_Result(31),
      \Using_FPGA.Native_1\ => Data_Flow_I_n_79,
      \Using_FPGA.Native_10\ => Data_Flow_I_n_104,
      \Using_FPGA.Native_11\ => Data_Flow_I_n_105,
      \Using_FPGA.Native_12\ => Data_Flow_I_n_106,
      \Using_FPGA.Native_13\ => Data_Flow_I_n_107,
      \Using_FPGA.Native_14\ => Data_Flow_I_n_108,
      \Using_FPGA.Native_15\ => Data_Flow_I_n_109,
      \Using_FPGA.Native_16\ => Data_Flow_I_n_110,
      \Using_FPGA.Native_17\(15) => Data_Flow_I_n_273,
      \Using_FPGA.Native_17\(14) => Data_Flow_I_n_274,
      \Using_FPGA.Native_17\(13) => Data_Flow_I_n_275,
      \Using_FPGA.Native_17\(12) => Data_Flow_I_n_276,
      \Using_FPGA.Native_17\(11) => Data_Flow_I_n_277,
      \Using_FPGA.Native_17\(10) => Data_Flow_I_n_278,
      \Using_FPGA.Native_17\(9) => Data_Flow_I_n_279,
      \Using_FPGA.Native_17\(8) => Data_Flow_I_n_280,
      \Using_FPGA.Native_17\(7) => Data_Flow_I_n_281,
      \Using_FPGA.Native_17\(6) => Data_Flow_I_n_282,
      \Using_FPGA.Native_17\(5) => Data_Flow_I_n_283,
      \Using_FPGA.Native_17\(4) => Data_Flow_I_n_284,
      \Using_FPGA.Native_17\(3) => Data_Flow_I_n_285,
      \Using_FPGA.Native_17\(2) => Data_Flow_I_n_286,
      \Using_FPGA.Native_17\(1) => Data_Flow_I_n_287,
      \Using_FPGA.Native_17\(0) => \Operand_Select_I/Imm_Reg\,
      \Using_FPGA.Native_18\ => Decode_I_n_190,
      \Using_FPGA.Native_19\ => \^d\(402),
      \Using_FPGA.Native_2\ => Data_Flow_I_n_96,
      \Using_FPGA.Native_20\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_21\ => \^lockstep_master_out\(34),
      \Using_FPGA.Native_3\ => Data_Flow_I_n_97,
      \Using_FPGA.Native_4\ => Data_Flow_I_n_98,
      \Using_FPGA.Native_5\ => Data_Flow_I_n_99,
      \Using_FPGA.Native_6\ => Data_Flow_I_n_100,
      \Using_FPGA.Native_7\ => Data_Flow_I_n_101,
      \Using_FPGA.Native_8\ => Data_Flow_I_n_102,
      \Using_FPGA.Native_9\ => Data_Flow_I_n_103,
      \Using_FPGA.set_BIP_I_reg\ => Decode_I_n_189,
      Valid_Req_1st_Cycle0 => Valid_Req_1st_Cycle0,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      carry_In => carry_In,
      compare_Instr => compare_Instr,
      data_Read_Mask(1) => \Result_Mux_I/data_Read_Mask\(0),
      data_Read_Mask(0) => \Result_Mux_I/data_Read_Mask\(16),
      \data_rd_reg_reg[24]\(4) => Data_Flow_I_n_171,
      \data_rd_reg_reg[24]\(3) => Data_Flow_I_n_172,
      \data_rd_reg_reg[24]\(2) => Data_Flow_I_n_173,
      \data_rd_reg_reg[24]\(1) => Data_Flow_I_n_174,
      \data_rd_reg_reg[24]\(0) => Data_Flow_I_n_175,
      extend_Data_Read(0 to 31) => extend_Data_Read(0 to 31),
      icache_ready => icache_ready,
      imm_Value(0 to 15) => imm_Value(0 to 15),
      \in\(1) => raw_Data_Addr(30),
      \in\(0) => raw_Data_Addr(31),
      instr_ex(1) => instr_ex(6),
      instr_ex(0) => instr_ex(7),
      jump => jump,
      lopt => lopt,
      lopt_1 => op1(31),
      lopt_2 => lopt_1,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      mbar_decode_I_reg => \^d\(499),
      \^of_piperun\ => of_PipeRun,
      opsel1_PC => opsel1_PC,
      opsel1_SPR => opsel1_SPR,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      read_register_MSR_1_reg => \Implement_Debug_Logic.Master_Core.Debug_Area_n_39\,
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg_Test_Equal_N => reg_Test_Equal_N,
      register_write => register_write,
      res_Forward1 => res_Forward1,
      res_Forward2 => res_Forward2,
      sext16 => sext16,
      sext8 => sext8,
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      trace_jump_taken_i_reg => Data_Flow_I_n_65,
      \trace_msr_reg_i_reg[11]\(2) => msr_I(28),
      \trace_msr_reg_i_reg[11]\(1) => msr_I(29),
      \trace_msr_reg_i_reg[11]\(0) => msr_I(30),
      \trace_pc_i_reg[0]\(31) => PC_EX_i(0),
      \trace_pc_i_reg[0]\(30) => PC_EX_i(1),
      \trace_pc_i_reg[0]\(29) => PC_EX_i(2),
      \trace_pc_i_reg[0]\(28) => PC_EX_i(3),
      \trace_pc_i_reg[0]\(27) => PC_EX_i(4),
      \trace_pc_i_reg[0]\(26) => PC_EX_i(5),
      \trace_pc_i_reg[0]\(25) => PC_EX_i(6),
      \trace_pc_i_reg[0]\(24) => PC_EX_i(7),
      \trace_pc_i_reg[0]\(23) => PC_EX_i(8),
      \trace_pc_i_reg[0]\(22) => PC_EX_i(9),
      \trace_pc_i_reg[0]\(21) => PC_EX_i(10),
      \trace_pc_i_reg[0]\(20) => PC_EX_i(11),
      \trace_pc_i_reg[0]\(19) => PC_EX_i(12),
      \trace_pc_i_reg[0]\(18) => PC_EX_i(13),
      \trace_pc_i_reg[0]\(17) => PC_EX_i(14),
      \trace_pc_i_reg[0]\(16) => PC_EX_i(15),
      \trace_pc_i_reg[0]\(15) => PC_EX_i(16),
      \trace_pc_i_reg[0]\(14) => PC_EX_i(17),
      \trace_pc_i_reg[0]\(13) => PC_EX_i(18),
      \trace_pc_i_reg[0]\(12) => PC_EX_i(19),
      \trace_pc_i_reg[0]\(11) => PC_EX_i(20),
      \trace_pc_i_reg[0]\(10) => PC_EX_i(21),
      \trace_pc_i_reg[0]\(9) => PC_EX_i(22),
      \trace_pc_i_reg[0]\(8) => PC_EX_i(23),
      \trace_pc_i_reg[0]\(7) => PC_EX_i(24),
      \trace_pc_i_reg[0]\(6) => PC_EX_i(25),
      \trace_pc_i_reg[0]\(5) => PC_EX_i(26),
      \trace_pc_i_reg[0]\(4) => PC_EX_i(27),
      \trace_pc_i_reg[0]\(3) => PC_EX_i(28),
      \trace_pc_i_reg[0]\(2) => PC_EX_i(29),
      \trace_pc_i_reg[0]\(1) => PC_EX_i(30),
      \trace_pc_i_reg[0]\(0) => PC_EX_i(31),
      valid_Req => valid_Req,
      valid_Req_reg => Data_Flow_I_n_71,
      valid_Req_reg_0 => Data_Flow_I_n_72,
      write_Addr(2) => write_Addr(2),
      write_Addr(1) => write_Addr(3),
      write_Addr(0) => write_Addr(4)
    );
Decode_I: entity work.microblaze_arm_microblaze_0_5_Decode
     port map (
      Address(2) => PC_OF(25),
      Address(1) => PC_OF(27),
      Address(0) => PC_OF(31),
      \Area_Debug_Control.dbg_brki_hit_reg\ => Decode_I_n_179,
      \Area_Debug_Control.dbg_brki_hit_reg_0\ => Decode_I_n_180,
      Buffer_Addr(2) => buffer_Addr(1),
      Buffer_Addr(1) => buffer_Addr(2),
      Buffer_Addr(0) => buffer_Addr(3),
      Clk => Clk,
      D(38 downto 37) => \^d\(500 downto 499),
      D(36 downto 2) => \^d\(434 downto 400),
      D(1) => \^d\(151),
      D(0) => \^d\(118),
      DI => pc_Incr,
      D_10 => \Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/D\,
      D_11 => \Operand_Select_I/OpSelect_Bits[9].Operand_Select_Bit_I/D\,
      D_12 => \Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/D\,
      D_13 => \Operand_Select_I/OpSelect_Bits[11].Operand_Select_Bit_I/D\,
      D_14 => \Operand_Select_I/OpSelect_Bits[12].Operand_Select_Bit_I/D\,
      D_15 => \Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/D\,
      D_16 => \Operand_Select_I/OpSelect_Bits[14].Operand_Select_Bit_I/D\,
      D_17 => \Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/D\,
      D_18 => \Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/D\,
      D_19 => \Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/D\,
      D_2 => \Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/D\,
      D_20 => \Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/D\,
      D_21 => \Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/D\,
      D_22 => \Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/D\,
      D_23 => \Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/D\,
      D_24 => \Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/D\,
      D_25 => \Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/D\,
      D_26 => \Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/D\,
      D_27 => \Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/D\,
      D_28 => \Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/D\,
      D_29 => \Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/D\,
      D_3 => \Operand_Select_I/OpSelect_Bits[1].Operand_Select_Bit_I/D\,
      D_30 => \Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/D\,
      D_31 => \Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/D\,
      D_32 => \Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/D\,
      D_33 => \Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/D\,
      D_4 => \Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/D\,
      D_5 => \Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/D\,
      D_6 => \Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/D\,
      D_7 => \Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/D\,
      D_8 => \Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/D\,
      D_9 => \Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/D\,
      Data_Write(0 to 31) => raw_Data_Write(0 to 31),
      E(0) => imm_Instr,
      Hibernate => Hibernate,
      I3 => \Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/I3\,
      I3_0 => \Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/I3\,
      I3_1 => \Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/I3\,
      I4 => I4,
      IReady => valid_Fetch,
      LO => alu_Carry,
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(37),
      MTSMSR_Write => MTSMSR_Write,
      OF_PipeRun => \PC_Module_I/normal_piperun\,
      PC_Write => \PC_Module_I/pc_write_I\,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Q(0) => \Implement_Debug_Logic.Master_Core.Debug_Area_n_86\,
      Reg2_Data(15) => reg2_Data(16),
      Reg2_Data(14) => reg2_Data(17),
      Reg2_Data(13) => reg2_Data(18),
      Reg2_Data(12) => reg2_Data(19),
      Reg2_Data(11) => reg2_Data(20),
      Reg2_Data(10) => reg2_Data(21),
      Reg2_Data(9) => reg2_Data(22),
      Reg2_Data(8) => reg2_Data(23),
      Reg2_Data(7) => reg2_Data(24),
      Reg2_Data(6) => reg2_Data(25),
      Reg2_Data(5) => reg2_Data(26),
      Reg2_Data(4) => reg2_Data(27),
      Reg2_Data(3) => reg2_Data(28),
      Reg2_Data(2) => reg2_Data(29),
      Reg2_Data(1) => reg2_Data(30),
      Reg2_Data(0) => reg2_Data(31),
      Reg_Test_Equal => reg_Test_Equal,
      Reg_Write => Decode_I_n_194,
      Reg_zero => reg_zero,
      S69_out => S69_out,
      Select_Logic => select_Logic,
      \Serial_Dbg_Intf.force_stop_cmd_i_reg\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_42\,
      \Serial_Dbg_Intf.status_reg_reg[22]\(0) => mem_Strobe,
      Sext => Decode_I_n_177,
      Shift_Oper => sign_Extend,
      Shifted => Decode_I_n_195,
      \Size_17to32.imm_Reg_reg[0]\(15) => Data_Flow_I_n_273,
      \Size_17to32.imm_Reg_reg[0]\(14) => Data_Flow_I_n_274,
      \Size_17to32.imm_Reg_reg[0]\(13) => Data_Flow_I_n_275,
      \Size_17to32.imm_Reg_reg[0]\(12) => Data_Flow_I_n_276,
      \Size_17to32.imm_Reg_reg[0]\(11) => Data_Flow_I_n_277,
      \Size_17to32.imm_Reg_reg[0]\(10) => Data_Flow_I_n_278,
      \Size_17to32.imm_Reg_reg[0]\(9) => Data_Flow_I_n_279,
      \Size_17to32.imm_Reg_reg[0]\(8) => Data_Flow_I_n_280,
      \Size_17to32.imm_Reg_reg[0]\(7) => Data_Flow_I_n_281,
      \Size_17to32.imm_Reg_reg[0]\(6) => Data_Flow_I_n_282,
      \Size_17to32.imm_Reg_reg[0]\(5) => Data_Flow_I_n_283,
      \Size_17to32.imm_Reg_reg[0]\(4) => Data_Flow_I_n_284,
      \Size_17to32.imm_Reg_reg[0]\(3) => Data_Flow_I_n_285,
      \Size_17to32.imm_Reg_reg[0]\(2) => Data_Flow_I_n_286,
      \Size_17to32.imm_Reg_reg[0]\(1) => Data_Flow_I_n_287,
      \Size_17to32.imm_Reg_reg[0]\(0) => \Operand_Select_I/Imm_Reg\,
      Sleep => \^sleep\,
      Sleep_Decode => Sleep_Decode,
      Sleep_Out => Sleep_Out,
      Suspend => Suspend,
      \Use_Async_Reset.sync_reset_reg\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_50\,
      \Using_Ext_Databus.mem_access_reg\ => Decode_I_n_191,
      \Using_FPGA.Native\(1) => Decode_I_n_110,
      \Using_FPGA.Native\(0) => reverse_mem_access,
      \Using_FPGA.Native_0\ => Decode_I_n_171,
      \Using_FPGA.Native_1\ => Decode_I_n_173,
      \Using_FPGA.Native_2\ => Decode_I_n_189,
      \Using_FPGA.Native_3\ => Decode_I_n_190,
      \Using_FPGA.Native_4\ => \^using_fpga.native\,
      \Using_FPGA.Native_5\(5) => op1(0),
      \Using_FPGA.Native_5\(4) => op1(16),
      \Using_FPGA.Native_5\(3) => op1(24),
      \Using_FPGA.Native_5\(2) => op1(28),
      \Using_FPGA.Native_5\(1) => op1(29),
      \Using_FPGA.Native_5\(0) => op1(31),
      \Using_FPGA.Native_6\ => Data_Flow_I_n_65,
      \Using_FPGA.Native_7\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_8\(1) => msr_I(28),
      \Using_FPGA.Native_8\(0) => msr_I(29),
      \Using_FPGA.Native_9\ => \^lockstep_master_out\(34),
      Valid_Instr_i => Valid_Instr_i,
      WEBWE(0) => WEB,
      Write_ICache_I => Write_ICache_I,
      Write_Resp_Received => Write_Resp_Received,
      alu_Op(0 to 1) => alu_Op(0 to 1),
      branch_with_delay => branch_with_delay,
      byte_selects_0 => byte_selects_0,
      byte_selects_1 => byte_selects_1,
      cache_updated_allowed => cache_updated_allowed,
      carry_In => carry_In,
      compare_Instr => compare_Instr,
      complete_dready => complete_dready,
      complete_iready => complete_iready,
      data_Read_Mask(1) => \Result_Mux_I/data_Read_Mask\(0),
      data_Read_Mask(0) => \Result_Mux_I/data_Read_Mask\(16),
      dbg_brki_hit => dbg_brki_hit,
      dbg_clean_stop => dbg_clean_stop,
      dcache_read_idle => dcache_read_idle,
      ex_Valid => ex_Valid,
      has_inhibit_EX => has_inhibit_EX,
      icache_read_idle => icache_read_idle,
      imm_Value(0 to 15) => imm_Value(0 to 15),
      in0(1) => Decode_I_n_182,
      in0(0) => Decode_I_n_183,
      inHibit_EX => inHibit_EX,
      \inHibit_EX_Rst__0\ => \inHibit_EX_Rst__0\,
      incoming_data_valid => incoming_data_valid,
      \instr_EX_i_reg[1]_0\ => Data_Flow_I_n_110,
      \instr_EX_i_reg[1]_1\ => Data_Flow_I_n_109,
      \instr_EX_i_reg[1]_10\ => Data_Flow_I_n_100,
      \instr_EX_i_reg[1]_11\ => Data_Flow_I_n_99,
      \instr_EX_i_reg[1]_12\ => Data_Flow_I_n_98,
      \instr_EX_i_reg[1]_13\ => Data_Flow_I_n_97,
      \instr_EX_i_reg[1]_14\ => Data_Flow_I_n_96,
      \instr_EX_i_reg[1]_15\ => Data_Flow_I_n_79,
      \instr_EX_i_reg[1]_16\(15) => ex_Result(16),
      \instr_EX_i_reg[1]_16\(14) => ex_Result(17),
      \instr_EX_i_reg[1]_16\(13) => ex_Result(18),
      \instr_EX_i_reg[1]_16\(12) => ex_Result(19),
      \instr_EX_i_reg[1]_16\(11) => ex_Result(20),
      \instr_EX_i_reg[1]_16\(10) => ex_Result(21),
      \instr_EX_i_reg[1]_16\(9) => ex_Result(22),
      \instr_EX_i_reg[1]_16\(8) => ex_Result(23),
      \instr_EX_i_reg[1]_16\(7) => ex_Result(24),
      \instr_EX_i_reg[1]_16\(6) => ex_Result(25),
      \instr_EX_i_reg[1]_16\(5) => ex_Result(26),
      \instr_EX_i_reg[1]_16\(4) => ex_Result(27),
      \instr_EX_i_reg[1]_16\(3) => ex_Result(28),
      \instr_EX_i_reg[1]_16\(2) => ex_Result(29),
      \instr_EX_i_reg[1]_16\(1) => ex_Result(30),
      \instr_EX_i_reg[1]_16\(0) => ex_Result(31),
      \instr_EX_i_reg[1]_2\ => Data_Flow_I_n_108,
      \instr_EX_i_reg[1]_3\ => Data_Flow_I_n_107,
      \instr_EX_i_reg[1]_4\ => Data_Flow_I_n_106,
      \instr_EX_i_reg[1]_5\ => Data_Flow_I_n_105,
      \instr_EX_i_reg[1]_6\ => Data_Flow_I_n_104,
      \instr_EX_i_reg[1]_7\ => Data_Flow_I_n_103,
      \instr_EX_i_reg[1]_8\ => Data_Flow_I_n_102,
      \instr_EX_i_reg[1]_9\ => Data_Flow_I_n_101,
      instr_ex(27) => instr_ex(0),
      instr_ex(26) => instr_ex(1),
      instr_ex(25) => instr_ex(2),
      instr_ex(24) => instr_ex(3),
      instr_ex(23) => instr_ex(4),
      instr_ex(22) => instr_ex(5),
      instr_ex(21) => instr_ex(6),
      instr_ex(20) => instr_ex(7),
      instr_ex(19) => instr_ex(11),
      instr_ex(18) => instr_ex(12),
      instr_ex(17) => instr_ex(13),
      instr_ex(16) => instr_ex(14),
      instr_ex(15) => instr_ex(15),
      instr_ex(14) => instr_ex(16),
      instr_ex(13) => instr_ex(17),
      instr_ex(12) => instr_ex(18),
      instr_ex(11) => instr_ex(19),
      instr_ex(10) => instr_ex(20),
      instr_ex(9) => instr_ex(21),
      instr_ex(8) => instr_ex(22),
      instr_ex(7) => instr_ex(23),
      instr_ex(6) => instr_ex(24),
      instr_ex(5) => instr_ex(25),
      instr_ex(4) => instr_ex(26),
      instr_ex(3) => instr_ex(27),
      instr_ex(2) => instr_ex(28),
      instr_ex(1) => instr_ex(29),
      instr_ex(0) => instr_ex(31),
      isbyte => isbyte,
      isdoublet => isdoublet,
      jump => jump,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_12,
      lopt_11 => lopt_13,
      lopt_12 => lopt_14,
      lopt_13 => lopt_15,
      lopt_14 => lopt_16,
      lopt_15 => lopt_17,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_10,
      lopt_9 => lopt_11,
      mbar_first_reg_0 => Decode_I_n_131,
      mem_access => mem_access,
      mux_Instr_Read(0 to 31) => mux_Instr_Read(0 to 31),
      nonvalid_IFetch_n_reg_0 => Decode_I_n_25,
      of_Pause => of_Pause,
      \^of_piperun\ => of_PipeRun,
      opsel1_PC => opsel1_PC,
      opsel1_SPR => opsel1_SPR,
      read_access_reg => Decode_I_n_192,
      read_access_reg_0 => \Using_DCache.Using_WriteThrough.DCache_I1_n_0\,
      reg1_Addr(0 to 4) => reg1_Addr(0 to 4),
      reg_Test_Equal_N => reg_Test_Equal_N,
      reg_Write_I => reg_Write_I,
      reg_Write_dbg => reg_Write_dbg,
      res_Forward1 => res_Forward1,
      res_Forward2 => res_Forward2,
      sext16 => sext16,
      sext8 => sext8,
      swap_byte_instr => swap_byte_instr,
      swap_instr => swap_instr,
      sync_reset => sync_reset,
      \trace_instruction_i_reg[30]\(0) => Unsigned_Op,
      trace_reg_write_novalid => trace_reg_write_novalid,
      use_Imm_Reg => use_Imm_Reg,
      wakeup_i(0 to 1) => wakeup_i(0 to 1),
      write_Addr(2) => write_Addr(2),
      write_Addr(1) => write_Addr(3),
      write_Addr(0) => write_Addr(4),
      write_access_reg => Decode_I_n_193,
      write_access_reg_0 => \Using_DCache.Using_WriteThrough.DCache_I1_n_115\
    );
\Implement_Debug_Logic.Master_Core.Debug_Area\: entity work.microblaze_arm_microblaze_0_5_Debug
     port map (
      Address(0 to 31) => PC_OF(0 to 31),
      \Area_Debug_Control.dbg_brki_hit_reg_0\ => Decode_I_n_179,
      \Area_Debug_Control.force_stop_cmd_1_reg_0\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_42\,
      Clk => Clk,
      Config_Reg_En => Config_Reg_En,
      D(0) => delay_slot_instr,
      Data_Read_Reg_En => Data_Read_Reg_En,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(1 downto 0),
      Dbg_Trig_Ack_Out(1 downto 0) => Dbg_Trig_Ack_Out(1 downto 0),
      Dbg_Trig_In(1 downto 0) => Dbg_Trig_In(1 downto 0),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(1 downto 0),
      Dbg_Update => Dbg_Update,
      IReady => IReady,
      LOCKSTEP_Master_Out(36 downto 0) => \^lockstep_master_out\(36 downto 0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_50\,
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]_0\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_85\,
      OF_PipeRun => \PC_Module_I/normal_piperun\,
      Pause => Pause,
      Q(0) => \Implement_Debug_Logic.Master_Core.Debug_Area_n_86\,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S69_out => S69_out,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.control_reg_reg[8]_0\ => \Serial_Dbg_Intf.control_reg_reg[8]\,
      \Serial_Dbg_Intf.control_reg_reg[8]_1\ => Decode_I_n_180,
      Sleep => \^sleep\,
      Sleep_Decode => Sleep_Decode,
      Sleep_Out => Sleep_Out,
      Status_Reg_En => Status_Reg_En,
      \Use_XX_Accesses.xx_data_reg[0]\ => \Using_ICache.ICache_I1_n_72\,
      \Use_XX_Accesses.xx_data_reg[10]\ => \Using_ICache.ICache_I1_n_62\,
      \Use_XX_Accesses.xx_data_reg[11]\ => \Using_ICache.ICache_I1_n_61\,
      \Use_XX_Accesses.xx_data_reg[12]\ => \Using_ICache.ICache_I1_n_60\,
      \Use_XX_Accesses.xx_data_reg[13]\ => \Using_ICache.ICache_I1_n_59\,
      \Use_XX_Accesses.xx_data_reg[14]\ => \Using_ICache.ICache_I1_n_58\,
      \Use_XX_Accesses.xx_data_reg[15]\ => \Using_ICache.ICache_I1_n_57\,
      \Use_XX_Accesses.xx_data_reg[16]\ => \Using_ICache.ICache_I1_n_56\,
      \Use_XX_Accesses.xx_data_reg[17]\ => \Using_ICache.ICache_I1_n_55\,
      \Use_XX_Accesses.xx_data_reg[18]\ => \Using_ICache.ICache_I1_n_54\,
      \Use_XX_Accesses.xx_data_reg[19]\ => \Using_ICache.ICache_I1_n_53\,
      \Use_XX_Accesses.xx_data_reg[1]\ => \Using_ICache.ICache_I1_n_71\,
      \Use_XX_Accesses.xx_data_reg[20]\ => \Using_ICache.ICache_I1_n_52\,
      \Use_XX_Accesses.xx_data_reg[21]\ => \Using_ICache.ICache_I1_n_51\,
      \Use_XX_Accesses.xx_data_reg[22]\ => \Using_ICache.ICache_I1_n_50\,
      \Use_XX_Accesses.xx_data_reg[23]\ => \Using_ICache.ICache_I1_n_49\,
      \Use_XX_Accesses.xx_data_reg[24]\ => \Using_ICache.ICache_I1_n_48\,
      \Use_XX_Accesses.xx_data_reg[25]\ => \Using_ICache.ICache_I1_n_47\,
      \Use_XX_Accesses.xx_data_reg[26]\ => \Using_ICache.ICache_I1_n_46\,
      \Use_XX_Accesses.xx_data_reg[27]\ => \Using_ICache.ICache_I1_n_45\,
      \Use_XX_Accesses.xx_data_reg[28]\ => \Using_ICache.ICache_I1_n_44\,
      \Use_XX_Accesses.xx_data_reg[29]\ => \Using_ICache.ICache_I1_n_43\,
      \Use_XX_Accesses.xx_data_reg[2]\ => \Using_ICache.ICache_I1_n_70\,
      \Use_XX_Accesses.xx_data_reg[30]\ => \Using_ICache.ICache_I1_n_42\,
      \Use_XX_Accesses.xx_data_reg[31]\ => \Using_ICache.ICache_I1_n_41\,
      \Use_XX_Accesses.xx_data_reg[3]\ => \Using_ICache.ICache_I1_n_69\,
      \Use_XX_Accesses.xx_data_reg[4]\ => \Using_ICache.ICache_I1_n_68\,
      \Use_XX_Accesses.xx_data_reg[5]\ => \Using_ICache.ICache_I1_n_67\,
      \Use_XX_Accesses.xx_data_reg[6]\ => \Using_ICache.ICache_I1_n_66\,
      \Use_XX_Accesses.xx_data_reg[7]\ => \Using_ICache.ICache_I1_n_65\,
      \Use_XX_Accesses.xx_data_reg[8]\ => \Using_ICache.ICache_I1_n_64\,
      \Use_XX_Accesses.xx_data_reg[9]\ => \Using_ICache.ICache_I1_n_63\,
      \Using_FPGA.Native\ => \^using_fpga.native\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_1\(26) => PC_EX_i(0),
      \Using_FPGA.Native_1\(25) => PC_EX_i(1),
      \Using_FPGA.Native_1\(24) => PC_EX_i(2),
      \Using_FPGA.Native_1\(23) => PC_EX_i(3),
      \Using_FPGA.Native_1\(22) => PC_EX_i(4),
      \Using_FPGA.Native_1\(21) => PC_EX_i(5),
      \Using_FPGA.Native_1\(20) => PC_EX_i(6),
      \Using_FPGA.Native_1\(19) => PC_EX_i(7),
      \Using_FPGA.Native_1\(18) => PC_EX_i(8),
      \Using_FPGA.Native_1\(17) => PC_EX_i(9),
      \Using_FPGA.Native_1\(16) => PC_EX_i(10),
      \Using_FPGA.Native_1\(15) => PC_EX_i(11),
      \Using_FPGA.Native_1\(14) => PC_EX_i(12),
      \Using_FPGA.Native_1\(13) => PC_EX_i(13),
      \Using_FPGA.Native_1\(12) => PC_EX_i(14),
      \Using_FPGA.Native_1\(11) => PC_EX_i(15),
      \Using_FPGA.Native_1\(10) => PC_EX_i(16),
      \Using_FPGA.Native_1\(9) => PC_EX_i(17),
      \Using_FPGA.Native_1\(8) => PC_EX_i(18),
      \Using_FPGA.Native_1\(7) => PC_EX_i(19),
      \Using_FPGA.Native_1\(6) => PC_EX_i(20),
      \Using_FPGA.Native_1\(5) => PC_EX_i(21),
      \Using_FPGA.Native_1\(4) => PC_EX_i(22),
      \Using_FPGA.Native_1\(3) => PC_EX_i(23),
      \Using_FPGA.Native_1\(2) => PC_EX_i(25),
      \Using_FPGA.Native_1\(1) => PC_EX_i(27),
      \Using_FPGA.Native_1\(0) => PC_EX_i(31),
      \Using_FPGA.Native_2\(4) => Data_Flow_I_n_171,
      \Using_FPGA.Native_2\(3) => Data_Flow_I_n_172,
      \Using_FPGA.Native_2\(2) => Data_Flow_I_n_173,
      \Using_FPGA.Native_2\(1) => Data_Flow_I_n_174,
      \Using_FPGA.Native_2\(0) => Data_Flow_I_n_175,
      \Using_FPGA.Native_3\(0) => mem_Strobe,
      Valid_Instr_i => Valid_Instr_i,
      branch_with_delay => branch_with_delay,
      \data_rd_reg_reg[0]_0\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_39\,
      dbg_brki_hit => dbg_brki_hit,
      dbg_clean_stop => dbg_clean_stop,
      has_inhibit_EX => has_inhibit_EX,
      iFetch_In_Progress_reg(28) => \^d\(500),
      iFetch_In_Progress_reg(27) => \^d\(151),
      iFetch_In_Progress_reg(26 downto 3) => \^d\(112 downto 89),
      iFetch_In_Progress_reg(2) => \^d\(87),
      iFetch_In_Progress_reg(1) => \^d\(85),
      iFetch_In_Progress_reg(0) => \^d\(81),
      inHibit_EX => inHibit_EX,
      inHibit_EX_reg => Decode_I_n_131,
      jump => jump,
      mb_halted_1_reg_0 => \^d\(501),
      mux_Instr_Read(0 to 31) => mux_Instr_Read(0 to 31),
      of_Pause => of_Pause,
      \^of_piperun\ => of_PipeRun,
      reg_Write_dbg => reg_Write_dbg,
      register_write => register_write,
      sync_reset => sync_reset,
      use_Imm_Reg => use_Imm_Reg,
      wakeup_i(0 to 1) => wakeup_i(0 to 1)
    );
\Using_DCache.Using_WriteThrough.DCache_I1\: entity work.microblaze_arm_microblaze_0_5_DCache
     port map (
      Clk => Clk,
      D(29 downto 0) => \^d\(466 downto 437),
      DReady => DReady,
      DWait => DWait,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(37),
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      \M_AXI_DC_AWADDR[31]\(108 downto 39) => \^d\(289 downto 220),
      \M_AXI_DC_AWADDR[31]\(38 downto 4) => \^d\(218 downto 184),
      \M_AXI_DC_AWADDR[31]\(3 downto 0) => \^d\(7 downto 4),
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DC_WVALID => \^d\(219),
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_ARVALID_i_reg => \Using_DCache.Using_WriteThrough.DCache_I1_n_116\,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_AWVALID_i_reg => \Using_DCache.Using_WriteThrough.DCache_I1_n_119\,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_DP_WVALID_i_reg => \Using_DCache.Using_WriteThrough.DCache_I1_n_118\,
      Q(31) => dext_Data_Read(0),
      Q(30) => dext_Data_Read(1),
      Q(29) => dext_Data_Read(2),
      Q(28) => dext_Data_Read(3),
      Q(27) => dext_Data_Read(4),
      Q(26) => dext_Data_Read(5),
      Q(25) => dext_Data_Read(6),
      Q(24) => dext_Data_Read(7),
      Q(23) => dext_Data_Read(8),
      Q(22) => dext_Data_Read(9),
      Q(21) => dext_Data_Read(10),
      Q(20) => dext_Data_Read(11),
      Q(19) => dext_Data_Read(12),
      Q(18) => dext_Data_Read(13),
      Q(17) => dext_Data_Read(14),
      Q(16) => dext_Data_Read(15),
      Q(15) => dext_Data_Read(16),
      Q(14) => dext_Data_Read(17),
      Q(13) => dext_Data_Read(18),
      Q(12) => dext_Data_Read(19),
      Q(11) => dext_Data_Read(20),
      Q(10) => dext_Data_Read(21),
      Q(9) => dext_Data_Read(22),
      Q(8) => dext_Data_Read(23),
      Q(7) => dext_Data_Read(24),
      Q(6) => dext_Data_Read(25),
      Q(5) => dext_Data_Read(26),
      Q(4) => dext_Data_Read(27),
      Q(3) => dext_Data_Read(28),
      Q(2) => dext_Data_Read(29),
      Q(1) => dext_Data_Read(30),
      Q(0) => dext_Data_Read(31),
      Reverse_Mem_Access_reg(0) => reverse_mem_access,
      S => S,
      \Using_FPGA.Native\(0) => DCache_Enabled,
      \Using_FPGA.Native_0\(8) => op1(19),
      \Using_FPGA.Native_0\(7) => op1(20),
      \Using_FPGA.Native_0\(6) => op1(21),
      \Using_FPGA.Native_0\(5) => op1(22),
      \Using_FPGA.Native_0\(4) => op1(23),
      \Using_FPGA.Native_0\(3) => op1(24),
      \Using_FPGA.Native_0\(2) => op1(25),
      \Using_FPGA.Native_0\(1) => op1(26),
      \Using_FPGA.Native_0\(0) => op1(27),
      Valid_Req_1st_Cycle0 => Valid_Req_1st_Cycle0,
      WEBWE(0) => WEB,
      Write_Resp_Received => Write_Resp_Received,
      Write_Strobe_i_reg_0 => \Using_DCache.Using_WriteThrough.DCache_I1_n_115\,
      active_access => active_access,
      active_access_d1 => active_access_d1,
      active_access_reg => \Using_DCache.Using_WriteThrough.DCache_I1_n_120\,
      byte_i_reg(33 downto 1) => \^d\(434 downto 402),
      byte_i_reg(0) => \^d\(400),
      byte_i_reg_0(6 downto 3) => \^d\(399 downto 396),
      byte_i_reg_0(2) => \^d\(363),
      byte_i_reg_0(1 downto 0) => \^d\(326 downto 325),
      cache_updated_allowed => cache_updated_allowed,
      complete_dready => complete_dready,
      dcache_read_idle => dcache_read_idle,
      dext_DReady => dext_DReady,
      doublet_i_reg(1) => Byte_Doublet_Handle_I_n_10,
      doublet_i_reg(0) => Byte_Doublet_Handle_I_n_11,
      extend_Data_Read(0 to 31) => extend_Data_Read(0 to 31),
      \in\(1) => raw_Data_Addr(30),
      \in\(0) => raw_Data_Addr(31),
      incoming_data_valid => incoming_data_valid,
      lopt => lopt_15,
      lopt_1 => lopt_16,
      lopt_2 => lopt_17,
      mem_access => mem_access,
      new_request => new_request,
      \out\(1 downto 0) => p_0_in(1 downto 0),
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      read_access_reg_0 => \Using_DCache.Using_WriteThrough.DCache_I1_n_0\,
      sync_reset => sync_reset,
      write_access_reg_0 => Decode_I_n_193,
      writing_reg => Decode_I_n_192
    );
\Using_Ext_Databus.DAXI_Interface_I1\: entity work.microblaze_arm_microblaze_0_5_DAXI_interface
     port map (
      Clk => Clk,
      D(70 downto 0) => \^d\(395 downto 325),
      DReady => DReady,
      E(0) => new_request,
      M_AXI_DP_ARVALID_i_reg_0 => \Using_DCache.Using_WriteThrough.DCache_I1_n_116\,
      M_AXI_DP_AWVALID_i_reg_0 => \Using_DCache.Using_WriteThrough.DCache_I1_n_119\,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WVALID_i_reg_0 => \Using_DCache.Using_WriteThrough.DCache_I1_n_118\,
      Q(31) => dext_Data_Read(0),
      Q(30) => dext_Data_Read(1),
      Q(29) => dext_Data_Read(2),
      Q(28) => dext_Data_Read(3),
      Q(27) => dext_Data_Read(4),
      Q(26) => dext_Data_Read(5),
      Q(25) => dext_Data_Read(6),
      Q(24) => dext_Data_Read(7),
      Q(23) => dext_Data_Read(8),
      Q(22) => dext_Data_Read(9),
      Q(21) => dext_Data_Read(10),
      Q(20) => dext_Data_Read(11),
      Q(19) => dext_Data_Read(12),
      Q(18) => dext_Data_Read(13),
      Q(17) => dext_Data_Read(14),
      Q(16) => dext_Data_Read(15),
      Q(15) => dext_Data_Read(16),
      Q(14) => dext_Data_Read(17),
      Q(13) => dext_Data_Read(18),
      Q(12) => dext_Data_Read(19),
      Q(11) => dext_Data_Read(20),
      Q(10) => dext_Data_Read(21),
      Q(9) => dext_Data_Read(22),
      Q(8) => dext_Data_Read(23),
      Q(7) => dext_Data_Read(24),
      Q(6) => dext_Data_Read(25),
      Q(5) => dext_Data_Read(26),
      Q(4) => dext_Data_Read(27),
      Q(3) => dext_Data_Read(28),
      Q(2) => dext_Data_Read(29),
      Q(1) => dext_Data_Read(30),
      Q(0) => dext_Data_Read(31),
      S => S,
      \Using_FPGA.Native\(31 downto 0) => \^d\(466 downto 435),
      active_access => active_access,
      active_access_d1 => active_access_d1,
      active_access_reg_0 => \Using_DCache.Using_WriteThrough.DCache_I1_n_120\,
      byte_i_reg(31 downto 0) => \^d\(434 downto 403),
      byte_i_reg_0(3 downto 0) => \^d\(399 downto 396),
      dext_DReady => dext_DReady,
      sync_reset => sync_reset
    );
\Using_Ext_Databus.mem_access_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Decode_I_n_191,
      Q => mem_access,
      R => sync_reset
    );
\Using_ICache.ICache_I1\: entity work.microblaze_arm_microblaze_0_5_Icache
     port map (
      Clk => Clk,
      D(29) => valid_instr_addr(0),
      D(28) => valid_instr_addr(1),
      D(27) => valid_instr_addr(2),
      D(26) => valid_instr_addr(3),
      D(25) => valid_instr_addr(4),
      D(24) => valid_instr_addr(5),
      D(23) => valid_instr_addr(6),
      D(22) => valid_instr_addr(7),
      D(21) => valid_instr_addr(8),
      D(20) => valid_instr_addr(9),
      D(19) => valid_instr_addr(10),
      D(18) => valid_instr_addr(11),
      D(17) => valid_instr_addr(12),
      D(16) => valid_instr_addr(13),
      D(15) => valid_instr_addr(14),
      D(14) => valid_instr_addr(15),
      D(13) => valid_instr_addr(16),
      D(12) => valid_instr_addr(17),
      D(11) => valid_instr_addr(18),
      D(10) => ADDRA(0),
      D(9) => ADDRA(1),
      D(8) => ADDRA(2),
      D(7) => ADDRA(3),
      D(6) => ADDRA(4),
      D(5) => ADDRA(5),
      D(4) => ADDRA(6),
      D(3) => ADDRA(7),
      D(2) => ADDRA(8),
      D(1) => Data_Flow_I_n_139,
      D(0) => Data_Flow_I_n_140,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(35),
      \M_AXI_IC_ARADDR[31]\(37 downto 3) => \^d\(324 downto 290),
      \M_AXI_IC_ARADDR[31]\(2 downto 0) => \^d\(3 downto 1),
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      Q(29) => \last_Valid_Instr_Addr__0\(0),
      Q(28) => \last_Valid_Instr_Addr__0\(1),
      Q(27) => \last_Valid_Instr_Addr__0\(2),
      Q(26) => \last_Valid_Instr_Addr__0\(3),
      Q(25) => \last_Valid_Instr_Addr__0\(4),
      Q(24) => \last_Valid_Instr_Addr__0\(5),
      Q(23) => \last_Valid_Instr_Addr__0\(6),
      Q(22) => \last_Valid_Instr_Addr__0\(7),
      Q(21) => \last_Valid_Instr_Addr__0\(8),
      Q(20) => \last_Valid_Instr_Addr__0\(9),
      Q(19) => \last_Valid_Instr_Addr__0\(10),
      Q(18) => \last_Valid_Instr_Addr__0\(11),
      Q(17) => \last_Valid_Instr_Addr__0\(12),
      Q(16) => \last_Valid_Instr_Addr__0\(13),
      Q(15) => \last_Valid_Instr_Addr__0\(14),
      Q(14) => \last_Valid_Instr_Addr__0\(15),
      Q(13) => \last_Valid_Instr_Addr__0\(16),
      Q(12) => \last_Valid_Instr_Addr__0\(17),
      Q(11) => \last_Valid_Instr_Addr__0\(18),
      Q(10) => \last_Valid_Instr_Addr__0\(19),
      Q(9) => \last_Valid_Instr_Addr__0\(20),
      Q(8) => \last_Valid_Instr_Addr__0\(21),
      Q(7) => \last_Valid_Instr_Addr__0\(22),
      Q(6) => \last_Valid_Instr_Addr__0\(23),
      Q(5) => \last_Valid_Instr_Addr__0\(24),
      Q(4) => \last_Valid_Instr_Addr__0\(25),
      Q(3) => \last_Valid_Instr_Addr__0\(26),
      Q(2) => \last_Valid_Instr_Addr__0\(27),
      Q(1) => last_Valid_Instr_Addr(28),
      Q(0) => last_Valid_Instr_Addr(29),
      Unsigned_Op_reg => \Using_ICache.ICache_I1_n_42\,
      \Using_FPGA.Native\ => Data_Flow_I_n_71,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_1\(8) => op1(19),
      \Using_FPGA.Native_1\(7) => op1(20),
      \Using_FPGA.Native_1\(6) => op1(21),
      \Using_FPGA.Native_1\(5) => op1(22),
      \Using_FPGA.Native_1\(4) => op1(23),
      \Using_FPGA.Native_1\(3) => op1(24),
      \Using_FPGA.Native_1\(2) => op1(25),
      \Using_FPGA.Native_1\(1) => op1(26),
      \Using_FPGA.Native_1\(0) => op1(27),
      \Using_FPGA.Native_2\ => Data_Flow_I_n_72,
      \Using_FPGA.Native_3\(29 downto 0) => \^d\(498 downto 469),
      Write_ICache_I => Write_ICache_I,
      ex_Valid => ex_Valid,
      icache_read_idle => icache_read_idle,
      icache_ready => icache_ready,
      \instr_EX_i_reg[0]\ => \Using_ICache.ICache_I1_n_72\,
      \instr_EX_i_reg[11]\ => \Using_ICache.ICache_I1_n_61\,
      \instr_EX_i_reg[12]\ => \Using_ICache.ICache_I1_n_60\,
      \instr_EX_i_reg[13]\ => \Using_ICache.ICache_I1_n_59\,
      \instr_EX_i_reg[14]\ => \Using_ICache.ICache_I1_n_58\,
      \instr_EX_i_reg[15]\ => \Using_ICache.ICache_I1_n_57\,
      \instr_EX_i_reg[16]\ => \Using_ICache.ICache_I1_n_56\,
      \instr_EX_i_reg[17]\ => \Using_ICache.ICache_I1_n_55\,
      \instr_EX_i_reg[18]\ => \Using_ICache.ICache_I1_n_54\,
      \instr_EX_i_reg[19]\ => \Using_ICache.ICache_I1_n_53\,
      \instr_EX_i_reg[1]\ => \Using_ICache.ICache_I1_n_71\,
      \instr_EX_i_reg[20]\ => \Using_ICache.ICache_I1_n_52\,
      \instr_EX_i_reg[21]\ => \Using_ICache.ICache_I1_n_51\,
      \instr_EX_i_reg[22]\ => \Using_ICache.ICache_I1_n_50\,
      \instr_EX_i_reg[23]\ => \Using_ICache.ICache_I1_n_49\,
      \instr_EX_i_reg[24]\ => \Using_ICache.ICache_I1_n_48\,
      \instr_EX_i_reg[25]\ => \Using_ICache.ICache_I1_n_47\,
      \instr_EX_i_reg[26]\ => \Using_ICache.ICache_I1_n_46\,
      \instr_EX_i_reg[27]\ => \Using_ICache.ICache_I1_n_45\,
      \instr_EX_i_reg[28]\ => \Using_ICache.ICache_I1_n_44\,
      \instr_EX_i_reg[29]\ => \Using_ICache.ICache_I1_n_43\,
      \instr_EX_i_reg[2]\ => \Using_ICache.ICache_I1_n_70\,
      \instr_EX_i_reg[31]\ => \Using_ICache.ICache_I1_n_41\,
      \instr_EX_i_reg[3]\ => \Using_ICache.ICache_I1_n_69\,
      \instr_EX_i_reg[4]\ => \Using_ICache.ICache_I1_n_68\,
      \instr_EX_i_reg[5]\ => \Using_ICache.ICache_I1_n_67\,
      \instr_EX_i_reg[6]\ => \Using_ICache.ICache_I1_n_66\,
      \instr_EX_i_reg[7]\ => \Using_ICache.ICache_I1_n_65\,
      lopt => lopt_8,
      lopt_1 => lopt_9,
      lopt_2 => \Implement_Debug_Logic.Master_Core.Debug_Area_n_85\,
      lopt_3 => lopt_10,
      lopt_4 => lopt_11,
      lopt_5 => Decode_I_n_25,
      lopt_6 => lopt_12,
      lopt_7 => of_PipeRun,
      lopt_8 => lopt_13,
      lopt_9 => lopt_14,
      mbar_decode_I_reg(0) => \^d\(499),
      sync_reset => sync_reset,
      valid_Req => valid_Req,
      \write_Addr_I_reg[2]\ => \Using_ICache.ICache_I1_n_64\,
      \write_Addr_I_reg[3]\ => \Using_ICache.ICache_I1_n_63\,
      \write_Addr_I_reg[4]\ => \Using_ICache.ICache_I1_n_62\
    );
\Using_ICache.combined_carry_or_I\: entity work.microblaze_arm_microblaze_0_5_carry_or
     port map (
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Implement_Debug_Logic.Master_Core.Debug_Area_n_85\,
      complete_iready => complete_iready,
      icache_ready => icache_ready,
      \inHibit_EX_Rst__0\ => \inHibit_EX_Rst__0\,
      lopt => lopt_8,
      lopt_1 => lopt_9,
      nonvalid_IFetch_n_reg => Decode_I_n_25
    );
trace_data_access_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_Strobe,
      Q => \^d\(10),
      R => '0'
    );
\trace_data_address_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(466),
      Q => \^d\(78),
      R => '0'
    );
\trace_data_address_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(456),
      Q => \^d\(68),
      R => '0'
    );
\trace_data_address_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(455),
      Q => \^d\(67),
      R => '0'
    );
\trace_data_address_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(454),
      Q => \^d\(66),
      R => '0'
    );
\trace_data_address_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(453),
      Q => \^d\(65),
      R => '0'
    );
\trace_data_address_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(452),
      Q => \^d\(64),
      R => '0'
    );
\trace_data_address_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(451),
      Q => \^d\(63),
      R => '0'
    );
\trace_data_address_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(450),
      Q => \^d\(62),
      R => '0'
    );
\trace_data_address_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(449),
      Q => \^d\(61),
      R => '0'
    );
\trace_data_address_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(448),
      Q => \^d\(60),
      R => '0'
    );
\trace_data_address_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(447),
      Q => \^d\(59),
      R => '0'
    );
\trace_data_address_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(465),
      Q => \^d\(77),
      R => '0'
    );
\trace_data_address_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(446),
      Q => \^d\(58),
      R => '0'
    );
\trace_data_address_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(445),
      Q => \^d\(57),
      R => '0'
    );
\trace_data_address_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(444),
      Q => \^d\(56),
      R => '0'
    );
\trace_data_address_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(443),
      Q => \^d\(55),
      R => '0'
    );
\trace_data_address_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(442),
      Q => \^d\(54),
      R => '0'
    );
\trace_data_address_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(441),
      Q => \^d\(53),
      R => '0'
    );
\trace_data_address_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(440),
      Q => \^d\(52),
      R => '0'
    );
\trace_data_address_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(439),
      Q => \^d\(51),
      R => '0'
    );
\trace_data_address_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(438),
      Q => \^d\(50),
      R => '0'
    );
\trace_data_address_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(437),
      Q => \^d\(49),
      R => '0'
    );
\trace_data_address_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(464),
      Q => \^d\(76),
      R => '0'
    );
\trace_data_address_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(436),
      Q => \^d\(48),
      R => '0'
    );
\trace_data_address_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(435),
      Q => \^d\(47),
      R => '0'
    );
\trace_data_address_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(463),
      Q => \^d\(75),
      R => '0'
    );
\trace_data_address_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(462),
      Q => \^d\(74),
      R => '0'
    );
\trace_data_address_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(461),
      Q => \^d\(73),
      R => '0'
    );
\trace_data_address_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(460),
      Q => \^d\(72),
      R => '0'
    );
\trace_data_address_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(459),
      Q => \^d\(71),
      R => '0'
    );
\trace_data_address_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(458),
      Q => \^d\(70),
      R => '0'
    );
\trace_data_address_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(457),
      Q => \^d\(69),
      R => '0'
    );
\trace_data_byte_enable_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(399),
      Q => \^d\(14),
      R => '0'
    );
\trace_data_byte_enable_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(398),
      Q => \^d\(13),
      R => '0'
    );
\trace_data_byte_enable_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(397),
      Q => \^d\(12),
      R => '0'
    );
\trace_data_byte_enable_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(396),
      Q => \^d\(11),
      R => '0'
    );
trace_data_read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(401),
      Q => \^d\(9),
      R => '0'
    );
trace_data_write_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(400),
      Q => \^d\(8),
      R => '0'
    );
\trace_data_write_value_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(434),
      Q => \^d\(46),
      R => '0'
    );
\trace_data_write_value_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(424),
      Q => \^d\(36),
      R => '0'
    );
\trace_data_write_value_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(423),
      Q => \^d\(35),
      R => '0'
    );
\trace_data_write_value_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(422),
      Q => \^d\(34),
      R => '0'
    );
\trace_data_write_value_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(421),
      Q => \^d\(33),
      R => '0'
    );
\trace_data_write_value_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(420),
      Q => \^d\(32),
      R => '0'
    );
\trace_data_write_value_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(419),
      Q => \^d\(31),
      R => '0'
    );
\trace_data_write_value_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(418),
      Q => \^d\(30),
      R => '0'
    );
\trace_data_write_value_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(417),
      Q => \^d\(29),
      R => '0'
    );
\trace_data_write_value_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(416),
      Q => \^d\(28),
      R => '0'
    );
\trace_data_write_value_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(415),
      Q => \^d\(27),
      R => '0'
    );
\trace_data_write_value_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(433),
      Q => \^d\(45),
      R => '0'
    );
\trace_data_write_value_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(414),
      Q => \^d\(26),
      R => '0'
    );
\trace_data_write_value_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(413),
      Q => \^d\(25),
      R => '0'
    );
\trace_data_write_value_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(412),
      Q => \^d\(24),
      R => '0'
    );
\trace_data_write_value_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(411),
      Q => \^d\(23),
      R => '0'
    );
\trace_data_write_value_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(410),
      Q => \^d\(22),
      R => '0'
    );
\trace_data_write_value_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(409),
      Q => \^d\(21),
      R => '0'
    );
\trace_data_write_value_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(408),
      Q => \^d\(20),
      R => '0'
    );
\trace_data_write_value_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(407),
      Q => \^d\(19),
      R => '0'
    );
\trace_data_write_value_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(406),
      Q => \^d\(18),
      R => '0'
    );
\trace_data_write_value_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(405),
      Q => \^d\(17),
      R => '0'
    );
\trace_data_write_value_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(432),
      Q => \^d\(44),
      R => '0'
    );
\trace_data_write_value_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(404),
      Q => \^d\(16),
      R => '0'
    );
\trace_data_write_value_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(403),
      Q => \^d\(15),
      R => '0'
    );
\trace_data_write_value_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(431),
      Q => \^d\(43),
      R => '0'
    );
\trace_data_write_value_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(430),
      Q => \^d\(42),
      R => '0'
    );
\trace_data_write_value_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(429),
      Q => \^d\(41),
      R => '0'
    );
\trace_data_write_value_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(428),
      Q => \^d\(40),
      R => '0'
    );
\trace_data_write_value_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(427),
      Q => \^d\(39),
      R => '0'
    );
\trace_data_write_value_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(426),
      Q => \^d\(38),
      R => '0'
    );
\trace_data_write_value_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(425),
      Q => \^d\(37),
      R => '0'
    );
trace_delay_slot_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => delay_slot_instr,
      Q => \^d\(79),
      R => '0'
    );
\trace_instruction_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(0),
      Q => \^d\(183),
      R => '0'
    );
\trace_instruction_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_Addr(4),
      Q => \^d\(173),
      R => '0'
    );
\trace_instruction_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(11),
      Q => \^d\(172),
      R => '0'
    );
\trace_instruction_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(12),
      Q => \^d\(171),
      R => '0'
    );
\trace_instruction_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(13),
      Q => \^d\(170),
      R => '0'
    );
\trace_instruction_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(14),
      Q => \^d\(169),
      R => '0'
    );
\trace_instruction_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(15),
      Q => \^d\(168),
      R => '0'
    );
\trace_instruction_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(16),
      Q => \^d\(167),
      R => '0'
    );
\trace_instruction_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(17),
      Q => \^d\(166),
      R => '0'
    );
\trace_instruction_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(18),
      Q => \^d\(165),
      R => '0'
    );
\trace_instruction_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(19),
      Q => \^d\(164),
      R => '0'
    );
\trace_instruction_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(1),
      Q => \^d\(182),
      R => '0'
    );
\trace_instruction_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(20),
      Q => \^d\(163),
      R => '0'
    );
\trace_instruction_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(21),
      Q => \^d\(162),
      R => '0'
    );
\trace_instruction_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(22),
      Q => \^d\(161),
      R => '0'
    );
\trace_instruction_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(23),
      Q => \^d\(160),
      R => '0'
    );
\trace_instruction_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(24),
      Q => \^d\(159),
      R => '0'
    );
\trace_instruction_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(25),
      Q => \^d\(158),
      R => '0'
    );
\trace_instruction_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(26),
      Q => \^d\(157),
      R => '0'
    );
\trace_instruction_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(27),
      Q => \^d\(156),
      R => '0'
    );
\trace_instruction_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(28),
      Q => \^d\(155),
      R => '0'
    );
\trace_instruction_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(29),
      Q => \^d\(154),
      R => '0'
    );
\trace_instruction_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(2),
      Q => \^d\(181),
      R => '0'
    );
\trace_instruction_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Unsigned_Op,
      Q => \^d\(153),
      R => '0'
    );
\trace_instruction_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(31),
      Q => \^d\(152),
      R => '0'
    );
\trace_instruction_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(3),
      Q => \^d\(180),
      R => '0'
    );
\trace_instruction_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(4),
      Q => \^d\(179),
      R => '0'
    );
\trace_instruction_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(5),
      Q => \^d\(178),
      R => '0'
    );
\trace_instruction_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(6),
      Q => \^d\(177),
      R => '0'
    );
\trace_instruction_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => instr_ex(7),
      Q => \^d\(176),
      R => '0'
    );
\trace_instruction_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_Addr(2),
      Q => \^d\(175),
      R => '0'
    );
\trace_instruction_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_Addr(3),
      Q => \^d\(174),
      R => '0'
    );
trace_jump_taken_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump,
      Q => \^d\(80),
      R => '0'
    );
\trace_msr_reg_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => msr_I(28),
      Q => \^d\(115),
      R => '0'
    );
\trace_msr_reg_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => msr_I(29),
      Q => \^d\(114),
      R => '0'
    );
\trace_msr_reg_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => msr_I(30),
      Q => \^d\(113),
      R => '0'
    );
\trace_msr_reg_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => DCache_Enabled,
      Q => \^d\(117),
      R => '0'
    );
\trace_msr_reg_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ICache_Enabled,
      Q => \^d\(116),
      R => '0'
    );
trace_of_piperun_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => of_PipeRun,
      Q => \^d\(0),
      R => '0'
    );
\trace_pc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(0),
      Q => \^d\(150),
      R => '0'
    );
\trace_pc_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(10),
      Q => \^d\(140),
      R => '0'
    );
\trace_pc_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(11),
      Q => \^d\(139),
      R => '0'
    );
\trace_pc_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(12),
      Q => \^d\(138),
      R => '0'
    );
\trace_pc_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(13),
      Q => \^d\(137),
      R => '0'
    );
\trace_pc_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(14),
      Q => \^d\(136),
      R => '0'
    );
\trace_pc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(15),
      Q => \^d\(135),
      R => '0'
    );
\trace_pc_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(16),
      Q => \^d\(134),
      R => '0'
    );
\trace_pc_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(17),
      Q => \^d\(133),
      R => '0'
    );
\trace_pc_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(18),
      Q => \^d\(132),
      R => '0'
    );
\trace_pc_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(19),
      Q => \^d\(131),
      R => '0'
    );
\trace_pc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(1),
      Q => \^d\(149),
      R => '0'
    );
\trace_pc_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(20),
      Q => \^d\(130),
      R => '0'
    );
\trace_pc_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(21),
      Q => \^d\(129),
      R => '0'
    );
\trace_pc_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(22),
      Q => \^d\(128),
      R => '0'
    );
\trace_pc_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(23),
      Q => \^d\(127),
      R => '0'
    );
\trace_pc_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(24),
      Q => \^d\(126),
      R => '0'
    );
\trace_pc_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(25),
      Q => \^d\(125),
      R => '0'
    );
\trace_pc_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(26),
      Q => \^d\(124),
      R => '0'
    );
\trace_pc_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(27),
      Q => \^d\(123),
      R => '0'
    );
\trace_pc_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(28),
      Q => \^d\(122),
      R => '0'
    );
\trace_pc_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(29),
      Q => \^d\(121),
      R => '0'
    );
\trace_pc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(2),
      Q => \^d\(148),
      R => '0'
    );
\trace_pc_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(30),
      Q => \^d\(120),
      R => '0'
    );
\trace_pc_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(31),
      Q => \^d\(119),
      R => '0'
    );
\trace_pc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(3),
      Q => \^d\(147),
      R => '0'
    );
\trace_pc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(4),
      Q => \^d\(146),
      R => '0'
    );
\trace_pc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(5),
      Q => \^d\(145),
      R => '0'
    );
\trace_pc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(6),
      Q => \^d\(144),
      R => '0'
    );
\trace_pc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(7),
      Q => \^d\(143),
      R => '0'
    );
\trace_pc_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(8),
      Q => \^d\(142),
      R => '0'
    );
\trace_pc_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PC_EX_i(9),
      Q => \^d\(141),
      R => '0'
    );
trace_reg_write_novalid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => reg_Write_I,
      Q => trace_reg_write_novalid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MicroBlaze_Core is
  port (
    D : out STD_LOGIC_VECTOR ( 501 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Sleep : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_TDO : out STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : out STD_LOGIC;
    Clk : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Pause : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Status_Reg_En : in STD_LOGIC;
    Data_Read_Reg_En : in STD_LOGIC;
    Config_Reg_En : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    DReady : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    IReady : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    DWait : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MicroBlaze_Core : entity is "MicroBlaze_Core";
end microblaze_arm_microblaze_0_5_MicroBlaze_Core;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MicroBlaze_Core is
  signal Synced : STD_LOGIC;
  signal \reset_temp__0\ : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
  signal wakeup_i : STD_LOGIC_VECTOR ( 0 to 1 );
begin
\Area.Core\: entity work.microblaze_arm_microblaze_0_5_MicroBlaze_Area
     port map (
      Clk => Clk,
      Config_Reg_En => Config_Reg_En,
      D(501 downto 0) => D(501 downto 0),
      DReady => DReady,
      DWait => DWait,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Read_Reg_En => Data_Read_Reg_En,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(1 downto 0),
      Dbg_Trig_Ack_Out(1 downto 0) => Dbg_Trig_Ack_Out(1 downto 0),
      Dbg_Trig_In(1 downto 0) => Dbg_Trig_In(1 downto 0),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(1 downto 0),
      Dbg_Update => Dbg_Update,
      Hibernate => Hibernate,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(37 downto 0) => LOCKSTEP_Master_Out(37 downto 0),
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => \Serial_Dbg_Intf.control_reg_reg[8]\,
      Sleep => Sleep,
      Status_Reg_En => Status_Reg_En,
      Suspend => Suspend,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      sync_reset => sync_reset,
      wakeup_i(0 to 1) => wakeup_i(0 to 1)
    );
Reset_DFF: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit
     port map (
      Clk => Clk,
      \out\(0) => Synced,
      \reset_temp__0\ => \reset_temp__0\
    );
\Use_Async_Reset.sync_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Synced,
      Q => sync_reset,
      R => '0'
    );
\Using_Async_Wakeup_0.Wakeup_DFF\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_0
     port map (
      Clk => Clk,
      SR(0) => sync_reset,
      Wakeup(0) => Wakeup(0),
      \out\(0) => wakeup_i(0)
    );
\Using_Async_Wakeup_1.Wakeup_DFF\: entity work.microblaze_arm_microblaze_0_5_mb_sync_bit_1
     port map (
      Clk => Clk,
      SR(0) => sync_reset,
      Wakeup(0) => Wakeup(1),
      \out\(0) => wakeup_i(1)
    );
reset_temp: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Reset,
      I1 => Mb_Reset,
      I2 => Debug_Rst,
      O => \reset_temp__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5_MicroBlaze is
  port (
    RAM_To : in STD_LOGIC_VECTOR ( 255 downto 0 );
    RAM_From : out STD_LOGIC_VECTOR ( 255 downto 0 );
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Config_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Non_Secure : in STD_LOGIC_VECTOR ( 0 to 3 );
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Ext_BRK : in STD_LOGIC;
    Ext_NM_BRK : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Dbg_Continue : out STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Intr : out STD_LOGIC;
    MB_Halted : out STD_LOGIC;
    MB_Error : out STD_LOGIC;
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sleep : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Wakeup : out STD_LOGIC;
    LOCKSTEP_Slave_In : in STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    M_AXI_IP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_AWLOCK : out STD_LOGIC;
    M_AXI_IP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWVALID : out STD_LOGIC;
    M_AXI_IP_AWREADY : in STD_LOGIC;
    M_AXI_IP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_WLAST : out STD_LOGIC;
    M_AXI_IP_WVALID : out STD_LOGIC;
    M_AXI_IP_WREADY : in STD_LOGIC;
    M_AXI_IP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_BVALID : in STD_LOGIC;
    M_AXI_IP_BREADY : out STD_LOGIC;
    M_AXI_IP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_ARLOCK : out STD_LOGIC;
    M_AXI_IP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARVALID : out STD_LOGIC;
    M_AXI_IP_ARREADY : in STD_LOGIC;
    M_AXI_IP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_RLAST : in STD_LOGIC;
    M_AXI_IP_RVALID : in STD_LOGIC;
    M_AXI_IP_RREADY : out STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_AWLOCK : out STD_LOGIC;
    M_AXI_DP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WLAST : out STD_LOGIC;
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_ARLOCK : out STD_LOGIC;
    M_AXI_DP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RLAST : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Disable : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trace_Clk : in STD_LOGIC;
    Dbg_Trace_Data : out STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_Trace_Ready : in STD_LOGIC;
    Dbg_Trace_Valid : out STD_LOGIC;
    Dbg_AWADDR : in STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID : in STD_LOGIC;
    Dbg_AWREADY : out STD_LOGIC;
    Dbg_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID : in STD_LOGIC;
    Dbg_WREADY : out STD_LOGIC;
    Dbg_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID : out STD_LOGIC;
    Dbg_BREADY : in STD_LOGIC;
    Dbg_ARADDR : in STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID : in STD_LOGIC;
    Dbg_ARREADY : out STD_LOGIC;
    Dbg_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID : out STD_LOGIC;
    Dbg_RREADY : in STD_LOGIC;
    DEBUG_ACLK : in STD_LOGIC;
    DEBUG_ARESETN : in STD_LOGIC;
    Trace_Instruction : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Valid_Instr : out STD_LOGIC;
    Trace_PC : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Reg_Write : out STD_LOGIC;
    Trace_Reg_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_MSR_Reg : out STD_LOGIC_VECTOR ( 0 to 14 );
    Trace_PID_Reg : out STD_LOGIC_VECTOR ( 0 to 7 );
    Trace_New_Reg_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Exception_Taken : out STD_LOGIC;
    Trace_Exception_Kind : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_Jump_Taken : out STD_LOGIC;
    Trace_Delay_Slot : out STD_LOGIC;
    Trace_Data_Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Write_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    Trace_Data_Access : out STD_LOGIC;
    Trace_Data_Read : out STD_LOGIC;
    Trace_Data_Write : out STD_LOGIC;
    Trace_DCache_Req : out STD_LOGIC;
    Trace_DCache_Hit : out STD_LOGIC;
    Trace_DCache_Rdy : out STD_LOGIC;
    Trace_DCache_Read : out STD_LOGIC;
    Trace_ICache_Req : out STD_LOGIC;
    Trace_ICache_Hit : out STD_LOGIC;
    Trace_ICache_Rdy : out STD_LOGIC;
    Trace_OF_PipeRun : out STD_LOGIC;
    Trace_EX_PipeRun : out STD_LOGIC;
    Trace_MEM_PipeRun : out STD_LOGIC;
    Trace_MB_Halted : out STD_LOGIC;
    Trace_Jump_Hit : out STD_LOGIC;
    M0_AXIS_TLAST : out STD_LOGIC;
    M0_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXIS_TVALID : out STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    M1_AXIS_TLAST : out STD_LOGIC;
    M1_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M1_AXIS_TVALID : out STD_LOGIC;
    M1_AXIS_TREADY : in STD_LOGIC;
    M2_AXIS_TLAST : out STD_LOGIC;
    M2_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M2_AXIS_TVALID : out STD_LOGIC;
    M2_AXIS_TREADY : in STD_LOGIC;
    M3_AXIS_TLAST : out STD_LOGIC;
    M3_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M3_AXIS_TVALID : out STD_LOGIC;
    M3_AXIS_TREADY : in STD_LOGIC;
    M4_AXIS_TLAST : out STD_LOGIC;
    M4_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M4_AXIS_TVALID : out STD_LOGIC;
    M4_AXIS_TREADY : in STD_LOGIC;
    M5_AXIS_TLAST : out STD_LOGIC;
    M5_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M5_AXIS_TVALID : out STD_LOGIC;
    M5_AXIS_TREADY : in STD_LOGIC;
    M6_AXIS_TLAST : out STD_LOGIC;
    M6_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M6_AXIS_TVALID : out STD_LOGIC;
    M6_AXIS_TREADY : in STD_LOGIC;
    M7_AXIS_TLAST : out STD_LOGIC;
    M7_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M7_AXIS_TVALID : out STD_LOGIC;
    M7_AXIS_TREADY : in STD_LOGIC;
    M8_AXIS_TLAST : out STD_LOGIC;
    M8_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M8_AXIS_TVALID : out STD_LOGIC;
    M8_AXIS_TREADY : in STD_LOGIC;
    M9_AXIS_TLAST : out STD_LOGIC;
    M9_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M9_AXIS_TVALID : out STD_LOGIC;
    M9_AXIS_TREADY : in STD_LOGIC;
    M10_AXIS_TLAST : out STD_LOGIC;
    M10_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXIS_TVALID : out STD_LOGIC;
    M10_AXIS_TREADY : in STD_LOGIC;
    M11_AXIS_TLAST : out STD_LOGIC;
    M11_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXIS_TVALID : out STD_LOGIC;
    M11_AXIS_TREADY : in STD_LOGIC;
    M12_AXIS_TLAST : out STD_LOGIC;
    M12_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXIS_TVALID : out STD_LOGIC;
    M12_AXIS_TREADY : in STD_LOGIC;
    M13_AXIS_TLAST : out STD_LOGIC;
    M13_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXIS_TVALID : out STD_LOGIC;
    M13_AXIS_TREADY : in STD_LOGIC;
    M14_AXIS_TLAST : out STD_LOGIC;
    M14_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXIS_TVALID : out STD_LOGIC;
    M14_AXIS_TREADY : in STD_LOGIC;
    M15_AXIS_TLAST : out STD_LOGIC;
    M15_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXIS_TVALID : out STD_LOGIC;
    M15_AXIS_TREADY : in STD_LOGIC;
    S0_AXIS_TLAST : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXIS_TVALID : in STD_LOGIC;
    S0_AXIS_TREADY : out STD_LOGIC;
    S1_AXIS_TLAST : in STD_LOGIC;
    S1_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXIS_TVALID : in STD_LOGIC;
    S1_AXIS_TREADY : out STD_LOGIC;
    S2_AXIS_TLAST : in STD_LOGIC;
    S2_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXIS_TVALID : in STD_LOGIC;
    S2_AXIS_TREADY : out STD_LOGIC;
    S3_AXIS_TLAST : in STD_LOGIC;
    S3_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXIS_TVALID : in STD_LOGIC;
    S3_AXIS_TREADY : out STD_LOGIC;
    S4_AXIS_TLAST : in STD_LOGIC;
    S4_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXIS_TVALID : in STD_LOGIC;
    S4_AXIS_TREADY : out STD_LOGIC;
    S5_AXIS_TLAST : in STD_LOGIC;
    S5_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXIS_TVALID : in STD_LOGIC;
    S5_AXIS_TREADY : out STD_LOGIC;
    S6_AXIS_TLAST : in STD_LOGIC;
    S6_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXIS_TVALID : in STD_LOGIC;
    S6_AXIS_TREADY : out STD_LOGIC;
    S7_AXIS_TLAST : in STD_LOGIC;
    S7_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXIS_TVALID : in STD_LOGIC;
    S7_AXIS_TREADY : out STD_LOGIC;
    S8_AXIS_TLAST : in STD_LOGIC;
    S8_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXIS_TVALID : in STD_LOGIC;
    S8_AXIS_TREADY : out STD_LOGIC;
    S9_AXIS_TLAST : in STD_LOGIC;
    S9_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXIS_TVALID : in STD_LOGIC;
    S9_AXIS_TREADY : out STD_LOGIC;
    S10_AXIS_TLAST : in STD_LOGIC;
    S10_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXIS_TVALID : in STD_LOGIC;
    S10_AXIS_TREADY : out STD_LOGIC;
    S11_AXIS_TLAST : in STD_LOGIC;
    S11_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXIS_TVALID : in STD_LOGIC;
    S11_AXIS_TREADY : out STD_LOGIC;
    S12_AXIS_TLAST : in STD_LOGIC;
    S12_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXIS_TVALID : in STD_LOGIC;
    S12_AXIS_TREADY : out STD_LOGIC;
    S13_AXIS_TLAST : in STD_LOGIC;
    S13_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXIS_TVALID : in STD_LOGIC;
    S13_AXIS_TREADY : out STD_LOGIC;
    S14_AXIS_TLAST : in STD_LOGIC;
    S14_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXIS_TVALID : in STD_LOGIC;
    S14_AXIS_TREADY : out STD_LOGIC;
    S15_AXIS_TLAST : in STD_LOGIC;
    S15_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXIS_TVALID : in STD_LOGIC;
    S15_AXIS_TREADY : out STD_LOGIC;
    M_AXI_IC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWLOCK : out STD_LOGIC;
    M_AXI_IC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWVALID : out STD_LOGIC;
    M_AXI_IC_AWREADY : in STD_LOGIC;
    M_AXI_IC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_WLAST : out STD_LOGIC;
    M_AXI_IC_WVALID : out STD_LOGIC;
    M_AXI_IC_WREADY : in STD_LOGIC;
    M_AXI_IC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_BVALID : in STD_LOGIC;
    M_AXI_IC_BREADY : out STD_LOGIC;
    M_AXI_IC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_WACK : out STD_LOGIC;
    M_AXI_IC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARLOCK : out STD_LOGIC;
    M_AXI_IC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARVALID : out STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_IC_RREADY : out STD_LOGIC;
    M_AXI_IC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RACK : out STD_LOGIC;
    M_AXI_IC_ACVALID : in STD_LOGIC;
    M_AXI_IC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ACREADY : out STD_LOGIC;
    M_AXI_IC_CRVALID : out STD_LOGIC;
    M_AXI_IC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_CRREADY : in STD_LOGIC;
    M_AXI_IC_CDVALID : out STD_LOGIC;
    M_AXI_IC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_CDLAST : out STD_LOGIC;
    M_AXI_IC_CDREADY : in STD_LOGIC;
    M_AXI_DC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWLOCK : out STD_LOGIC;
    M_AXI_DC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWVALID : out STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_WLAST : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_BREADY : out STD_LOGIC;
    M_AXI_DC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_WACK : out STD_LOGIC;
    M_AXI_DC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARLOCK : out STD_LOGIC;
    M_AXI_DC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARVALID : out STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_DC_RREADY : out STD_LOGIC;
    M_AXI_DC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RACK : out STD_LOGIC;
    M_AXI_DC_ACVALID : in STD_LOGIC;
    M_AXI_DC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ACREADY : out STD_LOGIC;
    M_AXI_DC_CRVALID : out STD_LOGIC;
    M_AXI_DC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_CRREADY : in STD_LOGIC;
    M_AXI_DC_CDVALID : out STD_LOGIC;
    M_AXI_DC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_CDLAST : out STD_LOGIC;
    M_AXI_DC_CDREADY : in STD_LOGIC
  );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 15;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_ASYNC_WAKEUP : integer;
  attribute C_ASYNC_WAKEUP of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 3;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_BASE_VECTORS : string;
  attribute C_BASE_VECTORS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 8192;
  attribute C_DADDR_SIZE : integer;
  attribute C_DADDR_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 15;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_DCACHE_BASEADDR : string;
  attribute C_DCACHE_BASEADDR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "64'b0000000000000000000000000000000000010000000000000000000000000000";
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 8192;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_DCACHE_HIGHADDR : string;
  attribute C_DCACHE_HIGHADDR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "64'b0000000000000000000000000000000000011111111111111111111111111111";
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_DEBUG_TRACE_ASYNC_RESET : integer;
  attribute C_DEBUG_TRACE_ASYNC_RESET of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "zynq";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 100000000;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_IADDR_SIZE : integer;
  attribute C_IADDR_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_ICACHE_BASEADDR : string;
  attribute C_ICACHE_BASEADDR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "64'b0000000000000000000000000000000000010000000000000000000000000000";
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_ICACHE_HIGHADDR : string;
  attribute C_ICACHE_HIGHADDR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "64'b0000000000000000000000000000000000011111111111111111111111111111";
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "microblaze_arm_microblaze_0_5";
  attribute C_INSTR_SIZE : integer;
  attribute C_INSTR_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_LOCKSTEP_MASTER : integer;
  attribute C_LOCKSTEP_MASTER of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 2;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_PIADDR_SIZE : integer;
  attribute C_PIADDR_SIZE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_PVR : integer;
  attribute C_PVR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 32;
  attribute C_SCO : integer;
  attribute C_SCO of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_NON_SECURE : integer;
  attribute C_USE_NON_SECURE of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 1;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of microblaze_arm_microblaze_0_5_MicroBlaze : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "MicroBlaze";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of microblaze_arm_microblaze_0_5_MicroBlaze : entity is "yes";
end microblaze_arm_microblaze_0_5_MicroBlaze;

architecture STRUCTURE of microblaze_arm_microblaze_0_5_MicroBlaze is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_En\ : STD_LOGIC;
  signal \^byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Config_Reg_En : STD_LOGIC;
  signal \^d_as\ : STD_LOGIC;
  signal \^data_addr\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Data_Read_Reg_En : STD_LOGIC;
  signal \^data_write\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^dbg_continue\ : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_13_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_27_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^debug_rst\ : STD_LOGIC;
  signal \^ifetch\ : STD_LOGIC;
  signal \^i_as\ : STD_LOGIC;
  signal \^instr_addr\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 1 to 46 );
  signal \^lockstep_out\ : STD_LOGIC_VECTOR ( 2 to 3228 );
  signal \^mb_halted\ : STD_LOGIC;
  signal \^m_axi_dc_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_dc_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_dc_arcache\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_dc_arlen\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_dc_arvalid\ : STD_LOGIC;
  signal \^m_axi_dc_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dc_awvalid\ : STD_LOGIC;
  signal \^m_axi_dc_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dc_wlast\ : STD_LOGIC;
  signal \^m_axi_dc_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_dc_wvalid\ : STD_LOGIC;
  signal \^m_axi_dp_arvalid\ : STD_LOGIC;
  signal \^m_axi_dp_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dp_awvalid\ : STD_LOGIC;
  signal \^m_axi_dp_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dp_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_dp_wvalid\ : STD_LOGIC;
  signal \^m_axi_ic_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_ic_arburst\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_ic_arcache\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_ic_arlen\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_ic_arvalid\ : STD_LOGIC;
  signal \^m_axi_ic_rready\ : STD_LOGIC;
  signal MicroBlaze_Core_I_n_551 : STD_LOGIC;
  signal \^read_strobe\ : STD_LOGIC;
  signal \^trace_dcache_hit\ : STD_LOGIC;
  signal \^trace_dcache_rdy\ : STD_LOGIC;
  signal \^trace_dcache_read\ : STD_LOGIC;
  signal \^trace_dcache_req\ : STD_LOGIC;
  signal \^trace_data_access\ : STD_LOGIC;
  signal \^trace_data_address\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_data_byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^trace_data_read\ : STD_LOGIC;
  signal \^trace_data_write\ : STD_LOGIC;
  signal \^trace_data_write_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_delay_slot\ : STD_LOGIC;
  signal \^trace_icache_hit\ : STD_LOGIC;
  signal \^trace_icache_rdy\ : STD_LOGIC;
  signal \^trace_icache_req\ : STD_LOGIC;
  signal \^trace_instruction\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_jump_taken\ : STD_LOGIC;
  signal \^trace_msr_reg\ : STD_LOGIC_VECTOR ( 7 to 13 );
  signal \^trace_new_reg_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_of_piperun\ : STD_LOGIC;
  signal \^trace_pc\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_reg_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^trace_reg_write\ : STD_LOGIC;
  signal \^trace_valid_instr\ : STD_LOGIC;
  signal \^write_strobe\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_13 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_27 : label is "soft_lutpair90";
  attribute mark_debug : string;
  attribute mark_debug of Trace_DCache_Hit : signal is "false";
  attribute mark_debug of Trace_DCache_Rdy : signal is "false";
  attribute mark_debug of Trace_DCache_Read : signal is "false";
  attribute mark_debug of Trace_DCache_Req : signal is "false";
  attribute mark_debug of Trace_Data_Access : signal is "false";
  attribute mark_debug of Trace_Data_Read : signal is "false";
  attribute mark_debug of Trace_Data_Write : signal is "false";
  attribute mark_debug of Trace_Delay_Slot : signal is "false";
  attribute mark_debug of Trace_EX_PipeRun : signal is "false";
  attribute mark_debug of Trace_Exception_Taken : signal is "false";
  attribute mark_debug of Trace_ICache_Hit : signal is "false";
  attribute mark_debug of Trace_ICache_Rdy : signal is "false";
  attribute mark_debug of Trace_ICache_Req : signal is "false";
  attribute mark_debug of Trace_Jump_Hit : signal is "false";
  attribute mark_debug of Trace_Jump_Taken : signal is "false";
  attribute mark_debug of Trace_MB_Halted : signal is "false";
  attribute mark_debug of Trace_MEM_PipeRun : signal is "false";
  attribute mark_debug of Trace_OF_PipeRun : signal is "false";
  attribute mark_debug of Trace_Reg_Write : signal is "false";
  attribute mark_debug of Trace_Valid_Instr : signal is "false";
  attribute mark_debug of Trace_Data_Address : signal is "false";
  attribute mark_debug of Trace_Data_Byte_Enable : signal is "false";
  attribute mark_debug of Trace_Data_Write_Value : signal is "false";
  attribute mark_debug of Trace_Exception_Kind : signal is "false";
  attribute mark_debug of Trace_Instruction : signal is "false";
  attribute mark_debug of Trace_MSR_Reg : signal is "false";
  attribute mark_debug of Trace_New_Reg_Value : signal is "false";
  attribute mark_debug of Trace_PC : signal is "false";
  attribute mark_debug of Trace_PID_Reg : signal is "false";
  attribute mark_debug of Trace_Reg_Addr : signal is "false";
begin
  Byte_Enable(0 to 3) <= \^byte_enable\(0 to 3);
  D_AS <= \^d_as\;
  Data_Addr(0 to 31) <= \^data_addr\(0 to 31);
  Data_Write(0 to 31) <= \^data_write\(0 to 31);
  Dbg_ARREADY <= \<const0>\;
  Dbg_AWREADY <= \<const0>\;
  Dbg_BRESP(1) <= \<const0>\;
  Dbg_BRESP(0) <= \<const0>\;
  Dbg_BVALID <= \<const0>\;
  Dbg_Continue <= \^dbg_continue\;
  Dbg_Intr <= \<const0>\;
  Dbg_RDATA(31) <= \<const0>\;
  Dbg_RDATA(30) <= \<const0>\;
  Dbg_RDATA(29) <= \<const0>\;
  Dbg_RDATA(28) <= \<const0>\;
  Dbg_RDATA(27) <= \<const0>\;
  Dbg_RDATA(26) <= \<const0>\;
  Dbg_RDATA(25) <= \<const0>\;
  Dbg_RDATA(24) <= \<const0>\;
  Dbg_RDATA(23) <= \<const0>\;
  Dbg_RDATA(22) <= \<const0>\;
  Dbg_RDATA(21) <= \<const0>\;
  Dbg_RDATA(20) <= \<const0>\;
  Dbg_RDATA(19) <= \<const0>\;
  Dbg_RDATA(18) <= \<const0>\;
  Dbg_RDATA(17) <= \<const0>\;
  Dbg_RDATA(16) <= \<const0>\;
  Dbg_RDATA(15) <= \<const0>\;
  Dbg_RDATA(14) <= \<const0>\;
  Dbg_RDATA(13) <= \<const0>\;
  Dbg_RDATA(12) <= \<const0>\;
  Dbg_RDATA(11) <= \<const0>\;
  Dbg_RDATA(10) <= \<const0>\;
  Dbg_RDATA(9) <= \<const0>\;
  Dbg_RDATA(8) <= \<const0>\;
  Dbg_RDATA(7) <= \<const0>\;
  Dbg_RDATA(6) <= \<const0>\;
  Dbg_RDATA(5) <= \<const0>\;
  Dbg_RDATA(4) <= \<const0>\;
  Dbg_RDATA(3) <= \<const0>\;
  Dbg_RDATA(2) <= \<const0>\;
  Dbg_RDATA(1) <= \<const0>\;
  Dbg_RDATA(0) <= \<const0>\;
  Dbg_RRESP(1) <= \<const0>\;
  Dbg_RRESP(0) <= \<const0>\;
  Dbg_RVALID <= \<const0>\;
  Dbg_Trace_Data(0) <= \<const0>\;
  Dbg_Trace_Data(1) <= \<const0>\;
  Dbg_Trace_Data(2) <= \<const0>\;
  Dbg_Trace_Data(3) <= \<const0>\;
  Dbg_Trace_Data(4) <= \<const0>\;
  Dbg_Trace_Data(5) <= \<const0>\;
  Dbg_Trace_Data(6) <= \<const0>\;
  Dbg_Trace_Data(7) <= \<const0>\;
  Dbg_Trace_Data(8) <= \<const0>\;
  Dbg_Trace_Data(9) <= \<const0>\;
  Dbg_Trace_Data(10) <= \<const0>\;
  Dbg_Trace_Data(11) <= \<const0>\;
  Dbg_Trace_Data(12) <= \<const0>\;
  Dbg_Trace_Data(13) <= \<const0>\;
  Dbg_Trace_Data(14) <= \<const0>\;
  Dbg_Trace_Data(15) <= \<const0>\;
  Dbg_Trace_Data(16) <= \<const0>\;
  Dbg_Trace_Data(17) <= \<const0>\;
  Dbg_Trace_Data(18) <= \<const0>\;
  Dbg_Trace_Data(19) <= \<const0>\;
  Dbg_Trace_Data(20) <= \<const0>\;
  Dbg_Trace_Data(21) <= \<const0>\;
  Dbg_Trace_Data(22) <= \<const0>\;
  Dbg_Trace_Data(23) <= \<const0>\;
  Dbg_Trace_Data(24) <= \<const0>\;
  Dbg_Trace_Data(25) <= \<const0>\;
  Dbg_Trace_Data(26) <= \<const0>\;
  Dbg_Trace_Data(27) <= \<const0>\;
  Dbg_Trace_Data(28) <= \<const0>\;
  Dbg_Trace_Data(29) <= \<const0>\;
  Dbg_Trace_Data(30) <= \<const0>\;
  Dbg_Trace_Data(31) <= \<const0>\;
  Dbg_Trace_Data(32) <= \<const0>\;
  Dbg_Trace_Data(33) <= \<const0>\;
  Dbg_Trace_Data(34) <= \<const0>\;
  Dbg_Trace_Data(35) <= \<const0>\;
  Dbg_Trace_Valid <= \<const0>\;
  Dbg_Trig_Ack_Out(0 to 1) <= \^dbg_trig_ack_out\(0 to 1);
  Dbg_Trig_Ack_Out(2) <= \<const0>\;
  Dbg_Trig_Ack_Out(3) <= \<const0>\;
  Dbg_Trig_Ack_Out(4) <= \<const0>\;
  Dbg_Trig_Ack_Out(5) <= \<const0>\;
  Dbg_Trig_Ack_Out(6) <= \<const0>\;
  Dbg_Trig_Ack_Out(7) <= \<const0>\;
  Dbg_Trig_In(0 to 1) <= \^dbg_trig_in\(0 to 1);
  Dbg_Trig_In(2) <= \<const0>\;
  Dbg_Trig_In(3) <= \<const0>\;
  Dbg_Trig_In(4) <= \<const0>\;
  Dbg_Trig_In(5) <= \<const0>\;
  Dbg_Trig_In(6) <= \<const0>\;
  Dbg_Trig_In(7) <= \<const0>\;
  Dbg_WREADY <= \<const0>\;
  Dbg_Wakeup <= \^lockstep_master_out\(11);
  IFetch <= \^ifetch\;
  I_AS <= \^i_as\;
  Instr_Addr(0 to 31) <= \^instr_addr\(0 to 31);
  Interrupt_Ack(0) <= \<const0>\;
  Interrupt_Ack(1) <= \<const0>\;
  LOCKSTEP_Master_Out(0) <= \<const0>\;
  LOCKSTEP_Master_Out(1 to 5) <= \^lockstep_master_out\(1 to 5);
  LOCKSTEP_Master_Out(6) <= \<const0>\;
  LOCKSTEP_Master_Out(7) <= \<const0>\;
  LOCKSTEP_Master_Out(8) <= \<const0>\;
  LOCKSTEP_Master_Out(9) <= \^lockstep_master_out\(9);
  LOCKSTEP_Master_Out(10) <= \^mb_halted\;
  LOCKSTEP_Master_Out(11) <= \^lockstep_master_out\(11);
  LOCKSTEP_Master_Out(12) <= \^dbg_continue\;
  LOCKSTEP_Master_Out(13) <= \<const0>\;
  LOCKSTEP_Master_Out(14) <= \^debug_rst\;
  LOCKSTEP_Master_Out(15 to 46) <= \^lockstep_master_out\(15 to 46);
  LOCKSTEP_Master_Out(47) <= \<const0>\;
  LOCKSTEP_Master_Out(48) <= \<const0>\;
  LOCKSTEP_Master_Out(49) <= \<const0>\;
  LOCKSTEP_Master_Out(50) <= \<const0>\;
  LOCKSTEP_Master_Out(51) <= \<const0>\;
  LOCKSTEP_Master_Out(52) <= \<const0>\;
  LOCKSTEP_Master_Out(53) <= \<const0>\;
  LOCKSTEP_Master_Out(54) <= \<const0>\;
  LOCKSTEP_Master_Out(55) <= \<const0>\;
  LOCKSTEP_Master_Out(56) <= \<const0>\;
  LOCKSTEP_Master_Out(57) <= \<const0>\;
  LOCKSTEP_Master_Out(58) <= \<const0>\;
  LOCKSTEP_Master_Out(59) <= \<const0>\;
  LOCKSTEP_Master_Out(60) <= \<const0>\;
  LOCKSTEP_Master_Out(61) <= \<const0>\;
  LOCKSTEP_Master_Out(62) <= \<const0>\;
  LOCKSTEP_Master_Out(63) <= \<const0>\;
  LOCKSTEP_Master_Out(64) <= \<const0>\;
  LOCKSTEP_Master_Out(65) <= \<const0>\;
  LOCKSTEP_Master_Out(66) <= \<const0>\;
  LOCKSTEP_Master_Out(67) <= \<const0>\;
  LOCKSTEP_Master_Out(68) <= \<const0>\;
  LOCKSTEP_Master_Out(69) <= \<const0>\;
  LOCKSTEP_Master_Out(70) <= \<const0>\;
  LOCKSTEP_Master_Out(71) <= \<const0>\;
  LOCKSTEP_Master_Out(72) <= \<const0>\;
  LOCKSTEP_Master_Out(73) <= \<const0>\;
  LOCKSTEP_Master_Out(74) <= \<const0>\;
  LOCKSTEP_Master_Out(75) <= \<const0>\;
  LOCKSTEP_Master_Out(76) <= \<const0>\;
  LOCKSTEP_Master_Out(77) <= \<const0>\;
  LOCKSTEP_Master_Out(78) <= \<const0>\;
  LOCKSTEP_Master_Out(79) <= \<const0>\;
  LOCKSTEP_Master_Out(80) <= \<const0>\;
  LOCKSTEP_Master_Out(81) <= \<const0>\;
  LOCKSTEP_Master_Out(82) <= \<const0>\;
  LOCKSTEP_Master_Out(83) <= \<const0>\;
  LOCKSTEP_Master_Out(84) <= \<const0>\;
  LOCKSTEP_Master_Out(85) <= \<const0>\;
  LOCKSTEP_Master_Out(86) <= \<const0>\;
  LOCKSTEP_Master_Out(87) <= \<const0>\;
  LOCKSTEP_Master_Out(88) <= \<const0>\;
  LOCKSTEP_Master_Out(89) <= \<const0>\;
  LOCKSTEP_Master_Out(90) <= \<const0>\;
  LOCKSTEP_Master_Out(91) <= \<const0>\;
  LOCKSTEP_Master_Out(92) <= \<const0>\;
  LOCKSTEP_Master_Out(93) <= \<const0>\;
  LOCKSTEP_Master_Out(94) <= \<const0>\;
  LOCKSTEP_Master_Out(95) <= \<const0>\;
  LOCKSTEP_Master_Out(96) <= \<const0>\;
  LOCKSTEP_Master_Out(97) <= \<const0>\;
  LOCKSTEP_Master_Out(98) <= \<const0>\;
  LOCKSTEP_Master_Out(99) <= \<const0>\;
  LOCKSTEP_Master_Out(100) <= \<const0>\;
  LOCKSTEP_Master_Out(101) <= \<const0>\;
  LOCKSTEP_Master_Out(102) <= \<const0>\;
  LOCKSTEP_Master_Out(103) <= \<const0>\;
  LOCKSTEP_Master_Out(104) <= \<const0>\;
  LOCKSTEP_Master_Out(105) <= \<const0>\;
  LOCKSTEP_Master_Out(106) <= \<const0>\;
  LOCKSTEP_Master_Out(107) <= \<const0>\;
  LOCKSTEP_Master_Out(108) <= \<const0>\;
  LOCKSTEP_Master_Out(109) <= \<const0>\;
  LOCKSTEP_Master_Out(110) <= \<const0>\;
  LOCKSTEP_Master_Out(111) <= \<const0>\;
  LOCKSTEP_Master_Out(112) <= \<const0>\;
  LOCKSTEP_Master_Out(113) <= \<const0>\;
  LOCKSTEP_Master_Out(114) <= \<const0>\;
  LOCKSTEP_Master_Out(115) <= \<const0>\;
  LOCKSTEP_Master_Out(116) <= \<const0>\;
  LOCKSTEP_Master_Out(117) <= \<const0>\;
  LOCKSTEP_Master_Out(118) <= \<const0>\;
  LOCKSTEP_Master_Out(119) <= \<const0>\;
  LOCKSTEP_Master_Out(120) <= \<const0>\;
  LOCKSTEP_Master_Out(121) <= \<const0>\;
  LOCKSTEP_Master_Out(122) <= \<const0>\;
  LOCKSTEP_Master_Out(123) <= \<const0>\;
  LOCKSTEP_Master_Out(124) <= \<const0>\;
  LOCKSTEP_Master_Out(125) <= \<const0>\;
  LOCKSTEP_Master_Out(126) <= \<const0>\;
  LOCKSTEP_Master_Out(127) <= \<const0>\;
  LOCKSTEP_Master_Out(128) <= \<const0>\;
  LOCKSTEP_Master_Out(129) <= \<const0>\;
  LOCKSTEP_Master_Out(130) <= \<const0>\;
  LOCKSTEP_Master_Out(131) <= \<const0>\;
  LOCKSTEP_Master_Out(132) <= \<const0>\;
  LOCKSTEP_Master_Out(133) <= \<const0>\;
  LOCKSTEP_Master_Out(134) <= \<const0>\;
  LOCKSTEP_Master_Out(135) <= \<const0>\;
  LOCKSTEP_Master_Out(136) <= \<const0>\;
  LOCKSTEP_Master_Out(137) <= \<const0>\;
  LOCKSTEP_Master_Out(138) <= \<const0>\;
  LOCKSTEP_Master_Out(139) <= \<const0>\;
  LOCKSTEP_Master_Out(140) <= \<const0>\;
  LOCKSTEP_Master_Out(141) <= \<const0>\;
  LOCKSTEP_Master_Out(142) <= \<const0>\;
  LOCKSTEP_Master_Out(143) <= \<const0>\;
  LOCKSTEP_Master_Out(144) <= \<const0>\;
  LOCKSTEP_Master_Out(145) <= \<const0>\;
  LOCKSTEP_Master_Out(146) <= \<const0>\;
  LOCKSTEP_Master_Out(147) <= \<const0>\;
  LOCKSTEP_Master_Out(148) <= \<const0>\;
  LOCKSTEP_Master_Out(149) <= \<const0>\;
  LOCKSTEP_Master_Out(150) <= \<const0>\;
  LOCKSTEP_Master_Out(151) <= \<const0>\;
  LOCKSTEP_Master_Out(152) <= \<const0>\;
  LOCKSTEP_Master_Out(153) <= \<const0>\;
  LOCKSTEP_Master_Out(154) <= \<const0>\;
  LOCKSTEP_Master_Out(155) <= \<const0>\;
  LOCKSTEP_Master_Out(156) <= \<const0>\;
  LOCKSTEP_Master_Out(157) <= \<const0>\;
  LOCKSTEP_Master_Out(158) <= \<const0>\;
  LOCKSTEP_Master_Out(159) <= \<const0>\;
  LOCKSTEP_Master_Out(160) <= \<const0>\;
  LOCKSTEP_Master_Out(161) <= \<const0>\;
  LOCKSTEP_Master_Out(162) <= \<const0>\;
  LOCKSTEP_Master_Out(163) <= \<const0>\;
  LOCKSTEP_Master_Out(164) <= \<const0>\;
  LOCKSTEP_Master_Out(165) <= \<const0>\;
  LOCKSTEP_Master_Out(166) <= \<const0>\;
  LOCKSTEP_Master_Out(167) <= \<const0>\;
  LOCKSTEP_Master_Out(168) <= \<const0>\;
  LOCKSTEP_Master_Out(169) <= \<const0>\;
  LOCKSTEP_Master_Out(170) <= \<const0>\;
  LOCKSTEP_Master_Out(171) <= \<const0>\;
  LOCKSTEP_Master_Out(172) <= \<const0>\;
  LOCKSTEP_Master_Out(173) <= \<const0>\;
  LOCKSTEP_Master_Out(174) <= \<const0>\;
  LOCKSTEP_Master_Out(175) <= \<const0>\;
  LOCKSTEP_Master_Out(176) <= \<const0>\;
  LOCKSTEP_Master_Out(177) <= \<const0>\;
  LOCKSTEP_Master_Out(178) <= \<const0>\;
  LOCKSTEP_Master_Out(179) <= \<const0>\;
  LOCKSTEP_Master_Out(180) <= \<const0>\;
  LOCKSTEP_Master_Out(181) <= \<const0>\;
  LOCKSTEP_Master_Out(182) <= \<const0>\;
  LOCKSTEP_Master_Out(183) <= \<const0>\;
  LOCKSTEP_Master_Out(184) <= \<const0>\;
  LOCKSTEP_Master_Out(185) <= \<const0>\;
  LOCKSTEP_Master_Out(186) <= \<const0>\;
  LOCKSTEP_Master_Out(187) <= \<const0>\;
  LOCKSTEP_Master_Out(188) <= \<const0>\;
  LOCKSTEP_Master_Out(189) <= \<const0>\;
  LOCKSTEP_Master_Out(190) <= \<const0>\;
  LOCKSTEP_Master_Out(191) <= \<const0>\;
  LOCKSTEP_Master_Out(192) <= \<const0>\;
  LOCKSTEP_Master_Out(193) <= \<const0>\;
  LOCKSTEP_Master_Out(194) <= \<const0>\;
  LOCKSTEP_Master_Out(195) <= \<const0>\;
  LOCKSTEP_Master_Out(196) <= \<const0>\;
  LOCKSTEP_Master_Out(197) <= \<const0>\;
  LOCKSTEP_Master_Out(198) <= \<const0>\;
  LOCKSTEP_Master_Out(199) <= \<const0>\;
  LOCKSTEP_Master_Out(200) <= \<const0>\;
  LOCKSTEP_Master_Out(201) <= \<const0>\;
  LOCKSTEP_Master_Out(202) <= \<const0>\;
  LOCKSTEP_Master_Out(203) <= \<const0>\;
  LOCKSTEP_Master_Out(204) <= \<const0>\;
  LOCKSTEP_Master_Out(205) <= \<const0>\;
  LOCKSTEP_Master_Out(206) <= \<const0>\;
  LOCKSTEP_Master_Out(207) <= \<const0>\;
  LOCKSTEP_Master_Out(208) <= \<const0>\;
  LOCKSTEP_Master_Out(209) <= \<const0>\;
  LOCKSTEP_Master_Out(210) <= \<const0>\;
  LOCKSTEP_Master_Out(211) <= \<const0>\;
  LOCKSTEP_Master_Out(212) <= \<const0>\;
  LOCKSTEP_Master_Out(213) <= \<const0>\;
  LOCKSTEP_Master_Out(214) <= \<const0>\;
  LOCKSTEP_Master_Out(215) <= \<const0>\;
  LOCKSTEP_Master_Out(216) <= \<const0>\;
  LOCKSTEP_Master_Out(217) <= \<const0>\;
  LOCKSTEP_Master_Out(218) <= \<const0>\;
  LOCKSTEP_Master_Out(219) <= \<const0>\;
  LOCKSTEP_Master_Out(220) <= \<const0>\;
  LOCKSTEP_Master_Out(221) <= \<const0>\;
  LOCKSTEP_Master_Out(222) <= \<const0>\;
  LOCKSTEP_Master_Out(223) <= \<const0>\;
  LOCKSTEP_Master_Out(224) <= \<const0>\;
  LOCKSTEP_Master_Out(225) <= \<const0>\;
  LOCKSTEP_Master_Out(226) <= \<const0>\;
  LOCKSTEP_Master_Out(227) <= \<const0>\;
  LOCKSTEP_Master_Out(228) <= \<const0>\;
  LOCKSTEP_Master_Out(229) <= \<const0>\;
  LOCKSTEP_Master_Out(230) <= \<const0>\;
  LOCKSTEP_Master_Out(231) <= \<const0>\;
  LOCKSTEP_Master_Out(232) <= \<const0>\;
  LOCKSTEP_Master_Out(233) <= \<const0>\;
  LOCKSTEP_Master_Out(234) <= \<const0>\;
  LOCKSTEP_Master_Out(235) <= \<const0>\;
  LOCKSTEP_Master_Out(236) <= \<const0>\;
  LOCKSTEP_Master_Out(237) <= \<const0>\;
  LOCKSTEP_Master_Out(238) <= \<const0>\;
  LOCKSTEP_Master_Out(239) <= \<const0>\;
  LOCKSTEP_Master_Out(240) <= \<const0>\;
  LOCKSTEP_Master_Out(241) <= \<const0>\;
  LOCKSTEP_Master_Out(242) <= \<const0>\;
  LOCKSTEP_Master_Out(243) <= \<const0>\;
  LOCKSTEP_Master_Out(244) <= \<const0>\;
  LOCKSTEP_Master_Out(245) <= \<const0>\;
  LOCKSTEP_Master_Out(246) <= \<const0>\;
  LOCKSTEP_Master_Out(247) <= \<const0>\;
  LOCKSTEP_Master_Out(248) <= \<const0>\;
  LOCKSTEP_Master_Out(249) <= \<const0>\;
  LOCKSTEP_Master_Out(250) <= \<const0>\;
  LOCKSTEP_Master_Out(251) <= \<const0>\;
  LOCKSTEP_Master_Out(252) <= \<const0>\;
  LOCKSTEP_Master_Out(253) <= \<const0>\;
  LOCKSTEP_Master_Out(254) <= \<const0>\;
  LOCKSTEP_Master_Out(255) <= \<const0>\;
  LOCKSTEP_Master_Out(256) <= \<const0>\;
  LOCKSTEP_Master_Out(257) <= \<const0>\;
  LOCKSTEP_Master_Out(258) <= \<const0>\;
  LOCKSTEP_Master_Out(259) <= \<const0>\;
  LOCKSTEP_Master_Out(260) <= \<const0>\;
  LOCKSTEP_Master_Out(261) <= \<const0>\;
  LOCKSTEP_Master_Out(262) <= \<const0>\;
  LOCKSTEP_Master_Out(263) <= \<const0>\;
  LOCKSTEP_Master_Out(264) <= \<const0>\;
  LOCKSTEP_Master_Out(265) <= \<const0>\;
  LOCKSTEP_Master_Out(266) <= \<const0>\;
  LOCKSTEP_Master_Out(267) <= \<const0>\;
  LOCKSTEP_Master_Out(268) <= \<const0>\;
  LOCKSTEP_Master_Out(269) <= \<const0>\;
  LOCKSTEP_Master_Out(270) <= \<const0>\;
  LOCKSTEP_Master_Out(271) <= \<const0>\;
  LOCKSTEP_Master_Out(272) <= \<const0>\;
  LOCKSTEP_Master_Out(273) <= \<const0>\;
  LOCKSTEP_Master_Out(274) <= \<const0>\;
  LOCKSTEP_Master_Out(275) <= \<const0>\;
  LOCKSTEP_Master_Out(276) <= \<const0>\;
  LOCKSTEP_Master_Out(277) <= \<const0>\;
  LOCKSTEP_Master_Out(278) <= \<const0>\;
  LOCKSTEP_Master_Out(279) <= \<const0>\;
  LOCKSTEP_Master_Out(280) <= \<const0>\;
  LOCKSTEP_Master_Out(281) <= \<const0>\;
  LOCKSTEP_Master_Out(282) <= \<const0>\;
  LOCKSTEP_Master_Out(283) <= \<const0>\;
  LOCKSTEP_Master_Out(284) <= \<const0>\;
  LOCKSTEP_Master_Out(285) <= \<const0>\;
  LOCKSTEP_Master_Out(286) <= \<const0>\;
  LOCKSTEP_Master_Out(287) <= \<const0>\;
  LOCKSTEP_Master_Out(288) <= \<const0>\;
  LOCKSTEP_Master_Out(289) <= \<const0>\;
  LOCKSTEP_Master_Out(290) <= \<const0>\;
  LOCKSTEP_Master_Out(291) <= \<const0>\;
  LOCKSTEP_Master_Out(292) <= \<const0>\;
  LOCKSTEP_Master_Out(293) <= \<const0>\;
  LOCKSTEP_Master_Out(294) <= \<const0>\;
  LOCKSTEP_Master_Out(295) <= \<const0>\;
  LOCKSTEP_Master_Out(296) <= \<const0>\;
  LOCKSTEP_Master_Out(297) <= \<const0>\;
  LOCKSTEP_Master_Out(298) <= \<const0>\;
  LOCKSTEP_Master_Out(299) <= \<const0>\;
  LOCKSTEP_Master_Out(300) <= \<const0>\;
  LOCKSTEP_Master_Out(301) <= \<const0>\;
  LOCKSTEP_Master_Out(302) <= \<const0>\;
  LOCKSTEP_Master_Out(303) <= \<const0>\;
  LOCKSTEP_Master_Out(304) <= \<const0>\;
  LOCKSTEP_Master_Out(305) <= \<const0>\;
  LOCKSTEP_Master_Out(306) <= \<const0>\;
  LOCKSTEP_Master_Out(307) <= \<const0>\;
  LOCKSTEP_Master_Out(308) <= \<const0>\;
  LOCKSTEP_Master_Out(309) <= \<const0>\;
  LOCKSTEP_Master_Out(310) <= \<const0>\;
  LOCKSTEP_Master_Out(311) <= \<const0>\;
  LOCKSTEP_Master_Out(312) <= \<const0>\;
  LOCKSTEP_Master_Out(313) <= \<const0>\;
  LOCKSTEP_Master_Out(314) <= \<const0>\;
  LOCKSTEP_Master_Out(315) <= \<const0>\;
  LOCKSTEP_Master_Out(316) <= \<const0>\;
  LOCKSTEP_Master_Out(317) <= \<const0>\;
  LOCKSTEP_Master_Out(318) <= \<const0>\;
  LOCKSTEP_Master_Out(319) <= \<const0>\;
  LOCKSTEP_Master_Out(320) <= \<const0>\;
  LOCKSTEP_Master_Out(321) <= \<const0>\;
  LOCKSTEP_Master_Out(322) <= \<const0>\;
  LOCKSTEP_Master_Out(323) <= \<const0>\;
  LOCKSTEP_Master_Out(324) <= \<const0>\;
  LOCKSTEP_Master_Out(325) <= \<const0>\;
  LOCKSTEP_Master_Out(326) <= \<const0>\;
  LOCKSTEP_Master_Out(327) <= \<const0>\;
  LOCKSTEP_Master_Out(328) <= \<const0>\;
  LOCKSTEP_Master_Out(329) <= \<const0>\;
  LOCKSTEP_Master_Out(330) <= \<const0>\;
  LOCKSTEP_Master_Out(331) <= \<const0>\;
  LOCKSTEP_Master_Out(332) <= \<const0>\;
  LOCKSTEP_Master_Out(333) <= \<const0>\;
  LOCKSTEP_Master_Out(334) <= \<const0>\;
  LOCKSTEP_Master_Out(335) <= \<const0>\;
  LOCKSTEP_Master_Out(336) <= \<const0>\;
  LOCKSTEP_Master_Out(337) <= \<const0>\;
  LOCKSTEP_Master_Out(338) <= \<const0>\;
  LOCKSTEP_Master_Out(339) <= \<const0>\;
  LOCKSTEP_Master_Out(340) <= \<const0>\;
  LOCKSTEP_Master_Out(341) <= \<const0>\;
  LOCKSTEP_Master_Out(342) <= \<const0>\;
  LOCKSTEP_Master_Out(343) <= \<const0>\;
  LOCKSTEP_Master_Out(344) <= \<const0>\;
  LOCKSTEP_Master_Out(345) <= \<const0>\;
  LOCKSTEP_Master_Out(346) <= \<const0>\;
  LOCKSTEP_Master_Out(347) <= \<const0>\;
  LOCKSTEP_Master_Out(348) <= \<const0>\;
  LOCKSTEP_Master_Out(349) <= \<const0>\;
  LOCKSTEP_Master_Out(350) <= \<const0>\;
  LOCKSTEP_Master_Out(351) <= \<const0>\;
  LOCKSTEP_Master_Out(352) <= \<const0>\;
  LOCKSTEP_Master_Out(353) <= \<const0>\;
  LOCKSTEP_Master_Out(354) <= \<const0>\;
  LOCKSTEP_Master_Out(355) <= \<const0>\;
  LOCKSTEP_Master_Out(356) <= \<const0>\;
  LOCKSTEP_Master_Out(357) <= \<const0>\;
  LOCKSTEP_Master_Out(358) <= \<const0>\;
  LOCKSTEP_Master_Out(359) <= \<const0>\;
  LOCKSTEP_Master_Out(360) <= \<const0>\;
  LOCKSTEP_Master_Out(361) <= \<const0>\;
  LOCKSTEP_Master_Out(362) <= \<const0>\;
  LOCKSTEP_Master_Out(363) <= \<const0>\;
  LOCKSTEP_Master_Out(364) <= \<const0>\;
  LOCKSTEP_Master_Out(365) <= \<const0>\;
  LOCKSTEP_Master_Out(366) <= \<const0>\;
  LOCKSTEP_Master_Out(367) <= \<const0>\;
  LOCKSTEP_Master_Out(368) <= \<const0>\;
  LOCKSTEP_Master_Out(369) <= \<const0>\;
  LOCKSTEP_Master_Out(370) <= \<const0>\;
  LOCKSTEP_Master_Out(371) <= \<const0>\;
  LOCKSTEP_Master_Out(372) <= \<const0>\;
  LOCKSTEP_Master_Out(373) <= \<const0>\;
  LOCKSTEP_Master_Out(374) <= \<const0>\;
  LOCKSTEP_Master_Out(375) <= \<const0>\;
  LOCKSTEP_Master_Out(376) <= \<const0>\;
  LOCKSTEP_Master_Out(377) <= \<const0>\;
  LOCKSTEP_Master_Out(378) <= \<const0>\;
  LOCKSTEP_Master_Out(379) <= \<const0>\;
  LOCKSTEP_Master_Out(380) <= \<const0>\;
  LOCKSTEP_Master_Out(381) <= \<const0>\;
  LOCKSTEP_Master_Out(382) <= \<const0>\;
  LOCKSTEP_Master_Out(383) <= \<const0>\;
  LOCKSTEP_Master_Out(384) <= \<const0>\;
  LOCKSTEP_Master_Out(385) <= \<const0>\;
  LOCKSTEP_Master_Out(386) <= \<const0>\;
  LOCKSTEP_Master_Out(387) <= \<const0>\;
  LOCKSTEP_Master_Out(388) <= \<const0>\;
  LOCKSTEP_Master_Out(389) <= \<const0>\;
  LOCKSTEP_Master_Out(390) <= \<const0>\;
  LOCKSTEP_Master_Out(391) <= \<const0>\;
  LOCKSTEP_Master_Out(392) <= \<const0>\;
  LOCKSTEP_Master_Out(393) <= \<const0>\;
  LOCKSTEP_Master_Out(394) <= \<const0>\;
  LOCKSTEP_Master_Out(395) <= \<const0>\;
  LOCKSTEP_Master_Out(396) <= \<const0>\;
  LOCKSTEP_Master_Out(397) <= \<const0>\;
  LOCKSTEP_Master_Out(398) <= \<const0>\;
  LOCKSTEP_Master_Out(399) <= \<const0>\;
  LOCKSTEP_Master_Out(400) <= \<const0>\;
  LOCKSTEP_Master_Out(401) <= \<const0>\;
  LOCKSTEP_Master_Out(402) <= \<const0>\;
  LOCKSTEP_Master_Out(403) <= \<const0>\;
  LOCKSTEP_Master_Out(404) <= \<const0>\;
  LOCKSTEP_Master_Out(405) <= \<const0>\;
  LOCKSTEP_Master_Out(406) <= \<const0>\;
  LOCKSTEP_Master_Out(407) <= \<const0>\;
  LOCKSTEP_Master_Out(408) <= \<const0>\;
  LOCKSTEP_Master_Out(409) <= \<const0>\;
  LOCKSTEP_Master_Out(410) <= \<const0>\;
  LOCKSTEP_Master_Out(411) <= \<const0>\;
  LOCKSTEP_Master_Out(412) <= \<const0>\;
  LOCKSTEP_Master_Out(413) <= \<const0>\;
  LOCKSTEP_Master_Out(414) <= \<const0>\;
  LOCKSTEP_Master_Out(415) <= \<const0>\;
  LOCKSTEP_Master_Out(416) <= \<const0>\;
  LOCKSTEP_Master_Out(417) <= \<const0>\;
  LOCKSTEP_Master_Out(418) <= \<const0>\;
  LOCKSTEP_Master_Out(419) <= \<const0>\;
  LOCKSTEP_Master_Out(420) <= \<const0>\;
  LOCKSTEP_Master_Out(421) <= \<const0>\;
  LOCKSTEP_Master_Out(422) <= \<const0>\;
  LOCKSTEP_Master_Out(423) <= \<const0>\;
  LOCKSTEP_Master_Out(424) <= \<const0>\;
  LOCKSTEP_Master_Out(425) <= \<const0>\;
  LOCKSTEP_Master_Out(426) <= \<const0>\;
  LOCKSTEP_Master_Out(427) <= \<const0>\;
  LOCKSTEP_Master_Out(428) <= \<const0>\;
  LOCKSTEP_Master_Out(429) <= \<const0>\;
  LOCKSTEP_Master_Out(430) <= \<const0>\;
  LOCKSTEP_Master_Out(431) <= \<const0>\;
  LOCKSTEP_Master_Out(432) <= \<const0>\;
  LOCKSTEP_Master_Out(433) <= \<const0>\;
  LOCKSTEP_Master_Out(434) <= \<const0>\;
  LOCKSTEP_Master_Out(435) <= \<const0>\;
  LOCKSTEP_Master_Out(436) <= \<const0>\;
  LOCKSTEP_Master_Out(437) <= \<const0>\;
  LOCKSTEP_Master_Out(438) <= \<const0>\;
  LOCKSTEP_Master_Out(439) <= \<const0>\;
  LOCKSTEP_Master_Out(440) <= \<const0>\;
  LOCKSTEP_Master_Out(441) <= \<const0>\;
  LOCKSTEP_Master_Out(442) <= \<const0>\;
  LOCKSTEP_Master_Out(443) <= \<const0>\;
  LOCKSTEP_Master_Out(444) <= \<const0>\;
  LOCKSTEP_Master_Out(445) <= \<const0>\;
  LOCKSTEP_Master_Out(446) <= \<const0>\;
  LOCKSTEP_Master_Out(447) <= \<const0>\;
  LOCKSTEP_Master_Out(448) <= \<const0>\;
  LOCKSTEP_Master_Out(449) <= \<const0>\;
  LOCKSTEP_Master_Out(450) <= \<const0>\;
  LOCKSTEP_Master_Out(451) <= \<const0>\;
  LOCKSTEP_Master_Out(452) <= \<const0>\;
  LOCKSTEP_Master_Out(453) <= \<const0>\;
  LOCKSTEP_Master_Out(454) <= \<const0>\;
  LOCKSTEP_Master_Out(455) <= \<const0>\;
  LOCKSTEP_Master_Out(456) <= \<const0>\;
  LOCKSTEP_Master_Out(457) <= \<const0>\;
  LOCKSTEP_Master_Out(458) <= \<const0>\;
  LOCKSTEP_Master_Out(459) <= \<const0>\;
  LOCKSTEP_Master_Out(460) <= \<const0>\;
  LOCKSTEP_Master_Out(461) <= \<const0>\;
  LOCKSTEP_Master_Out(462) <= \<const0>\;
  LOCKSTEP_Master_Out(463) <= \<const0>\;
  LOCKSTEP_Master_Out(464) <= \<const0>\;
  LOCKSTEP_Master_Out(465) <= \<const0>\;
  LOCKSTEP_Master_Out(466) <= \<const0>\;
  LOCKSTEP_Master_Out(467) <= \<const0>\;
  LOCKSTEP_Master_Out(468) <= \<const0>\;
  LOCKSTEP_Master_Out(469) <= \<const0>\;
  LOCKSTEP_Master_Out(470) <= \<const0>\;
  LOCKSTEP_Master_Out(471) <= \<const0>\;
  LOCKSTEP_Master_Out(472) <= \<const0>\;
  LOCKSTEP_Master_Out(473) <= \<const0>\;
  LOCKSTEP_Master_Out(474) <= \<const0>\;
  LOCKSTEP_Master_Out(475) <= \<const0>\;
  LOCKSTEP_Master_Out(476) <= \<const0>\;
  LOCKSTEP_Master_Out(477) <= \<const0>\;
  LOCKSTEP_Master_Out(478) <= \<const0>\;
  LOCKSTEP_Master_Out(479) <= \<const0>\;
  LOCKSTEP_Master_Out(480) <= \<const0>\;
  LOCKSTEP_Master_Out(481) <= \<const0>\;
  LOCKSTEP_Master_Out(482) <= \<const0>\;
  LOCKSTEP_Master_Out(483) <= \<const0>\;
  LOCKSTEP_Master_Out(484) <= \<const0>\;
  LOCKSTEP_Master_Out(485) <= \<const0>\;
  LOCKSTEP_Master_Out(486) <= \<const0>\;
  LOCKSTEP_Master_Out(487) <= \<const0>\;
  LOCKSTEP_Master_Out(488) <= \<const0>\;
  LOCKSTEP_Master_Out(489) <= \<const0>\;
  LOCKSTEP_Master_Out(490) <= \<const0>\;
  LOCKSTEP_Master_Out(491) <= \<const0>\;
  LOCKSTEP_Master_Out(492) <= \<const0>\;
  LOCKSTEP_Master_Out(493) <= \<const0>\;
  LOCKSTEP_Master_Out(494) <= \<const0>\;
  LOCKSTEP_Master_Out(495) <= \<const0>\;
  LOCKSTEP_Master_Out(496) <= \<const0>\;
  LOCKSTEP_Master_Out(497) <= \<const0>\;
  LOCKSTEP_Master_Out(498) <= \<const0>\;
  LOCKSTEP_Master_Out(499) <= \<const0>\;
  LOCKSTEP_Master_Out(500) <= \<const0>\;
  LOCKSTEP_Master_Out(501) <= \<const0>\;
  LOCKSTEP_Master_Out(502) <= \<const0>\;
  LOCKSTEP_Master_Out(503) <= \<const0>\;
  LOCKSTEP_Master_Out(504) <= \<const0>\;
  LOCKSTEP_Master_Out(505) <= \<const0>\;
  LOCKSTEP_Master_Out(506) <= \<const0>\;
  LOCKSTEP_Master_Out(507) <= \<const0>\;
  LOCKSTEP_Master_Out(508) <= \<const0>\;
  LOCKSTEP_Master_Out(509) <= \<const0>\;
  LOCKSTEP_Master_Out(510) <= \<const0>\;
  LOCKSTEP_Master_Out(511) <= \<const0>\;
  LOCKSTEP_Master_Out(512) <= \<const0>\;
  LOCKSTEP_Master_Out(513) <= \<const0>\;
  LOCKSTEP_Master_Out(514) <= \<const0>\;
  LOCKSTEP_Master_Out(515) <= \<const0>\;
  LOCKSTEP_Master_Out(516) <= \<const0>\;
  LOCKSTEP_Master_Out(517) <= \<const0>\;
  LOCKSTEP_Master_Out(518) <= \<const0>\;
  LOCKSTEP_Master_Out(519) <= \<const0>\;
  LOCKSTEP_Master_Out(520) <= \<const0>\;
  LOCKSTEP_Master_Out(521) <= \<const0>\;
  LOCKSTEP_Master_Out(522) <= \<const0>\;
  LOCKSTEP_Master_Out(523) <= \<const0>\;
  LOCKSTEP_Master_Out(524) <= \<const0>\;
  LOCKSTEP_Master_Out(525) <= \<const0>\;
  LOCKSTEP_Master_Out(526) <= \<const0>\;
  LOCKSTEP_Master_Out(527) <= \<const0>\;
  LOCKSTEP_Master_Out(528) <= \<const0>\;
  LOCKSTEP_Master_Out(529) <= \<const0>\;
  LOCKSTEP_Master_Out(530) <= \<const0>\;
  LOCKSTEP_Master_Out(531) <= \<const0>\;
  LOCKSTEP_Master_Out(532) <= \<const0>\;
  LOCKSTEP_Master_Out(533) <= \<const0>\;
  LOCKSTEP_Master_Out(534) <= \<const0>\;
  LOCKSTEP_Master_Out(535) <= \<const0>\;
  LOCKSTEP_Master_Out(536) <= \<const0>\;
  LOCKSTEP_Master_Out(537) <= \<const0>\;
  LOCKSTEP_Master_Out(538) <= \<const0>\;
  LOCKSTEP_Master_Out(539) <= \<const0>\;
  LOCKSTEP_Master_Out(540) <= \<const0>\;
  LOCKSTEP_Master_Out(541) <= \<const0>\;
  LOCKSTEP_Master_Out(542) <= \<const0>\;
  LOCKSTEP_Master_Out(543) <= \<const0>\;
  LOCKSTEP_Master_Out(544) <= \<const0>\;
  LOCKSTEP_Master_Out(545) <= \<const0>\;
  LOCKSTEP_Master_Out(546) <= \<const0>\;
  LOCKSTEP_Master_Out(547) <= \<const0>\;
  LOCKSTEP_Master_Out(548) <= \<const0>\;
  LOCKSTEP_Master_Out(549) <= \<const0>\;
  LOCKSTEP_Master_Out(550) <= \<const0>\;
  LOCKSTEP_Master_Out(551) <= \<const0>\;
  LOCKSTEP_Master_Out(552) <= \<const0>\;
  LOCKSTEP_Master_Out(553) <= \<const0>\;
  LOCKSTEP_Master_Out(554) <= \<const0>\;
  LOCKSTEP_Master_Out(555) <= \<const0>\;
  LOCKSTEP_Master_Out(556) <= \<const0>\;
  LOCKSTEP_Master_Out(557) <= \<const0>\;
  LOCKSTEP_Master_Out(558) <= \<const0>\;
  LOCKSTEP_Master_Out(559) <= \<const0>\;
  LOCKSTEP_Master_Out(560) <= \<const0>\;
  LOCKSTEP_Master_Out(561) <= \<const0>\;
  LOCKSTEP_Master_Out(562) <= \<const0>\;
  LOCKSTEP_Master_Out(563) <= \<const0>\;
  LOCKSTEP_Master_Out(564) <= \<const0>\;
  LOCKSTEP_Master_Out(565) <= \<const0>\;
  LOCKSTEP_Master_Out(566) <= \<const0>\;
  LOCKSTEP_Master_Out(567) <= \<const0>\;
  LOCKSTEP_Master_Out(568) <= \<const0>\;
  LOCKSTEP_Master_Out(569) <= \<const0>\;
  LOCKSTEP_Master_Out(570) <= \<const0>\;
  LOCKSTEP_Master_Out(571) <= \<const0>\;
  LOCKSTEP_Master_Out(572) <= \<const0>\;
  LOCKSTEP_Master_Out(573) <= \<const0>\;
  LOCKSTEP_Master_Out(574) <= \<const0>\;
  LOCKSTEP_Master_Out(575) <= \<const0>\;
  LOCKSTEP_Master_Out(576) <= \<const0>\;
  LOCKSTEP_Master_Out(577) <= \<const0>\;
  LOCKSTEP_Master_Out(578) <= \<const0>\;
  LOCKSTEP_Master_Out(579) <= \<const0>\;
  LOCKSTEP_Master_Out(580) <= \<const0>\;
  LOCKSTEP_Master_Out(581) <= \<const0>\;
  LOCKSTEP_Master_Out(582) <= \<const0>\;
  LOCKSTEP_Master_Out(583) <= \<const0>\;
  LOCKSTEP_Master_Out(584) <= \<const0>\;
  LOCKSTEP_Master_Out(585) <= \<const0>\;
  LOCKSTEP_Master_Out(586) <= \<const0>\;
  LOCKSTEP_Master_Out(587) <= \<const0>\;
  LOCKSTEP_Master_Out(588) <= \<const0>\;
  LOCKSTEP_Master_Out(589) <= \<const0>\;
  LOCKSTEP_Master_Out(590) <= \<const0>\;
  LOCKSTEP_Master_Out(591) <= \<const0>\;
  LOCKSTEP_Master_Out(592) <= \<const0>\;
  LOCKSTEP_Master_Out(593) <= \<const0>\;
  LOCKSTEP_Master_Out(594) <= \<const0>\;
  LOCKSTEP_Master_Out(595) <= \<const0>\;
  LOCKSTEP_Master_Out(596) <= \<const0>\;
  LOCKSTEP_Master_Out(597) <= \<const0>\;
  LOCKSTEP_Master_Out(598) <= \<const0>\;
  LOCKSTEP_Master_Out(599) <= \<const0>\;
  LOCKSTEP_Master_Out(600) <= \<const0>\;
  LOCKSTEP_Master_Out(601) <= \<const0>\;
  LOCKSTEP_Master_Out(602) <= \<const0>\;
  LOCKSTEP_Master_Out(603) <= \<const0>\;
  LOCKSTEP_Master_Out(604) <= \<const0>\;
  LOCKSTEP_Master_Out(605) <= \<const0>\;
  LOCKSTEP_Master_Out(606) <= \<const0>\;
  LOCKSTEP_Master_Out(607) <= \<const0>\;
  LOCKSTEP_Master_Out(608) <= \<const0>\;
  LOCKSTEP_Master_Out(609) <= \<const0>\;
  LOCKSTEP_Master_Out(610) <= \<const0>\;
  LOCKSTEP_Master_Out(611) <= \<const0>\;
  LOCKSTEP_Master_Out(612) <= \<const0>\;
  LOCKSTEP_Master_Out(613) <= \<const0>\;
  LOCKSTEP_Master_Out(614) <= \<const0>\;
  LOCKSTEP_Master_Out(615) <= \<const0>\;
  LOCKSTEP_Master_Out(616) <= \<const0>\;
  LOCKSTEP_Master_Out(617) <= \<const0>\;
  LOCKSTEP_Master_Out(618) <= \<const0>\;
  LOCKSTEP_Master_Out(619) <= \<const0>\;
  LOCKSTEP_Master_Out(620) <= \<const0>\;
  LOCKSTEP_Master_Out(621) <= \<const0>\;
  LOCKSTEP_Master_Out(622) <= \<const0>\;
  LOCKSTEP_Master_Out(623) <= \<const0>\;
  LOCKSTEP_Master_Out(624) <= \<const0>\;
  LOCKSTEP_Master_Out(625) <= \<const0>\;
  LOCKSTEP_Master_Out(626) <= \<const0>\;
  LOCKSTEP_Master_Out(627) <= \<const0>\;
  LOCKSTEP_Master_Out(628) <= \<const0>\;
  LOCKSTEP_Master_Out(629) <= \<const0>\;
  LOCKSTEP_Master_Out(630) <= \<const0>\;
  LOCKSTEP_Master_Out(631) <= \<const0>\;
  LOCKSTEP_Master_Out(632) <= \<const0>\;
  LOCKSTEP_Master_Out(633) <= \<const0>\;
  LOCKSTEP_Master_Out(634) <= \<const0>\;
  LOCKSTEP_Master_Out(635) <= \<const0>\;
  LOCKSTEP_Master_Out(636) <= \<const0>\;
  LOCKSTEP_Master_Out(637) <= \<const0>\;
  LOCKSTEP_Master_Out(638) <= \<const0>\;
  LOCKSTEP_Master_Out(639) <= \<const0>\;
  LOCKSTEP_Master_Out(640) <= \<const0>\;
  LOCKSTEP_Master_Out(641) <= \<const0>\;
  LOCKSTEP_Master_Out(642) <= \<const0>\;
  LOCKSTEP_Master_Out(643) <= \<const0>\;
  LOCKSTEP_Master_Out(644) <= \<const0>\;
  LOCKSTEP_Master_Out(645) <= \<const0>\;
  LOCKSTEP_Master_Out(646) <= \<const0>\;
  LOCKSTEP_Master_Out(647) <= \<const0>\;
  LOCKSTEP_Master_Out(648) <= \<const0>\;
  LOCKSTEP_Master_Out(649) <= \<const0>\;
  LOCKSTEP_Master_Out(650) <= \<const0>\;
  LOCKSTEP_Master_Out(651) <= \<const0>\;
  LOCKSTEP_Master_Out(652) <= \<const0>\;
  LOCKSTEP_Master_Out(653) <= \<const0>\;
  LOCKSTEP_Master_Out(654) <= \<const0>\;
  LOCKSTEP_Master_Out(655) <= \<const0>\;
  LOCKSTEP_Master_Out(656) <= \<const0>\;
  LOCKSTEP_Master_Out(657) <= \<const0>\;
  LOCKSTEP_Master_Out(658) <= \<const0>\;
  LOCKSTEP_Master_Out(659) <= \<const0>\;
  LOCKSTEP_Master_Out(660) <= \<const0>\;
  LOCKSTEP_Master_Out(661) <= \<const0>\;
  LOCKSTEP_Master_Out(662) <= \<const0>\;
  LOCKSTEP_Master_Out(663) <= \<const0>\;
  LOCKSTEP_Master_Out(664) <= \<const0>\;
  LOCKSTEP_Master_Out(665) <= \<const0>\;
  LOCKSTEP_Master_Out(666) <= \<const0>\;
  LOCKSTEP_Master_Out(667) <= \<const0>\;
  LOCKSTEP_Master_Out(668) <= \<const0>\;
  LOCKSTEP_Master_Out(669) <= \<const0>\;
  LOCKSTEP_Master_Out(670) <= \<const0>\;
  LOCKSTEP_Master_Out(671) <= \<const0>\;
  LOCKSTEP_Master_Out(672) <= \<const0>\;
  LOCKSTEP_Master_Out(673) <= \<const0>\;
  LOCKSTEP_Master_Out(674) <= \<const0>\;
  LOCKSTEP_Master_Out(675) <= \<const0>\;
  LOCKSTEP_Master_Out(676) <= \<const0>\;
  LOCKSTEP_Master_Out(677) <= \<const0>\;
  LOCKSTEP_Master_Out(678) <= \<const0>\;
  LOCKSTEP_Master_Out(679) <= \<const0>\;
  LOCKSTEP_Master_Out(680) <= \<const0>\;
  LOCKSTEP_Master_Out(681) <= \<const0>\;
  LOCKSTEP_Master_Out(682) <= \<const0>\;
  LOCKSTEP_Master_Out(683) <= \<const0>\;
  LOCKSTEP_Master_Out(684) <= \<const0>\;
  LOCKSTEP_Master_Out(685) <= \<const0>\;
  LOCKSTEP_Master_Out(686) <= \<const0>\;
  LOCKSTEP_Master_Out(687) <= \<const0>\;
  LOCKSTEP_Master_Out(688) <= \<const0>\;
  LOCKSTEP_Master_Out(689) <= \<const0>\;
  LOCKSTEP_Master_Out(690) <= \<const0>\;
  LOCKSTEP_Master_Out(691) <= \<const0>\;
  LOCKSTEP_Master_Out(692) <= \<const0>\;
  LOCKSTEP_Master_Out(693) <= \<const0>\;
  LOCKSTEP_Master_Out(694) <= \<const0>\;
  LOCKSTEP_Master_Out(695) <= \<const0>\;
  LOCKSTEP_Master_Out(696) <= \<const0>\;
  LOCKSTEP_Master_Out(697) <= \<const0>\;
  LOCKSTEP_Master_Out(698) <= \<const0>\;
  LOCKSTEP_Master_Out(699) <= \<const0>\;
  LOCKSTEP_Master_Out(700) <= \<const0>\;
  LOCKSTEP_Master_Out(701) <= \<const0>\;
  LOCKSTEP_Master_Out(702) <= \<const0>\;
  LOCKSTEP_Master_Out(703) <= \<const0>\;
  LOCKSTEP_Master_Out(704) <= \<const0>\;
  LOCKSTEP_Master_Out(705) <= \<const0>\;
  LOCKSTEP_Master_Out(706) <= \<const0>\;
  LOCKSTEP_Master_Out(707) <= \<const0>\;
  LOCKSTEP_Master_Out(708) <= \<const0>\;
  LOCKSTEP_Master_Out(709) <= \<const0>\;
  LOCKSTEP_Master_Out(710) <= \<const0>\;
  LOCKSTEP_Master_Out(711) <= \<const0>\;
  LOCKSTEP_Master_Out(712) <= \<const0>\;
  LOCKSTEP_Master_Out(713) <= \<const0>\;
  LOCKSTEP_Master_Out(714) <= \<const0>\;
  LOCKSTEP_Master_Out(715) <= \<const0>\;
  LOCKSTEP_Master_Out(716) <= \<const0>\;
  LOCKSTEP_Master_Out(717) <= \<const0>\;
  LOCKSTEP_Master_Out(718) <= \<const0>\;
  LOCKSTEP_Master_Out(719) <= \<const0>\;
  LOCKSTEP_Master_Out(720) <= \<const0>\;
  LOCKSTEP_Master_Out(721) <= \<const0>\;
  LOCKSTEP_Master_Out(722) <= \<const0>\;
  LOCKSTEP_Master_Out(723) <= \<const0>\;
  LOCKSTEP_Master_Out(724) <= \<const0>\;
  LOCKSTEP_Master_Out(725) <= \<const0>\;
  LOCKSTEP_Master_Out(726) <= \<const0>\;
  LOCKSTEP_Master_Out(727) <= \<const0>\;
  LOCKSTEP_Master_Out(728) <= \<const0>\;
  LOCKSTEP_Master_Out(729) <= \<const0>\;
  LOCKSTEP_Master_Out(730) <= \<const0>\;
  LOCKSTEP_Master_Out(731) <= \<const0>\;
  LOCKSTEP_Master_Out(732) <= \<const0>\;
  LOCKSTEP_Master_Out(733) <= \<const0>\;
  LOCKSTEP_Master_Out(734) <= \<const0>\;
  LOCKSTEP_Master_Out(735) <= \<const0>\;
  LOCKSTEP_Master_Out(736) <= \<const0>\;
  LOCKSTEP_Master_Out(737) <= \<const0>\;
  LOCKSTEP_Master_Out(738) <= \<const0>\;
  LOCKSTEP_Master_Out(739) <= \<const0>\;
  LOCKSTEP_Master_Out(740) <= \<const0>\;
  LOCKSTEP_Master_Out(741) <= \<const0>\;
  LOCKSTEP_Master_Out(742) <= \<const0>\;
  LOCKSTEP_Master_Out(743) <= \<const0>\;
  LOCKSTEP_Master_Out(744) <= \<const0>\;
  LOCKSTEP_Master_Out(745) <= \<const0>\;
  LOCKSTEP_Master_Out(746) <= \<const0>\;
  LOCKSTEP_Master_Out(747) <= \<const0>\;
  LOCKSTEP_Master_Out(748) <= \<const0>\;
  LOCKSTEP_Master_Out(749) <= \<const0>\;
  LOCKSTEP_Master_Out(750) <= \<const0>\;
  LOCKSTEP_Master_Out(751) <= \<const0>\;
  LOCKSTEP_Master_Out(752) <= \<const0>\;
  LOCKSTEP_Master_Out(753) <= \<const0>\;
  LOCKSTEP_Master_Out(754) <= \<const0>\;
  LOCKSTEP_Master_Out(755) <= \<const0>\;
  LOCKSTEP_Master_Out(756) <= \<const0>\;
  LOCKSTEP_Master_Out(757) <= \<const0>\;
  LOCKSTEP_Master_Out(758) <= \<const0>\;
  LOCKSTEP_Master_Out(759) <= \<const0>\;
  LOCKSTEP_Master_Out(760) <= \<const0>\;
  LOCKSTEP_Master_Out(761) <= \<const0>\;
  LOCKSTEP_Master_Out(762) <= \<const0>\;
  LOCKSTEP_Master_Out(763) <= \<const0>\;
  LOCKSTEP_Master_Out(764) <= \<const0>\;
  LOCKSTEP_Master_Out(765) <= \<const0>\;
  LOCKSTEP_Master_Out(766) <= \<const0>\;
  LOCKSTEP_Master_Out(767) <= \<const0>\;
  LOCKSTEP_Master_Out(768) <= \<const0>\;
  LOCKSTEP_Master_Out(769) <= \<const0>\;
  LOCKSTEP_Master_Out(770) <= \<const0>\;
  LOCKSTEP_Master_Out(771) <= \<const0>\;
  LOCKSTEP_Master_Out(772) <= \<const0>\;
  LOCKSTEP_Master_Out(773) <= \<const0>\;
  LOCKSTEP_Master_Out(774) <= \<const0>\;
  LOCKSTEP_Master_Out(775) <= \<const0>\;
  LOCKSTEP_Master_Out(776) <= \<const0>\;
  LOCKSTEP_Master_Out(777) <= \<const0>\;
  LOCKSTEP_Master_Out(778) <= \<const0>\;
  LOCKSTEP_Master_Out(779) <= \<const0>\;
  LOCKSTEP_Master_Out(780) <= \<const0>\;
  LOCKSTEP_Master_Out(781) <= \<const0>\;
  LOCKSTEP_Master_Out(782) <= \<const0>\;
  LOCKSTEP_Master_Out(783) <= \<const0>\;
  LOCKSTEP_Master_Out(784) <= \<const0>\;
  LOCKSTEP_Master_Out(785) <= \<const0>\;
  LOCKSTEP_Master_Out(786) <= \<const0>\;
  LOCKSTEP_Master_Out(787) <= \<const0>\;
  LOCKSTEP_Master_Out(788) <= \<const0>\;
  LOCKSTEP_Master_Out(789) <= \<const0>\;
  LOCKSTEP_Master_Out(790) <= \<const0>\;
  LOCKSTEP_Master_Out(791) <= \<const0>\;
  LOCKSTEP_Master_Out(792) <= \<const0>\;
  LOCKSTEP_Master_Out(793) <= \<const0>\;
  LOCKSTEP_Master_Out(794) <= \<const0>\;
  LOCKSTEP_Master_Out(795) <= \<const0>\;
  LOCKSTEP_Master_Out(796) <= \<const0>\;
  LOCKSTEP_Master_Out(797) <= \<const0>\;
  LOCKSTEP_Master_Out(798) <= \<const0>\;
  LOCKSTEP_Master_Out(799) <= \<const0>\;
  LOCKSTEP_Master_Out(800) <= \<const0>\;
  LOCKSTEP_Master_Out(801) <= \<const0>\;
  LOCKSTEP_Master_Out(802) <= \<const0>\;
  LOCKSTEP_Master_Out(803) <= \<const0>\;
  LOCKSTEP_Master_Out(804) <= \<const0>\;
  LOCKSTEP_Master_Out(805) <= \<const0>\;
  LOCKSTEP_Master_Out(806) <= \<const0>\;
  LOCKSTEP_Master_Out(807) <= \<const0>\;
  LOCKSTEP_Master_Out(808) <= \<const0>\;
  LOCKSTEP_Master_Out(809) <= \<const0>\;
  LOCKSTEP_Master_Out(810) <= \<const0>\;
  LOCKSTEP_Master_Out(811) <= \<const0>\;
  LOCKSTEP_Master_Out(812) <= \<const0>\;
  LOCKSTEP_Master_Out(813) <= \<const0>\;
  LOCKSTEP_Master_Out(814) <= \<const0>\;
  LOCKSTEP_Master_Out(815) <= \<const0>\;
  LOCKSTEP_Master_Out(816) <= \<const0>\;
  LOCKSTEP_Master_Out(817) <= \<const0>\;
  LOCKSTEP_Master_Out(818) <= \<const0>\;
  LOCKSTEP_Master_Out(819) <= \<const0>\;
  LOCKSTEP_Master_Out(820) <= \<const0>\;
  LOCKSTEP_Master_Out(821) <= \<const0>\;
  LOCKSTEP_Master_Out(822) <= \<const0>\;
  LOCKSTEP_Master_Out(823) <= \<const0>\;
  LOCKSTEP_Master_Out(824) <= \<const0>\;
  LOCKSTEP_Master_Out(825) <= \<const0>\;
  LOCKSTEP_Master_Out(826) <= \<const0>\;
  LOCKSTEP_Master_Out(827) <= \<const0>\;
  LOCKSTEP_Master_Out(828) <= \<const0>\;
  LOCKSTEP_Master_Out(829) <= \<const0>\;
  LOCKSTEP_Master_Out(830) <= \<const0>\;
  LOCKSTEP_Master_Out(831) <= \<const0>\;
  LOCKSTEP_Master_Out(832) <= \<const0>\;
  LOCKSTEP_Master_Out(833) <= \<const0>\;
  LOCKSTEP_Master_Out(834) <= \<const0>\;
  LOCKSTEP_Master_Out(835) <= \<const0>\;
  LOCKSTEP_Master_Out(836) <= \<const0>\;
  LOCKSTEP_Master_Out(837) <= \<const0>\;
  LOCKSTEP_Master_Out(838) <= \<const0>\;
  LOCKSTEP_Master_Out(839) <= \<const0>\;
  LOCKSTEP_Master_Out(840) <= \<const0>\;
  LOCKSTEP_Master_Out(841) <= \<const0>\;
  LOCKSTEP_Master_Out(842) <= \<const0>\;
  LOCKSTEP_Master_Out(843) <= \<const0>\;
  LOCKSTEP_Master_Out(844) <= \<const0>\;
  LOCKSTEP_Master_Out(845) <= \<const0>\;
  LOCKSTEP_Master_Out(846) <= \<const0>\;
  LOCKSTEP_Master_Out(847) <= \<const0>\;
  LOCKSTEP_Master_Out(848) <= \<const0>\;
  LOCKSTEP_Master_Out(849) <= \<const0>\;
  LOCKSTEP_Master_Out(850) <= \<const0>\;
  LOCKSTEP_Master_Out(851) <= \<const0>\;
  LOCKSTEP_Master_Out(852) <= \<const0>\;
  LOCKSTEP_Master_Out(853) <= \<const0>\;
  LOCKSTEP_Master_Out(854) <= \<const0>\;
  LOCKSTEP_Master_Out(855) <= \<const0>\;
  LOCKSTEP_Master_Out(856) <= \<const0>\;
  LOCKSTEP_Master_Out(857) <= \<const0>\;
  LOCKSTEP_Master_Out(858) <= \<const0>\;
  LOCKSTEP_Master_Out(859) <= \<const0>\;
  LOCKSTEP_Master_Out(860) <= \<const0>\;
  LOCKSTEP_Master_Out(861) <= \<const0>\;
  LOCKSTEP_Master_Out(862) <= \<const0>\;
  LOCKSTEP_Master_Out(863) <= \<const0>\;
  LOCKSTEP_Master_Out(864) <= \<const0>\;
  LOCKSTEP_Master_Out(865) <= \<const0>\;
  LOCKSTEP_Master_Out(866) <= \<const0>\;
  LOCKSTEP_Master_Out(867) <= \<const0>\;
  LOCKSTEP_Master_Out(868) <= \<const0>\;
  LOCKSTEP_Master_Out(869) <= \<const0>\;
  LOCKSTEP_Master_Out(870) <= \<const0>\;
  LOCKSTEP_Master_Out(871) <= \<const0>\;
  LOCKSTEP_Master_Out(872) <= \<const0>\;
  LOCKSTEP_Master_Out(873) <= \<const0>\;
  LOCKSTEP_Master_Out(874) <= \<const0>\;
  LOCKSTEP_Master_Out(875) <= \<const0>\;
  LOCKSTEP_Master_Out(876) <= \<const0>\;
  LOCKSTEP_Master_Out(877) <= \<const0>\;
  LOCKSTEP_Master_Out(878) <= \<const0>\;
  LOCKSTEP_Master_Out(879) <= \<const0>\;
  LOCKSTEP_Master_Out(880) <= \<const0>\;
  LOCKSTEP_Master_Out(881) <= \<const0>\;
  LOCKSTEP_Master_Out(882) <= \<const0>\;
  LOCKSTEP_Master_Out(883) <= \<const0>\;
  LOCKSTEP_Master_Out(884) <= \<const0>\;
  LOCKSTEP_Master_Out(885) <= \<const0>\;
  LOCKSTEP_Master_Out(886) <= \<const0>\;
  LOCKSTEP_Master_Out(887) <= \<const0>\;
  LOCKSTEP_Master_Out(888) <= \<const0>\;
  LOCKSTEP_Master_Out(889) <= \<const0>\;
  LOCKSTEP_Master_Out(890) <= \<const0>\;
  LOCKSTEP_Master_Out(891) <= \<const0>\;
  LOCKSTEP_Master_Out(892) <= \<const0>\;
  LOCKSTEP_Master_Out(893) <= \<const0>\;
  LOCKSTEP_Master_Out(894) <= \<const0>\;
  LOCKSTEP_Master_Out(895) <= \<const0>\;
  LOCKSTEP_Master_Out(896) <= \<const0>\;
  LOCKSTEP_Master_Out(897) <= \<const0>\;
  LOCKSTEP_Master_Out(898) <= \<const0>\;
  LOCKSTEP_Master_Out(899) <= \<const0>\;
  LOCKSTEP_Master_Out(900) <= \<const0>\;
  LOCKSTEP_Master_Out(901) <= \<const0>\;
  LOCKSTEP_Master_Out(902) <= \<const0>\;
  LOCKSTEP_Master_Out(903) <= \<const0>\;
  LOCKSTEP_Master_Out(904) <= \<const0>\;
  LOCKSTEP_Master_Out(905) <= \<const0>\;
  LOCKSTEP_Master_Out(906) <= \<const0>\;
  LOCKSTEP_Master_Out(907) <= \<const0>\;
  LOCKSTEP_Master_Out(908) <= \<const0>\;
  LOCKSTEP_Master_Out(909) <= \<const0>\;
  LOCKSTEP_Master_Out(910) <= \<const0>\;
  LOCKSTEP_Master_Out(911) <= \<const0>\;
  LOCKSTEP_Master_Out(912) <= \<const0>\;
  LOCKSTEP_Master_Out(913) <= \<const0>\;
  LOCKSTEP_Master_Out(914) <= \<const0>\;
  LOCKSTEP_Master_Out(915) <= \<const0>\;
  LOCKSTEP_Master_Out(916) <= \<const0>\;
  LOCKSTEP_Master_Out(917) <= \<const0>\;
  LOCKSTEP_Master_Out(918) <= \<const0>\;
  LOCKSTEP_Master_Out(919) <= \<const0>\;
  LOCKSTEP_Master_Out(920) <= \<const0>\;
  LOCKSTEP_Master_Out(921) <= \<const0>\;
  LOCKSTEP_Master_Out(922) <= \<const0>\;
  LOCKSTEP_Master_Out(923) <= \<const0>\;
  LOCKSTEP_Master_Out(924) <= \<const0>\;
  LOCKSTEP_Master_Out(925) <= \<const0>\;
  LOCKSTEP_Master_Out(926) <= \<const0>\;
  LOCKSTEP_Master_Out(927) <= \<const0>\;
  LOCKSTEP_Master_Out(928) <= \<const0>\;
  LOCKSTEP_Master_Out(929) <= \<const0>\;
  LOCKSTEP_Master_Out(930) <= \<const0>\;
  LOCKSTEP_Master_Out(931) <= \<const0>\;
  LOCKSTEP_Master_Out(932) <= \<const0>\;
  LOCKSTEP_Master_Out(933) <= \<const0>\;
  LOCKSTEP_Master_Out(934) <= \<const0>\;
  LOCKSTEP_Master_Out(935) <= \<const0>\;
  LOCKSTEP_Master_Out(936) <= \<const0>\;
  LOCKSTEP_Master_Out(937) <= \<const0>\;
  LOCKSTEP_Master_Out(938) <= \<const0>\;
  LOCKSTEP_Master_Out(939) <= \<const0>\;
  LOCKSTEP_Master_Out(940) <= \<const0>\;
  LOCKSTEP_Master_Out(941) <= \<const0>\;
  LOCKSTEP_Master_Out(942) <= \<const0>\;
  LOCKSTEP_Master_Out(943) <= \<const0>\;
  LOCKSTEP_Master_Out(944) <= \<const0>\;
  LOCKSTEP_Master_Out(945) <= \<const0>\;
  LOCKSTEP_Master_Out(946) <= \<const0>\;
  LOCKSTEP_Master_Out(947) <= \<const0>\;
  LOCKSTEP_Master_Out(948) <= \<const0>\;
  LOCKSTEP_Master_Out(949) <= \<const0>\;
  LOCKSTEP_Master_Out(950) <= \<const0>\;
  LOCKSTEP_Master_Out(951) <= \<const0>\;
  LOCKSTEP_Master_Out(952) <= \<const0>\;
  LOCKSTEP_Master_Out(953) <= \<const0>\;
  LOCKSTEP_Master_Out(954) <= \<const0>\;
  LOCKSTEP_Master_Out(955) <= \<const0>\;
  LOCKSTEP_Master_Out(956) <= \<const0>\;
  LOCKSTEP_Master_Out(957) <= \<const0>\;
  LOCKSTEP_Master_Out(958) <= \<const0>\;
  LOCKSTEP_Master_Out(959) <= \<const0>\;
  LOCKSTEP_Master_Out(960) <= \<const0>\;
  LOCKSTEP_Master_Out(961) <= \<const0>\;
  LOCKSTEP_Master_Out(962) <= \<const0>\;
  LOCKSTEP_Master_Out(963) <= \<const0>\;
  LOCKSTEP_Master_Out(964) <= \<const0>\;
  LOCKSTEP_Master_Out(965) <= \<const0>\;
  LOCKSTEP_Master_Out(966) <= \<const0>\;
  LOCKSTEP_Master_Out(967) <= \<const0>\;
  LOCKSTEP_Master_Out(968) <= \<const0>\;
  LOCKSTEP_Master_Out(969) <= \<const0>\;
  LOCKSTEP_Master_Out(970) <= \<const0>\;
  LOCKSTEP_Master_Out(971) <= \<const0>\;
  LOCKSTEP_Master_Out(972) <= \<const0>\;
  LOCKSTEP_Master_Out(973) <= \<const0>\;
  LOCKSTEP_Master_Out(974) <= \<const0>\;
  LOCKSTEP_Master_Out(975) <= \<const0>\;
  LOCKSTEP_Master_Out(976) <= \<const0>\;
  LOCKSTEP_Master_Out(977) <= \<const0>\;
  LOCKSTEP_Master_Out(978) <= \<const0>\;
  LOCKSTEP_Master_Out(979) <= \<const0>\;
  LOCKSTEP_Master_Out(980) <= \<const0>\;
  LOCKSTEP_Master_Out(981) <= \<const0>\;
  LOCKSTEP_Master_Out(982) <= \<const0>\;
  LOCKSTEP_Master_Out(983) <= \<const0>\;
  LOCKSTEP_Master_Out(984) <= \<const0>\;
  LOCKSTEP_Master_Out(985) <= \<const0>\;
  LOCKSTEP_Master_Out(986) <= \<const0>\;
  LOCKSTEP_Master_Out(987) <= \<const0>\;
  LOCKSTEP_Master_Out(988) <= \<const0>\;
  LOCKSTEP_Master_Out(989) <= \<const0>\;
  LOCKSTEP_Master_Out(990) <= \<const0>\;
  LOCKSTEP_Master_Out(991) <= \<const0>\;
  LOCKSTEP_Master_Out(992) <= \<const0>\;
  LOCKSTEP_Master_Out(993) <= \<const0>\;
  LOCKSTEP_Master_Out(994) <= \<const0>\;
  LOCKSTEP_Master_Out(995) <= \<const0>\;
  LOCKSTEP_Master_Out(996) <= \<const0>\;
  LOCKSTEP_Master_Out(997) <= \<const0>\;
  LOCKSTEP_Master_Out(998) <= \<const0>\;
  LOCKSTEP_Master_Out(999) <= \<const0>\;
  LOCKSTEP_Master_Out(1000) <= \<const0>\;
  LOCKSTEP_Master_Out(1001) <= \<const0>\;
  LOCKSTEP_Master_Out(1002) <= \<const0>\;
  LOCKSTEP_Master_Out(1003) <= \<const0>\;
  LOCKSTEP_Master_Out(1004) <= \<const0>\;
  LOCKSTEP_Master_Out(1005) <= \<const0>\;
  LOCKSTEP_Master_Out(1006) <= \<const0>\;
  LOCKSTEP_Master_Out(1007) <= \<const0>\;
  LOCKSTEP_Master_Out(1008) <= \<const0>\;
  LOCKSTEP_Master_Out(1009) <= \<const0>\;
  LOCKSTEP_Master_Out(1010) <= \<const0>\;
  LOCKSTEP_Master_Out(1011) <= \<const0>\;
  LOCKSTEP_Master_Out(1012) <= \<const0>\;
  LOCKSTEP_Master_Out(1013) <= \<const0>\;
  LOCKSTEP_Master_Out(1014) <= \<const0>\;
  LOCKSTEP_Master_Out(1015) <= \<const0>\;
  LOCKSTEP_Master_Out(1016) <= \<const0>\;
  LOCKSTEP_Master_Out(1017) <= \<const0>\;
  LOCKSTEP_Master_Out(1018) <= \<const0>\;
  LOCKSTEP_Master_Out(1019) <= \<const0>\;
  LOCKSTEP_Master_Out(1020) <= \<const0>\;
  LOCKSTEP_Master_Out(1021) <= \<const0>\;
  LOCKSTEP_Master_Out(1022) <= \<const0>\;
  LOCKSTEP_Master_Out(1023) <= \<const0>\;
  LOCKSTEP_Master_Out(1024) <= \<const0>\;
  LOCKSTEP_Master_Out(1025) <= \<const0>\;
  LOCKSTEP_Master_Out(1026) <= \<const0>\;
  LOCKSTEP_Master_Out(1027) <= \<const0>\;
  LOCKSTEP_Master_Out(1028) <= \<const0>\;
  LOCKSTEP_Master_Out(1029) <= \<const0>\;
  LOCKSTEP_Master_Out(1030) <= \<const0>\;
  LOCKSTEP_Master_Out(1031) <= \<const0>\;
  LOCKSTEP_Master_Out(1032) <= \<const0>\;
  LOCKSTEP_Master_Out(1033) <= \<const0>\;
  LOCKSTEP_Master_Out(1034) <= \<const0>\;
  LOCKSTEP_Master_Out(1035) <= \<const0>\;
  LOCKSTEP_Master_Out(1036) <= \<const0>\;
  LOCKSTEP_Master_Out(1037) <= \<const0>\;
  LOCKSTEP_Master_Out(1038) <= \<const0>\;
  LOCKSTEP_Master_Out(1039) <= \<const0>\;
  LOCKSTEP_Master_Out(1040) <= \<const0>\;
  LOCKSTEP_Master_Out(1041) <= \<const0>\;
  LOCKSTEP_Master_Out(1042) <= \<const0>\;
  LOCKSTEP_Master_Out(1043) <= \<const0>\;
  LOCKSTEP_Master_Out(1044) <= \<const0>\;
  LOCKSTEP_Master_Out(1045) <= \<const0>\;
  LOCKSTEP_Master_Out(1046) <= \<const0>\;
  LOCKSTEP_Master_Out(1047) <= \<const0>\;
  LOCKSTEP_Master_Out(1048) <= \<const0>\;
  LOCKSTEP_Master_Out(1049) <= \<const0>\;
  LOCKSTEP_Master_Out(1050) <= \<const0>\;
  LOCKSTEP_Master_Out(1051) <= \<const0>\;
  LOCKSTEP_Master_Out(1052) <= \<const0>\;
  LOCKSTEP_Master_Out(1053) <= \<const0>\;
  LOCKSTEP_Master_Out(1054) <= \<const0>\;
  LOCKSTEP_Master_Out(1055) <= \<const0>\;
  LOCKSTEP_Master_Out(1056) <= \<const0>\;
  LOCKSTEP_Master_Out(1057) <= \<const0>\;
  LOCKSTEP_Master_Out(1058) <= \<const0>\;
  LOCKSTEP_Master_Out(1059) <= \<const0>\;
  LOCKSTEP_Master_Out(1060) <= \<const0>\;
  LOCKSTEP_Master_Out(1061) <= \<const0>\;
  LOCKSTEP_Master_Out(1062) <= \<const0>\;
  LOCKSTEP_Master_Out(1063) <= \<const0>\;
  LOCKSTEP_Master_Out(1064) <= \<const0>\;
  LOCKSTEP_Master_Out(1065) <= \<const0>\;
  LOCKSTEP_Master_Out(1066) <= \<const0>\;
  LOCKSTEP_Master_Out(1067) <= \<const0>\;
  LOCKSTEP_Master_Out(1068) <= \<const0>\;
  LOCKSTEP_Master_Out(1069) <= \<const0>\;
  LOCKSTEP_Master_Out(1070) <= \<const0>\;
  LOCKSTEP_Master_Out(1071) <= \<const0>\;
  LOCKSTEP_Master_Out(1072) <= \<const0>\;
  LOCKSTEP_Master_Out(1073) <= \<const0>\;
  LOCKSTEP_Master_Out(1074) <= \<const0>\;
  LOCKSTEP_Master_Out(1075) <= \<const0>\;
  LOCKSTEP_Master_Out(1076) <= \<const0>\;
  LOCKSTEP_Master_Out(1077) <= \<const0>\;
  LOCKSTEP_Master_Out(1078) <= \<const0>\;
  LOCKSTEP_Master_Out(1079) <= \<const0>\;
  LOCKSTEP_Master_Out(1080) <= \<const0>\;
  LOCKSTEP_Master_Out(1081) <= \<const0>\;
  LOCKSTEP_Master_Out(1082) <= \<const0>\;
  LOCKSTEP_Master_Out(1083) <= \<const0>\;
  LOCKSTEP_Master_Out(1084) <= \<const0>\;
  LOCKSTEP_Master_Out(1085) <= \<const0>\;
  LOCKSTEP_Master_Out(1086) <= \<const0>\;
  LOCKSTEP_Master_Out(1087) <= \<const0>\;
  LOCKSTEP_Master_Out(1088) <= \<const0>\;
  LOCKSTEP_Master_Out(1089) <= \<const0>\;
  LOCKSTEP_Master_Out(1090) <= \<const0>\;
  LOCKSTEP_Master_Out(1091) <= \<const0>\;
  LOCKSTEP_Master_Out(1092) <= \<const0>\;
  LOCKSTEP_Master_Out(1093) <= \<const0>\;
  LOCKSTEP_Master_Out(1094) <= \<const0>\;
  LOCKSTEP_Master_Out(1095) <= \<const0>\;
  LOCKSTEP_Master_Out(1096) <= \<const0>\;
  LOCKSTEP_Master_Out(1097) <= \<const0>\;
  LOCKSTEP_Master_Out(1098) <= \<const0>\;
  LOCKSTEP_Master_Out(1099) <= \<const0>\;
  LOCKSTEP_Master_Out(1100) <= \<const0>\;
  LOCKSTEP_Master_Out(1101) <= \<const0>\;
  LOCKSTEP_Master_Out(1102) <= \<const0>\;
  LOCKSTEP_Master_Out(1103) <= \<const0>\;
  LOCKSTEP_Master_Out(1104) <= \<const0>\;
  LOCKSTEP_Master_Out(1105) <= \<const0>\;
  LOCKSTEP_Master_Out(1106) <= \<const0>\;
  LOCKSTEP_Master_Out(1107) <= \<const0>\;
  LOCKSTEP_Master_Out(1108) <= \<const0>\;
  LOCKSTEP_Master_Out(1109) <= \<const0>\;
  LOCKSTEP_Master_Out(1110) <= \<const0>\;
  LOCKSTEP_Master_Out(1111) <= \<const0>\;
  LOCKSTEP_Master_Out(1112) <= \<const0>\;
  LOCKSTEP_Master_Out(1113) <= \<const0>\;
  LOCKSTEP_Master_Out(1114) <= \<const0>\;
  LOCKSTEP_Master_Out(1115) <= \<const0>\;
  LOCKSTEP_Master_Out(1116) <= \<const0>\;
  LOCKSTEP_Master_Out(1117) <= \<const0>\;
  LOCKSTEP_Master_Out(1118) <= \<const0>\;
  LOCKSTEP_Master_Out(1119) <= \<const0>\;
  LOCKSTEP_Master_Out(1120) <= \<const0>\;
  LOCKSTEP_Master_Out(1121) <= \<const0>\;
  LOCKSTEP_Master_Out(1122) <= \<const0>\;
  LOCKSTEP_Master_Out(1123) <= \<const0>\;
  LOCKSTEP_Master_Out(1124) <= \<const0>\;
  LOCKSTEP_Master_Out(1125) <= \<const0>\;
  LOCKSTEP_Master_Out(1126) <= \<const0>\;
  LOCKSTEP_Master_Out(1127) <= \<const0>\;
  LOCKSTEP_Master_Out(1128) <= \<const0>\;
  LOCKSTEP_Master_Out(1129) <= \<const0>\;
  LOCKSTEP_Master_Out(1130) <= \<const0>\;
  LOCKSTEP_Master_Out(1131) <= \<const0>\;
  LOCKSTEP_Master_Out(1132) <= \<const0>\;
  LOCKSTEP_Master_Out(1133) <= \<const0>\;
  LOCKSTEP_Master_Out(1134) <= \<const0>\;
  LOCKSTEP_Master_Out(1135) <= \<const0>\;
  LOCKSTEP_Master_Out(1136) <= \<const0>\;
  LOCKSTEP_Master_Out(1137) <= \<const0>\;
  LOCKSTEP_Master_Out(1138) <= \<const0>\;
  LOCKSTEP_Master_Out(1139) <= \<const0>\;
  LOCKSTEP_Master_Out(1140) <= \<const0>\;
  LOCKSTEP_Master_Out(1141) <= \<const0>\;
  LOCKSTEP_Master_Out(1142) <= \<const0>\;
  LOCKSTEP_Master_Out(1143) <= \<const0>\;
  LOCKSTEP_Master_Out(1144) <= \<const0>\;
  LOCKSTEP_Master_Out(1145) <= \<const0>\;
  LOCKSTEP_Master_Out(1146) <= \<const0>\;
  LOCKSTEP_Master_Out(1147) <= \<const0>\;
  LOCKSTEP_Master_Out(1148) <= \<const0>\;
  LOCKSTEP_Master_Out(1149) <= \<const0>\;
  LOCKSTEP_Master_Out(1150) <= \<const0>\;
  LOCKSTEP_Master_Out(1151) <= \<const0>\;
  LOCKSTEP_Master_Out(1152) <= \<const0>\;
  LOCKSTEP_Master_Out(1153) <= \<const0>\;
  LOCKSTEP_Master_Out(1154) <= \<const0>\;
  LOCKSTEP_Master_Out(1155) <= \<const0>\;
  LOCKSTEP_Master_Out(1156) <= \<const0>\;
  LOCKSTEP_Master_Out(1157) <= \<const0>\;
  LOCKSTEP_Master_Out(1158) <= \<const0>\;
  LOCKSTEP_Master_Out(1159) <= \<const0>\;
  LOCKSTEP_Master_Out(1160) <= \<const0>\;
  LOCKSTEP_Master_Out(1161) <= \<const0>\;
  LOCKSTEP_Master_Out(1162) <= \<const0>\;
  LOCKSTEP_Master_Out(1163) <= \<const0>\;
  LOCKSTEP_Master_Out(1164) <= \<const0>\;
  LOCKSTEP_Master_Out(1165) <= \<const0>\;
  LOCKSTEP_Master_Out(1166) <= \<const0>\;
  LOCKSTEP_Master_Out(1167) <= \<const0>\;
  LOCKSTEP_Master_Out(1168) <= \<const0>\;
  LOCKSTEP_Master_Out(1169) <= \<const0>\;
  LOCKSTEP_Master_Out(1170) <= \<const0>\;
  LOCKSTEP_Master_Out(1171) <= \<const0>\;
  LOCKSTEP_Master_Out(1172) <= \<const0>\;
  LOCKSTEP_Master_Out(1173) <= \<const0>\;
  LOCKSTEP_Master_Out(1174) <= \<const0>\;
  LOCKSTEP_Master_Out(1175) <= \<const0>\;
  LOCKSTEP_Master_Out(1176) <= \<const0>\;
  LOCKSTEP_Master_Out(1177) <= \<const0>\;
  LOCKSTEP_Master_Out(1178) <= \<const0>\;
  LOCKSTEP_Master_Out(1179) <= \<const0>\;
  LOCKSTEP_Master_Out(1180) <= \<const0>\;
  LOCKSTEP_Master_Out(1181) <= \<const0>\;
  LOCKSTEP_Master_Out(1182) <= \<const0>\;
  LOCKSTEP_Master_Out(1183) <= \<const0>\;
  LOCKSTEP_Master_Out(1184) <= \<const0>\;
  LOCKSTEP_Master_Out(1185) <= \<const0>\;
  LOCKSTEP_Master_Out(1186) <= \<const0>\;
  LOCKSTEP_Master_Out(1187) <= \<const0>\;
  LOCKSTEP_Master_Out(1188) <= \<const0>\;
  LOCKSTEP_Master_Out(1189) <= \<const0>\;
  LOCKSTEP_Master_Out(1190) <= \<const0>\;
  LOCKSTEP_Master_Out(1191) <= \<const0>\;
  LOCKSTEP_Master_Out(1192) <= \<const0>\;
  LOCKSTEP_Master_Out(1193) <= \<const0>\;
  LOCKSTEP_Master_Out(1194) <= \<const0>\;
  LOCKSTEP_Master_Out(1195) <= \<const0>\;
  LOCKSTEP_Master_Out(1196) <= \<const0>\;
  LOCKSTEP_Master_Out(1197) <= \<const0>\;
  LOCKSTEP_Master_Out(1198) <= \<const0>\;
  LOCKSTEP_Master_Out(1199) <= \<const0>\;
  LOCKSTEP_Master_Out(1200) <= \<const0>\;
  LOCKSTEP_Master_Out(1201) <= \<const0>\;
  LOCKSTEP_Master_Out(1202) <= \<const0>\;
  LOCKSTEP_Master_Out(1203) <= \<const0>\;
  LOCKSTEP_Master_Out(1204) <= \<const0>\;
  LOCKSTEP_Master_Out(1205) <= \<const0>\;
  LOCKSTEP_Master_Out(1206) <= \<const0>\;
  LOCKSTEP_Master_Out(1207) <= \<const0>\;
  LOCKSTEP_Master_Out(1208) <= \<const0>\;
  LOCKSTEP_Master_Out(1209) <= \<const0>\;
  LOCKSTEP_Master_Out(1210) <= \<const0>\;
  LOCKSTEP_Master_Out(1211) <= \<const0>\;
  LOCKSTEP_Master_Out(1212) <= \<const0>\;
  LOCKSTEP_Master_Out(1213) <= \<const0>\;
  LOCKSTEP_Master_Out(1214) <= \<const0>\;
  LOCKSTEP_Master_Out(1215) <= \<const0>\;
  LOCKSTEP_Master_Out(1216) <= \<const0>\;
  LOCKSTEP_Master_Out(1217) <= \<const0>\;
  LOCKSTEP_Master_Out(1218) <= \<const0>\;
  LOCKSTEP_Master_Out(1219) <= \<const0>\;
  LOCKSTEP_Master_Out(1220) <= \<const0>\;
  LOCKSTEP_Master_Out(1221) <= \<const0>\;
  LOCKSTEP_Master_Out(1222) <= \<const0>\;
  LOCKSTEP_Master_Out(1223) <= \<const0>\;
  LOCKSTEP_Master_Out(1224) <= \<const0>\;
  LOCKSTEP_Master_Out(1225) <= \<const0>\;
  LOCKSTEP_Master_Out(1226) <= \<const0>\;
  LOCKSTEP_Master_Out(1227) <= \<const0>\;
  LOCKSTEP_Master_Out(1228) <= \<const0>\;
  LOCKSTEP_Master_Out(1229) <= \<const0>\;
  LOCKSTEP_Master_Out(1230) <= \<const0>\;
  LOCKSTEP_Master_Out(1231) <= \<const0>\;
  LOCKSTEP_Master_Out(1232) <= \<const0>\;
  LOCKSTEP_Master_Out(1233) <= \<const0>\;
  LOCKSTEP_Master_Out(1234) <= \<const0>\;
  LOCKSTEP_Master_Out(1235) <= \<const0>\;
  LOCKSTEP_Master_Out(1236) <= \<const0>\;
  LOCKSTEP_Master_Out(1237) <= \<const0>\;
  LOCKSTEP_Master_Out(1238) <= \<const0>\;
  LOCKSTEP_Master_Out(1239) <= \<const0>\;
  LOCKSTEP_Master_Out(1240) <= \<const0>\;
  LOCKSTEP_Master_Out(1241) <= \<const0>\;
  LOCKSTEP_Master_Out(1242) <= \<const0>\;
  LOCKSTEP_Master_Out(1243) <= \<const0>\;
  LOCKSTEP_Master_Out(1244) <= \<const0>\;
  LOCKSTEP_Master_Out(1245) <= \<const0>\;
  LOCKSTEP_Master_Out(1246) <= \<const0>\;
  LOCKSTEP_Master_Out(1247) <= \<const0>\;
  LOCKSTEP_Master_Out(1248) <= \<const0>\;
  LOCKSTEP_Master_Out(1249) <= \<const0>\;
  LOCKSTEP_Master_Out(1250) <= \<const0>\;
  LOCKSTEP_Master_Out(1251) <= \<const0>\;
  LOCKSTEP_Master_Out(1252) <= \<const0>\;
  LOCKSTEP_Master_Out(1253) <= \<const0>\;
  LOCKSTEP_Master_Out(1254) <= \<const0>\;
  LOCKSTEP_Master_Out(1255) <= \<const0>\;
  LOCKSTEP_Master_Out(1256) <= \<const0>\;
  LOCKSTEP_Master_Out(1257) <= \<const0>\;
  LOCKSTEP_Master_Out(1258) <= \<const0>\;
  LOCKSTEP_Master_Out(1259) <= \<const0>\;
  LOCKSTEP_Master_Out(1260) <= \<const0>\;
  LOCKSTEP_Master_Out(1261) <= \<const0>\;
  LOCKSTEP_Master_Out(1262) <= \<const0>\;
  LOCKSTEP_Master_Out(1263) <= \<const0>\;
  LOCKSTEP_Master_Out(1264) <= \<const0>\;
  LOCKSTEP_Master_Out(1265) <= \<const0>\;
  LOCKSTEP_Master_Out(1266) <= \<const0>\;
  LOCKSTEP_Master_Out(1267) <= \<const0>\;
  LOCKSTEP_Master_Out(1268) <= \<const0>\;
  LOCKSTEP_Master_Out(1269) <= \<const0>\;
  LOCKSTEP_Master_Out(1270) <= \<const0>\;
  LOCKSTEP_Master_Out(1271) <= \<const0>\;
  LOCKSTEP_Master_Out(1272) <= \<const0>\;
  LOCKSTEP_Master_Out(1273) <= \<const0>\;
  LOCKSTEP_Master_Out(1274) <= \<const0>\;
  LOCKSTEP_Master_Out(1275) <= \<const0>\;
  LOCKSTEP_Master_Out(1276) <= \<const0>\;
  LOCKSTEP_Master_Out(1277) <= \<const0>\;
  LOCKSTEP_Master_Out(1278) <= \<const0>\;
  LOCKSTEP_Master_Out(1279) <= \<const0>\;
  LOCKSTEP_Master_Out(1280) <= \<const0>\;
  LOCKSTEP_Master_Out(1281) <= \<const0>\;
  LOCKSTEP_Master_Out(1282) <= \<const0>\;
  LOCKSTEP_Master_Out(1283) <= \<const0>\;
  LOCKSTEP_Master_Out(1284) <= \<const0>\;
  LOCKSTEP_Master_Out(1285) <= \<const0>\;
  LOCKSTEP_Master_Out(1286) <= \<const0>\;
  LOCKSTEP_Master_Out(1287) <= \<const0>\;
  LOCKSTEP_Master_Out(1288) <= \<const0>\;
  LOCKSTEP_Master_Out(1289) <= \<const0>\;
  LOCKSTEP_Master_Out(1290) <= \<const0>\;
  LOCKSTEP_Master_Out(1291) <= \<const0>\;
  LOCKSTEP_Master_Out(1292) <= \<const0>\;
  LOCKSTEP_Master_Out(1293) <= \<const0>\;
  LOCKSTEP_Master_Out(1294) <= \<const0>\;
  LOCKSTEP_Master_Out(1295) <= \<const0>\;
  LOCKSTEP_Master_Out(1296) <= \<const0>\;
  LOCKSTEP_Master_Out(1297) <= \<const0>\;
  LOCKSTEP_Master_Out(1298) <= \<const0>\;
  LOCKSTEP_Master_Out(1299) <= \<const0>\;
  LOCKSTEP_Master_Out(1300) <= \<const0>\;
  LOCKSTEP_Master_Out(1301) <= \<const0>\;
  LOCKSTEP_Master_Out(1302) <= \<const0>\;
  LOCKSTEP_Master_Out(1303) <= \<const0>\;
  LOCKSTEP_Master_Out(1304) <= \<const0>\;
  LOCKSTEP_Master_Out(1305) <= \<const0>\;
  LOCKSTEP_Master_Out(1306) <= \<const0>\;
  LOCKSTEP_Master_Out(1307) <= \<const0>\;
  LOCKSTEP_Master_Out(1308) <= \<const0>\;
  LOCKSTEP_Master_Out(1309) <= \<const0>\;
  LOCKSTEP_Master_Out(1310) <= \<const0>\;
  LOCKSTEP_Master_Out(1311) <= \<const0>\;
  LOCKSTEP_Master_Out(1312) <= \<const0>\;
  LOCKSTEP_Master_Out(1313) <= \<const0>\;
  LOCKSTEP_Master_Out(1314) <= \<const0>\;
  LOCKSTEP_Master_Out(1315) <= \<const0>\;
  LOCKSTEP_Master_Out(1316) <= \<const0>\;
  LOCKSTEP_Master_Out(1317) <= \<const0>\;
  LOCKSTEP_Master_Out(1318) <= \<const0>\;
  LOCKSTEP_Master_Out(1319) <= \<const0>\;
  LOCKSTEP_Master_Out(1320) <= \<const0>\;
  LOCKSTEP_Master_Out(1321) <= \<const0>\;
  LOCKSTEP_Master_Out(1322) <= \<const0>\;
  LOCKSTEP_Master_Out(1323) <= \<const0>\;
  LOCKSTEP_Master_Out(1324) <= \<const0>\;
  LOCKSTEP_Master_Out(1325) <= \<const0>\;
  LOCKSTEP_Master_Out(1326) <= \<const0>\;
  LOCKSTEP_Master_Out(1327) <= \<const0>\;
  LOCKSTEP_Master_Out(1328) <= \<const0>\;
  LOCKSTEP_Master_Out(1329) <= \<const0>\;
  LOCKSTEP_Master_Out(1330) <= \<const0>\;
  LOCKSTEP_Master_Out(1331) <= \<const0>\;
  LOCKSTEP_Master_Out(1332) <= \<const0>\;
  LOCKSTEP_Master_Out(1333) <= \<const0>\;
  LOCKSTEP_Master_Out(1334) <= \<const0>\;
  LOCKSTEP_Master_Out(1335) <= \<const0>\;
  LOCKSTEP_Master_Out(1336) <= \<const0>\;
  LOCKSTEP_Master_Out(1337) <= \<const0>\;
  LOCKSTEP_Master_Out(1338) <= \<const0>\;
  LOCKSTEP_Master_Out(1339) <= \<const0>\;
  LOCKSTEP_Master_Out(1340) <= \<const0>\;
  LOCKSTEP_Master_Out(1341) <= \<const0>\;
  LOCKSTEP_Master_Out(1342) <= \<const0>\;
  LOCKSTEP_Master_Out(1343) <= \<const0>\;
  LOCKSTEP_Master_Out(1344) <= \<const0>\;
  LOCKSTEP_Master_Out(1345) <= \<const0>\;
  LOCKSTEP_Master_Out(1346) <= \<const0>\;
  LOCKSTEP_Master_Out(1347) <= \<const0>\;
  LOCKSTEP_Master_Out(1348) <= \<const0>\;
  LOCKSTEP_Master_Out(1349) <= \<const0>\;
  LOCKSTEP_Master_Out(1350) <= \<const0>\;
  LOCKSTEP_Master_Out(1351) <= \<const0>\;
  LOCKSTEP_Master_Out(1352) <= \<const0>\;
  LOCKSTEP_Master_Out(1353) <= \<const0>\;
  LOCKSTEP_Master_Out(1354) <= \<const0>\;
  LOCKSTEP_Master_Out(1355) <= \<const0>\;
  LOCKSTEP_Master_Out(1356) <= \<const0>\;
  LOCKSTEP_Master_Out(1357) <= \<const0>\;
  LOCKSTEP_Master_Out(1358) <= \<const0>\;
  LOCKSTEP_Master_Out(1359) <= \<const0>\;
  LOCKSTEP_Master_Out(1360) <= \<const0>\;
  LOCKSTEP_Master_Out(1361) <= \<const0>\;
  LOCKSTEP_Master_Out(1362) <= \<const0>\;
  LOCKSTEP_Master_Out(1363) <= \<const0>\;
  LOCKSTEP_Master_Out(1364) <= \<const0>\;
  LOCKSTEP_Master_Out(1365) <= \<const0>\;
  LOCKSTEP_Master_Out(1366) <= \<const0>\;
  LOCKSTEP_Master_Out(1367) <= \<const0>\;
  LOCKSTEP_Master_Out(1368) <= \<const0>\;
  LOCKSTEP_Master_Out(1369) <= \<const0>\;
  LOCKSTEP_Master_Out(1370) <= \<const0>\;
  LOCKSTEP_Master_Out(1371) <= \<const0>\;
  LOCKSTEP_Master_Out(1372) <= \<const0>\;
  LOCKSTEP_Master_Out(1373) <= \<const0>\;
  LOCKSTEP_Master_Out(1374) <= \<const0>\;
  LOCKSTEP_Master_Out(1375) <= \<const0>\;
  LOCKSTEP_Master_Out(1376) <= \<const0>\;
  LOCKSTEP_Master_Out(1377) <= \<const0>\;
  LOCKSTEP_Master_Out(1378) <= \<const0>\;
  LOCKSTEP_Master_Out(1379) <= \<const0>\;
  LOCKSTEP_Master_Out(1380) <= \<const0>\;
  LOCKSTEP_Master_Out(1381) <= \<const0>\;
  LOCKSTEP_Master_Out(1382) <= \<const0>\;
  LOCKSTEP_Master_Out(1383) <= \<const0>\;
  LOCKSTEP_Master_Out(1384) <= \<const0>\;
  LOCKSTEP_Master_Out(1385) <= \<const0>\;
  LOCKSTEP_Master_Out(1386) <= \<const0>\;
  LOCKSTEP_Master_Out(1387) <= \<const0>\;
  LOCKSTEP_Master_Out(1388) <= \<const0>\;
  LOCKSTEP_Master_Out(1389) <= \<const0>\;
  LOCKSTEP_Master_Out(1390) <= \<const0>\;
  LOCKSTEP_Master_Out(1391) <= \<const0>\;
  LOCKSTEP_Master_Out(1392) <= \<const0>\;
  LOCKSTEP_Master_Out(1393) <= \<const0>\;
  LOCKSTEP_Master_Out(1394) <= \<const0>\;
  LOCKSTEP_Master_Out(1395) <= \<const0>\;
  LOCKSTEP_Master_Out(1396) <= \<const0>\;
  LOCKSTEP_Master_Out(1397) <= \<const0>\;
  LOCKSTEP_Master_Out(1398) <= \<const0>\;
  LOCKSTEP_Master_Out(1399) <= \<const0>\;
  LOCKSTEP_Master_Out(1400) <= \<const0>\;
  LOCKSTEP_Master_Out(1401) <= \<const0>\;
  LOCKSTEP_Master_Out(1402) <= \<const0>\;
  LOCKSTEP_Master_Out(1403) <= \<const0>\;
  LOCKSTEP_Master_Out(1404) <= \<const0>\;
  LOCKSTEP_Master_Out(1405) <= \<const0>\;
  LOCKSTEP_Master_Out(1406) <= \<const0>\;
  LOCKSTEP_Master_Out(1407) <= \<const0>\;
  LOCKSTEP_Master_Out(1408) <= \<const0>\;
  LOCKSTEP_Master_Out(1409) <= \<const0>\;
  LOCKSTEP_Master_Out(1410) <= \<const0>\;
  LOCKSTEP_Master_Out(1411) <= \<const0>\;
  LOCKSTEP_Master_Out(1412) <= \<const0>\;
  LOCKSTEP_Master_Out(1413) <= \<const0>\;
  LOCKSTEP_Master_Out(1414) <= \<const0>\;
  LOCKSTEP_Master_Out(1415) <= \<const0>\;
  LOCKSTEP_Master_Out(1416) <= \<const0>\;
  LOCKSTEP_Master_Out(1417) <= \<const0>\;
  LOCKSTEP_Master_Out(1418) <= \<const0>\;
  LOCKSTEP_Master_Out(1419) <= \<const0>\;
  LOCKSTEP_Master_Out(1420) <= \<const0>\;
  LOCKSTEP_Master_Out(1421) <= \<const0>\;
  LOCKSTEP_Master_Out(1422) <= \<const0>\;
  LOCKSTEP_Master_Out(1423) <= \<const0>\;
  LOCKSTEP_Master_Out(1424) <= \<const0>\;
  LOCKSTEP_Master_Out(1425) <= \<const0>\;
  LOCKSTEP_Master_Out(1426) <= \<const0>\;
  LOCKSTEP_Master_Out(1427) <= \<const0>\;
  LOCKSTEP_Master_Out(1428) <= \<const0>\;
  LOCKSTEP_Master_Out(1429) <= \<const0>\;
  LOCKSTEP_Master_Out(1430) <= \<const0>\;
  LOCKSTEP_Master_Out(1431) <= \<const0>\;
  LOCKSTEP_Master_Out(1432) <= \<const0>\;
  LOCKSTEP_Master_Out(1433) <= \<const0>\;
  LOCKSTEP_Master_Out(1434) <= \<const0>\;
  LOCKSTEP_Master_Out(1435) <= \<const0>\;
  LOCKSTEP_Master_Out(1436) <= \<const0>\;
  LOCKSTEP_Master_Out(1437) <= \<const0>\;
  LOCKSTEP_Master_Out(1438) <= \<const0>\;
  LOCKSTEP_Master_Out(1439) <= \<const0>\;
  LOCKSTEP_Master_Out(1440) <= \<const0>\;
  LOCKSTEP_Master_Out(1441) <= \<const0>\;
  LOCKSTEP_Master_Out(1442) <= \<const0>\;
  LOCKSTEP_Master_Out(1443) <= \<const0>\;
  LOCKSTEP_Master_Out(1444) <= \<const0>\;
  LOCKSTEP_Master_Out(1445) <= \<const0>\;
  LOCKSTEP_Master_Out(1446) <= \<const0>\;
  LOCKSTEP_Master_Out(1447) <= \<const0>\;
  LOCKSTEP_Master_Out(1448) <= \<const0>\;
  LOCKSTEP_Master_Out(1449) <= \<const0>\;
  LOCKSTEP_Master_Out(1450) <= \<const0>\;
  LOCKSTEP_Master_Out(1451) <= \<const0>\;
  LOCKSTEP_Master_Out(1452) <= \<const0>\;
  LOCKSTEP_Master_Out(1453) <= \<const0>\;
  LOCKSTEP_Master_Out(1454) <= \<const0>\;
  LOCKSTEP_Master_Out(1455) <= \<const0>\;
  LOCKSTEP_Master_Out(1456) <= \<const0>\;
  LOCKSTEP_Master_Out(1457) <= \<const0>\;
  LOCKSTEP_Master_Out(1458) <= \<const0>\;
  LOCKSTEP_Master_Out(1459) <= \<const0>\;
  LOCKSTEP_Master_Out(1460) <= \<const0>\;
  LOCKSTEP_Master_Out(1461) <= \<const0>\;
  LOCKSTEP_Master_Out(1462) <= \<const0>\;
  LOCKSTEP_Master_Out(1463) <= \<const0>\;
  LOCKSTEP_Master_Out(1464) <= \<const0>\;
  LOCKSTEP_Master_Out(1465) <= \<const0>\;
  LOCKSTEP_Master_Out(1466) <= \<const0>\;
  LOCKSTEP_Master_Out(1467) <= \<const0>\;
  LOCKSTEP_Master_Out(1468) <= \<const0>\;
  LOCKSTEP_Master_Out(1469) <= \<const0>\;
  LOCKSTEP_Master_Out(1470) <= \<const0>\;
  LOCKSTEP_Master_Out(1471) <= \<const0>\;
  LOCKSTEP_Master_Out(1472) <= \<const0>\;
  LOCKSTEP_Master_Out(1473) <= \<const0>\;
  LOCKSTEP_Master_Out(1474) <= \<const0>\;
  LOCKSTEP_Master_Out(1475) <= \<const0>\;
  LOCKSTEP_Master_Out(1476) <= \<const0>\;
  LOCKSTEP_Master_Out(1477) <= \<const0>\;
  LOCKSTEP_Master_Out(1478) <= \<const0>\;
  LOCKSTEP_Master_Out(1479) <= \<const0>\;
  LOCKSTEP_Master_Out(1480) <= \<const0>\;
  LOCKSTEP_Master_Out(1481) <= \<const0>\;
  LOCKSTEP_Master_Out(1482) <= \<const0>\;
  LOCKSTEP_Master_Out(1483) <= \<const0>\;
  LOCKSTEP_Master_Out(1484) <= \<const0>\;
  LOCKSTEP_Master_Out(1485) <= \<const0>\;
  LOCKSTEP_Master_Out(1486) <= \<const0>\;
  LOCKSTEP_Master_Out(1487) <= \<const0>\;
  LOCKSTEP_Master_Out(1488) <= \<const0>\;
  LOCKSTEP_Master_Out(1489) <= \<const0>\;
  LOCKSTEP_Master_Out(1490) <= \<const0>\;
  LOCKSTEP_Master_Out(1491) <= \<const0>\;
  LOCKSTEP_Master_Out(1492) <= \<const0>\;
  LOCKSTEP_Master_Out(1493) <= \<const0>\;
  LOCKSTEP_Master_Out(1494) <= \<const0>\;
  LOCKSTEP_Master_Out(1495) <= \<const0>\;
  LOCKSTEP_Master_Out(1496) <= \<const0>\;
  LOCKSTEP_Master_Out(1497) <= \<const0>\;
  LOCKSTEP_Master_Out(1498) <= \<const0>\;
  LOCKSTEP_Master_Out(1499) <= \<const0>\;
  LOCKSTEP_Master_Out(1500) <= \<const0>\;
  LOCKSTEP_Master_Out(1501) <= \<const0>\;
  LOCKSTEP_Master_Out(1502) <= \<const0>\;
  LOCKSTEP_Master_Out(1503) <= \<const0>\;
  LOCKSTEP_Master_Out(1504) <= \<const0>\;
  LOCKSTEP_Master_Out(1505) <= \<const0>\;
  LOCKSTEP_Master_Out(1506) <= \<const0>\;
  LOCKSTEP_Master_Out(1507) <= \<const0>\;
  LOCKSTEP_Master_Out(1508) <= \<const0>\;
  LOCKSTEP_Master_Out(1509) <= \<const0>\;
  LOCKSTEP_Master_Out(1510) <= \<const0>\;
  LOCKSTEP_Master_Out(1511) <= \<const0>\;
  LOCKSTEP_Master_Out(1512) <= \<const0>\;
  LOCKSTEP_Master_Out(1513) <= \<const0>\;
  LOCKSTEP_Master_Out(1514) <= \<const0>\;
  LOCKSTEP_Master_Out(1515) <= \<const0>\;
  LOCKSTEP_Master_Out(1516) <= \<const0>\;
  LOCKSTEP_Master_Out(1517) <= \<const0>\;
  LOCKSTEP_Master_Out(1518) <= \<const0>\;
  LOCKSTEP_Master_Out(1519) <= \<const0>\;
  LOCKSTEP_Master_Out(1520) <= \<const0>\;
  LOCKSTEP_Master_Out(1521) <= \<const0>\;
  LOCKSTEP_Master_Out(1522) <= \<const0>\;
  LOCKSTEP_Master_Out(1523) <= \<const0>\;
  LOCKSTEP_Master_Out(1524) <= \<const0>\;
  LOCKSTEP_Master_Out(1525) <= \<const0>\;
  LOCKSTEP_Master_Out(1526) <= \<const0>\;
  LOCKSTEP_Master_Out(1527) <= \<const0>\;
  LOCKSTEP_Master_Out(1528) <= \<const0>\;
  LOCKSTEP_Master_Out(1529) <= \<const0>\;
  LOCKSTEP_Master_Out(1530) <= \<const0>\;
  LOCKSTEP_Master_Out(1531) <= \<const0>\;
  LOCKSTEP_Master_Out(1532) <= \<const0>\;
  LOCKSTEP_Master_Out(1533) <= \<const0>\;
  LOCKSTEP_Master_Out(1534) <= \<const0>\;
  LOCKSTEP_Master_Out(1535) <= \<const0>\;
  LOCKSTEP_Master_Out(1536) <= \<const0>\;
  LOCKSTEP_Master_Out(1537) <= \<const0>\;
  LOCKSTEP_Master_Out(1538) <= \<const0>\;
  LOCKSTEP_Master_Out(1539) <= \<const0>\;
  LOCKSTEP_Master_Out(1540) <= \<const0>\;
  LOCKSTEP_Master_Out(1541) <= \<const0>\;
  LOCKSTEP_Master_Out(1542) <= \<const0>\;
  LOCKSTEP_Master_Out(1543) <= \<const0>\;
  LOCKSTEP_Master_Out(1544) <= \<const0>\;
  LOCKSTEP_Master_Out(1545) <= \<const0>\;
  LOCKSTEP_Master_Out(1546) <= \<const0>\;
  LOCKSTEP_Master_Out(1547) <= \<const0>\;
  LOCKSTEP_Master_Out(1548) <= \<const0>\;
  LOCKSTEP_Master_Out(1549) <= \<const0>\;
  LOCKSTEP_Master_Out(1550) <= \<const0>\;
  LOCKSTEP_Master_Out(1551) <= \<const0>\;
  LOCKSTEP_Master_Out(1552) <= \<const0>\;
  LOCKSTEP_Master_Out(1553) <= \<const0>\;
  LOCKSTEP_Master_Out(1554) <= \<const0>\;
  LOCKSTEP_Master_Out(1555) <= \<const0>\;
  LOCKSTEP_Master_Out(1556) <= \<const0>\;
  LOCKSTEP_Master_Out(1557) <= \<const0>\;
  LOCKSTEP_Master_Out(1558) <= \<const0>\;
  LOCKSTEP_Master_Out(1559) <= \<const0>\;
  LOCKSTEP_Master_Out(1560) <= \<const0>\;
  LOCKSTEP_Master_Out(1561) <= \<const0>\;
  LOCKSTEP_Master_Out(1562) <= \<const0>\;
  LOCKSTEP_Master_Out(1563) <= \<const0>\;
  LOCKSTEP_Master_Out(1564) <= \<const0>\;
  LOCKSTEP_Master_Out(1565) <= \<const0>\;
  LOCKSTEP_Master_Out(1566) <= \<const0>\;
  LOCKSTEP_Master_Out(1567) <= \<const0>\;
  LOCKSTEP_Master_Out(1568) <= \<const0>\;
  LOCKSTEP_Master_Out(1569) <= \<const0>\;
  LOCKSTEP_Master_Out(1570) <= \<const0>\;
  LOCKSTEP_Master_Out(1571) <= \<const0>\;
  LOCKSTEP_Master_Out(1572) <= \<const0>\;
  LOCKSTEP_Master_Out(1573) <= \<const0>\;
  LOCKSTEP_Master_Out(1574) <= \<const0>\;
  LOCKSTEP_Master_Out(1575) <= \<const0>\;
  LOCKSTEP_Master_Out(1576) <= \<const0>\;
  LOCKSTEP_Master_Out(1577) <= \<const0>\;
  LOCKSTEP_Master_Out(1578) <= \<const0>\;
  LOCKSTEP_Master_Out(1579) <= \<const0>\;
  LOCKSTEP_Master_Out(1580) <= \<const0>\;
  LOCKSTEP_Master_Out(1581) <= \<const0>\;
  LOCKSTEP_Master_Out(1582) <= \<const0>\;
  LOCKSTEP_Master_Out(1583) <= \<const0>\;
  LOCKSTEP_Master_Out(1584) <= \<const0>\;
  LOCKSTEP_Master_Out(1585) <= \<const0>\;
  LOCKSTEP_Master_Out(1586) <= \<const0>\;
  LOCKSTEP_Master_Out(1587) <= \<const0>\;
  LOCKSTEP_Master_Out(1588) <= \<const0>\;
  LOCKSTEP_Master_Out(1589) <= \<const0>\;
  LOCKSTEP_Master_Out(1590) <= \<const0>\;
  LOCKSTEP_Master_Out(1591) <= \<const0>\;
  LOCKSTEP_Master_Out(1592) <= \<const0>\;
  LOCKSTEP_Master_Out(1593) <= \<const0>\;
  LOCKSTEP_Master_Out(1594) <= \<const0>\;
  LOCKSTEP_Master_Out(1595) <= \<const0>\;
  LOCKSTEP_Master_Out(1596) <= \<const0>\;
  LOCKSTEP_Master_Out(1597) <= \<const0>\;
  LOCKSTEP_Master_Out(1598) <= \<const0>\;
  LOCKSTEP_Master_Out(1599) <= \<const0>\;
  LOCKSTEP_Master_Out(1600) <= \<const0>\;
  LOCKSTEP_Master_Out(1601) <= \<const0>\;
  LOCKSTEP_Master_Out(1602) <= \<const0>\;
  LOCKSTEP_Master_Out(1603) <= \<const0>\;
  LOCKSTEP_Master_Out(1604) <= \<const0>\;
  LOCKSTEP_Master_Out(1605) <= \<const0>\;
  LOCKSTEP_Master_Out(1606) <= \<const0>\;
  LOCKSTEP_Master_Out(1607) <= \<const0>\;
  LOCKSTEP_Master_Out(1608) <= \<const0>\;
  LOCKSTEP_Master_Out(1609) <= \<const0>\;
  LOCKSTEP_Master_Out(1610) <= \<const0>\;
  LOCKSTEP_Master_Out(1611) <= \<const0>\;
  LOCKSTEP_Master_Out(1612) <= \<const0>\;
  LOCKSTEP_Master_Out(1613) <= \<const0>\;
  LOCKSTEP_Master_Out(1614) <= \<const0>\;
  LOCKSTEP_Master_Out(1615) <= \<const0>\;
  LOCKSTEP_Master_Out(1616) <= \<const0>\;
  LOCKSTEP_Master_Out(1617) <= \<const0>\;
  LOCKSTEP_Master_Out(1618) <= \<const0>\;
  LOCKSTEP_Master_Out(1619) <= \<const0>\;
  LOCKSTEP_Master_Out(1620) <= \<const0>\;
  LOCKSTEP_Master_Out(1621) <= \<const0>\;
  LOCKSTEP_Master_Out(1622) <= \<const0>\;
  LOCKSTEP_Master_Out(1623) <= \<const0>\;
  LOCKSTEP_Master_Out(1624) <= \<const0>\;
  LOCKSTEP_Master_Out(1625) <= \<const0>\;
  LOCKSTEP_Master_Out(1626) <= \<const0>\;
  LOCKSTEP_Master_Out(1627) <= \<const0>\;
  LOCKSTEP_Master_Out(1628) <= \<const0>\;
  LOCKSTEP_Master_Out(1629) <= \<const0>\;
  LOCKSTEP_Master_Out(1630) <= \<const0>\;
  LOCKSTEP_Master_Out(1631) <= \<const0>\;
  LOCKSTEP_Master_Out(1632) <= \<const0>\;
  LOCKSTEP_Master_Out(1633) <= \<const0>\;
  LOCKSTEP_Master_Out(1634) <= \<const0>\;
  LOCKSTEP_Master_Out(1635) <= \<const0>\;
  LOCKSTEP_Master_Out(1636) <= \<const0>\;
  LOCKSTEP_Master_Out(1637) <= \<const0>\;
  LOCKSTEP_Master_Out(1638) <= \<const0>\;
  LOCKSTEP_Master_Out(1639) <= \<const0>\;
  LOCKSTEP_Master_Out(1640) <= \<const0>\;
  LOCKSTEP_Master_Out(1641) <= \<const0>\;
  LOCKSTEP_Master_Out(1642) <= \<const0>\;
  LOCKSTEP_Master_Out(1643) <= \<const0>\;
  LOCKSTEP_Master_Out(1644) <= \<const0>\;
  LOCKSTEP_Master_Out(1645) <= \<const0>\;
  LOCKSTEP_Master_Out(1646) <= \<const0>\;
  LOCKSTEP_Master_Out(1647) <= \<const0>\;
  LOCKSTEP_Master_Out(1648) <= \<const0>\;
  LOCKSTEP_Master_Out(1649) <= \<const0>\;
  LOCKSTEP_Master_Out(1650) <= \<const0>\;
  LOCKSTEP_Master_Out(1651) <= \<const0>\;
  LOCKSTEP_Master_Out(1652) <= \<const0>\;
  LOCKSTEP_Master_Out(1653) <= \<const0>\;
  LOCKSTEP_Master_Out(1654) <= \<const0>\;
  LOCKSTEP_Master_Out(1655) <= \<const0>\;
  LOCKSTEP_Master_Out(1656) <= \<const0>\;
  LOCKSTEP_Master_Out(1657) <= \<const0>\;
  LOCKSTEP_Master_Out(1658) <= \<const0>\;
  LOCKSTEP_Master_Out(1659) <= \<const0>\;
  LOCKSTEP_Master_Out(1660) <= \<const0>\;
  LOCKSTEP_Master_Out(1661) <= \<const0>\;
  LOCKSTEP_Master_Out(1662) <= \<const0>\;
  LOCKSTEP_Master_Out(1663) <= \<const0>\;
  LOCKSTEP_Master_Out(1664) <= \<const0>\;
  LOCKSTEP_Master_Out(1665) <= \<const0>\;
  LOCKSTEP_Master_Out(1666) <= \<const0>\;
  LOCKSTEP_Master_Out(1667) <= \<const0>\;
  LOCKSTEP_Master_Out(1668) <= \<const0>\;
  LOCKSTEP_Master_Out(1669) <= \<const0>\;
  LOCKSTEP_Master_Out(1670) <= \<const0>\;
  LOCKSTEP_Master_Out(1671) <= \<const0>\;
  LOCKSTEP_Master_Out(1672) <= \<const0>\;
  LOCKSTEP_Master_Out(1673) <= \<const0>\;
  LOCKSTEP_Master_Out(1674) <= \<const0>\;
  LOCKSTEP_Master_Out(1675) <= \<const0>\;
  LOCKSTEP_Master_Out(1676) <= \<const0>\;
  LOCKSTEP_Master_Out(1677) <= \<const0>\;
  LOCKSTEP_Master_Out(1678) <= \<const0>\;
  LOCKSTEP_Master_Out(1679) <= \<const0>\;
  LOCKSTEP_Master_Out(1680) <= \<const0>\;
  LOCKSTEP_Master_Out(1681) <= \<const0>\;
  LOCKSTEP_Master_Out(1682) <= \<const0>\;
  LOCKSTEP_Master_Out(1683) <= \<const0>\;
  LOCKSTEP_Master_Out(1684) <= \<const0>\;
  LOCKSTEP_Master_Out(1685) <= \<const0>\;
  LOCKSTEP_Master_Out(1686) <= \<const0>\;
  LOCKSTEP_Master_Out(1687) <= \<const0>\;
  LOCKSTEP_Master_Out(1688) <= \<const0>\;
  LOCKSTEP_Master_Out(1689) <= \<const0>\;
  LOCKSTEP_Master_Out(1690) <= \<const0>\;
  LOCKSTEP_Master_Out(1691) <= \<const0>\;
  LOCKSTEP_Master_Out(1692) <= \<const0>\;
  LOCKSTEP_Master_Out(1693) <= \<const0>\;
  LOCKSTEP_Master_Out(1694) <= \<const0>\;
  LOCKSTEP_Master_Out(1695) <= \<const0>\;
  LOCKSTEP_Master_Out(1696) <= \<const0>\;
  LOCKSTEP_Master_Out(1697) <= \<const0>\;
  LOCKSTEP_Master_Out(1698) <= \<const0>\;
  LOCKSTEP_Master_Out(1699) <= \<const0>\;
  LOCKSTEP_Master_Out(1700) <= \<const0>\;
  LOCKSTEP_Master_Out(1701) <= \<const0>\;
  LOCKSTEP_Master_Out(1702) <= \<const0>\;
  LOCKSTEP_Master_Out(1703) <= \<const0>\;
  LOCKSTEP_Master_Out(1704) <= \<const0>\;
  LOCKSTEP_Master_Out(1705) <= \<const0>\;
  LOCKSTEP_Master_Out(1706) <= \<const0>\;
  LOCKSTEP_Master_Out(1707) <= \<const0>\;
  LOCKSTEP_Master_Out(1708) <= \<const0>\;
  LOCKSTEP_Master_Out(1709) <= \<const0>\;
  LOCKSTEP_Master_Out(1710) <= \<const0>\;
  LOCKSTEP_Master_Out(1711) <= \<const0>\;
  LOCKSTEP_Master_Out(1712) <= \<const0>\;
  LOCKSTEP_Master_Out(1713) <= \<const0>\;
  LOCKSTEP_Master_Out(1714) <= \<const0>\;
  LOCKSTEP_Master_Out(1715) <= \<const0>\;
  LOCKSTEP_Master_Out(1716) <= \<const0>\;
  LOCKSTEP_Master_Out(1717) <= \<const0>\;
  LOCKSTEP_Master_Out(1718) <= \<const0>\;
  LOCKSTEP_Master_Out(1719) <= \<const0>\;
  LOCKSTEP_Master_Out(1720) <= \<const0>\;
  LOCKSTEP_Master_Out(1721) <= \<const0>\;
  LOCKSTEP_Master_Out(1722) <= \<const0>\;
  LOCKSTEP_Master_Out(1723) <= \<const0>\;
  LOCKSTEP_Master_Out(1724) <= \<const0>\;
  LOCKSTEP_Master_Out(1725) <= \<const0>\;
  LOCKSTEP_Master_Out(1726) <= \<const0>\;
  LOCKSTEP_Master_Out(1727) <= \<const0>\;
  LOCKSTEP_Master_Out(1728) <= \<const0>\;
  LOCKSTEP_Master_Out(1729) <= \<const0>\;
  LOCKSTEP_Master_Out(1730) <= \<const0>\;
  LOCKSTEP_Master_Out(1731) <= \<const0>\;
  LOCKSTEP_Master_Out(1732) <= \<const0>\;
  LOCKSTEP_Master_Out(1733) <= \<const0>\;
  LOCKSTEP_Master_Out(1734) <= \<const0>\;
  LOCKSTEP_Master_Out(1735) <= \<const0>\;
  LOCKSTEP_Master_Out(1736) <= \<const0>\;
  LOCKSTEP_Master_Out(1737) <= \<const0>\;
  LOCKSTEP_Master_Out(1738) <= \<const0>\;
  LOCKSTEP_Master_Out(1739) <= \<const0>\;
  LOCKSTEP_Master_Out(1740) <= \<const0>\;
  LOCKSTEP_Master_Out(1741) <= \<const0>\;
  LOCKSTEP_Master_Out(1742) <= \<const0>\;
  LOCKSTEP_Master_Out(1743) <= \<const0>\;
  LOCKSTEP_Master_Out(1744) <= \<const0>\;
  LOCKSTEP_Master_Out(1745) <= \<const0>\;
  LOCKSTEP_Master_Out(1746) <= \<const0>\;
  LOCKSTEP_Master_Out(1747) <= \<const0>\;
  LOCKSTEP_Master_Out(1748) <= \<const0>\;
  LOCKSTEP_Master_Out(1749) <= \<const0>\;
  LOCKSTEP_Master_Out(1750) <= \<const0>\;
  LOCKSTEP_Master_Out(1751) <= \<const0>\;
  LOCKSTEP_Master_Out(1752) <= \<const0>\;
  LOCKSTEP_Master_Out(1753) <= \<const0>\;
  LOCKSTEP_Master_Out(1754) <= \<const0>\;
  LOCKSTEP_Master_Out(1755) <= \<const0>\;
  LOCKSTEP_Master_Out(1756) <= \<const0>\;
  LOCKSTEP_Master_Out(1757) <= \<const0>\;
  LOCKSTEP_Master_Out(1758) <= \<const0>\;
  LOCKSTEP_Master_Out(1759) <= \<const0>\;
  LOCKSTEP_Master_Out(1760) <= \<const0>\;
  LOCKSTEP_Master_Out(1761) <= \<const0>\;
  LOCKSTEP_Master_Out(1762) <= \<const0>\;
  LOCKSTEP_Master_Out(1763) <= \<const0>\;
  LOCKSTEP_Master_Out(1764) <= \<const0>\;
  LOCKSTEP_Master_Out(1765) <= \<const0>\;
  LOCKSTEP_Master_Out(1766) <= \<const0>\;
  LOCKSTEP_Master_Out(1767) <= \<const0>\;
  LOCKSTEP_Master_Out(1768) <= \<const0>\;
  LOCKSTEP_Master_Out(1769) <= \<const0>\;
  LOCKSTEP_Master_Out(1770) <= \<const0>\;
  LOCKSTEP_Master_Out(1771) <= \<const0>\;
  LOCKSTEP_Master_Out(1772) <= \<const0>\;
  LOCKSTEP_Master_Out(1773) <= \<const0>\;
  LOCKSTEP_Master_Out(1774) <= \<const0>\;
  LOCKSTEP_Master_Out(1775) <= \<const0>\;
  LOCKSTEP_Master_Out(1776) <= \<const0>\;
  LOCKSTEP_Master_Out(1777) <= \<const0>\;
  LOCKSTEP_Master_Out(1778) <= \<const0>\;
  LOCKSTEP_Master_Out(1779) <= \<const0>\;
  LOCKSTEP_Master_Out(1780) <= \<const0>\;
  LOCKSTEP_Master_Out(1781) <= \<const0>\;
  LOCKSTEP_Master_Out(1782) <= \<const0>\;
  LOCKSTEP_Master_Out(1783) <= \<const0>\;
  LOCKSTEP_Master_Out(1784) <= \<const0>\;
  LOCKSTEP_Master_Out(1785) <= \<const0>\;
  LOCKSTEP_Master_Out(1786) <= \<const0>\;
  LOCKSTEP_Master_Out(1787) <= \<const0>\;
  LOCKSTEP_Master_Out(1788) <= \<const0>\;
  LOCKSTEP_Master_Out(1789) <= \<const0>\;
  LOCKSTEP_Master_Out(1790) <= \<const0>\;
  LOCKSTEP_Master_Out(1791) <= \<const0>\;
  LOCKSTEP_Master_Out(1792) <= \<const0>\;
  LOCKSTEP_Master_Out(1793) <= \<const0>\;
  LOCKSTEP_Master_Out(1794) <= \<const0>\;
  LOCKSTEP_Master_Out(1795) <= \<const0>\;
  LOCKSTEP_Master_Out(1796) <= \<const0>\;
  LOCKSTEP_Master_Out(1797) <= \<const0>\;
  LOCKSTEP_Master_Out(1798) <= \<const0>\;
  LOCKSTEP_Master_Out(1799) <= \<const0>\;
  LOCKSTEP_Master_Out(1800) <= \<const0>\;
  LOCKSTEP_Master_Out(1801) <= \<const0>\;
  LOCKSTEP_Master_Out(1802) <= \<const0>\;
  LOCKSTEP_Master_Out(1803) <= \<const0>\;
  LOCKSTEP_Master_Out(1804) <= \<const0>\;
  LOCKSTEP_Master_Out(1805) <= \<const0>\;
  LOCKSTEP_Master_Out(1806) <= \<const0>\;
  LOCKSTEP_Master_Out(1807) <= \<const0>\;
  LOCKSTEP_Master_Out(1808) <= \<const0>\;
  LOCKSTEP_Master_Out(1809) <= \<const0>\;
  LOCKSTEP_Master_Out(1810) <= \<const0>\;
  LOCKSTEP_Master_Out(1811) <= \<const0>\;
  LOCKSTEP_Master_Out(1812) <= \<const0>\;
  LOCKSTEP_Master_Out(1813) <= \<const0>\;
  LOCKSTEP_Master_Out(1814) <= \<const0>\;
  LOCKSTEP_Master_Out(1815) <= \<const0>\;
  LOCKSTEP_Master_Out(1816) <= \<const0>\;
  LOCKSTEP_Master_Out(1817) <= \<const0>\;
  LOCKSTEP_Master_Out(1818) <= \<const0>\;
  LOCKSTEP_Master_Out(1819) <= \<const0>\;
  LOCKSTEP_Master_Out(1820) <= \<const0>\;
  LOCKSTEP_Master_Out(1821) <= \<const0>\;
  LOCKSTEP_Master_Out(1822) <= \<const0>\;
  LOCKSTEP_Master_Out(1823) <= \<const0>\;
  LOCKSTEP_Master_Out(1824) <= \<const0>\;
  LOCKSTEP_Master_Out(1825) <= \<const0>\;
  LOCKSTEP_Master_Out(1826) <= \<const0>\;
  LOCKSTEP_Master_Out(1827) <= \<const0>\;
  LOCKSTEP_Master_Out(1828) <= \<const0>\;
  LOCKSTEP_Master_Out(1829) <= \<const0>\;
  LOCKSTEP_Master_Out(1830) <= \<const0>\;
  LOCKSTEP_Master_Out(1831) <= \<const0>\;
  LOCKSTEP_Master_Out(1832) <= \<const0>\;
  LOCKSTEP_Master_Out(1833) <= \<const0>\;
  LOCKSTEP_Master_Out(1834) <= \<const0>\;
  LOCKSTEP_Master_Out(1835) <= \<const0>\;
  LOCKSTEP_Master_Out(1836) <= \<const0>\;
  LOCKSTEP_Master_Out(1837) <= \<const0>\;
  LOCKSTEP_Master_Out(1838) <= \<const0>\;
  LOCKSTEP_Master_Out(1839) <= \<const0>\;
  LOCKSTEP_Master_Out(1840) <= \<const0>\;
  LOCKSTEP_Master_Out(1841) <= \<const0>\;
  LOCKSTEP_Master_Out(1842) <= \<const0>\;
  LOCKSTEP_Master_Out(1843) <= \<const0>\;
  LOCKSTEP_Master_Out(1844) <= \<const0>\;
  LOCKSTEP_Master_Out(1845) <= \<const0>\;
  LOCKSTEP_Master_Out(1846) <= \<const0>\;
  LOCKSTEP_Master_Out(1847) <= \<const0>\;
  LOCKSTEP_Master_Out(1848) <= \<const0>\;
  LOCKSTEP_Master_Out(1849) <= \<const0>\;
  LOCKSTEP_Master_Out(1850) <= \<const0>\;
  LOCKSTEP_Master_Out(1851) <= \<const0>\;
  LOCKSTEP_Master_Out(1852) <= \<const0>\;
  LOCKSTEP_Master_Out(1853) <= \<const0>\;
  LOCKSTEP_Master_Out(1854) <= \<const0>\;
  LOCKSTEP_Master_Out(1855) <= \<const0>\;
  LOCKSTEP_Master_Out(1856) <= \<const0>\;
  LOCKSTEP_Master_Out(1857) <= \<const0>\;
  LOCKSTEP_Master_Out(1858) <= \<const0>\;
  LOCKSTEP_Master_Out(1859) <= \<const0>\;
  LOCKSTEP_Master_Out(1860) <= \<const0>\;
  LOCKSTEP_Master_Out(1861) <= \<const0>\;
  LOCKSTEP_Master_Out(1862) <= \<const0>\;
  LOCKSTEP_Master_Out(1863) <= \<const0>\;
  LOCKSTEP_Master_Out(1864) <= \<const0>\;
  LOCKSTEP_Master_Out(1865) <= \<const0>\;
  LOCKSTEP_Master_Out(1866) <= \<const0>\;
  LOCKSTEP_Master_Out(1867) <= \<const0>\;
  LOCKSTEP_Master_Out(1868) <= \<const0>\;
  LOCKSTEP_Master_Out(1869) <= \<const0>\;
  LOCKSTEP_Master_Out(1870) <= \<const0>\;
  LOCKSTEP_Master_Out(1871) <= \<const0>\;
  LOCKSTEP_Master_Out(1872) <= \<const0>\;
  LOCKSTEP_Master_Out(1873) <= \<const0>\;
  LOCKSTEP_Master_Out(1874) <= \<const0>\;
  LOCKSTEP_Master_Out(1875) <= \<const0>\;
  LOCKSTEP_Master_Out(1876) <= \<const0>\;
  LOCKSTEP_Master_Out(1877) <= \<const0>\;
  LOCKSTEP_Master_Out(1878) <= \<const0>\;
  LOCKSTEP_Master_Out(1879) <= \<const0>\;
  LOCKSTEP_Master_Out(1880) <= \<const0>\;
  LOCKSTEP_Master_Out(1881) <= \<const0>\;
  LOCKSTEP_Master_Out(1882) <= \<const0>\;
  LOCKSTEP_Master_Out(1883) <= \<const0>\;
  LOCKSTEP_Master_Out(1884) <= \<const0>\;
  LOCKSTEP_Master_Out(1885) <= \<const0>\;
  LOCKSTEP_Master_Out(1886) <= \<const0>\;
  LOCKSTEP_Master_Out(1887) <= \<const0>\;
  LOCKSTEP_Master_Out(1888) <= \<const0>\;
  LOCKSTEP_Master_Out(1889) <= \<const0>\;
  LOCKSTEP_Master_Out(1890) <= \<const0>\;
  LOCKSTEP_Master_Out(1891) <= \<const0>\;
  LOCKSTEP_Master_Out(1892) <= \<const0>\;
  LOCKSTEP_Master_Out(1893) <= \<const0>\;
  LOCKSTEP_Master_Out(1894) <= \<const0>\;
  LOCKSTEP_Master_Out(1895) <= \<const0>\;
  LOCKSTEP_Master_Out(1896) <= \<const0>\;
  LOCKSTEP_Master_Out(1897) <= \<const0>\;
  LOCKSTEP_Master_Out(1898) <= \<const0>\;
  LOCKSTEP_Master_Out(1899) <= \<const0>\;
  LOCKSTEP_Master_Out(1900) <= \<const0>\;
  LOCKSTEP_Master_Out(1901) <= \<const0>\;
  LOCKSTEP_Master_Out(1902) <= \<const0>\;
  LOCKSTEP_Master_Out(1903) <= \<const0>\;
  LOCKSTEP_Master_Out(1904) <= \<const0>\;
  LOCKSTEP_Master_Out(1905) <= \<const0>\;
  LOCKSTEP_Master_Out(1906) <= \<const0>\;
  LOCKSTEP_Master_Out(1907) <= \<const0>\;
  LOCKSTEP_Master_Out(1908) <= \<const0>\;
  LOCKSTEP_Master_Out(1909) <= \<const0>\;
  LOCKSTEP_Master_Out(1910) <= \<const0>\;
  LOCKSTEP_Master_Out(1911) <= \<const0>\;
  LOCKSTEP_Master_Out(1912) <= \<const0>\;
  LOCKSTEP_Master_Out(1913) <= \<const0>\;
  LOCKSTEP_Master_Out(1914) <= \<const0>\;
  LOCKSTEP_Master_Out(1915) <= \<const0>\;
  LOCKSTEP_Master_Out(1916) <= \<const0>\;
  LOCKSTEP_Master_Out(1917) <= \<const0>\;
  LOCKSTEP_Master_Out(1918) <= \<const0>\;
  LOCKSTEP_Master_Out(1919) <= \<const0>\;
  LOCKSTEP_Master_Out(1920) <= \<const0>\;
  LOCKSTEP_Master_Out(1921) <= \<const0>\;
  LOCKSTEP_Master_Out(1922) <= \<const0>\;
  LOCKSTEP_Master_Out(1923) <= \<const0>\;
  LOCKSTEP_Master_Out(1924) <= \<const0>\;
  LOCKSTEP_Master_Out(1925) <= \<const0>\;
  LOCKSTEP_Master_Out(1926) <= \<const0>\;
  LOCKSTEP_Master_Out(1927) <= \<const0>\;
  LOCKSTEP_Master_Out(1928) <= \<const0>\;
  LOCKSTEP_Master_Out(1929) <= \<const0>\;
  LOCKSTEP_Master_Out(1930) <= \<const0>\;
  LOCKSTEP_Master_Out(1931) <= \<const0>\;
  LOCKSTEP_Master_Out(1932) <= \<const0>\;
  LOCKSTEP_Master_Out(1933) <= \<const0>\;
  LOCKSTEP_Master_Out(1934) <= \<const0>\;
  LOCKSTEP_Master_Out(1935) <= \<const0>\;
  LOCKSTEP_Master_Out(1936) <= \<const0>\;
  LOCKSTEP_Master_Out(1937) <= \<const0>\;
  LOCKSTEP_Master_Out(1938) <= \<const0>\;
  LOCKSTEP_Master_Out(1939) <= \<const0>\;
  LOCKSTEP_Master_Out(1940) <= \<const0>\;
  LOCKSTEP_Master_Out(1941) <= \<const0>\;
  LOCKSTEP_Master_Out(1942) <= \<const0>\;
  LOCKSTEP_Master_Out(1943) <= \<const0>\;
  LOCKSTEP_Master_Out(1944) <= \<const0>\;
  LOCKSTEP_Master_Out(1945) <= \<const0>\;
  LOCKSTEP_Master_Out(1946) <= \<const0>\;
  LOCKSTEP_Master_Out(1947) <= \<const0>\;
  LOCKSTEP_Master_Out(1948) <= \<const0>\;
  LOCKSTEP_Master_Out(1949) <= \<const0>\;
  LOCKSTEP_Master_Out(1950) <= \<const0>\;
  LOCKSTEP_Master_Out(1951) <= \<const0>\;
  LOCKSTEP_Master_Out(1952) <= \<const0>\;
  LOCKSTEP_Master_Out(1953) <= \<const0>\;
  LOCKSTEP_Master_Out(1954) <= \<const0>\;
  LOCKSTEP_Master_Out(1955) <= \<const0>\;
  LOCKSTEP_Master_Out(1956) <= \<const0>\;
  LOCKSTEP_Master_Out(1957) <= \<const0>\;
  LOCKSTEP_Master_Out(1958) <= \<const0>\;
  LOCKSTEP_Master_Out(1959) <= \<const0>\;
  LOCKSTEP_Master_Out(1960) <= \<const0>\;
  LOCKSTEP_Master_Out(1961) <= \<const0>\;
  LOCKSTEP_Master_Out(1962) <= \<const0>\;
  LOCKSTEP_Master_Out(1963) <= \<const0>\;
  LOCKSTEP_Master_Out(1964) <= \<const0>\;
  LOCKSTEP_Master_Out(1965) <= \<const0>\;
  LOCKSTEP_Master_Out(1966) <= \<const0>\;
  LOCKSTEP_Master_Out(1967) <= \<const0>\;
  LOCKSTEP_Master_Out(1968) <= \<const0>\;
  LOCKSTEP_Master_Out(1969) <= \<const0>\;
  LOCKSTEP_Master_Out(1970) <= \<const0>\;
  LOCKSTEP_Master_Out(1971) <= \<const0>\;
  LOCKSTEP_Master_Out(1972) <= \<const0>\;
  LOCKSTEP_Master_Out(1973) <= \<const0>\;
  LOCKSTEP_Master_Out(1974) <= \<const0>\;
  LOCKSTEP_Master_Out(1975) <= \<const0>\;
  LOCKSTEP_Master_Out(1976) <= \<const0>\;
  LOCKSTEP_Master_Out(1977) <= \<const0>\;
  LOCKSTEP_Master_Out(1978) <= \<const0>\;
  LOCKSTEP_Master_Out(1979) <= \<const0>\;
  LOCKSTEP_Master_Out(1980) <= \<const0>\;
  LOCKSTEP_Master_Out(1981) <= \<const0>\;
  LOCKSTEP_Master_Out(1982) <= \<const0>\;
  LOCKSTEP_Master_Out(1983) <= \<const0>\;
  LOCKSTEP_Master_Out(1984) <= \<const0>\;
  LOCKSTEP_Master_Out(1985) <= \<const0>\;
  LOCKSTEP_Master_Out(1986) <= \<const0>\;
  LOCKSTEP_Master_Out(1987) <= \<const0>\;
  LOCKSTEP_Master_Out(1988) <= \<const0>\;
  LOCKSTEP_Master_Out(1989) <= \<const0>\;
  LOCKSTEP_Master_Out(1990) <= \<const0>\;
  LOCKSTEP_Master_Out(1991) <= \<const0>\;
  LOCKSTEP_Master_Out(1992) <= \<const0>\;
  LOCKSTEP_Master_Out(1993) <= \<const0>\;
  LOCKSTEP_Master_Out(1994) <= \<const0>\;
  LOCKSTEP_Master_Out(1995) <= \<const0>\;
  LOCKSTEP_Master_Out(1996) <= \<const0>\;
  LOCKSTEP_Master_Out(1997) <= \<const0>\;
  LOCKSTEP_Master_Out(1998) <= \<const0>\;
  LOCKSTEP_Master_Out(1999) <= \<const0>\;
  LOCKSTEP_Master_Out(2000) <= \<const0>\;
  LOCKSTEP_Master_Out(2001) <= \<const0>\;
  LOCKSTEP_Master_Out(2002) <= \<const0>\;
  LOCKSTEP_Master_Out(2003) <= \<const0>\;
  LOCKSTEP_Master_Out(2004) <= \<const0>\;
  LOCKSTEP_Master_Out(2005) <= \<const0>\;
  LOCKSTEP_Master_Out(2006) <= \<const0>\;
  LOCKSTEP_Master_Out(2007) <= \<const0>\;
  LOCKSTEP_Master_Out(2008) <= \<const0>\;
  LOCKSTEP_Master_Out(2009) <= \<const0>\;
  LOCKSTEP_Master_Out(2010) <= \<const0>\;
  LOCKSTEP_Master_Out(2011) <= \<const0>\;
  LOCKSTEP_Master_Out(2012) <= \<const0>\;
  LOCKSTEP_Master_Out(2013) <= \<const0>\;
  LOCKSTEP_Master_Out(2014) <= \<const0>\;
  LOCKSTEP_Master_Out(2015) <= \<const0>\;
  LOCKSTEP_Master_Out(2016) <= \<const0>\;
  LOCKSTEP_Master_Out(2017) <= \<const0>\;
  LOCKSTEP_Master_Out(2018) <= \<const0>\;
  LOCKSTEP_Master_Out(2019) <= \<const0>\;
  LOCKSTEP_Master_Out(2020) <= \<const0>\;
  LOCKSTEP_Master_Out(2021) <= \<const0>\;
  LOCKSTEP_Master_Out(2022) <= \<const0>\;
  LOCKSTEP_Master_Out(2023) <= \<const0>\;
  LOCKSTEP_Master_Out(2024) <= \<const0>\;
  LOCKSTEP_Master_Out(2025) <= \<const0>\;
  LOCKSTEP_Master_Out(2026) <= \<const0>\;
  LOCKSTEP_Master_Out(2027) <= \<const0>\;
  LOCKSTEP_Master_Out(2028) <= \<const0>\;
  LOCKSTEP_Master_Out(2029) <= \<const0>\;
  LOCKSTEP_Master_Out(2030) <= \<const0>\;
  LOCKSTEP_Master_Out(2031) <= \<const0>\;
  LOCKSTEP_Master_Out(2032) <= \<const0>\;
  LOCKSTEP_Master_Out(2033) <= \<const0>\;
  LOCKSTEP_Master_Out(2034) <= \<const0>\;
  LOCKSTEP_Master_Out(2035) <= \<const0>\;
  LOCKSTEP_Master_Out(2036) <= \<const0>\;
  LOCKSTEP_Master_Out(2037) <= \<const0>\;
  LOCKSTEP_Master_Out(2038) <= \<const0>\;
  LOCKSTEP_Master_Out(2039) <= \<const0>\;
  LOCKSTEP_Master_Out(2040) <= \<const0>\;
  LOCKSTEP_Master_Out(2041) <= \<const0>\;
  LOCKSTEP_Master_Out(2042) <= \<const0>\;
  LOCKSTEP_Master_Out(2043) <= \<const0>\;
  LOCKSTEP_Master_Out(2044) <= \<const0>\;
  LOCKSTEP_Master_Out(2045) <= \<const0>\;
  LOCKSTEP_Master_Out(2046) <= \<const0>\;
  LOCKSTEP_Master_Out(2047) <= \<const0>\;
  LOCKSTEP_Master_Out(2048) <= \<const0>\;
  LOCKSTEP_Master_Out(2049) <= \<const0>\;
  LOCKSTEP_Master_Out(2050) <= \<const0>\;
  LOCKSTEP_Master_Out(2051) <= \<const0>\;
  LOCKSTEP_Master_Out(2052) <= \<const0>\;
  LOCKSTEP_Master_Out(2053) <= \<const0>\;
  LOCKSTEP_Master_Out(2054) <= \<const0>\;
  LOCKSTEP_Master_Out(2055) <= \<const0>\;
  LOCKSTEP_Master_Out(2056) <= \<const0>\;
  LOCKSTEP_Master_Out(2057) <= \<const0>\;
  LOCKSTEP_Master_Out(2058) <= \<const0>\;
  LOCKSTEP_Master_Out(2059) <= \<const0>\;
  LOCKSTEP_Master_Out(2060) <= \<const0>\;
  LOCKSTEP_Master_Out(2061) <= \<const0>\;
  LOCKSTEP_Master_Out(2062) <= \<const0>\;
  LOCKSTEP_Master_Out(2063) <= \<const0>\;
  LOCKSTEP_Master_Out(2064) <= \<const0>\;
  LOCKSTEP_Master_Out(2065) <= \<const0>\;
  LOCKSTEP_Master_Out(2066) <= \<const0>\;
  LOCKSTEP_Master_Out(2067) <= \<const0>\;
  LOCKSTEP_Master_Out(2068) <= \<const0>\;
  LOCKSTEP_Master_Out(2069) <= \<const0>\;
  LOCKSTEP_Master_Out(2070) <= \<const0>\;
  LOCKSTEP_Master_Out(2071) <= \<const0>\;
  LOCKSTEP_Master_Out(2072) <= \<const0>\;
  LOCKSTEP_Master_Out(2073) <= \<const0>\;
  LOCKSTEP_Master_Out(2074) <= \<const0>\;
  LOCKSTEP_Master_Out(2075) <= \<const0>\;
  LOCKSTEP_Master_Out(2076) <= \<const0>\;
  LOCKSTEP_Master_Out(2077) <= \<const0>\;
  LOCKSTEP_Master_Out(2078) <= \<const0>\;
  LOCKSTEP_Master_Out(2079) <= \<const0>\;
  LOCKSTEP_Master_Out(2080) <= \<const0>\;
  LOCKSTEP_Master_Out(2081) <= \<const0>\;
  LOCKSTEP_Master_Out(2082) <= \<const0>\;
  LOCKSTEP_Master_Out(2083) <= \<const0>\;
  LOCKSTEP_Master_Out(2084) <= \<const0>\;
  LOCKSTEP_Master_Out(2085) <= \<const0>\;
  LOCKSTEP_Master_Out(2086) <= \<const0>\;
  LOCKSTEP_Master_Out(2087) <= \<const0>\;
  LOCKSTEP_Master_Out(2088) <= \<const0>\;
  LOCKSTEP_Master_Out(2089) <= \<const0>\;
  LOCKSTEP_Master_Out(2090) <= \<const0>\;
  LOCKSTEP_Master_Out(2091) <= \<const0>\;
  LOCKSTEP_Master_Out(2092) <= \<const0>\;
  LOCKSTEP_Master_Out(2093) <= \<const0>\;
  LOCKSTEP_Master_Out(2094) <= \<const0>\;
  LOCKSTEP_Master_Out(2095) <= \<const0>\;
  LOCKSTEP_Master_Out(2096) <= \<const0>\;
  LOCKSTEP_Master_Out(2097) <= \<const0>\;
  LOCKSTEP_Master_Out(2098) <= \<const0>\;
  LOCKSTEP_Master_Out(2099) <= \<const0>\;
  LOCKSTEP_Master_Out(2100) <= \<const0>\;
  LOCKSTEP_Master_Out(2101) <= \<const0>\;
  LOCKSTEP_Master_Out(2102) <= \<const0>\;
  LOCKSTEP_Master_Out(2103) <= \<const0>\;
  LOCKSTEP_Master_Out(2104) <= \<const0>\;
  LOCKSTEP_Master_Out(2105) <= \<const0>\;
  LOCKSTEP_Master_Out(2106) <= \<const0>\;
  LOCKSTEP_Master_Out(2107) <= \<const0>\;
  LOCKSTEP_Master_Out(2108) <= \<const0>\;
  LOCKSTEP_Master_Out(2109) <= \<const0>\;
  LOCKSTEP_Master_Out(2110) <= \<const0>\;
  LOCKSTEP_Master_Out(2111) <= \<const0>\;
  LOCKSTEP_Master_Out(2112) <= \<const0>\;
  LOCKSTEP_Master_Out(2113) <= \<const0>\;
  LOCKSTEP_Master_Out(2114) <= \<const0>\;
  LOCKSTEP_Master_Out(2115) <= \<const0>\;
  LOCKSTEP_Master_Out(2116) <= \<const0>\;
  LOCKSTEP_Master_Out(2117) <= \<const0>\;
  LOCKSTEP_Master_Out(2118) <= \<const0>\;
  LOCKSTEP_Master_Out(2119) <= \<const0>\;
  LOCKSTEP_Master_Out(2120) <= \<const0>\;
  LOCKSTEP_Master_Out(2121) <= \<const0>\;
  LOCKSTEP_Master_Out(2122) <= \<const0>\;
  LOCKSTEP_Master_Out(2123) <= \<const0>\;
  LOCKSTEP_Master_Out(2124) <= \<const0>\;
  LOCKSTEP_Master_Out(2125) <= \<const0>\;
  LOCKSTEP_Master_Out(2126) <= \<const0>\;
  LOCKSTEP_Master_Out(2127) <= \<const0>\;
  LOCKSTEP_Master_Out(2128) <= \<const0>\;
  LOCKSTEP_Master_Out(2129) <= \<const0>\;
  LOCKSTEP_Master_Out(2130) <= \<const0>\;
  LOCKSTEP_Master_Out(2131) <= \<const0>\;
  LOCKSTEP_Master_Out(2132) <= \<const0>\;
  LOCKSTEP_Master_Out(2133) <= \<const0>\;
  LOCKSTEP_Master_Out(2134) <= \<const0>\;
  LOCKSTEP_Master_Out(2135) <= \<const0>\;
  LOCKSTEP_Master_Out(2136) <= \<const0>\;
  LOCKSTEP_Master_Out(2137) <= \<const0>\;
  LOCKSTEP_Master_Out(2138) <= \<const0>\;
  LOCKSTEP_Master_Out(2139) <= \<const0>\;
  LOCKSTEP_Master_Out(2140) <= \<const0>\;
  LOCKSTEP_Master_Out(2141) <= \<const0>\;
  LOCKSTEP_Master_Out(2142) <= \<const0>\;
  LOCKSTEP_Master_Out(2143) <= \<const0>\;
  LOCKSTEP_Master_Out(2144) <= \<const0>\;
  LOCKSTEP_Master_Out(2145) <= \<const0>\;
  LOCKSTEP_Master_Out(2146) <= \<const0>\;
  LOCKSTEP_Master_Out(2147) <= \<const0>\;
  LOCKSTEP_Master_Out(2148) <= \<const0>\;
  LOCKSTEP_Master_Out(2149) <= \<const0>\;
  LOCKSTEP_Master_Out(2150) <= \<const0>\;
  LOCKSTEP_Master_Out(2151) <= \<const0>\;
  LOCKSTEP_Master_Out(2152) <= \<const0>\;
  LOCKSTEP_Master_Out(2153) <= \<const0>\;
  LOCKSTEP_Master_Out(2154) <= \<const0>\;
  LOCKSTEP_Master_Out(2155) <= \<const0>\;
  LOCKSTEP_Master_Out(2156) <= \<const0>\;
  LOCKSTEP_Master_Out(2157) <= \<const0>\;
  LOCKSTEP_Master_Out(2158) <= \<const0>\;
  LOCKSTEP_Master_Out(2159) <= \<const0>\;
  LOCKSTEP_Master_Out(2160) <= \<const0>\;
  LOCKSTEP_Master_Out(2161) <= \<const0>\;
  LOCKSTEP_Master_Out(2162) <= \<const0>\;
  LOCKSTEP_Master_Out(2163) <= \<const0>\;
  LOCKSTEP_Master_Out(2164) <= \<const0>\;
  LOCKSTEP_Master_Out(2165) <= \<const0>\;
  LOCKSTEP_Master_Out(2166) <= \<const0>\;
  LOCKSTEP_Master_Out(2167) <= \<const0>\;
  LOCKSTEP_Master_Out(2168) <= \<const0>\;
  LOCKSTEP_Master_Out(2169) <= \<const0>\;
  LOCKSTEP_Master_Out(2170) <= \<const0>\;
  LOCKSTEP_Master_Out(2171) <= \<const0>\;
  LOCKSTEP_Master_Out(2172) <= \<const0>\;
  LOCKSTEP_Master_Out(2173) <= \<const0>\;
  LOCKSTEP_Master_Out(2174) <= \<const0>\;
  LOCKSTEP_Master_Out(2175) <= \<const0>\;
  LOCKSTEP_Master_Out(2176) <= \<const0>\;
  LOCKSTEP_Master_Out(2177) <= \<const0>\;
  LOCKSTEP_Master_Out(2178) <= \<const0>\;
  LOCKSTEP_Master_Out(2179) <= \<const0>\;
  LOCKSTEP_Master_Out(2180) <= \<const0>\;
  LOCKSTEP_Master_Out(2181) <= \<const0>\;
  LOCKSTEP_Master_Out(2182) <= \<const0>\;
  LOCKSTEP_Master_Out(2183) <= \<const0>\;
  LOCKSTEP_Master_Out(2184) <= \<const0>\;
  LOCKSTEP_Master_Out(2185) <= \<const0>\;
  LOCKSTEP_Master_Out(2186) <= \<const0>\;
  LOCKSTEP_Master_Out(2187) <= \<const0>\;
  LOCKSTEP_Master_Out(2188) <= \<const0>\;
  LOCKSTEP_Master_Out(2189) <= \<const0>\;
  LOCKSTEP_Master_Out(2190) <= \<const0>\;
  LOCKSTEP_Master_Out(2191) <= \<const0>\;
  LOCKSTEP_Master_Out(2192) <= \<const0>\;
  LOCKSTEP_Master_Out(2193) <= \<const0>\;
  LOCKSTEP_Master_Out(2194) <= \<const0>\;
  LOCKSTEP_Master_Out(2195) <= \<const0>\;
  LOCKSTEP_Master_Out(2196) <= \<const0>\;
  LOCKSTEP_Master_Out(2197) <= \<const0>\;
  LOCKSTEP_Master_Out(2198) <= \<const0>\;
  LOCKSTEP_Master_Out(2199) <= \<const0>\;
  LOCKSTEP_Master_Out(2200) <= \<const0>\;
  LOCKSTEP_Master_Out(2201) <= \<const0>\;
  LOCKSTEP_Master_Out(2202) <= \<const0>\;
  LOCKSTEP_Master_Out(2203) <= \<const0>\;
  LOCKSTEP_Master_Out(2204) <= \<const0>\;
  LOCKSTEP_Master_Out(2205) <= \<const0>\;
  LOCKSTEP_Master_Out(2206) <= \<const0>\;
  LOCKSTEP_Master_Out(2207) <= \<const0>\;
  LOCKSTEP_Master_Out(2208) <= \<const0>\;
  LOCKSTEP_Master_Out(2209) <= \<const0>\;
  LOCKSTEP_Master_Out(2210) <= \<const0>\;
  LOCKSTEP_Master_Out(2211) <= \<const0>\;
  LOCKSTEP_Master_Out(2212) <= \<const0>\;
  LOCKSTEP_Master_Out(2213) <= \<const0>\;
  LOCKSTEP_Master_Out(2214) <= \<const0>\;
  LOCKSTEP_Master_Out(2215) <= \<const0>\;
  LOCKSTEP_Master_Out(2216) <= \<const0>\;
  LOCKSTEP_Master_Out(2217) <= \<const0>\;
  LOCKSTEP_Master_Out(2218) <= \<const0>\;
  LOCKSTEP_Master_Out(2219) <= \<const0>\;
  LOCKSTEP_Master_Out(2220) <= \<const0>\;
  LOCKSTEP_Master_Out(2221) <= \<const0>\;
  LOCKSTEP_Master_Out(2222) <= \<const0>\;
  LOCKSTEP_Master_Out(2223) <= \<const0>\;
  LOCKSTEP_Master_Out(2224) <= \<const0>\;
  LOCKSTEP_Master_Out(2225) <= \<const0>\;
  LOCKSTEP_Master_Out(2226) <= \<const0>\;
  LOCKSTEP_Master_Out(2227) <= \<const0>\;
  LOCKSTEP_Master_Out(2228) <= \<const0>\;
  LOCKSTEP_Master_Out(2229) <= \<const0>\;
  LOCKSTEP_Master_Out(2230) <= \<const0>\;
  LOCKSTEP_Master_Out(2231) <= \<const0>\;
  LOCKSTEP_Master_Out(2232) <= \<const0>\;
  LOCKSTEP_Master_Out(2233) <= \<const0>\;
  LOCKSTEP_Master_Out(2234) <= \<const0>\;
  LOCKSTEP_Master_Out(2235) <= \<const0>\;
  LOCKSTEP_Master_Out(2236) <= \<const0>\;
  LOCKSTEP_Master_Out(2237) <= \<const0>\;
  LOCKSTEP_Master_Out(2238) <= \<const0>\;
  LOCKSTEP_Master_Out(2239) <= \<const0>\;
  LOCKSTEP_Master_Out(2240) <= \<const0>\;
  LOCKSTEP_Master_Out(2241) <= \<const0>\;
  LOCKSTEP_Master_Out(2242) <= \<const0>\;
  LOCKSTEP_Master_Out(2243) <= \<const0>\;
  LOCKSTEP_Master_Out(2244) <= \<const0>\;
  LOCKSTEP_Master_Out(2245) <= \<const0>\;
  LOCKSTEP_Master_Out(2246) <= \<const0>\;
  LOCKSTEP_Master_Out(2247) <= \<const0>\;
  LOCKSTEP_Master_Out(2248) <= \<const0>\;
  LOCKSTEP_Master_Out(2249) <= \<const0>\;
  LOCKSTEP_Master_Out(2250) <= \<const0>\;
  LOCKSTEP_Master_Out(2251) <= \<const0>\;
  LOCKSTEP_Master_Out(2252) <= \<const0>\;
  LOCKSTEP_Master_Out(2253) <= \<const0>\;
  LOCKSTEP_Master_Out(2254) <= \<const0>\;
  LOCKSTEP_Master_Out(2255) <= \<const0>\;
  LOCKSTEP_Master_Out(2256) <= \<const0>\;
  LOCKSTEP_Master_Out(2257) <= \<const0>\;
  LOCKSTEP_Master_Out(2258) <= \<const0>\;
  LOCKSTEP_Master_Out(2259) <= \<const0>\;
  LOCKSTEP_Master_Out(2260) <= \<const0>\;
  LOCKSTEP_Master_Out(2261) <= \<const0>\;
  LOCKSTEP_Master_Out(2262) <= \<const0>\;
  LOCKSTEP_Master_Out(2263) <= \<const0>\;
  LOCKSTEP_Master_Out(2264) <= \<const0>\;
  LOCKSTEP_Master_Out(2265) <= \<const0>\;
  LOCKSTEP_Master_Out(2266) <= \<const0>\;
  LOCKSTEP_Master_Out(2267) <= \<const0>\;
  LOCKSTEP_Master_Out(2268) <= \<const0>\;
  LOCKSTEP_Master_Out(2269) <= \<const0>\;
  LOCKSTEP_Master_Out(2270) <= \<const0>\;
  LOCKSTEP_Master_Out(2271) <= \<const0>\;
  LOCKSTEP_Master_Out(2272) <= \<const0>\;
  LOCKSTEP_Master_Out(2273) <= \<const0>\;
  LOCKSTEP_Master_Out(2274) <= \<const0>\;
  LOCKSTEP_Master_Out(2275) <= \<const0>\;
  LOCKSTEP_Master_Out(2276) <= \<const0>\;
  LOCKSTEP_Master_Out(2277) <= \<const0>\;
  LOCKSTEP_Master_Out(2278) <= \<const0>\;
  LOCKSTEP_Master_Out(2279) <= \<const0>\;
  LOCKSTEP_Master_Out(2280) <= \<const0>\;
  LOCKSTEP_Master_Out(2281) <= \<const0>\;
  LOCKSTEP_Master_Out(2282) <= \<const0>\;
  LOCKSTEP_Master_Out(2283) <= \<const0>\;
  LOCKSTEP_Master_Out(2284) <= \<const0>\;
  LOCKSTEP_Master_Out(2285) <= \<const0>\;
  LOCKSTEP_Master_Out(2286) <= \<const0>\;
  LOCKSTEP_Master_Out(2287) <= \<const0>\;
  LOCKSTEP_Master_Out(2288) <= \<const0>\;
  LOCKSTEP_Master_Out(2289) <= \<const0>\;
  LOCKSTEP_Master_Out(2290) <= \<const0>\;
  LOCKSTEP_Master_Out(2291) <= \<const0>\;
  LOCKSTEP_Master_Out(2292) <= \<const0>\;
  LOCKSTEP_Master_Out(2293) <= \<const0>\;
  LOCKSTEP_Master_Out(2294) <= \<const0>\;
  LOCKSTEP_Master_Out(2295) <= \<const0>\;
  LOCKSTEP_Master_Out(2296) <= \<const0>\;
  LOCKSTEP_Master_Out(2297) <= \<const0>\;
  LOCKSTEP_Master_Out(2298) <= \<const0>\;
  LOCKSTEP_Master_Out(2299) <= \<const0>\;
  LOCKSTEP_Master_Out(2300) <= \<const0>\;
  LOCKSTEP_Master_Out(2301) <= \<const0>\;
  LOCKSTEP_Master_Out(2302) <= \<const0>\;
  LOCKSTEP_Master_Out(2303) <= \<const0>\;
  LOCKSTEP_Master_Out(2304) <= \<const0>\;
  LOCKSTEP_Master_Out(2305) <= \<const0>\;
  LOCKSTEP_Master_Out(2306) <= \<const0>\;
  LOCKSTEP_Master_Out(2307) <= \<const0>\;
  LOCKSTEP_Master_Out(2308) <= \<const0>\;
  LOCKSTEP_Master_Out(2309) <= \<const0>\;
  LOCKSTEP_Master_Out(2310) <= \<const0>\;
  LOCKSTEP_Master_Out(2311) <= \<const0>\;
  LOCKSTEP_Master_Out(2312) <= \<const0>\;
  LOCKSTEP_Master_Out(2313) <= \<const0>\;
  LOCKSTEP_Master_Out(2314) <= \<const0>\;
  LOCKSTEP_Master_Out(2315) <= \<const0>\;
  LOCKSTEP_Master_Out(2316) <= \<const0>\;
  LOCKSTEP_Master_Out(2317) <= \<const0>\;
  LOCKSTEP_Master_Out(2318) <= \<const0>\;
  LOCKSTEP_Master_Out(2319) <= \<const0>\;
  LOCKSTEP_Master_Out(2320) <= \<const0>\;
  LOCKSTEP_Master_Out(2321) <= \<const0>\;
  LOCKSTEP_Master_Out(2322) <= \<const0>\;
  LOCKSTEP_Master_Out(2323) <= \<const0>\;
  LOCKSTEP_Master_Out(2324) <= \<const0>\;
  LOCKSTEP_Master_Out(2325) <= \<const0>\;
  LOCKSTEP_Master_Out(2326) <= \<const0>\;
  LOCKSTEP_Master_Out(2327) <= \<const0>\;
  LOCKSTEP_Master_Out(2328) <= \<const0>\;
  LOCKSTEP_Master_Out(2329) <= \<const0>\;
  LOCKSTEP_Master_Out(2330) <= \<const0>\;
  LOCKSTEP_Master_Out(2331) <= \<const0>\;
  LOCKSTEP_Master_Out(2332) <= \<const0>\;
  LOCKSTEP_Master_Out(2333) <= \<const0>\;
  LOCKSTEP_Master_Out(2334) <= \<const0>\;
  LOCKSTEP_Master_Out(2335) <= \<const0>\;
  LOCKSTEP_Master_Out(2336) <= \<const0>\;
  LOCKSTEP_Master_Out(2337) <= \<const0>\;
  LOCKSTEP_Master_Out(2338) <= \<const0>\;
  LOCKSTEP_Master_Out(2339) <= \<const0>\;
  LOCKSTEP_Master_Out(2340) <= \<const0>\;
  LOCKSTEP_Master_Out(2341) <= \<const0>\;
  LOCKSTEP_Master_Out(2342) <= \<const0>\;
  LOCKSTEP_Master_Out(2343) <= \<const0>\;
  LOCKSTEP_Master_Out(2344) <= \<const0>\;
  LOCKSTEP_Master_Out(2345) <= \<const0>\;
  LOCKSTEP_Master_Out(2346) <= \<const0>\;
  LOCKSTEP_Master_Out(2347) <= \<const0>\;
  LOCKSTEP_Master_Out(2348) <= \<const0>\;
  LOCKSTEP_Master_Out(2349) <= \<const0>\;
  LOCKSTEP_Master_Out(2350) <= \<const0>\;
  LOCKSTEP_Master_Out(2351) <= \<const0>\;
  LOCKSTEP_Master_Out(2352) <= \<const0>\;
  LOCKSTEP_Master_Out(2353) <= \<const0>\;
  LOCKSTEP_Master_Out(2354) <= \<const0>\;
  LOCKSTEP_Master_Out(2355) <= \<const0>\;
  LOCKSTEP_Master_Out(2356) <= \<const0>\;
  LOCKSTEP_Master_Out(2357) <= \<const0>\;
  LOCKSTEP_Master_Out(2358) <= \<const0>\;
  LOCKSTEP_Master_Out(2359) <= \<const0>\;
  LOCKSTEP_Master_Out(2360) <= \<const0>\;
  LOCKSTEP_Master_Out(2361) <= \<const0>\;
  LOCKSTEP_Master_Out(2362) <= \<const0>\;
  LOCKSTEP_Master_Out(2363) <= \<const0>\;
  LOCKSTEP_Master_Out(2364) <= \<const0>\;
  LOCKSTEP_Master_Out(2365) <= \<const0>\;
  LOCKSTEP_Master_Out(2366) <= \<const0>\;
  LOCKSTEP_Master_Out(2367) <= \<const0>\;
  LOCKSTEP_Master_Out(2368) <= \<const0>\;
  LOCKSTEP_Master_Out(2369) <= \<const0>\;
  LOCKSTEP_Master_Out(2370) <= \<const0>\;
  LOCKSTEP_Master_Out(2371) <= \<const0>\;
  LOCKSTEP_Master_Out(2372) <= \<const0>\;
  LOCKSTEP_Master_Out(2373) <= \<const0>\;
  LOCKSTEP_Master_Out(2374) <= \<const0>\;
  LOCKSTEP_Master_Out(2375) <= \<const0>\;
  LOCKSTEP_Master_Out(2376) <= \<const0>\;
  LOCKSTEP_Master_Out(2377) <= \<const0>\;
  LOCKSTEP_Master_Out(2378) <= \<const0>\;
  LOCKSTEP_Master_Out(2379) <= \<const0>\;
  LOCKSTEP_Master_Out(2380) <= \<const0>\;
  LOCKSTEP_Master_Out(2381) <= \<const0>\;
  LOCKSTEP_Master_Out(2382) <= \<const0>\;
  LOCKSTEP_Master_Out(2383) <= \<const0>\;
  LOCKSTEP_Master_Out(2384) <= \<const0>\;
  LOCKSTEP_Master_Out(2385) <= \<const0>\;
  LOCKSTEP_Master_Out(2386) <= \<const0>\;
  LOCKSTEP_Master_Out(2387) <= \<const0>\;
  LOCKSTEP_Master_Out(2388) <= \<const0>\;
  LOCKSTEP_Master_Out(2389) <= \<const0>\;
  LOCKSTEP_Master_Out(2390) <= \<const0>\;
  LOCKSTEP_Master_Out(2391) <= \<const0>\;
  LOCKSTEP_Master_Out(2392) <= \<const0>\;
  LOCKSTEP_Master_Out(2393) <= \<const0>\;
  LOCKSTEP_Master_Out(2394) <= \<const0>\;
  LOCKSTEP_Master_Out(2395) <= \<const0>\;
  LOCKSTEP_Master_Out(2396) <= \<const0>\;
  LOCKSTEP_Master_Out(2397) <= \<const0>\;
  LOCKSTEP_Master_Out(2398) <= \<const0>\;
  LOCKSTEP_Master_Out(2399) <= \<const0>\;
  LOCKSTEP_Master_Out(2400) <= \<const0>\;
  LOCKSTEP_Master_Out(2401) <= \<const0>\;
  LOCKSTEP_Master_Out(2402) <= \<const0>\;
  LOCKSTEP_Master_Out(2403) <= \<const0>\;
  LOCKSTEP_Master_Out(2404) <= \<const0>\;
  LOCKSTEP_Master_Out(2405) <= \<const0>\;
  LOCKSTEP_Master_Out(2406) <= \<const0>\;
  LOCKSTEP_Master_Out(2407) <= \<const0>\;
  LOCKSTEP_Master_Out(2408) <= \<const0>\;
  LOCKSTEP_Master_Out(2409) <= \<const0>\;
  LOCKSTEP_Master_Out(2410) <= \<const0>\;
  LOCKSTEP_Master_Out(2411) <= \<const0>\;
  LOCKSTEP_Master_Out(2412) <= \<const0>\;
  LOCKSTEP_Master_Out(2413) <= \<const0>\;
  LOCKSTEP_Master_Out(2414) <= \<const0>\;
  LOCKSTEP_Master_Out(2415) <= \<const0>\;
  LOCKSTEP_Master_Out(2416) <= \<const0>\;
  LOCKSTEP_Master_Out(2417) <= \<const0>\;
  LOCKSTEP_Master_Out(2418) <= \<const0>\;
  LOCKSTEP_Master_Out(2419) <= \<const0>\;
  LOCKSTEP_Master_Out(2420) <= \<const0>\;
  LOCKSTEP_Master_Out(2421) <= \<const0>\;
  LOCKSTEP_Master_Out(2422) <= \<const0>\;
  LOCKSTEP_Master_Out(2423) <= \<const0>\;
  LOCKSTEP_Master_Out(2424) <= \<const0>\;
  LOCKSTEP_Master_Out(2425) <= \<const0>\;
  LOCKSTEP_Master_Out(2426) <= \<const0>\;
  LOCKSTEP_Master_Out(2427) <= \<const0>\;
  LOCKSTEP_Master_Out(2428) <= \<const0>\;
  LOCKSTEP_Master_Out(2429) <= \<const0>\;
  LOCKSTEP_Master_Out(2430) <= \<const0>\;
  LOCKSTEP_Master_Out(2431) <= \<const0>\;
  LOCKSTEP_Master_Out(2432) <= \<const0>\;
  LOCKSTEP_Master_Out(2433) <= \<const0>\;
  LOCKSTEP_Master_Out(2434) <= \<const0>\;
  LOCKSTEP_Master_Out(2435) <= \<const0>\;
  LOCKSTEP_Master_Out(2436) <= \<const0>\;
  LOCKSTEP_Master_Out(2437) <= \<const0>\;
  LOCKSTEP_Master_Out(2438) <= \<const0>\;
  LOCKSTEP_Master_Out(2439) <= \<const0>\;
  LOCKSTEP_Master_Out(2440) <= \<const0>\;
  LOCKSTEP_Master_Out(2441) <= \<const0>\;
  LOCKSTEP_Master_Out(2442) <= \<const0>\;
  LOCKSTEP_Master_Out(2443) <= \<const0>\;
  LOCKSTEP_Master_Out(2444) <= \<const0>\;
  LOCKSTEP_Master_Out(2445) <= \<const0>\;
  LOCKSTEP_Master_Out(2446) <= \<const0>\;
  LOCKSTEP_Master_Out(2447) <= \<const0>\;
  LOCKSTEP_Master_Out(2448) <= \<const0>\;
  LOCKSTEP_Master_Out(2449) <= \<const0>\;
  LOCKSTEP_Master_Out(2450) <= \<const0>\;
  LOCKSTEP_Master_Out(2451) <= \<const0>\;
  LOCKSTEP_Master_Out(2452) <= \<const0>\;
  LOCKSTEP_Master_Out(2453) <= \<const0>\;
  LOCKSTEP_Master_Out(2454) <= \<const0>\;
  LOCKSTEP_Master_Out(2455) <= \<const0>\;
  LOCKSTEP_Master_Out(2456) <= \<const0>\;
  LOCKSTEP_Master_Out(2457) <= \<const0>\;
  LOCKSTEP_Master_Out(2458) <= \<const0>\;
  LOCKSTEP_Master_Out(2459) <= \<const0>\;
  LOCKSTEP_Master_Out(2460) <= \<const0>\;
  LOCKSTEP_Master_Out(2461) <= \<const0>\;
  LOCKSTEP_Master_Out(2462) <= \<const0>\;
  LOCKSTEP_Master_Out(2463) <= \<const0>\;
  LOCKSTEP_Master_Out(2464) <= \<const0>\;
  LOCKSTEP_Master_Out(2465) <= \<const0>\;
  LOCKSTEP_Master_Out(2466) <= \<const0>\;
  LOCKSTEP_Master_Out(2467) <= \<const0>\;
  LOCKSTEP_Master_Out(2468) <= \<const0>\;
  LOCKSTEP_Master_Out(2469) <= \<const0>\;
  LOCKSTEP_Master_Out(2470) <= \<const0>\;
  LOCKSTEP_Master_Out(2471) <= \<const0>\;
  LOCKSTEP_Master_Out(2472) <= \<const0>\;
  LOCKSTEP_Master_Out(2473) <= \<const0>\;
  LOCKSTEP_Master_Out(2474) <= \<const0>\;
  LOCKSTEP_Master_Out(2475) <= \<const0>\;
  LOCKSTEP_Master_Out(2476) <= \<const0>\;
  LOCKSTEP_Master_Out(2477) <= \<const0>\;
  LOCKSTEP_Master_Out(2478) <= \<const0>\;
  LOCKSTEP_Master_Out(2479) <= \<const0>\;
  LOCKSTEP_Master_Out(2480) <= \<const0>\;
  LOCKSTEP_Master_Out(2481) <= \<const0>\;
  LOCKSTEP_Master_Out(2482) <= \<const0>\;
  LOCKSTEP_Master_Out(2483) <= \<const0>\;
  LOCKSTEP_Master_Out(2484) <= \<const0>\;
  LOCKSTEP_Master_Out(2485) <= \<const0>\;
  LOCKSTEP_Master_Out(2486) <= \<const0>\;
  LOCKSTEP_Master_Out(2487) <= \<const0>\;
  LOCKSTEP_Master_Out(2488) <= \<const0>\;
  LOCKSTEP_Master_Out(2489) <= \<const0>\;
  LOCKSTEP_Master_Out(2490) <= \<const0>\;
  LOCKSTEP_Master_Out(2491) <= \<const0>\;
  LOCKSTEP_Master_Out(2492) <= \<const0>\;
  LOCKSTEP_Master_Out(2493) <= \<const0>\;
  LOCKSTEP_Master_Out(2494) <= \<const0>\;
  LOCKSTEP_Master_Out(2495) <= \<const0>\;
  LOCKSTEP_Master_Out(2496) <= \<const0>\;
  LOCKSTEP_Master_Out(2497) <= \<const0>\;
  LOCKSTEP_Master_Out(2498) <= \<const0>\;
  LOCKSTEP_Master_Out(2499) <= \<const0>\;
  LOCKSTEP_Master_Out(2500) <= \<const0>\;
  LOCKSTEP_Master_Out(2501) <= \<const0>\;
  LOCKSTEP_Master_Out(2502) <= \<const0>\;
  LOCKSTEP_Master_Out(2503) <= \<const0>\;
  LOCKSTEP_Master_Out(2504) <= \<const0>\;
  LOCKSTEP_Master_Out(2505) <= \<const0>\;
  LOCKSTEP_Master_Out(2506) <= \<const0>\;
  LOCKSTEP_Master_Out(2507) <= \<const0>\;
  LOCKSTEP_Master_Out(2508) <= \<const0>\;
  LOCKSTEP_Master_Out(2509) <= \<const0>\;
  LOCKSTEP_Master_Out(2510) <= \<const0>\;
  LOCKSTEP_Master_Out(2511) <= \<const0>\;
  LOCKSTEP_Master_Out(2512) <= \<const0>\;
  LOCKSTEP_Master_Out(2513) <= \<const0>\;
  LOCKSTEP_Master_Out(2514) <= \<const0>\;
  LOCKSTEP_Master_Out(2515) <= \<const0>\;
  LOCKSTEP_Master_Out(2516) <= \<const0>\;
  LOCKSTEP_Master_Out(2517) <= \<const0>\;
  LOCKSTEP_Master_Out(2518) <= \<const0>\;
  LOCKSTEP_Master_Out(2519) <= \<const0>\;
  LOCKSTEP_Master_Out(2520) <= \<const0>\;
  LOCKSTEP_Master_Out(2521) <= \<const0>\;
  LOCKSTEP_Master_Out(2522) <= \<const0>\;
  LOCKSTEP_Master_Out(2523) <= \<const0>\;
  LOCKSTEP_Master_Out(2524) <= \<const0>\;
  LOCKSTEP_Master_Out(2525) <= \<const0>\;
  LOCKSTEP_Master_Out(2526) <= \<const0>\;
  LOCKSTEP_Master_Out(2527) <= \<const0>\;
  LOCKSTEP_Master_Out(2528) <= \<const0>\;
  LOCKSTEP_Master_Out(2529) <= \<const0>\;
  LOCKSTEP_Master_Out(2530) <= \<const0>\;
  LOCKSTEP_Master_Out(2531) <= \<const0>\;
  LOCKSTEP_Master_Out(2532) <= \<const0>\;
  LOCKSTEP_Master_Out(2533) <= \<const0>\;
  LOCKSTEP_Master_Out(2534) <= \<const0>\;
  LOCKSTEP_Master_Out(2535) <= \<const0>\;
  LOCKSTEP_Master_Out(2536) <= \<const0>\;
  LOCKSTEP_Master_Out(2537) <= \<const0>\;
  LOCKSTEP_Master_Out(2538) <= \<const0>\;
  LOCKSTEP_Master_Out(2539) <= \<const0>\;
  LOCKSTEP_Master_Out(2540) <= \<const0>\;
  LOCKSTEP_Master_Out(2541) <= \<const0>\;
  LOCKSTEP_Master_Out(2542) <= \<const0>\;
  LOCKSTEP_Master_Out(2543) <= \<const0>\;
  LOCKSTEP_Master_Out(2544) <= \<const0>\;
  LOCKSTEP_Master_Out(2545) <= \<const0>\;
  LOCKSTEP_Master_Out(2546) <= \<const0>\;
  LOCKSTEP_Master_Out(2547) <= \<const0>\;
  LOCKSTEP_Master_Out(2548) <= \<const0>\;
  LOCKSTEP_Master_Out(2549) <= \<const0>\;
  LOCKSTEP_Master_Out(2550) <= \<const0>\;
  LOCKSTEP_Master_Out(2551) <= \<const0>\;
  LOCKSTEP_Master_Out(2552) <= \<const0>\;
  LOCKSTEP_Master_Out(2553) <= \<const0>\;
  LOCKSTEP_Master_Out(2554) <= \<const0>\;
  LOCKSTEP_Master_Out(2555) <= \<const0>\;
  LOCKSTEP_Master_Out(2556) <= \<const0>\;
  LOCKSTEP_Master_Out(2557) <= \<const0>\;
  LOCKSTEP_Master_Out(2558) <= \<const0>\;
  LOCKSTEP_Master_Out(2559) <= \<const0>\;
  LOCKSTEP_Master_Out(2560) <= \<const0>\;
  LOCKSTEP_Master_Out(2561) <= \<const0>\;
  LOCKSTEP_Master_Out(2562) <= \<const0>\;
  LOCKSTEP_Master_Out(2563) <= \<const0>\;
  LOCKSTEP_Master_Out(2564) <= \<const0>\;
  LOCKSTEP_Master_Out(2565) <= \<const0>\;
  LOCKSTEP_Master_Out(2566) <= \<const0>\;
  LOCKSTEP_Master_Out(2567) <= \<const0>\;
  LOCKSTEP_Master_Out(2568) <= \<const0>\;
  LOCKSTEP_Master_Out(2569) <= \<const0>\;
  LOCKSTEP_Master_Out(2570) <= \<const0>\;
  LOCKSTEP_Master_Out(2571) <= \<const0>\;
  LOCKSTEP_Master_Out(2572) <= \<const0>\;
  LOCKSTEP_Master_Out(2573) <= \<const0>\;
  LOCKSTEP_Master_Out(2574) <= \<const0>\;
  LOCKSTEP_Master_Out(2575) <= \<const0>\;
  LOCKSTEP_Master_Out(2576) <= \<const0>\;
  LOCKSTEP_Master_Out(2577) <= \<const0>\;
  LOCKSTEP_Master_Out(2578) <= \<const0>\;
  LOCKSTEP_Master_Out(2579) <= \<const0>\;
  LOCKSTEP_Master_Out(2580) <= \<const0>\;
  LOCKSTEP_Master_Out(2581) <= \<const0>\;
  LOCKSTEP_Master_Out(2582) <= \<const0>\;
  LOCKSTEP_Master_Out(2583) <= \<const0>\;
  LOCKSTEP_Master_Out(2584) <= \<const0>\;
  LOCKSTEP_Master_Out(2585) <= \<const0>\;
  LOCKSTEP_Master_Out(2586) <= \<const0>\;
  LOCKSTEP_Master_Out(2587) <= \<const0>\;
  LOCKSTEP_Master_Out(2588) <= \<const0>\;
  LOCKSTEP_Master_Out(2589) <= \<const0>\;
  LOCKSTEP_Master_Out(2590) <= \<const0>\;
  LOCKSTEP_Master_Out(2591) <= \<const0>\;
  LOCKSTEP_Master_Out(2592) <= \<const0>\;
  LOCKSTEP_Master_Out(2593) <= \<const0>\;
  LOCKSTEP_Master_Out(2594) <= \<const0>\;
  LOCKSTEP_Master_Out(2595) <= \<const0>\;
  LOCKSTEP_Master_Out(2596) <= \<const0>\;
  LOCKSTEP_Master_Out(2597) <= \<const0>\;
  LOCKSTEP_Master_Out(2598) <= \<const0>\;
  LOCKSTEP_Master_Out(2599) <= \<const0>\;
  LOCKSTEP_Master_Out(2600) <= \<const0>\;
  LOCKSTEP_Master_Out(2601) <= \<const0>\;
  LOCKSTEP_Master_Out(2602) <= \<const0>\;
  LOCKSTEP_Master_Out(2603) <= \<const0>\;
  LOCKSTEP_Master_Out(2604) <= \<const0>\;
  LOCKSTEP_Master_Out(2605) <= \<const0>\;
  LOCKSTEP_Master_Out(2606) <= \<const0>\;
  LOCKSTEP_Master_Out(2607) <= \<const0>\;
  LOCKSTEP_Master_Out(2608) <= \<const0>\;
  LOCKSTEP_Master_Out(2609) <= \<const0>\;
  LOCKSTEP_Master_Out(2610) <= \<const0>\;
  LOCKSTEP_Master_Out(2611) <= \<const0>\;
  LOCKSTEP_Master_Out(2612) <= \<const0>\;
  LOCKSTEP_Master_Out(2613) <= \<const0>\;
  LOCKSTEP_Master_Out(2614) <= \<const0>\;
  LOCKSTEP_Master_Out(2615) <= \<const0>\;
  LOCKSTEP_Master_Out(2616) <= \<const0>\;
  LOCKSTEP_Master_Out(2617) <= \<const0>\;
  LOCKSTEP_Master_Out(2618) <= \<const0>\;
  LOCKSTEP_Master_Out(2619) <= \<const0>\;
  LOCKSTEP_Master_Out(2620) <= \<const0>\;
  LOCKSTEP_Master_Out(2621) <= \<const0>\;
  LOCKSTEP_Master_Out(2622) <= \<const0>\;
  LOCKSTEP_Master_Out(2623) <= \<const0>\;
  LOCKSTEP_Master_Out(2624) <= \<const0>\;
  LOCKSTEP_Master_Out(2625) <= \<const0>\;
  LOCKSTEP_Master_Out(2626) <= \<const0>\;
  LOCKSTEP_Master_Out(2627) <= \<const0>\;
  LOCKSTEP_Master_Out(2628) <= \<const0>\;
  LOCKSTEP_Master_Out(2629) <= \<const0>\;
  LOCKSTEP_Master_Out(2630) <= \<const0>\;
  LOCKSTEP_Master_Out(2631) <= \<const0>\;
  LOCKSTEP_Master_Out(2632) <= \<const0>\;
  LOCKSTEP_Master_Out(2633) <= \<const0>\;
  LOCKSTEP_Master_Out(2634) <= \<const0>\;
  LOCKSTEP_Master_Out(2635) <= \<const0>\;
  LOCKSTEP_Master_Out(2636) <= \<const0>\;
  LOCKSTEP_Master_Out(2637) <= \<const0>\;
  LOCKSTEP_Master_Out(2638) <= \<const0>\;
  LOCKSTEP_Master_Out(2639) <= \<const0>\;
  LOCKSTEP_Master_Out(2640) <= \<const0>\;
  LOCKSTEP_Master_Out(2641) <= \<const0>\;
  LOCKSTEP_Master_Out(2642) <= \<const0>\;
  LOCKSTEP_Master_Out(2643) <= \<const0>\;
  LOCKSTEP_Master_Out(2644) <= \<const0>\;
  LOCKSTEP_Master_Out(2645) <= \<const0>\;
  LOCKSTEP_Master_Out(2646) <= \<const0>\;
  LOCKSTEP_Master_Out(2647) <= \<const0>\;
  LOCKSTEP_Master_Out(2648) <= \<const0>\;
  LOCKSTEP_Master_Out(2649) <= \<const0>\;
  LOCKSTEP_Master_Out(2650) <= \<const0>\;
  LOCKSTEP_Master_Out(2651) <= \<const0>\;
  LOCKSTEP_Master_Out(2652) <= \<const0>\;
  LOCKSTEP_Master_Out(2653) <= \<const0>\;
  LOCKSTEP_Master_Out(2654) <= \<const0>\;
  LOCKSTEP_Master_Out(2655) <= \<const0>\;
  LOCKSTEP_Master_Out(2656) <= \<const0>\;
  LOCKSTEP_Master_Out(2657) <= \<const0>\;
  LOCKSTEP_Master_Out(2658) <= \<const0>\;
  LOCKSTEP_Master_Out(2659) <= \<const0>\;
  LOCKSTEP_Master_Out(2660) <= \<const0>\;
  LOCKSTEP_Master_Out(2661) <= \<const0>\;
  LOCKSTEP_Master_Out(2662) <= \<const0>\;
  LOCKSTEP_Master_Out(2663) <= \<const0>\;
  LOCKSTEP_Master_Out(2664) <= \<const0>\;
  LOCKSTEP_Master_Out(2665) <= \<const0>\;
  LOCKSTEP_Master_Out(2666) <= \<const0>\;
  LOCKSTEP_Master_Out(2667) <= \<const0>\;
  LOCKSTEP_Master_Out(2668) <= \<const0>\;
  LOCKSTEP_Master_Out(2669) <= \<const0>\;
  LOCKSTEP_Master_Out(2670) <= \<const0>\;
  LOCKSTEP_Master_Out(2671) <= \<const0>\;
  LOCKSTEP_Master_Out(2672) <= \<const0>\;
  LOCKSTEP_Master_Out(2673) <= \<const0>\;
  LOCKSTEP_Master_Out(2674) <= \<const0>\;
  LOCKSTEP_Master_Out(2675) <= \<const0>\;
  LOCKSTEP_Master_Out(2676) <= \<const0>\;
  LOCKSTEP_Master_Out(2677) <= \<const0>\;
  LOCKSTEP_Master_Out(2678) <= \<const0>\;
  LOCKSTEP_Master_Out(2679) <= \<const0>\;
  LOCKSTEP_Master_Out(2680) <= \<const0>\;
  LOCKSTEP_Master_Out(2681) <= \<const0>\;
  LOCKSTEP_Master_Out(2682) <= \<const0>\;
  LOCKSTEP_Master_Out(2683) <= \<const0>\;
  LOCKSTEP_Master_Out(2684) <= \<const0>\;
  LOCKSTEP_Master_Out(2685) <= \<const0>\;
  LOCKSTEP_Master_Out(2686) <= \<const0>\;
  LOCKSTEP_Master_Out(2687) <= \<const0>\;
  LOCKSTEP_Master_Out(2688) <= \<const0>\;
  LOCKSTEP_Master_Out(2689) <= \<const0>\;
  LOCKSTEP_Master_Out(2690) <= \<const0>\;
  LOCKSTEP_Master_Out(2691) <= \<const0>\;
  LOCKSTEP_Master_Out(2692) <= \<const0>\;
  LOCKSTEP_Master_Out(2693) <= \<const0>\;
  LOCKSTEP_Master_Out(2694) <= \<const0>\;
  LOCKSTEP_Master_Out(2695) <= \<const0>\;
  LOCKSTEP_Master_Out(2696) <= \<const0>\;
  LOCKSTEP_Master_Out(2697) <= \<const0>\;
  LOCKSTEP_Master_Out(2698) <= \<const0>\;
  LOCKSTEP_Master_Out(2699) <= \<const0>\;
  LOCKSTEP_Master_Out(2700) <= \<const0>\;
  LOCKSTEP_Master_Out(2701) <= \<const0>\;
  LOCKSTEP_Master_Out(2702) <= \<const0>\;
  LOCKSTEP_Master_Out(2703) <= \<const0>\;
  LOCKSTEP_Master_Out(2704) <= \<const0>\;
  LOCKSTEP_Master_Out(2705) <= \<const0>\;
  LOCKSTEP_Master_Out(2706) <= \<const0>\;
  LOCKSTEP_Master_Out(2707) <= \<const0>\;
  LOCKSTEP_Master_Out(2708) <= \<const0>\;
  LOCKSTEP_Master_Out(2709) <= \<const0>\;
  LOCKSTEP_Master_Out(2710) <= \<const0>\;
  LOCKSTEP_Master_Out(2711) <= \<const0>\;
  LOCKSTEP_Master_Out(2712) <= \<const0>\;
  LOCKSTEP_Master_Out(2713) <= \<const0>\;
  LOCKSTEP_Master_Out(2714) <= \<const0>\;
  LOCKSTEP_Master_Out(2715) <= \<const0>\;
  LOCKSTEP_Master_Out(2716) <= \<const0>\;
  LOCKSTEP_Master_Out(2717) <= \<const0>\;
  LOCKSTEP_Master_Out(2718) <= \<const0>\;
  LOCKSTEP_Master_Out(2719) <= \<const0>\;
  LOCKSTEP_Master_Out(2720) <= \<const0>\;
  LOCKSTEP_Master_Out(2721) <= \<const0>\;
  LOCKSTEP_Master_Out(2722) <= \<const0>\;
  LOCKSTEP_Master_Out(2723) <= \<const0>\;
  LOCKSTEP_Master_Out(2724) <= \<const0>\;
  LOCKSTEP_Master_Out(2725) <= \<const0>\;
  LOCKSTEP_Master_Out(2726) <= \<const0>\;
  LOCKSTEP_Master_Out(2727) <= \<const0>\;
  LOCKSTEP_Master_Out(2728) <= \<const0>\;
  LOCKSTEP_Master_Out(2729) <= \<const0>\;
  LOCKSTEP_Master_Out(2730) <= \<const0>\;
  LOCKSTEP_Master_Out(2731) <= \<const0>\;
  LOCKSTEP_Master_Out(2732) <= \<const0>\;
  LOCKSTEP_Master_Out(2733) <= \<const0>\;
  LOCKSTEP_Master_Out(2734) <= \<const0>\;
  LOCKSTEP_Master_Out(2735) <= \<const0>\;
  LOCKSTEP_Master_Out(2736) <= \<const0>\;
  LOCKSTEP_Master_Out(2737) <= \<const0>\;
  LOCKSTEP_Master_Out(2738) <= \<const0>\;
  LOCKSTEP_Master_Out(2739) <= \<const0>\;
  LOCKSTEP_Master_Out(2740) <= \<const0>\;
  LOCKSTEP_Master_Out(2741) <= \<const0>\;
  LOCKSTEP_Master_Out(2742) <= \<const0>\;
  LOCKSTEP_Master_Out(2743) <= \<const0>\;
  LOCKSTEP_Master_Out(2744) <= \<const0>\;
  LOCKSTEP_Master_Out(2745) <= \<const0>\;
  LOCKSTEP_Master_Out(2746) <= \<const0>\;
  LOCKSTEP_Master_Out(2747) <= \<const0>\;
  LOCKSTEP_Master_Out(2748) <= \<const0>\;
  LOCKSTEP_Master_Out(2749) <= \<const0>\;
  LOCKSTEP_Master_Out(2750) <= \<const0>\;
  LOCKSTEP_Master_Out(2751) <= \<const0>\;
  LOCKSTEP_Master_Out(2752) <= \<const0>\;
  LOCKSTEP_Master_Out(2753) <= \<const0>\;
  LOCKSTEP_Master_Out(2754) <= \<const0>\;
  LOCKSTEP_Master_Out(2755) <= \<const0>\;
  LOCKSTEP_Master_Out(2756) <= \<const0>\;
  LOCKSTEP_Master_Out(2757) <= \<const0>\;
  LOCKSTEP_Master_Out(2758) <= \<const0>\;
  LOCKSTEP_Master_Out(2759) <= \<const0>\;
  LOCKSTEP_Master_Out(2760) <= \<const0>\;
  LOCKSTEP_Master_Out(2761) <= \<const0>\;
  LOCKSTEP_Master_Out(2762) <= \<const0>\;
  LOCKSTEP_Master_Out(2763) <= \<const0>\;
  LOCKSTEP_Master_Out(2764) <= \<const0>\;
  LOCKSTEP_Master_Out(2765) <= \<const0>\;
  LOCKSTEP_Master_Out(2766) <= \<const0>\;
  LOCKSTEP_Master_Out(2767) <= \<const0>\;
  LOCKSTEP_Master_Out(2768) <= \<const0>\;
  LOCKSTEP_Master_Out(2769) <= \<const0>\;
  LOCKSTEP_Master_Out(2770) <= \<const0>\;
  LOCKSTEP_Master_Out(2771) <= \<const0>\;
  LOCKSTEP_Master_Out(2772) <= \<const0>\;
  LOCKSTEP_Master_Out(2773) <= \<const0>\;
  LOCKSTEP_Master_Out(2774) <= \<const0>\;
  LOCKSTEP_Master_Out(2775) <= \<const0>\;
  LOCKSTEP_Master_Out(2776) <= \<const0>\;
  LOCKSTEP_Master_Out(2777) <= \<const0>\;
  LOCKSTEP_Master_Out(2778) <= \<const0>\;
  LOCKSTEP_Master_Out(2779) <= \<const0>\;
  LOCKSTEP_Master_Out(2780) <= \<const0>\;
  LOCKSTEP_Master_Out(2781) <= \<const0>\;
  LOCKSTEP_Master_Out(2782) <= \<const0>\;
  LOCKSTEP_Master_Out(2783) <= \<const0>\;
  LOCKSTEP_Master_Out(2784) <= \<const0>\;
  LOCKSTEP_Master_Out(2785) <= \<const0>\;
  LOCKSTEP_Master_Out(2786) <= \<const0>\;
  LOCKSTEP_Master_Out(2787) <= \<const0>\;
  LOCKSTEP_Master_Out(2788) <= \<const0>\;
  LOCKSTEP_Master_Out(2789) <= \<const0>\;
  LOCKSTEP_Master_Out(2790) <= \<const0>\;
  LOCKSTEP_Master_Out(2791) <= \<const0>\;
  LOCKSTEP_Master_Out(2792) <= \<const0>\;
  LOCKSTEP_Master_Out(2793) <= \<const0>\;
  LOCKSTEP_Master_Out(2794) <= \<const0>\;
  LOCKSTEP_Master_Out(2795) <= \<const0>\;
  LOCKSTEP_Master_Out(2796) <= \<const0>\;
  LOCKSTEP_Master_Out(2797) <= \<const0>\;
  LOCKSTEP_Master_Out(2798) <= \<const0>\;
  LOCKSTEP_Master_Out(2799) <= \<const0>\;
  LOCKSTEP_Master_Out(2800) <= \<const0>\;
  LOCKSTEP_Master_Out(2801) <= \<const0>\;
  LOCKSTEP_Master_Out(2802) <= \<const0>\;
  LOCKSTEP_Master_Out(2803) <= \<const0>\;
  LOCKSTEP_Master_Out(2804) <= \<const0>\;
  LOCKSTEP_Master_Out(2805) <= \<const0>\;
  LOCKSTEP_Master_Out(2806) <= \<const0>\;
  LOCKSTEP_Master_Out(2807) <= \<const0>\;
  LOCKSTEP_Master_Out(2808) <= \<const0>\;
  LOCKSTEP_Master_Out(2809) <= \<const0>\;
  LOCKSTEP_Master_Out(2810) <= \<const0>\;
  LOCKSTEP_Master_Out(2811) <= \<const0>\;
  LOCKSTEP_Master_Out(2812) <= \<const0>\;
  LOCKSTEP_Master_Out(2813) <= \<const0>\;
  LOCKSTEP_Master_Out(2814) <= \<const0>\;
  LOCKSTEP_Master_Out(2815) <= \<const0>\;
  LOCKSTEP_Master_Out(2816) <= \<const0>\;
  LOCKSTEP_Master_Out(2817) <= \<const0>\;
  LOCKSTEP_Master_Out(2818) <= \<const0>\;
  LOCKSTEP_Master_Out(2819) <= \<const0>\;
  LOCKSTEP_Master_Out(2820) <= \<const0>\;
  LOCKSTEP_Master_Out(2821) <= \<const0>\;
  LOCKSTEP_Master_Out(2822) <= \<const0>\;
  LOCKSTEP_Master_Out(2823) <= \<const0>\;
  LOCKSTEP_Master_Out(2824) <= \<const0>\;
  LOCKSTEP_Master_Out(2825) <= \<const0>\;
  LOCKSTEP_Master_Out(2826) <= \<const0>\;
  LOCKSTEP_Master_Out(2827) <= \<const0>\;
  LOCKSTEP_Master_Out(2828) <= \<const0>\;
  LOCKSTEP_Master_Out(2829) <= \<const0>\;
  LOCKSTEP_Master_Out(2830) <= \<const0>\;
  LOCKSTEP_Master_Out(2831) <= \<const0>\;
  LOCKSTEP_Master_Out(2832) <= \<const0>\;
  LOCKSTEP_Master_Out(2833) <= \<const0>\;
  LOCKSTEP_Master_Out(2834) <= \<const0>\;
  LOCKSTEP_Master_Out(2835) <= \<const0>\;
  LOCKSTEP_Master_Out(2836) <= \<const0>\;
  LOCKSTEP_Master_Out(2837) <= \<const0>\;
  LOCKSTEP_Master_Out(2838) <= \<const0>\;
  LOCKSTEP_Master_Out(2839) <= \<const0>\;
  LOCKSTEP_Master_Out(2840) <= \<const0>\;
  LOCKSTEP_Master_Out(2841) <= \<const0>\;
  LOCKSTEP_Master_Out(2842) <= \<const0>\;
  LOCKSTEP_Master_Out(2843) <= \<const0>\;
  LOCKSTEP_Master_Out(2844) <= \<const0>\;
  LOCKSTEP_Master_Out(2845) <= \<const0>\;
  LOCKSTEP_Master_Out(2846) <= \<const0>\;
  LOCKSTEP_Master_Out(2847) <= \<const0>\;
  LOCKSTEP_Master_Out(2848) <= \<const0>\;
  LOCKSTEP_Master_Out(2849) <= \<const0>\;
  LOCKSTEP_Master_Out(2850) <= \<const0>\;
  LOCKSTEP_Master_Out(2851) <= \<const0>\;
  LOCKSTEP_Master_Out(2852) <= \<const0>\;
  LOCKSTEP_Master_Out(2853) <= \<const0>\;
  LOCKSTEP_Master_Out(2854) <= \<const0>\;
  LOCKSTEP_Master_Out(2855) <= \<const0>\;
  LOCKSTEP_Master_Out(2856) <= \<const0>\;
  LOCKSTEP_Master_Out(2857) <= \<const0>\;
  LOCKSTEP_Master_Out(2858) <= \<const0>\;
  LOCKSTEP_Master_Out(2859) <= \<const0>\;
  LOCKSTEP_Master_Out(2860) <= \<const0>\;
  LOCKSTEP_Master_Out(2861) <= \<const0>\;
  LOCKSTEP_Master_Out(2862) <= \<const0>\;
  LOCKSTEP_Master_Out(2863) <= \<const0>\;
  LOCKSTEP_Master_Out(2864) <= \<const0>\;
  LOCKSTEP_Master_Out(2865) <= \<const0>\;
  LOCKSTEP_Master_Out(2866) <= \<const0>\;
  LOCKSTEP_Master_Out(2867) <= \<const0>\;
  LOCKSTEP_Master_Out(2868) <= \<const0>\;
  LOCKSTEP_Master_Out(2869) <= \<const0>\;
  LOCKSTEP_Master_Out(2870) <= \<const0>\;
  LOCKSTEP_Master_Out(2871) <= \<const0>\;
  LOCKSTEP_Master_Out(2872) <= \<const0>\;
  LOCKSTEP_Master_Out(2873) <= \<const0>\;
  LOCKSTEP_Master_Out(2874) <= \<const0>\;
  LOCKSTEP_Master_Out(2875) <= \<const0>\;
  LOCKSTEP_Master_Out(2876) <= \<const0>\;
  LOCKSTEP_Master_Out(2877) <= \<const0>\;
  LOCKSTEP_Master_Out(2878) <= \<const0>\;
  LOCKSTEP_Master_Out(2879) <= \<const0>\;
  LOCKSTEP_Master_Out(2880) <= \<const0>\;
  LOCKSTEP_Master_Out(2881) <= \<const0>\;
  LOCKSTEP_Master_Out(2882) <= \<const0>\;
  LOCKSTEP_Master_Out(2883) <= \<const0>\;
  LOCKSTEP_Master_Out(2884) <= \<const0>\;
  LOCKSTEP_Master_Out(2885) <= \<const0>\;
  LOCKSTEP_Master_Out(2886) <= \<const0>\;
  LOCKSTEP_Master_Out(2887) <= \<const0>\;
  LOCKSTEP_Master_Out(2888) <= \<const0>\;
  LOCKSTEP_Master_Out(2889) <= \<const0>\;
  LOCKSTEP_Master_Out(2890) <= \<const0>\;
  LOCKSTEP_Master_Out(2891) <= \<const0>\;
  LOCKSTEP_Master_Out(2892) <= \<const0>\;
  LOCKSTEP_Master_Out(2893) <= \<const0>\;
  LOCKSTEP_Master_Out(2894) <= \<const0>\;
  LOCKSTEP_Master_Out(2895) <= \<const0>\;
  LOCKSTEP_Master_Out(2896) <= \<const0>\;
  LOCKSTEP_Master_Out(2897) <= \<const0>\;
  LOCKSTEP_Master_Out(2898) <= \<const0>\;
  LOCKSTEP_Master_Out(2899) <= \<const0>\;
  LOCKSTEP_Master_Out(2900) <= \<const0>\;
  LOCKSTEP_Master_Out(2901) <= \<const0>\;
  LOCKSTEP_Master_Out(2902) <= \<const0>\;
  LOCKSTEP_Master_Out(2903) <= \<const0>\;
  LOCKSTEP_Master_Out(2904) <= \<const0>\;
  LOCKSTEP_Master_Out(2905) <= \<const0>\;
  LOCKSTEP_Master_Out(2906) <= \<const0>\;
  LOCKSTEP_Master_Out(2907) <= \<const0>\;
  LOCKSTEP_Master_Out(2908) <= \<const0>\;
  LOCKSTEP_Master_Out(2909) <= \<const0>\;
  LOCKSTEP_Master_Out(2910) <= \<const0>\;
  LOCKSTEP_Master_Out(2911) <= \<const0>\;
  LOCKSTEP_Master_Out(2912) <= \<const0>\;
  LOCKSTEP_Master_Out(2913) <= \<const0>\;
  LOCKSTEP_Master_Out(2914) <= \<const0>\;
  LOCKSTEP_Master_Out(2915) <= \<const0>\;
  LOCKSTEP_Master_Out(2916) <= \<const0>\;
  LOCKSTEP_Master_Out(2917) <= \<const0>\;
  LOCKSTEP_Master_Out(2918) <= \<const0>\;
  LOCKSTEP_Master_Out(2919) <= \<const0>\;
  LOCKSTEP_Master_Out(2920) <= \<const0>\;
  LOCKSTEP_Master_Out(2921) <= \<const0>\;
  LOCKSTEP_Master_Out(2922) <= \<const0>\;
  LOCKSTEP_Master_Out(2923) <= \<const0>\;
  LOCKSTEP_Master_Out(2924) <= \<const0>\;
  LOCKSTEP_Master_Out(2925) <= \<const0>\;
  LOCKSTEP_Master_Out(2926) <= \<const0>\;
  LOCKSTEP_Master_Out(2927) <= \<const0>\;
  LOCKSTEP_Master_Out(2928) <= \<const0>\;
  LOCKSTEP_Master_Out(2929) <= \<const0>\;
  LOCKSTEP_Master_Out(2930) <= \<const0>\;
  LOCKSTEP_Master_Out(2931) <= \<const0>\;
  LOCKSTEP_Master_Out(2932) <= \<const0>\;
  LOCKSTEP_Master_Out(2933) <= \<const0>\;
  LOCKSTEP_Master_Out(2934) <= \<const0>\;
  LOCKSTEP_Master_Out(2935) <= \<const0>\;
  LOCKSTEP_Master_Out(2936) <= \<const0>\;
  LOCKSTEP_Master_Out(2937) <= \<const0>\;
  LOCKSTEP_Master_Out(2938) <= \<const0>\;
  LOCKSTEP_Master_Out(2939) <= \<const0>\;
  LOCKSTEP_Master_Out(2940) <= \<const0>\;
  LOCKSTEP_Master_Out(2941) <= \<const0>\;
  LOCKSTEP_Master_Out(2942) <= \<const0>\;
  LOCKSTEP_Master_Out(2943) <= \<const0>\;
  LOCKSTEP_Master_Out(2944) <= \<const0>\;
  LOCKSTEP_Master_Out(2945) <= \<const0>\;
  LOCKSTEP_Master_Out(2946) <= \<const0>\;
  LOCKSTEP_Master_Out(2947) <= \<const0>\;
  LOCKSTEP_Master_Out(2948) <= \<const0>\;
  LOCKSTEP_Master_Out(2949) <= \<const0>\;
  LOCKSTEP_Master_Out(2950) <= \<const0>\;
  LOCKSTEP_Master_Out(2951) <= \<const0>\;
  LOCKSTEP_Master_Out(2952) <= \<const0>\;
  LOCKSTEP_Master_Out(2953) <= \<const0>\;
  LOCKSTEP_Master_Out(2954) <= \<const0>\;
  LOCKSTEP_Master_Out(2955) <= \<const0>\;
  LOCKSTEP_Master_Out(2956) <= \<const0>\;
  LOCKSTEP_Master_Out(2957) <= \<const0>\;
  LOCKSTEP_Master_Out(2958) <= \<const0>\;
  LOCKSTEP_Master_Out(2959) <= \<const0>\;
  LOCKSTEP_Master_Out(2960) <= \<const0>\;
  LOCKSTEP_Master_Out(2961) <= \<const0>\;
  LOCKSTEP_Master_Out(2962) <= \<const0>\;
  LOCKSTEP_Master_Out(2963) <= \<const0>\;
  LOCKSTEP_Master_Out(2964) <= \<const0>\;
  LOCKSTEP_Master_Out(2965) <= \<const0>\;
  LOCKSTEP_Master_Out(2966) <= \<const0>\;
  LOCKSTEP_Master_Out(2967) <= \<const0>\;
  LOCKSTEP_Master_Out(2968) <= \<const0>\;
  LOCKSTEP_Master_Out(2969) <= \<const0>\;
  LOCKSTEP_Master_Out(2970) <= \<const0>\;
  LOCKSTEP_Master_Out(2971) <= \<const0>\;
  LOCKSTEP_Master_Out(2972) <= \<const0>\;
  LOCKSTEP_Master_Out(2973) <= \<const0>\;
  LOCKSTEP_Master_Out(2974) <= \<const0>\;
  LOCKSTEP_Master_Out(2975) <= \<const0>\;
  LOCKSTEP_Master_Out(2976) <= \<const0>\;
  LOCKSTEP_Master_Out(2977) <= \<const0>\;
  LOCKSTEP_Master_Out(2978) <= \<const0>\;
  LOCKSTEP_Master_Out(2979) <= \<const0>\;
  LOCKSTEP_Master_Out(2980) <= \<const0>\;
  LOCKSTEP_Master_Out(2981) <= \<const0>\;
  LOCKSTEP_Master_Out(2982) <= \<const0>\;
  LOCKSTEP_Master_Out(2983) <= \<const0>\;
  LOCKSTEP_Master_Out(2984) <= \<const0>\;
  LOCKSTEP_Master_Out(2985) <= \<const0>\;
  LOCKSTEP_Master_Out(2986) <= \<const0>\;
  LOCKSTEP_Master_Out(2987) <= \<const0>\;
  LOCKSTEP_Master_Out(2988) <= \<const0>\;
  LOCKSTEP_Master_Out(2989) <= \<const0>\;
  LOCKSTEP_Master_Out(2990) <= \<const0>\;
  LOCKSTEP_Master_Out(2991) <= \<const0>\;
  LOCKSTEP_Master_Out(2992) <= \<const0>\;
  LOCKSTEP_Master_Out(2993) <= \<const0>\;
  LOCKSTEP_Master_Out(2994) <= \<const0>\;
  LOCKSTEP_Master_Out(2995) <= \<const0>\;
  LOCKSTEP_Master_Out(2996) <= \<const0>\;
  LOCKSTEP_Master_Out(2997) <= \<const0>\;
  LOCKSTEP_Master_Out(2998) <= \<const0>\;
  LOCKSTEP_Master_Out(2999) <= \<const0>\;
  LOCKSTEP_Master_Out(3000) <= \<const0>\;
  LOCKSTEP_Master_Out(3001) <= \<const0>\;
  LOCKSTEP_Master_Out(3002) <= \<const0>\;
  LOCKSTEP_Master_Out(3003) <= \<const0>\;
  LOCKSTEP_Master_Out(3004) <= \<const0>\;
  LOCKSTEP_Master_Out(3005) <= \<const0>\;
  LOCKSTEP_Master_Out(3006) <= \<const0>\;
  LOCKSTEP_Master_Out(3007) <= \<const0>\;
  LOCKSTEP_Master_Out(3008) <= \<const0>\;
  LOCKSTEP_Master_Out(3009) <= \<const0>\;
  LOCKSTEP_Master_Out(3010) <= \<const0>\;
  LOCKSTEP_Master_Out(3011) <= \<const0>\;
  LOCKSTEP_Master_Out(3012) <= \<const0>\;
  LOCKSTEP_Master_Out(3013) <= \<const0>\;
  LOCKSTEP_Master_Out(3014) <= \<const0>\;
  LOCKSTEP_Master_Out(3015) <= \<const0>\;
  LOCKSTEP_Master_Out(3016) <= \<const0>\;
  LOCKSTEP_Master_Out(3017) <= \<const0>\;
  LOCKSTEP_Master_Out(3018) <= \<const0>\;
  LOCKSTEP_Master_Out(3019) <= \<const0>\;
  LOCKSTEP_Master_Out(3020) <= \<const0>\;
  LOCKSTEP_Master_Out(3021) <= \<const0>\;
  LOCKSTEP_Master_Out(3022) <= \<const0>\;
  LOCKSTEP_Master_Out(3023) <= \<const0>\;
  LOCKSTEP_Master_Out(3024) <= \<const0>\;
  LOCKSTEP_Master_Out(3025) <= \<const0>\;
  LOCKSTEP_Master_Out(3026) <= \<const0>\;
  LOCKSTEP_Master_Out(3027) <= \<const0>\;
  LOCKSTEP_Master_Out(3028) <= \<const0>\;
  LOCKSTEP_Master_Out(3029) <= \<const0>\;
  LOCKSTEP_Master_Out(3030) <= \<const0>\;
  LOCKSTEP_Master_Out(3031) <= \<const0>\;
  LOCKSTEP_Master_Out(3032) <= \<const0>\;
  LOCKSTEP_Master_Out(3033) <= \<const0>\;
  LOCKSTEP_Master_Out(3034) <= \<const0>\;
  LOCKSTEP_Master_Out(3035) <= \<const0>\;
  LOCKSTEP_Master_Out(3036) <= \<const0>\;
  LOCKSTEP_Master_Out(3037) <= \<const0>\;
  LOCKSTEP_Master_Out(3038) <= \<const0>\;
  LOCKSTEP_Master_Out(3039) <= \<const0>\;
  LOCKSTEP_Master_Out(3040) <= \<const0>\;
  LOCKSTEP_Master_Out(3041) <= \<const0>\;
  LOCKSTEP_Master_Out(3042) <= \<const0>\;
  LOCKSTEP_Master_Out(3043) <= \<const0>\;
  LOCKSTEP_Master_Out(3044) <= \<const0>\;
  LOCKSTEP_Master_Out(3045) <= \<const0>\;
  LOCKSTEP_Master_Out(3046) <= \<const0>\;
  LOCKSTEP_Master_Out(3047) <= \<const0>\;
  LOCKSTEP_Master_Out(3048) <= \<const0>\;
  LOCKSTEP_Master_Out(3049) <= \<const0>\;
  LOCKSTEP_Master_Out(3050) <= \<const0>\;
  LOCKSTEP_Master_Out(3051) <= \<const0>\;
  LOCKSTEP_Master_Out(3052) <= \<const0>\;
  LOCKSTEP_Master_Out(3053) <= \<const0>\;
  LOCKSTEP_Master_Out(3054) <= \<const0>\;
  LOCKSTEP_Master_Out(3055) <= \<const0>\;
  LOCKSTEP_Master_Out(3056) <= \<const0>\;
  LOCKSTEP_Master_Out(3057) <= \<const0>\;
  LOCKSTEP_Master_Out(3058) <= \<const0>\;
  LOCKSTEP_Master_Out(3059) <= \<const0>\;
  LOCKSTEP_Master_Out(3060) <= \<const0>\;
  LOCKSTEP_Master_Out(3061) <= \<const0>\;
  LOCKSTEP_Master_Out(3062) <= \<const0>\;
  LOCKSTEP_Master_Out(3063) <= \<const0>\;
  LOCKSTEP_Master_Out(3064) <= \<const0>\;
  LOCKSTEP_Master_Out(3065) <= \<const0>\;
  LOCKSTEP_Master_Out(3066) <= \<const0>\;
  LOCKSTEP_Master_Out(3067) <= \<const0>\;
  LOCKSTEP_Master_Out(3068) <= \<const0>\;
  LOCKSTEP_Master_Out(3069) <= \<const0>\;
  LOCKSTEP_Master_Out(3070) <= \<const0>\;
  LOCKSTEP_Master_Out(3071) <= \<const0>\;
  LOCKSTEP_Master_Out(3072) <= \<const0>\;
  LOCKSTEP_Master_Out(3073) <= \<const0>\;
  LOCKSTEP_Master_Out(3074) <= \<const0>\;
  LOCKSTEP_Master_Out(3075) <= \<const0>\;
  LOCKSTEP_Master_Out(3076) <= \<const0>\;
  LOCKSTEP_Master_Out(3077) <= \<const0>\;
  LOCKSTEP_Master_Out(3078) <= \<const0>\;
  LOCKSTEP_Master_Out(3079) <= \<const0>\;
  LOCKSTEP_Master_Out(3080) <= \<const0>\;
  LOCKSTEP_Master_Out(3081) <= \<const0>\;
  LOCKSTEP_Master_Out(3082) <= \<const0>\;
  LOCKSTEP_Master_Out(3083) <= \<const0>\;
  LOCKSTEP_Master_Out(3084) <= \<const0>\;
  LOCKSTEP_Master_Out(3085) <= \<const0>\;
  LOCKSTEP_Master_Out(3086) <= \<const0>\;
  LOCKSTEP_Master_Out(3087) <= \<const0>\;
  LOCKSTEP_Master_Out(3088) <= \<const0>\;
  LOCKSTEP_Master_Out(3089) <= \<const0>\;
  LOCKSTEP_Master_Out(3090) <= \<const0>\;
  LOCKSTEP_Master_Out(3091) <= \<const0>\;
  LOCKSTEP_Master_Out(3092) <= \<const0>\;
  LOCKSTEP_Master_Out(3093) <= \<const0>\;
  LOCKSTEP_Master_Out(3094) <= \<const0>\;
  LOCKSTEP_Master_Out(3095) <= \<const0>\;
  LOCKSTEP_Master_Out(3096) <= \<const0>\;
  LOCKSTEP_Master_Out(3097) <= \<const0>\;
  LOCKSTEP_Master_Out(3098) <= \<const0>\;
  LOCKSTEP_Master_Out(3099) <= \<const0>\;
  LOCKSTEP_Master_Out(3100) <= \<const0>\;
  LOCKSTEP_Master_Out(3101) <= \<const0>\;
  LOCKSTEP_Master_Out(3102) <= \<const0>\;
  LOCKSTEP_Master_Out(3103) <= \<const0>\;
  LOCKSTEP_Master_Out(3104) <= \<const0>\;
  LOCKSTEP_Master_Out(3105) <= \<const0>\;
  LOCKSTEP_Master_Out(3106) <= \<const0>\;
  LOCKSTEP_Master_Out(3107) <= \<const0>\;
  LOCKSTEP_Master_Out(3108) <= \<const0>\;
  LOCKSTEP_Master_Out(3109) <= \<const0>\;
  LOCKSTEP_Master_Out(3110) <= \<const0>\;
  LOCKSTEP_Master_Out(3111) <= \<const0>\;
  LOCKSTEP_Master_Out(3112) <= \<const0>\;
  LOCKSTEP_Master_Out(3113) <= \<const0>\;
  LOCKSTEP_Master_Out(3114) <= \<const0>\;
  LOCKSTEP_Master_Out(3115) <= \<const0>\;
  LOCKSTEP_Master_Out(3116) <= \<const0>\;
  LOCKSTEP_Master_Out(3117) <= \<const0>\;
  LOCKSTEP_Master_Out(3118) <= \<const0>\;
  LOCKSTEP_Master_Out(3119) <= \<const0>\;
  LOCKSTEP_Master_Out(3120) <= \<const0>\;
  LOCKSTEP_Master_Out(3121) <= \<const0>\;
  LOCKSTEP_Master_Out(3122) <= \<const0>\;
  LOCKSTEP_Master_Out(3123) <= \<const0>\;
  LOCKSTEP_Master_Out(3124) <= \<const0>\;
  LOCKSTEP_Master_Out(3125) <= \<const0>\;
  LOCKSTEP_Master_Out(3126) <= \<const0>\;
  LOCKSTEP_Master_Out(3127) <= \<const0>\;
  LOCKSTEP_Master_Out(3128) <= \<const0>\;
  LOCKSTEP_Master_Out(3129) <= \<const0>\;
  LOCKSTEP_Master_Out(3130) <= \<const0>\;
  LOCKSTEP_Master_Out(3131) <= \<const0>\;
  LOCKSTEP_Master_Out(3132) <= \<const0>\;
  LOCKSTEP_Master_Out(3133) <= \<const0>\;
  LOCKSTEP_Master_Out(3134) <= \<const0>\;
  LOCKSTEP_Master_Out(3135) <= \<const0>\;
  LOCKSTEP_Master_Out(3136) <= \<const0>\;
  LOCKSTEP_Master_Out(3137) <= \<const0>\;
  LOCKSTEP_Master_Out(3138) <= \<const0>\;
  LOCKSTEP_Master_Out(3139) <= \<const0>\;
  LOCKSTEP_Master_Out(3140) <= \<const0>\;
  LOCKSTEP_Master_Out(3141) <= \<const0>\;
  LOCKSTEP_Master_Out(3142) <= \<const0>\;
  LOCKSTEP_Master_Out(3143) <= \<const0>\;
  LOCKSTEP_Master_Out(3144) <= \<const0>\;
  LOCKSTEP_Master_Out(3145) <= \<const0>\;
  LOCKSTEP_Master_Out(3146) <= \<const0>\;
  LOCKSTEP_Master_Out(3147) <= \<const0>\;
  LOCKSTEP_Master_Out(3148) <= \<const0>\;
  LOCKSTEP_Master_Out(3149) <= \<const0>\;
  LOCKSTEP_Master_Out(3150) <= \<const0>\;
  LOCKSTEP_Master_Out(3151) <= \<const0>\;
  LOCKSTEP_Master_Out(3152) <= \<const0>\;
  LOCKSTEP_Master_Out(3153) <= \<const0>\;
  LOCKSTEP_Master_Out(3154) <= \<const0>\;
  LOCKSTEP_Master_Out(3155) <= \<const0>\;
  LOCKSTEP_Master_Out(3156) <= \<const0>\;
  LOCKSTEP_Master_Out(3157) <= \<const0>\;
  LOCKSTEP_Master_Out(3158) <= \<const0>\;
  LOCKSTEP_Master_Out(3159) <= \<const0>\;
  LOCKSTEP_Master_Out(3160) <= \<const0>\;
  LOCKSTEP_Master_Out(3161) <= \<const0>\;
  LOCKSTEP_Master_Out(3162) <= \<const0>\;
  LOCKSTEP_Master_Out(3163) <= \<const0>\;
  LOCKSTEP_Master_Out(3164) <= \<const0>\;
  LOCKSTEP_Master_Out(3165) <= \<const0>\;
  LOCKSTEP_Master_Out(3166) <= \<const0>\;
  LOCKSTEP_Master_Out(3167) <= \<const0>\;
  LOCKSTEP_Master_Out(3168) <= \<const0>\;
  LOCKSTEP_Master_Out(3169) <= \<const0>\;
  LOCKSTEP_Master_Out(3170) <= \<const0>\;
  LOCKSTEP_Master_Out(3171) <= \<const0>\;
  LOCKSTEP_Master_Out(3172) <= \<const0>\;
  LOCKSTEP_Master_Out(3173) <= \<const0>\;
  LOCKSTEP_Master_Out(3174) <= \<const0>\;
  LOCKSTEP_Master_Out(3175) <= \<const0>\;
  LOCKSTEP_Master_Out(3176) <= \<const0>\;
  LOCKSTEP_Master_Out(3177) <= \<const0>\;
  LOCKSTEP_Master_Out(3178) <= \<const0>\;
  LOCKSTEP_Master_Out(3179) <= \<const0>\;
  LOCKSTEP_Master_Out(3180) <= \<const0>\;
  LOCKSTEP_Master_Out(3181) <= \<const0>\;
  LOCKSTEP_Master_Out(3182) <= \<const0>\;
  LOCKSTEP_Master_Out(3183) <= \<const0>\;
  LOCKSTEP_Master_Out(3184) <= \<const0>\;
  LOCKSTEP_Master_Out(3185) <= \<const0>\;
  LOCKSTEP_Master_Out(3186) <= \<const0>\;
  LOCKSTEP_Master_Out(3187) <= \<const0>\;
  LOCKSTEP_Master_Out(3188) <= \<const0>\;
  LOCKSTEP_Master_Out(3189) <= \<const0>\;
  LOCKSTEP_Master_Out(3190) <= \<const0>\;
  LOCKSTEP_Master_Out(3191) <= \<const0>\;
  LOCKSTEP_Master_Out(3192) <= \<const0>\;
  LOCKSTEP_Master_Out(3193) <= \<const0>\;
  LOCKSTEP_Master_Out(3194) <= \<const0>\;
  LOCKSTEP_Master_Out(3195) <= \<const0>\;
  LOCKSTEP_Master_Out(3196) <= \<const0>\;
  LOCKSTEP_Master_Out(3197) <= \<const0>\;
  LOCKSTEP_Master_Out(3198) <= \<const0>\;
  LOCKSTEP_Master_Out(3199) <= \<const0>\;
  LOCKSTEP_Master_Out(3200) <= \<const0>\;
  LOCKSTEP_Master_Out(3201) <= \<const0>\;
  LOCKSTEP_Master_Out(3202) <= \<const0>\;
  LOCKSTEP_Master_Out(3203) <= \<const0>\;
  LOCKSTEP_Master_Out(3204) <= \<const0>\;
  LOCKSTEP_Master_Out(3205) <= \<const0>\;
  LOCKSTEP_Master_Out(3206) <= \<const0>\;
  LOCKSTEP_Master_Out(3207) <= \<const0>\;
  LOCKSTEP_Master_Out(3208) <= \<const0>\;
  LOCKSTEP_Master_Out(3209) <= \<const0>\;
  LOCKSTEP_Master_Out(3210) <= \<const0>\;
  LOCKSTEP_Master_Out(3211) <= \<const0>\;
  LOCKSTEP_Master_Out(3212) <= \<const0>\;
  LOCKSTEP_Master_Out(3213) <= \<const0>\;
  LOCKSTEP_Master_Out(3214) <= \<const0>\;
  LOCKSTEP_Master_Out(3215) <= \<const0>\;
  LOCKSTEP_Master_Out(3216) <= \<const0>\;
  LOCKSTEP_Master_Out(3217) <= \<const0>\;
  LOCKSTEP_Master_Out(3218) <= \<const0>\;
  LOCKSTEP_Master_Out(3219) <= \<const0>\;
  LOCKSTEP_Master_Out(3220) <= \<const0>\;
  LOCKSTEP_Master_Out(3221) <= \<const0>\;
  LOCKSTEP_Master_Out(3222) <= \<const0>\;
  LOCKSTEP_Master_Out(3223) <= \<const0>\;
  LOCKSTEP_Master_Out(3224) <= \<const0>\;
  LOCKSTEP_Master_Out(3225) <= \<const0>\;
  LOCKSTEP_Master_Out(3226) <= \<const0>\;
  LOCKSTEP_Master_Out(3227) <= \<const0>\;
  LOCKSTEP_Master_Out(3228) <= \<const0>\;
  LOCKSTEP_Master_Out(3229) <= \<const0>\;
  LOCKSTEP_Master_Out(3230) <= \<const0>\;
  LOCKSTEP_Master_Out(3231) <= \<const0>\;
  LOCKSTEP_Master_Out(3232) <= \<const0>\;
  LOCKSTEP_Master_Out(3233) <= \<const0>\;
  LOCKSTEP_Master_Out(3234) <= \<const0>\;
  LOCKSTEP_Master_Out(3235) <= \<const0>\;
  LOCKSTEP_Master_Out(3236) <= \<const0>\;
  LOCKSTEP_Master_Out(3237) <= \<const0>\;
  LOCKSTEP_Master_Out(3238) <= \<const0>\;
  LOCKSTEP_Master_Out(3239) <= \<const0>\;
  LOCKSTEP_Master_Out(3240) <= \<const0>\;
  LOCKSTEP_Master_Out(3241) <= \<const0>\;
  LOCKSTEP_Master_Out(3242) <= \<const0>\;
  LOCKSTEP_Master_Out(3243) <= \<const0>\;
  LOCKSTEP_Master_Out(3244) <= \<const0>\;
  LOCKSTEP_Master_Out(3245) <= \<const0>\;
  LOCKSTEP_Master_Out(3246) <= \<const0>\;
  LOCKSTEP_Master_Out(3247) <= \<const0>\;
  LOCKSTEP_Master_Out(3248) <= \<const0>\;
  LOCKSTEP_Master_Out(3249) <= \<const0>\;
  LOCKSTEP_Master_Out(3250) <= \<const0>\;
  LOCKSTEP_Master_Out(3251) <= \<const0>\;
  LOCKSTEP_Master_Out(3252) <= \<const0>\;
  LOCKSTEP_Master_Out(3253) <= \<const0>\;
  LOCKSTEP_Master_Out(3254) <= \<const0>\;
  LOCKSTEP_Master_Out(3255) <= \<const0>\;
  LOCKSTEP_Master_Out(3256) <= \<const0>\;
  LOCKSTEP_Master_Out(3257) <= \<const0>\;
  LOCKSTEP_Master_Out(3258) <= \<const0>\;
  LOCKSTEP_Master_Out(3259) <= \<const0>\;
  LOCKSTEP_Master_Out(3260) <= \<const0>\;
  LOCKSTEP_Master_Out(3261) <= \<const0>\;
  LOCKSTEP_Master_Out(3262) <= \<const0>\;
  LOCKSTEP_Master_Out(3263) <= \<const0>\;
  LOCKSTEP_Master_Out(3264) <= \<const0>\;
  LOCKSTEP_Master_Out(3265) <= \<const0>\;
  LOCKSTEP_Master_Out(3266) <= \<const0>\;
  LOCKSTEP_Master_Out(3267) <= \<const0>\;
  LOCKSTEP_Master_Out(3268) <= \<const0>\;
  LOCKSTEP_Master_Out(3269) <= \<const0>\;
  LOCKSTEP_Master_Out(3270) <= \<const0>\;
  LOCKSTEP_Master_Out(3271) <= \<const0>\;
  LOCKSTEP_Master_Out(3272) <= \<const0>\;
  LOCKSTEP_Master_Out(3273) <= \<const0>\;
  LOCKSTEP_Master_Out(3274) <= \<const0>\;
  LOCKSTEP_Master_Out(3275) <= \<const0>\;
  LOCKSTEP_Master_Out(3276) <= \<const0>\;
  LOCKSTEP_Master_Out(3277) <= \<const0>\;
  LOCKSTEP_Master_Out(3278) <= \<const0>\;
  LOCKSTEP_Master_Out(3279) <= \<const0>\;
  LOCKSTEP_Master_Out(3280) <= \<const0>\;
  LOCKSTEP_Master_Out(3281) <= \<const0>\;
  LOCKSTEP_Master_Out(3282) <= \<const0>\;
  LOCKSTEP_Master_Out(3283) <= \<const0>\;
  LOCKSTEP_Master_Out(3284) <= \<const0>\;
  LOCKSTEP_Master_Out(3285) <= \<const0>\;
  LOCKSTEP_Master_Out(3286) <= \<const0>\;
  LOCKSTEP_Master_Out(3287) <= \<const0>\;
  LOCKSTEP_Master_Out(3288) <= \<const0>\;
  LOCKSTEP_Master_Out(3289) <= \<const0>\;
  LOCKSTEP_Master_Out(3290) <= \<const0>\;
  LOCKSTEP_Master_Out(3291) <= \<const0>\;
  LOCKSTEP_Master_Out(3292) <= \<const0>\;
  LOCKSTEP_Master_Out(3293) <= \<const0>\;
  LOCKSTEP_Master_Out(3294) <= \<const0>\;
  LOCKSTEP_Master_Out(3295) <= \<const0>\;
  LOCKSTEP_Master_Out(3296) <= \<const0>\;
  LOCKSTEP_Master_Out(3297) <= \<const0>\;
  LOCKSTEP_Master_Out(3298) <= \<const0>\;
  LOCKSTEP_Master_Out(3299) <= \<const0>\;
  LOCKSTEP_Master_Out(3300) <= \<const0>\;
  LOCKSTEP_Master_Out(3301) <= \<const0>\;
  LOCKSTEP_Master_Out(3302) <= \<const0>\;
  LOCKSTEP_Master_Out(3303) <= \<const0>\;
  LOCKSTEP_Master_Out(3304) <= \<const0>\;
  LOCKSTEP_Master_Out(3305) <= \<const0>\;
  LOCKSTEP_Master_Out(3306) <= \<const0>\;
  LOCKSTEP_Master_Out(3307) <= \<const0>\;
  LOCKSTEP_Master_Out(3308) <= \<const0>\;
  LOCKSTEP_Master_Out(3309) <= \<const0>\;
  LOCKSTEP_Master_Out(3310) <= \<const0>\;
  LOCKSTEP_Master_Out(3311) <= \<const0>\;
  LOCKSTEP_Master_Out(3312) <= \<const0>\;
  LOCKSTEP_Master_Out(3313) <= \<const0>\;
  LOCKSTEP_Master_Out(3314) <= \<const0>\;
  LOCKSTEP_Master_Out(3315) <= \<const0>\;
  LOCKSTEP_Master_Out(3316) <= \<const0>\;
  LOCKSTEP_Master_Out(3317) <= \<const0>\;
  LOCKSTEP_Master_Out(3318) <= \<const0>\;
  LOCKSTEP_Master_Out(3319) <= \<const0>\;
  LOCKSTEP_Master_Out(3320) <= \<const0>\;
  LOCKSTEP_Master_Out(3321) <= \<const0>\;
  LOCKSTEP_Master_Out(3322) <= \<const0>\;
  LOCKSTEP_Master_Out(3323) <= \<const0>\;
  LOCKSTEP_Master_Out(3324) <= \<const0>\;
  LOCKSTEP_Master_Out(3325) <= \<const0>\;
  LOCKSTEP_Master_Out(3326) <= \<const0>\;
  LOCKSTEP_Master_Out(3327) <= \<const0>\;
  LOCKSTEP_Master_Out(3328) <= \<const0>\;
  LOCKSTEP_Master_Out(3329) <= \<const0>\;
  LOCKSTEP_Master_Out(3330) <= \<const0>\;
  LOCKSTEP_Master_Out(3331) <= \<const0>\;
  LOCKSTEP_Master_Out(3332) <= \<const0>\;
  LOCKSTEP_Master_Out(3333) <= \<const0>\;
  LOCKSTEP_Master_Out(3334) <= \<const0>\;
  LOCKSTEP_Master_Out(3335) <= \<const0>\;
  LOCKSTEP_Master_Out(3336) <= \<const0>\;
  LOCKSTEP_Master_Out(3337) <= \<const0>\;
  LOCKSTEP_Master_Out(3338) <= \<const0>\;
  LOCKSTEP_Master_Out(3339) <= \<const0>\;
  LOCKSTEP_Master_Out(3340) <= \<const0>\;
  LOCKSTEP_Master_Out(3341) <= \<const0>\;
  LOCKSTEP_Master_Out(3342) <= \<const0>\;
  LOCKSTEP_Master_Out(3343) <= \<const0>\;
  LOCKSTEP_Master_Out(3344) <= \<const0>\;
  LOCKSTEP_Master_Out(3345) <= \<const0>\;
  LOCKSTEP_Master_Out(3346) <= \<const0>\;
  LOCKSTEP_Master_Out(3347) <= \<const0>\;
  LOCKSTEP_Master_Out(3348) <= \<const0>\;
  LOCKSTEP_Master_Out(3349) <= \<const0>\;
  LOCKSTEP_Master_Out(3350) <= \<const0>\;
  LOCKSTEP_Master_Out(3351) <= \<const0>\;
  LOCKSTEP_Master_Out(3352) <= \<const0>\;
  LOCKSTEP_Master_Out(3353) <= \<const0>\;
  LOCKSTEP_Master_Out(3354) <= \<const0>\;
  LOCKSTEP_Master_Out(3355) <= \<const0>\;
  LOCKSTEP_Master_Out(3356) <= \<const0>\;
  LOCKSTEP_Master_Out(3357) <= \<const0>\;
  LOCKSTEP_Master_Out(3358) <= \<const0>\;
  LOCKSTEP_Master_Out(3359) <= \<const0>\;
  LOCKSTEP_Master_Out(3360) <= \<const0>\;
  LOCKSTEP_Master_Out(3361) <= \<const0>\;
  LOCKSTEP_Master_Out(3362) <= \<const0>\;
  LOCKSTEP_Master_Out(3363) <= \<const0>\;
  LOCKSTEP_Master_Out(3364) <= \<const0>\;
  LOCKSTEP_Master_Out(3365) <= \<const0>\;
  LOCKSTEP_Master_Out(3366) <= \<const0>\;
  LOCKSTEP_Master_Out(3367) <= \<const0>\;
  LOCKSTEP_Master_Out(3368) <= \<const0>\;
  LOCKSTEP_Master_Out(3369) <= \<const0>\;
  LOCKSTEP_Master_Out(3370) <= \<const0>\;
  LOCKSTEP_Master_Out(3371) <= \<const0>\;
  LOCKSTEP_Master_Out(3372) <= \<const0>\;
  LOCKSTEP_Master_Out(3373) <= \<const0>\;
  LOCKSTEP_Master_Out(3374) <= \<const0>\;
  LOCKSTEP_Master_Out(3375) <= \<const0>\;
  LOCKSTEP_Master_Out(3376) <= \<const0>\;
  LOCKSTEP_Master_Out(3377) <= \<const0>\;
  LOCKSTEP_Master_Out(3378) <= \<const0>\;
  LOCKSTEP_Master_Out(3379) <= \<const0>\;
  LOCKSTEP_Master_Out(3380) <= \<const0>\;
  LOCKSTEP_Master_Out(3381) <= \<const0>\;
  LOCKSTEP_Master_Out(3382) <= \<const0>\;
  LOCKSTEP_Master_Out(3383) <= \<const0>\;
  LOCKSTEP_Master_Out(3384) <= \<const0>\;
  LOCKSTEP_Master_Out(3385) <= \<const0>\;
  LOCKSTEP_Master_Out(3386) <= \<const0>\;
  LOCKSTEP_Master_Out(3387) <= \<const0>\;
  LOCKSTEP_Master_Out(3388) <= \<const0>\;
  LOCKSTEP_Master_Out(3389) <= \<const0>\;
  LOCKSTEP_Master_Out(3390) <= \<const0>\;
  LOCKSTEP_Master_Out(3391) <= \<const0>\;
  LOCKSTEP_Master_Out(3392) <= \<const0>\;
  LOCKSTEP_Master_Out(3393) <= \<const0>\;
  LOCKSTEP_Master_Out(3394) <= \<const0>\;
  LOCKSTEP_Master_Out(3395) <= \<const0>\;
  LOCKSTEP_Master_Out(3396) <= \<const0>\;
  LOCKSTEP_Master_Out(3397) <= \<const0>\;
  LOCKSTEP_Master_Out(3398) <= \<const0>\;
  LOCKSTEP_Master_Out(3399) <= \<const0>\;
  LOCKSTEP_Master_Out(3400) <= \<const0>\;
  LOCKSTEP_Master_Out(3401) <= \<const0>\;
  LOCKSTEP_Master_Out(3402) <= \<const0>\;
  LOCKSTEP_Master_Out(3403) <= \<const0>\;
  LOCKSTEP_Master_Out(3404) <= \<const0>\;
  LOCKSTEP_Master_Out(3405) <= \<const0>\;
  LOCKSTEP_Master_Out(3406) <= \<const0>\;
  LOCKSTEP_Master_Out(3407) <= \<const0>\;
  LOCKSTEP_Master_Out(3408) <= \<const0>\;
  LOCKSTEP_Master_Out(3409) <= \<const0>\;
  LOCKSTEP_Master_Out(3410) <= \<const0>\;
  LOCKSTEP_Master_Out(3411) <= \<const0>\;
  LOCKSTEP_Master_Out(3412) <= \<const0>\;
  LOCKSTEP_Master_Out(3413) <= \<const0>\;
  LOCKSTEP_Master_Out(3414) <= \<const0>\;
  LOCKSTEP_Master_Out(3415) <= \<const0>\;
  LOCKSTEP_Master_Out(3416) <= \<const0>\;
  LOCKSTEP_Master_Out(3417) <= \<const0>\;
  LOCKSTEP_Master_Out(3418) <= \<const0>\;
  LOCKSTEP_Master_Out(3419) <= \<const0>\;
  LOCKSTEP_Master_Out(3420) <= \<const0>\;
  LOCKSTEP_Master_Out(3421) <= \<const0>\;
  LOCKSTEP_Master_Out(3422) <= \<const0>\;
  LOCKSTEP_Master_Out(3423) <= \<const0>\;
  LOCKSTEP_Master_Out(3424) <= \<const0>\;
  LOCKSTEP_Master_Out(3425) <= \<const0>\;
  LOCKSTEP_Master_Out(3426) <= \<const0>\;
  LOCKSTEP_Master_Out(3427) <= \<const0>\;
  LOCKSTEP_Master_Out(3428) <= \<const0>\;
  LOCKSTEP_Master_Out(3429) <= \<const0>\;
  LOCKSTEP_Master_Out(3430) <= \<const0>\;
  LOCKSTEP_Master_Out(3431) <= \<const0>\;
  LOCKSTEP_Master_Out(3432) <= \<const0>\;
  LOCKSTEP_Master_Out(3433) <= \<const0>\;
  LOCKSTEP_Master_Out(3434) <= \<const0>\;
  LOCKSTEP_Master_Out(3435) <= \<const0>\;
  LOCKSTEP_Master_Out(3436) <= \<const0>\;
  LOCKSTEP_Master_Out(3437) <= \<const0>\;
  LOCKSTEP_Master_Out(3438) <= \<const0>\;
  LOCKSTEP_Master_Out(3439) <= \<const0>\;
  LOCKSTEP_Master_Out(3440) <= \<const0>\;
  LOCKSTEP_Master_Out(3441) <= \<const0>\;
  LOCKSTEP_Master_Out(3442) <= \<const0>\;
  LOCKSTEP_Master_Out(3443) <= \<const0>\;
  LOCKSTEP_Master_Out(3444) <= \<const0>\;
  LOCKSTEP_Master_Out(3445) <= \<const0>\;
  LOCKSTEP_Master_Out(3446) <= \<const0>\;
  LOCKSTEP_Master_Out(3447) <= \<const0>\;
  LOCKSTEP_Master_Out(3448) <= \<const0>\;
  LOCKSTEP_Master_Out(3449) <= \<const0>\;
  LOCKSTEP_Master_Out(3450) <= \<const0>\;
  LOCKSTEP_Master_Out(3451) <= \<const0>\;
  LOCKSTEP_Master_Out(3452) <= \<const0>\;
  LOCKSTEP_Master_Out(3453) <= \<const0>\;
  LOCKSTEP_Master_Out(3454) <= \<const0>\;
  LOCKSTEP_Master_Out(3455) <= \<const0>\;
  LOCKSTEP_Master_Out(3456) <= \<const0>\;
  LOCKSTEP_Master_Out(3457) <= \<const0>\;
  LOCKSTEP_Master_Out(3458) <= \<const0>\;
  LOCKSTEP_Master_Out(3459) <= \<const0>\;
  LOCKSTEP_Master_Out(3460) <= \<const0>\;
  LOCKSTEP_Master_Out(3461) <= \<const0>\;
  LOCKSTEP_Master_Out(3462) <= \<const0>\;
  LOCKSTEP_Master_Out(3463) <= \<const0>\;
  LOCKSTEP_Master_Out(3464) <= \<const0>\;
  LOCKSTEP_Master_Out(3465) <= \<const0>\;
  LOCKSTEP_Master_Out(3466) <= \<const0>\;
  LOCKSTEP_Master_Out(3467) <= \<const0>\;
  LOCKSTEP_Master_Out(3468) <= \<const0>\;
  LOCKSTEP_Master_Out(3469) <= \<const0>\;
  LOCKSTEP_Master_Out(3470) <= \<const0>\;
  LOCKSTEP_Master_Out(3471) <= \<const0>\;
  LOCKSTEP_Master_Out(3472) <= \<const0>\;
  LOCKSTEP_Master_Out(3473) <= \<const0>\;
  LOCKSTEP_Master_Out(3474) <= \<const0>\;
  LOCKSTEP_Master_Out(3475) <= \<const0>\;
  LOCKSTEP_Master_Out(3476) <= \<const0>\;
  LOCKSTEP_Master_Out(3477) <= \<const0>\;
  LOCKSTEP_Master_Out(3478) <= \<const0>\;
  LOCKSTEP_Master_Out(3479) <= \<const0>\;
  LOCKSTEP_Master_Out(3480) <= \<const0>\;
  LOCKSTEP_Master_Out(3481) <= \<const0>\;
  LOCKSTEP_Master_Out(3482) <= \<const0>\;
  LOCKSTEP_Master_Out(3483) <= \<const0>\;
  LOCKSTEP_Master_Out(3484) <= \<const0>\;
  LOCKSTEP_Master_Out(3485) <= \<const0>\;
  LOCKSTEP_Master_Out(3486) <= \<const0>\;
  LOCKSTEP_Master_Out(3487) <= \<const0>\;
  LOCKSTEP_Master_Out(3488) <= \<const0>\;
  LOCKSTEP_Master_Out(3489) <= \<const0>\;
  LOCKSTEP_Master_Out(3490) <= \<const0>\;
  LOCKSTEP_Master_Out(3491) <= \<const0>\;
  LOCKSTEP_Master_Out(3492) <= \<const0>\;
  LOCKSTEP_Master_Out(3493) <= \<const0>\;
  LOCKSTEP_Master_Out(3494) <= \<const0>\;
  LOCKSTEP_Master_Out(3495) <= \<const0>\;
  LOCKSTEP_Master_Out(3496) <= \<const0>\;
  LOCKSTEP_Master_Out(3497) <= \<const0>\;
  LOCKSTEP_Master_Out(3498) <= \<const0>\;
  LOCKSTEP_Master_Out(3499) <= \<const0>\;
  LOCKSTEP_Master_Out(3500) <= \<const0>\;
  LOCKSTEP_Master_Out(3501) <= \<const0>\;
  LOCKSTEP_Master_Out(3502) <= \<const0>\;
  LOCKSTEP_Master_Out(3503) <= \<const0>\;
  LOCKSTEP_Master_Out(3504) <= \<const0>\;
  LOCKSTEP_Master_Out(3505) <= \<const0>\;
  LOCKSTEP_Master_Out(3506) <= \<const0>\;
  LOCKSTEP_Master_Out(3507) <= \<const0>\;
  LOCKSTEP_Master_Out(3508) <= \<const0>\;
  LOCKSTEP_Master_Out(3509) <= \<const0>\;
  LOCKSTEP_Master_Out(3510) <= \<const0>\;
  LOCKSTEP_Master_Out(3511) <= \<const0>\;
  LOCKSTEP_Master_Out(3512) <= \<const0>\;
  LOCKSTEP_Master_Out(3513) <= \<const0>\;
  LOCKSTEP_Master_Out(3514) <= \<const0>\;
  LOCKSTEP_Master_Out(3515) <= \<const0>\;
  LOCKSTEP_Master_Out(3516) <= \<const0>\;
  LOCKSTEP_Master_Out(3517) <= \<const0>\;
  LOCKSTEP_Master_Out(3518) <= \<const0>\;
  LOCKSTEP_Master_Out(3519) <= \<const0>\;
  LOCKSTEP_Master_Out(3520) <= \<const0>\;
  LOCKSTEP_Master_Out(3521) <= \<const0>\;
  LOCKSTEP_Master_Out(3522) <= \<const0>\;
  LOCKSTEP_Master_Out(3523) <= \<const0>\;
  LOCKSTEP_Master_Out(3524) <= \<const0>\;
  LOCKSTEP_Master_Out(3525) <= \<const0>\;
  LOCKSTEP_Master_Out(3526) <= \<const0>\;
  LOCKSTEP_Master_Out(3527) <= \<const0>\;
  LOCKSTEP_Master_Out(3528) <= \<const0>\;
  LOCKSTEP_Master_Out(3529) <= \<const0>\;
  LOCKSTEP_Master_Out(3530) <= \<const0>\;
  LOCKSTEP_Master_Out(3531) <= \<const0>\;
  LOCKSTEP_Master_Out(3532) <= \<const0>\;
  LOCKSTEP_Master_Out(3533) <= \<const0>\;
  LOCKSTEP_Master_Out(3534) <= \<const0>\;
  LOCKSTEP_Master_Out(3535) <= \<const0>\;
  LOCKSTEP_Master_Out(3536) <= \<const0>\;
  LOCKSTEP_Master_Out(3537) <= \<const0>\;
  LOCKSTEP_Master_Out(3538) <= \<const0>\;
  LOCKSTEP_Master_Out(3539) <= \<const0>\;
  LOCKSTEP_Master_Out(3540) <= \<const0>\;
  LOCKSTEP_Master_Out(3541) <= \<const0>\;
  LOCKSTEP_Master_Out(3542) <= \<const0>\;
  LOCKSTEP_Master_Out(3543) <= \<const0>\;
  LOCKSTEP_Master_Out(3544) <= \<const0>\;
  LOCKSTEP_Master_Out(3545) <= \<const0>\;
  LOCKSTEP_Master_Out(3546) <= \<const0>\;
  LOCKSTEP_Master_Out(3547) <= \<const0>\;
  LOCKSTEP_Master_Out(3548) <= \<const0>\;
  LOCKSTEP_Master_Out(3549) <= \<const0>\;
  LOCKSTEP_Master_Out(3550) <= \<const0>\;
  LOCKSTEP_Master_Out(3551) <= \<const0>\;
  LOCKSTEP_Master_Out(3552) <= \<const0>\;
  LOCKSTEP_Master_Out(3553) <= \<const0>\;
  LOCKSTEP_Master_Out(3554) <= \<const0>\;
  LOCKSTEP_Master_Out(3555) <= \<const0>\;
  LOCKSTEP_Master_Out(3556) <= \<const0>\;
  LOCKSTEP_Master_Out(3557) <= \<const0>\;
  LOCKSTEP_Master_Out(3558) <= \<const0>\;
  LOCKSTEP_Master_Out(3559) <= \<const0>\;
  LOCKSTEP_Master_Out(3560) <= \<const0>\;
  LOCKSTEP_Master_Out(3561) <= \<const0>\;
  LOCKSTEP_Master_Out(3562) <= \<const0>\;
  LOCKSTEP_Master_Out(3563) <= \<const0>\;
  LOCKSTEP_Master_Out(3564) <= \<const0>\;
  LOCKSTEP_Master_Out(3565) <= \<const0>\;
  LOCKSTEP_Master_Out(3566) <= \<const0>\;
  LOCKSTEP_Master_Out(3567) <= \<const0>\;
  LOCKSTEP_Master_Out(3568) <= \<const0>\;
  LOCKSTEP_Master_Out(3569) <= \<const0>\;
  LOCKSTEP_Master_Out(3570) <= \<const0>\;
  LOCKSTEP_Master_Out(3571) <= \<const0>\;
  LOCKSTEP_Master_Out(3572) <= \<const0>\;
  LOCKSTEP_Master_Out(3573) <= \<const0>\;
  LOCKSTEP_Master_Out(3574) <= \<const0>\;
  LOCKSTEP_Master_Out(3575) <= \<const0>\;
  LOCKSTEP_Master_Out(3576) <= \<const0>\;
  LOCKSTEP_Master_Out(3577) <= \<const0>\;
  LOCKSTEP_Master_Out(3578) <= \<const0>\;
  LOCKSTEP_Master_Out(3579) <= \<const0>\;
  LOCKSTEP_Master_Out(3580) <= \<const0>\;
  LOCKSTEP_Master_Out(3581) <= \<const0>\;
  LOCKSTEP_Master_Out(3582) <= \<const0>\;
  LOCKSTEP_Master_Out(3583) <= \<const0>\;
  LOCKSTEP_Master_Out(3584) <= \<const0>\;
  LOCKSTEP_Master_Out(3585) <= \<const0>\;
  LOCKSTEP_Master_Out(3586) <= \<const0>\;
  LOCKSTEP_Master_Out(3587) <= \<const0>\;
  LOCKSTEP_Master_Out(3588) <= \<const0>\;
  LOCKSTEP_Master_Out(3589) <= \<const0>\;
  LOCKSTEP_Master_Out(3590) <= \<const0>\;
  LOCKSTEP_Master_Out(3591) <= \<const0>\;
  LOCKSTEP_Master_Out(3592) <= \<const0>\;
  LOCKSTEP_Master_Out(3593) <= \<const0>\;
  LOCKSTEP_Master_Out(3594) <= \<const0>\;
  LOCKSTEP_Master_Out(3595) <= \<const0>\;
  LOCKSTEP_Master_Out(3596) <= \<const0>\;
  LOCKSTEP_Master_Out(3597) <= \<const0>\;
  LOCKSTEP_Master_Out(3598) <= \<const0>\;
  LOCKSTEP_Master_Out(3599) <= \<const0>\;
  LOCKSTEP_Master_Out(3600) <= \<const0>\;
  LOCKSTEP_Master_Out(3601) <= \<const0>\;
  LOCKSTEP_Master_Out(3602) <= \<const0>\;
  LOCKSTEP_Master_Out(3603) <= \<const0>\;
  LOCKSTEP_Master_Out(3604) <= \<const0>\;
  LOCKSTEP_Master_Out(3605) <= \<const0>\;
  LOCKSTEP_Master_Out(3606) <= \<const0>\;
  LOCKSTEP_Master_Out(3607) <= \<const0>\;
  LOCKSTEP_Master_Out(3608) <= \<const0>\;
  LOCKSTEP_Master_Out(3609) <= \<const0>\;
  LOCKSTEP_Master_Out(3610) <= \<const0>\;
  LOCKSTEP_Master_Out(3611) <= \<const0>\;
  LOCKSTEP_Master_Out(3612) <= \<const0>\;
  LOCKSTEP_Master_Out(3613) <= \<const0>\;
  LOCKSTEP_Master_Out(3614) <= \<const0>\;
  LOCKSTEP_Master_Out(3615) <= \<const0>\;
  LOCKSTEP_Master_Out(3616) <= \<const0>\;
  LOCKSTEP_Master_Out(3617) <= \<const0>\;
  LOCKSTEP_Master_Out(3618) <= \<const0>\;
  LOCKSTEP_Master_Out(3619) <= \<const0>\;
  LOCKSTEP_Master_Out(3620) <= \<const0>\;
  LOCKSTEP_Master_Out(3621) <= \<const0>\;
  LOCKSTEP_Master_Out(3622) <= \<const0>\;
  LOCKSTEP_Master_Out(3623) <= \<const0>\;
  LOCKSTEP_Master_Out(3624) <= \<const0>\;
  LOCKSTEP_Master_Out(3625) <= \<const0>\;
  LOCKSTEP_Master_Out(3626) <= \<const0>\;
  LOCKSTEP_Master_Out(3627) <= \<const0>\;
  LOCKSTEP_Master_Out(3628) <= \<const0>\;
  LOCKSTEP_Master_Out(3629) <= \<const0>\;
  LOCKSTEP_Master_Out(3630) <= \<const0>\;
  LOCKSTEP_Master_Out(3631) <= \<const0>\;
  LOCKSTEP_Master_Out(3632) <= \<const0>\;
  LOCKSTEP_Master_Out(3633) <= \<const0>\;
  LOCKSTEP_Master_Out(3634) <= \<const0>\;
  LOCKSTEP_Master_Out(3635) <= \<const0>\;
  LOCKSTEP_Master_Out(3636) <= \<const0>\;
  LOCKSTEP_Master_Out(3637) <= \<const0>\;
  LOCKSTEP_Master_Out(3638) <= \<const0>\;
  LOCKSTEP_Master_Out(3639) <= \<const0>\;
  LOCKSTEP_Master_Out(3640) <= \<const0>\;
  LOCKSTEP_Master_Out(3641) <= \<const0>\;
  LOCKSTEP_Master_Out(3642) <= \<const0>\;
  LOCKSTEP_Master_Out(3643) <= \<const0>\;
  LOCKSTEP_Master_Out(3644) <= \<const0>\;
  LOCKSTEP_Master_Out(3645) <= \<const0>\;
  LOCKSTEP_Master_Out(3646) <= \<const0>\;
  LOCKSTEP_Master_Out(3647) <= \<const0>\;
  LOCKSTEP_Master_Out(3648) <= \<const0>\;
  LOCKSTEP_Master_Out(3649) <= \<const0>\;
  LOCKSTEP_Master_Out(3650) <= \<const0>\;
  LOCKSTEP_Master_Out(3651) <= \<const0>\;
  LOCKSTEP_Master_Out(3652) <= \<const0>\;
  LOCKSTEP_Master_Out(3653) <= \<const0>\;
  LOCKSTEP_Master_Out(3654) <= \<const0>\;
  LOCKSTEP_Master_Out(3655) <= \<const0>\;
  LOCKSTEP_Master_Out(3656) <= \<const0>\;
  LOCKSTEP_Master_Out(3657) <= \<const0>\;
  LOCKSTEP_Master_Out(3658) <= \<const0>\;
  LOCKSTEP_Master_Out(3659) <= \<const0>\;
  LOCKSTEP_Master_Out(3660) <= \<const0>\;
  LOCKSTEP_Master_Out(3661) <= \<const0>\;
  LOCKSTEP_Master_Out(3662) <= \<const0>\;
  LOCKSTEP_Master_Out(3663) <= \<const0>\;
  LOCKSTEP_Master_Out(3664) <= \<const0>\;
  LOCKSTEP_Master_Out(3665) <= \<const0>\;
  LOCKSTEP_Master_Out(3666) <= \<const0>\;
  LOCKSTEP_Master_Out(3667) <= \<const0>\;
  LOCKSTEP_Master_Out(3668) <= \<const0>\;
  LOCKSTEP_Master_Out(3669) <= \<const0>\;
  LOCKSTEP_Master_Out(3670) <= \<const0>\;
  LOCKSTEP_Master_Out(3671) <= \<const0>\;
  LOCKSTEP_Master_Out(3672) <= \<const0>\;
  LOCKSTEP_Master_Out(3673) <= \<const0>\;
  LOCKSTEP_Master_Out(3674) <= \<const0>\;
  LOCKSTEP_Master_Out(3675) <= \<const0>\;
  LOCKSTEP_Master_Out(3676) <= \<const0>\;
  LOCKSTEP_Master_Out(3677) <= \<const0>\;
  LOCKSTEP_Master_Out(3678) <= \<const0>\;
  LOCKSTEP_Master_Out(3679) <= \<const0>\;
  LOCKSTEP_Master_Out(3680) <= \<const0>\;
  LOCKSTEP_Master_Out(3681) <= \<const0>\;
  LOCKSTEP_Master_Out(3682) <= \<const0>\;
  LOCKSTEP_Master_Out(3683) <= \<const0>\;
  LOCKSTEP_Master_Out(3684) <= \<const0>\;
  LOCKSTEP_Master_Out(3685) <= \<const0>\;
  LOCKSTEP_Master_Out(3686) <= \<const0>\;
  LOCKSTEP_Master_Out(3687) <= \<const0>\;
  LOCKSTEP_Master_Out(3688) <= \<const0>\;
  LOCKSTEP_Master_Out(3689) <= \<const0>\;
  LOCKSTEP_Master_Out(3690) <= \<const0>\;
  LOCKSTEP_Master_Out(3691) <= \<const0>\;
  LOCKSTEP_Master_Out(3692) <= \<const0>\;
  LOCKSTEP_Master_Out(3693) <= \<const0>\;
  LOCKSTEP_Master_Out(3694) <= \<const0>\;
  LOCKSTEP_Master_Out(3695) <= \<const0>\;
  LOCKSTEP_Master_Out(3696) <= \<const0>\;
  LOCKSTEP_Master_Out(3697) <= \<const0>\;
  LOCKSTEP_Master_Out(3698) <= \<const0>\;
  LOCKSTEP_Master_Out(3699) <= \<const0>\;
  LOCKSTEP_Master_Out(3700) <= \<const0>\;
  LOCKSTEP_Master_Out(3701) <= \<const0>\;
  LOCKSTEP_Master_Out(3702) <= \<const0>\;
  LOCKSTEP_Master_Out(3703) <= \<const0>\;
  LOCKSTEP_Master_Out(3704) <= \<const0>\;
  LOCKSTEP_Master_Out(3705) <= \<const0>\;
  LOCKSTEP_Master_Out(3706) <= \<const0>\;
  LOCKSTEP_Master_Out(3707) <= \<const0>\;
  LOCKSTEP_Master_Out(3708) <= \<const0>\;
  LOCKSTEP_Master_Out(3709) <= \<const0>\;
  LOCKSTEP_Master_Out(3710) <= \<const0>\;
  LOCKSTEP_Master_Out(3711) <= \<const0>\;
  LOCKSTEP_Master_Out(3712) <= \<const0>\;
  LOCKSTEP_Master_Out(3713) <= \<const0>\;
  LOCKSTEP_Master_Out(3714) <= \<const0>\;
  LOCKSTEP_Master_Out(3715) <= \<const0>\;
  LOCKSTEP_Master_Out(3716) <= \<const0>\;
  LOCKSTEP_Master_Out(3717) <= \<const0>\;
  LOCKSTEP_Master_Out(3718) <= \<const0>\;
  LOCKSTEP_Master_Out(3719) <= \<const0>\;
  LOCKSTEP_Master_Out(3720) <= \<const0>\;
  LOCKSTEP_Master_Out(3721) <= \<const0>\;
  LOCKSTEP_Master_Out(3722) <= \<const0>\;
  LOCKSTEP_Master_Out(3723) <= \<const0>\;
  LOCKSTEP_Master_Out(3724) <= \<const0>\;
  LOCKSTEP_Master_Out(3725) <= \<const0>\;
  LOCKSTEP_Master_Out(3726) <= \<const0>\;
  LOCKSTEP_Master_Out(3727) <= \<const0>\;
  LOCKSTEP_Master_Out(3728) <= \<const0>\;
  LOCKSTEP_Master_Out(3729) <= \<const0>\;
  LOCKSTEP_Master_Out(3730) <= \<const0>\;
  LOCKSTEP_Master_Out(3731) <= \<const0>\;
  LOCKSTEP_Master_Out(3732) <= \<const0>\;
  LOCKSTEP_Master_Out(3733) <= \<const0>\;
  LOCKSTEP_Master_Out(3734) <= \<const0>\;
  LOCKSTEP_Master_Out(3735) <= \<const0>\;
  LOCKSTEP_Master_Out(3736) <= \<const0>\;
  LOCKSTEP_Master_Out(3737) <= \<const0>\;
  LOCKSTEP_Master_Out(3738) <= \<const0>\;
  LOCKSTEP_Master_Out(3739) <= \<const0>\;
  LOCKSTEP_Master_Out(3740) <= \<const0>\;
  LOCKSTEP_Master_Out(3741) <= \<const0>\;
  LOCKSTEP_Master_Out(3742) <= \<const0>\;
  LOCKSTEP_Master_Out(3743) <= \<const0>\;
  LOCKSTEP_Master_Out(3744) <= \<const0>\;
  LOCKSTEP_Master_Out(3745) <= \<const0>\;
  LOCKSTEP_Master_Out(3746) <= \<const0>\;
  LOCKSTEP_Master_Out(3747) <= \<const0>\;
  LOCKSTEP_Master_Out(3748) <= \<const0>\;
  LOCKSTEP_Master_Out(3749) <= \<const0>\;
  LOCKSTEP_Master_Out(3750) <= \<const0>\;
  LOCKSTEP_Master_Out(3751) <= \<const0>\;
  LOCKSTEP_Master_Out(3752) <= \<const0>\;
  LOCKSTEP_Master_Out(3753) <= \<const0>\;
  LOCKSTEP_Master_Out(3754) <= \<const0>\;
  LOCKSTEP_Master_Out(3755) <= \<const0>\;
  LOCKSTEP_Master_Out(3756) <= \<const0>\;
  LOCKSTEP_Master_Out(3757) <= \<const0>\;
  LOCKSTEP_Master_Out(3758) <= \<const0>\;
  LOCKSTEP_Master_Out(3759) <= \<const0>\;
  LOCKSTEP_Master_Out(3760) <= \<const0>\;
  LOCKSTEP_Master_Out(3761) <= \<const0>\;
  LOCKSTEP_Master_Out(3762) <= \<const0>\;
  LOCKSTEP_Master_Out(3763) <= \<const0>\;
  LOCKSTEP_Master_Out(3764) <= \<const0>\;
  LOCKSTEP_Master_Out(3765) <= \<const0>\;
  LOCKSTEP_Master_Out(3766) <= \<const0>\;
  LOCKSTEP_Master_Out(3767) <= \<const0>\;
  LOCKSTEP_Master_Out(3768) <= \<const0>\;
  LOCKSTEP_Master_Out(3769) <= \<const0>\;
  LOCKSTEP_Master_Out(3770) <= \<const0>\;
  LOCKSTEP_Master_Out(3771) <= \<const0>\;
  LOCKSTEP_Master_Out(3772) <= \<const0>\;
  LOCKSTEP_Master_Out(3773) <= \<const0>\;
  LOCKSTEP_Master_Out(3774) <= \<const0>\;
  LOCKSTEP_Master_Out(3775) <= \<const0>\;
  LOCKSTEP_Master_Out(3776) <= \<const0>\;
  LOCKSTEP_Master_Out(3777) <= \<const0>\;
  LOCKSTEP_Master_Out(3778) <= \<const0>\;
  LOCKSTEP_Master_Out(3779) <= \<const0>\;
  LOCKSTEP_Master_Out(3780) <= \<const0>\;
  LOCKSTEP_Master_Out(3781) <= \<const0>\;
  LOCKSTEP_Master_Out(3782) <= \<const0>\;
  LOCKSTEP_Master_Out(3783) <= \<const0>\;
  LOCKSTEP_Master_Out(3784) <= \<const0>\;
  LOCKSTEP_Master_Out(3785) <= \<const0>\;
  LOCKSTEP_Master_Out(3786) <= \<const0>\;
  LOCKSTEP_Master_Out(3787) <= \<const0>\;
  LOCKSTEP_Master_Out(3788) <= \<const0>\;
  LOCKSTEP_Master_Out(3789) <= \<const0>\;
  LOCKSTEP_Master_Out(3790) <= \<const0>\;
  LOCKSTEP_Master_Out(3791) <= \<const0>\;
  LOCKSTEP_Master_Out(3792) <= \<const0>\;
  LOCKSTEP_Master_Out(3793) <= \<const0>\;
  LOCKSTEP_Master_Out(3794) <= \<const0>\;
  LOCKSTEP_Master_Out(3795) <= \<const0>\;
  LOCKSTEP_Master_Out(3796) <= \<const0>\;
  LOCKSTEP_Master_Out(3797) <= \<const0>\;
  LOCKSTEP_Master_Out(3798) <= \<const0>\;
  LOCKSTEP_Master_Out(3799) <= \<const0>\;
  LOCKSTEP_Master_Out(3800) <= \<const0>\;
  LOCKSTEP_Master_Out(3801) <= \<const0>\;
  LOCKSTEP_Master_Out(3802) <= \<const0>\;
  LOCKSTEP_Master_Out(3803) <= \<const0>\;
  LOCKSTEP_Master_Out(3804) <= \<const0>\;
  LOCKSTEP_Master_Out(3805) <= \<const0>\;
  LOCKSTEP_Master_Out(3806) <= \<const0>\;
  LOCKSTEP_Master_Out(3807) <= \<const0>\;
  LOCKSTEP_Master_Out(3808) <= \<const0>\;
  LOCKSTEP_Master_Out(3809) <= \<const0>\;
  LOCKSTEP_Master_Out(3810) <= \<const0>\;
  LOCKSTEP_Master_Out(3811) <= \<const0>\;
  LOCKSTEP_Master_Out(3812) <= \<const0>\;
  LOCKSTEP_Master_Out(3813) <= \<const0>\;
  LOCKSTEP_Master_Out(3814) <= \<const0>\;
  LOCKSTEP_Master_Out(3815) <= \<const0>\;
  LOCKSTEP_Master_Out(3816) <= \<const0>\;
  LOCKSTEP_Master_Out(3817) <= \<const0>\;
  LOCKSTEP_Master_Out(3818) <= \<const0>\;
  LOCKSTEP_Master_Out(3819) <= \<const0>\;
  LOCKSTEP_Master_Out(3820) <= \<const0>\;
  LOCKSTEP_Master_Out(3821) <= \<const0>\;
  LOCKSTEP_Master_Out(3822) <= \<const0>\;
  LOCKSTEP_Master_Out(3823) <= \<const0>\;
  LOCKSTEP_Master_Out(3824) <= \<const0>\;
  LOCKSTEP_Master_Out(3825) <= \<const0>\;
  LOCKSTEP_Master_Out(3826) <= \<const0>\;
  LOCKSTEP_Master_Out(3827) <= \<const0>\;
  LOCKSTEP_Master_Out(3828) <= \<const0>\;
  LOCKSTEP_Master_Out(3829) <= \<const0>\;
  LOCKSTEP_Master_Out(3830) <= \<const0>\;
  LOCKSTEP_Master_Out(3831) <= \<const0>\;
  LOCKSTEP_Master_Out(3832) <= \<const0>\;
  LOCKSTEP_Master_Out(3833) <= \<const0>\;
  LOCKSTEP_Master_Out(3834) <= \<const0>\;
  LOCKSTEP_Master_Out(3835) <= \<const0>\;
  LOCKSTEP_Master_Out(3836) <= \<const0>\;
  LOCKSTEP_Master_Out(3837) <= \<const0>\;
  LOCKSTEP_Master_Out(3838) <= \<const0>\;
  LOCKSTEP_Master_Out(3839) <= \<const0>\;
  LOCKSTEP_Master_Out(3840) <= \<const0>\;
  LOCKSTEP_Master_Out(3841) <= \<const0>\;
  LOCKSTEP_Master_Out(3842) <= \<const0>\;
  LOCKSTEP_Master_Out(3843) <= \<const0>\;
  LOCKSTEP_Master_Out(3844) <= \<const0>\;
  LOCKSTEP_Master_Out(3845) <= \<const0>\;
  LOCKSTEP_Master_Out(3846) <= \<const0>\;
  LOCKSTEP_Master_Out(3847) <= \<const0>\;
  LOCKSTEP_Master_Out(3848) <= \<const0>\;
  LOCKSTEP_Master_Out(3849) <= \<const0>\;
  LOCKSTEP_Master_Out(3850) <= \<const0>\;
  LOCKSTEP_Master_Out(3851) <= \<const0>\;
  LOCKSTEP_Master_Out(3852) <= \<const0>\;
  LOCKSTEP_Master_Out(3853) <= \<const0>\;
  LOCKSTEP_Master_Out(3854) <= \<const0>\;
  LOCKSTEP_Master_Out(3855) <= \<const0>\;
  LOCKSTEP_Master_Out(3856) <= \<const0>\;
  LOCKSTEP_Master_Out(3857) <= \<const0>\;
  LOCKSTEP_Master_Out(3858) <= \<const0>\;
  LOCKSTEP_Master_Out(3859) <= \<const0>\;
  LOCKSTEP_Master_Out(3860) <= \<const0>\;
  LOCKSTEP_Master_Out(3861) <= \<const0>\;
  LOCKSTEP_Master_Out(3862) <= \<const0>\;
  LOCKSTEP_Master_Out(3863) <= \<const0>\;
  LOCKSTEP_Master_Out(3864) <= \<const0>\;
  LOCKSTEP_Master_Out(3865) <= \<const0>\;
  LOCKSTEP_Master_Out(3866) <= \<const0>\;
  LOCKSTEP_Master_Out(3867) <= \<const0>\;
  LOCKSTEP_Master_Out(3868) <= \<const0>\;
  LOCKSTEP_Master_Out(3869) <= \<const0>\;
  LOCKSTEP_Master_Out(3870) <= \<const0>\;
  LOCKSTEP_Master_Out(3871) <= \<const0>\;
  LOCKSTEP_Master_Out(3872) <= \<const0>\;
  LOCKSTEP_Master_Out(3873) <= \<const0>\;
  LOCKSTEP_Master_Out(3874) <= \<const0>\;
  LOCKSTEP_Master_Out(3875) <= \<const0>\;
  LOCKSTEP_Master_Out(3876) <= \<const0>\;
  LOCKSTEP_Master_Out(3877) <= \<const0>\;
  LOCKSTEP_Master_Out(3878) <= \<const0>\;
  LOCKSTEP_Master_Out(3879) <= \<const0>\;
  LOCKSTEP_Master_Out(3880) <= \<const0>\;
  LOCKSTEP_Master_Out(3881) <= \<const0>\;
  LOCKSTEP_Master_Out(3882) <= \<const0>\;
  LOCKSTEP_Master_Out(3883) <= \<const0>\;
  LOCKSTEP_Master_Out(3884) <= \<const0>\;
  LOCKSTEP_Master_Out(3885) <= \<const0>\;
  LOCKSTEP_Master_Out(3886) <= \<const0>\;
  LOCKSTEP_Master_Out(3887) <= \<const0>\;
  LOCKSTEP_Master_Out(3888) <= \<const0>\;
  LOCKSTEP_Master_Out(3889) <= \<const0>\;
  LOCKSTEP_Master_Out(3890) <= \<const0>\;
  LOCKSTEP_Master_Out(3891) <= \<const0>\;
  LOCKSTEP_Master_Out(3892) <= \<const0>\;
  LOCKSTEP_Master_Out(3893) <= \<const0>\;
  LOCKSTEP_Master_Out(3894) <= \<const0>\;
  LOCKSTEP_Master_Out(3895) <= \<const0>\;
  LOCKSTEP_Master_Out(3896) <= \<const0>\;
  LOCKSTEP_Master_Out(3897) <= \<const0>\;
  LOCKSTEP_Master_Out(3898) <= \<const0>\;
  LOCKSTEP_Master_Out(3899) <= \<const0>\;
  LOCKSTEP_Master_Out(3900) <= \<const0>\;
  LOCKSTEP_Master_Out(3901) <= \<const0>\;
  LOCKSTEP_Master_Out(3902) <= \<const0>\;
  LOCKSTEP_Master_Out(3903) <= \<const0>\;
  LOCKSTEP_Master_Out(3904) <= \<const0>\;
  LOCKSTEP_Master_Out(3905) <= \<const0>\;
  LOCKSTEP_Master_Out(3906) <= \<const0>\;
  LOCKSTEP_Master_Out(3907) <= \<const0>\;
  LOCKSTEP_Master_Out(3908) <= \<const0>\;
  LOCKSTEP_Master_Out(3909) <= \<const0>\;
  LOCKSTEP_Master_Out(3910) <= \<const0>\;
  LOCKSTEP_Master_Out(3911) <= \<const0>\;
  LOCKSTEP_Master_Out(3912) <= \<const0>\;
  LOCKSTEP_Master_Out(3913) <= \<const0>\;
  LOCKSTEP_Master_Out(3914) <= \<const0>\;
  LOCKSTEP_Master_Out(3915) <= \<const0>\;
  LOCKSTEP_Master_Out(3916) <= \<const0>\;
  LOCKSTEP_Master_Out(3917) <= \<const0>\;
  LOCKSTEP_Master_Out(3918) <= \<const0>\;
  LOCKSTEP_Master_Out(3919) <= \<const0>\;
  LOCKSTEP_Master_Out(3920) <= \<const0>\;
  LOCKSTEP_Master_Out(3921) <= \<const0>\;
  LOCKSTEP_Master_Out(3922) <= \<const0>\;
  LOCKSTEP_Master_Out(3923) <= \<const0>\;
  LOCKSTEP_Master_Out(3924) <= \<const0>\;
  LOCKSTEP_Master_Out(3925) <= \<const0>\;
  LOCKSTEP_Master_Out(3926) <= \<const0>\;
  LOCKSTEP_Master_Out(3927) <= \<const0>\;
  LOCKSTEP_Master_Out(3928) <= \<const0>\;
  LOCKSTEP_Master_Out(3929) <= \<const0>\;
  LOCKSTEP_Master_Out(3930) <= \<const0>\;
  LOCKSTEP_Master_Out(3931) <= \<const0>\;
  LOCKSTEP_Master_Out(3932) <= \<const0>\;
  LOCKSTEP_Master_Out(3933) <= \<const0>\;
  LOCKSTEP_Master_Out(3934) <= \<const0>\;
  LOCKSTEP_Master_Out(3935) <= \<const0>\;
  LOCKSTEP_Master_Out(3936) <= \<const0>\;
  LOCKSTEP_Master_Out(3937) <= \<const0>\;
  LOCKSTEP_Master_Out(3938) <= \<const0>\;
  LOCKSTEP_Master_Out(3939) <= \<const0>\;
  LOCKSTEP_Master_Out(3940) <= \<const0>\;
  LOCKSTEP_Master_Out(3941) <= \<const0>\;
  LOCKSTEP_Master_Out(3942) <= \<const0>\;
  LOCKSTEP_Master_Out(3943) <= \<const0>\;
  LOCKSTEP_Master_Out(3944) <= \<const0>\;
  LOCKSTEP_Master_Out(3945) <= \<const0>\;
  LOCKSTEP_Master_Out(3946) <= \<const0>\;
  LOCKSTEP_Master_Out(3947) <= \<const0>\;
  LOCKSTEP_Master_Out(3948) <= \<const0>\;
  LOCKSTEP_Master_Out(3949) <= \<const0>\;
  LOCKSTEP_Master_Out(3950) <= \<const0>\;
  LOCKSTEP_Master_Out(3951) <= \<const0>\;
  LOCKSTEP_Master_Out(3952) <= \<const0>\;
  LOCKSTEP_Master_Out(3953) <= \<const0>\;
  LOCKSTEP_Master_Out(3954) <= \<const0>\;
  LOCKSTEP_Master_Out(3955) <= \<const0>\;
  LOCKSTEP_Master_Out(3956) <= \<const0>\;
  LOCKSTEP_Master_Out(3957) <= \<const0>\;
  LOCKSTEP_Master_Out(3958) <= \<const0>\;
  LOCKSTEP_Master_Out(3959) <= \<const0>\;
  LOCKSTEP_Master_Out(3960) <= \<const0>\;
  LOCKSTEP_Master_Out(3961) <= \<const0>\;
  LOCKSTEP_Master_Out(3962) <= \<const0>\;
  LOCKSTEP_Master_Out(3963) <= \<const0>\;
  LOCKSTEP_Master_Out(3964) <= \<const0>\;
  LOCKSTEP_Master_Out(3965) <= \<const0>\;
  LOCKSTEP_Master_Out(3966) <= \<const0>\;
  LOCKSTEP_Master_Out(3967) <= \<const0>\;
  LOCKSTEP_Master_Out(3968) <= \<const0>\;
  LOCKSTEP_Master_Out(3969) <= \<const0>\;
  LOCKSTEP_Master_Out(3970) <= \<const0>\;
  LOCKSTEP_Master_Out(3971) <= \<const0>\;
  LOCKSTEP_Master_Out(3972) <= \<const0>\;
  LOCKSTEP_Master_Out(3973) <= \<const0>\;
  LOCKSTEP_Master_Out(3974) <= \<const0>\;
  LOCKSTEP_Master_Out(3975) <= \<const0>\;
  LOCKSTEP_Master_Out(3976) <= \<const0>\;
  LOCKSTEP_Master_Out(3977) <= \<const0>\;
  LOCKSTEP_Master_Out(3978) <= \<const0>\;
  LOCKSTEP_Master_Out(3979) <= \<const0>\;
  LOCKSTEP_Master_Out(3980) <= \<const0>\;
  LOCKSTEP_Master_Out(3981) <= \<const0>\;
  LOCKSTEP_Master_Out(3982) <= \<const0>\;
  LOCKSTEP_Master_Out(3983) <= \<const0>\;
  LOCKSTEP_Master_Out(3984) <= \<const0>\;
  LOCKSTEP_Master_Out(3985) <= \<const0>\;
  LOCKSTEP_Master_Out(3986) <= \<const0>\;
  LOCKSTEP_Master_Out(3987) <= \<const0>\;
  LOCKSTEP_Master_Out(3988) <= \<const0>\;
  LOCKSTEP_Master_Out(3989) <= \<const0>\;
  LOCKSTEP_Master_Out(3990) <= \<const0>\;
  LOCKSTEP_Master_Out(3991) <= \<const0>\;
  LOCKSTEP_Master_Out(3992) <= \<const0>\;
  LOCKSTEP_Master_Out(3993) <= \<const0>\;
  LOCKSTEP_Master_Out(3994) <= \<const0>\;
  LOCKSTEP_Master_Out(3995) <= \<const0>\;
  LOCKSTEP_Master_Out(3996) <= \<const0>\;
  LOCKSTEP_Master_Out(3997) <= \<const0>\;
  LOCKSTEP_Master_Out(3998) <= \<const0>\;
  LOCKSTEP_Master_Out(3999) <= \<const0>\;
  LOCKSTEP_Master_Out(4000) <= \<const0>\;
  LOCKSTEP_Master_Out(4001) <= \<const0>\;
  LOCKSTEP_Master_Out(4002) <= \<const0>\;
  LOCKSTEP_Master_Out(4003) <= \<const0>\;
  LOCKSTEP_Master_Out(4004) <= \<const0>\;
  LOCKSTEP_Master_Out(4005) <= \<const0>\;
  LOCKSTEP_Master_Out(4006) <= \<const0>\;
  LOCKSTEP_Master_Out(4007) <= \<const0>\;
  LOCKSTEP_Master_Out(4008) <= \<const0>\;
  LOCKSTEP_Master_Out(4009) <= \<const0>\;
  LOCKSTEP_Master_Out(4010) <= \<const0>\;
  LOCKSTEP_Master_Out(4011) <= \<const0>\;
  LOCKSTEP_Master_Out(4012) <= \<const0>\;
  LOCKSTEP_Master_Out(4013) <= \<const0>\;
  LOCKSTEP_Master_Out(4014) <= \<const0>\;
  LOCKSTEP_Master_Out(4015) <= \<const0>\;
  LOCKSTEP_Master_Out(4016) <= \<const0>\;
  LOCKSTEP_Master_Out(4017) <= \<const0>\;
  LOCKSTEP_Master_Out(4018) <= \<const0>\;
  LOCKSTEP_Master_Out(4019) <= \<const0>\;
  LOCKSTEP_Master_Out(4020) <= \<const0>\;
  LOCKSTEP_Master_Out(4021) <= \<const0>\;
  LOCKSTEP_Master_Out(4022) <= \<const0>\;
  LOCKSTEP_Master_Out(4023) <= \<const0>\;
  LOCKSTEP_Master_Out(4024) <= \<const0>\;
  LOCKSTEP_Master_Out(4025) <= \<const0>\;
  LOCKSTEP_Master_Out(4026) <= \<const0>\;
  LOCKSTEP_Master_Out(4027) <= \<const0>\;
  LOCKSTEP_Master_Out(4028) <= \<const0>\;
  LOCKSTEP_Master_Out(4029) <= \<const0>\;
  LOCKSTEP_Master_Out(4030) <= \<const0>\;
  LOCKSTEP_Master_Out(4031) <= \<const0>\;
  LOCKSTEP_Master_Out(4032) <= \<const0>\;
  LOCKSTEP_Master_Out(4033) <= \<const0>\;
  LOCKSTEP_Master_Out(4034) <= \<const0>\;
  LOCKSTEP_Master_Out(4035) <= \<const0>\;
  LOCKSTEP_Master_Out(4036) <= \<const0>\;
  LOCKSTEP_Master_Out(4037) <= \<const0>\;
  LOCKSTEP_Master_Out(4038) <= \<const0>\;
  LOCKSTEP_Master_Out(4039) <= \<const0>\;
  LOCKSTEP_Master_Out(4040) <= \<const0>\;
  LOCKSTEP_Master_Out(4041) <= \<const0>\;
  LOCKSTEP_Master_Out(4042) <= \<const0>\;
  LOCKSTEP_Master_Out(4043) <= \<const0>\;
  LOCKSTEP_Master_Out(4044) <= \<const0>\;
  LOCKSTEP_Master_Out(4045) <= \<const0>\;
  LOCKSTEP_Master_Out(4046) <= \<const0>\;
  LOCKSTEP_Master_Out(4047) <= \<const0>\;
  LOCKSTEP_Master_Out(4048) <= \<const0>\;
  LOCKSTEP_Master_Out(4049) <= \<const0>\;
  LOCKSTEP_Master_Out(4050) <= \<const0>\;
  LOCKSTEP_Master_Out(4051) <= \<const0>\;
  LOCKSTEP_Master_Out(4052) <= \<const0>\;
  LOCKSTEP_Master_Out(4053) <= \<const0>\;
  LOCKSTEP_Master_Out(4054) <= \<const0>\;
  LOCKSTEP_Master_Out(4055) <= \<const0>\;
  LOCKSTEP_Master_Out(4056) <= \<const0>\;
  LOCKSTEP_Master_Out(4057) <= \<const0>\;
  LOCKSTEP_Master_Out(4058) <= \<const0>\;
  LOCKSTEP_Master_Out(4059) <= \<const0>\;
  LOCKSTEP_Master_Out(4060) <= \<const0>\;
  LOCKSTEP_Master_Out(4061) <= \<const0>\;
  LOCKSTEP_Master_Out(4062) <= \<const0>\;
  LOCKSTEP_Master_Out(4063) <= \<const0>\;
  LOCKSTEP_Master_Out(4064) <= \<const0>\;
  LOCKSTEP_Master_Out(4065) <= \<const0>\;
  LOCKSTEP_Master_Out(4066) <= \<const0>\;
  LOCKSTEP_Master_Out(4067) <= \<const0>\;
  LOCKSTEP_Master_Out(4068) <= \<const0>\;
  LOCKSTEP_Master_Out(4069) <= \<const0>\;
  LOCKSTEP_Master_Out(4070) <= \<const0>\;
  LOCKSTEP_Master_Out(4071) <= \<const0>\;
  LOCKSTEP_Master_Out(4072) <= \<const0>\;
  LOCKSTEP_Master_Out(4073) <= \<const0>\;
  LOCKSTEP_Master_Out(4074) <= \<const0>\;
  LOCKSTEP_Master_Out(4075) <= \<const0>\;
  LOCKSTEP_Master_Out(4076) <= \<const0>\;
  LOCKSTEP_Master_Out(4077) <= \<const0>\;
  LOCKSTEP_Master_Out(4078) <= \<const0>\;
  LOCKSTEP_Master_Out(4079) <= \<const0>\;
  LOCKSTEP_Master_Out(4080) <= \<const0>\;
  LOCKSTEP_Master_Out(4081) <= \<const0>\;
  LOCKSTEP_Master_Out(4082) <= \<const0>\;
  LOCKSTEP_Master_Out(4083) <= \<const0>\;
  LOCKSTEP_Master_Out(4084) <= \<const0>\;
  LOCKSTEP_Master_Out(4085) <= \<const0>\;
  LOCKSTEP_Master_Out(4086) <= \<const0>\;
  LOCKSTEP_Master_Out(4087) <= \<const0>\;
  LOCKSTEP_Master_Out(4088) <= \<const0>\;
  LOCKSTEP_Master_Out(4089) <= \<const0>\;
  LOCKSTEP_Master_Out(4090) <= \<const0>\;
  LOCKSTEP_Master_Out(4091) <= \<const0>\;
  LOCKSTEP_Master_Out(4092) <= \<const0>\;
  LOCKSTEP_Master_Out(4093) <= \<const0>\;
  LOCKSTEP_Master_Out(4094) <= \<const0>\;
  LOCKSTEP_Master_Out(4095) <= \<const0>\;
  LOCKSTEP_Out(0) <= \^lockstep_out\(3228);
  LOCKSTEP_Out(1) <= \<const0>\;
  LOCKSTEP_Out(2 to 35) <= \^lockstep_out\(2 to 35);
  LOCKSTEP_Out(36) <= \<const0>\;
  LOCKSTEP_Out(37) <= \<const0>\;
  LOCKSTEP_Out(38) <= \<const0>\;
  LOCKSTEP_Out(39) <= \<const0>\;
  LOCKSTEP_Out(40) <= \<const0>\;
  LOCKSTEP_Out(41) <= \<const0>\;
  LOCKSTEP_Out(42) <= \<const0>\;
  LOCKSTEP_Out(43) <= \<const0>\;
  LOCKSTEP_Out(44) <= \<const0>\;
  LOCKSTEP_Out(45) <= \<const0>\;
  LOCKSTEP_Out(46) <= \<const0>\;
  LOCKSTEP_Out(47) <= \<const0>\;
  LOCKSTEP_Out(48) <= \<const0>\;
  LOCKSTEP_Out(49) <= \<const0>\;
  LOCKSTEP_Out(50) <= \<const0>\;
  LOCKSTEP_Out(51) <= \<const0>\;
  LOCKSTEP_Out(52) <= \<const0>\;
  LOCKSTEP_Out(53) <= \<const0>\;
  LOCKSTEP_Out(54) <= \<const0>\;
  LOCKSTEP_Out(55) <= \<const0>\;
  LOCKSTEP_Out(56) <= \<const0>\;
  LOCKSTEP_Out(57) <= \<const0>\;
  LOCKSTEP_Out(58) <= \<const0>\;
  LOCKSTEP_Out(59) <= \<const0>\;
  LOCKSTEP_Out(60) <= \<const0>\;
  LOCKSTEP_Out(61) <= \<const0>\;
  LOCKSTEP_Out(62) <= \<const0>\;
  LOCKSTEP_Out(63) <= \<const0>\;
  LOCKSTEP_Out(64) <= \<const0>\;
  LOCKSTEP_Out(65) <= \<const0>\;
  LOCKSTEP_Out(66) <= \<const0>\;
  LOCKSTEP_Out(67) <= \<const0>\;
  LOCKSTEP_Out(68 to 99) <= \^lockstep_out\(68 to 99);
  LOCKSTEP_Out(100) <= \<const0>\;
  LOCKSTEP_Out(101) <= \<const0>\;
  LOCKSTEP_Out(102) <= \<const0>\;
  LOCKSTEP_Out(103) <= \<const0>\;
  LOCKSTEP_Out(104) <= \<const0>\;
  LOCKSTEP_Out(105) <= \<const0>\;
  LOCKSTEP_Out(106) <= \<const0>\;
  LOCKSTEP_Out(107) <= \<const0>\;
  LOCKSTEP_Out(108) <= \<const0>\;
  LOCKSTEP_Out(109) <= \<const0>\;
  LOCKSTEP_Out(110) <= \<const0>\;
  LOCKSTEP_Out(111) <= \<const0>\;
  LOCKSTEP_Out(112) <= \<const0>\;
  LOCKSTEP_Out(113) <= \<const0>\;
  LOCKSTEP_Out(114) <= \<const0>\;
  LOCKSTEP_Out(115) <= \<const0>\;
  LOCKSTEP_Out(116) <= \<const0>\;
  LOCKSTEP_Out(117) <= \<const0>\;
  LOCKSTEP_Out(118) <= \<const0>\;
  LOCKSTEP_Out(119) <= \<const0>\;
  LOCKSTEP_Out(120) <= \<const0>\;
  LOCKSTEP_Out(121) <= \<const0>\;
  LOCKSTEP_Out(122) <= \<const0>\;
  LOCKSTEP_Out(123) <= \<const0>\;
  LOCKSTEP_Out(124) <= \<const0>\;
  LOCKSTEP_Out(125) <= \<const0>\;
  LOCKSTEP_Out(126) <= \<const0>\;
  LOCKSTEP_Out(127) <= \<const0>\;
  LOCKSTEP_Out(128) <= \<const0>\;
  LOCKSTEP_Out(129) <= \<const0>\;
  LOCKSTEP_Out(130) <= \<const0>\;
  LOCKSTEP_Out(131) <= \<const0>\;
  LOCKSTEP_Out(132 to 163) <= \^lockstep_out\(132 to 163);
  LOCKSTEP_Out(164) <= \<const0>\;
  LOCKSTEP_Out(165) <= \<const0>\;
  LOCKSTEP_Out(166) <= \<const0>\;
  LOCKSTEP_Out(167) <= \<const0>\;
  LOCKSTEP_Out(168) <= \<const0>\;
  LOCKSTEP_Out(169) <= \<const0>\;
  LOCKSTEP_Out(170) <= \<const0>\;
  LOCKSTEP_Out(171) <= \<const0>\;
  LOCKSTEP_Out(172) <= \<const0>\;
  LOCKSTEP_Out(173) <= \<const0>\;
  LOCKSTEP_Out(174) <= \<const0>\;
  LOCKSTEP_Out(175) <= \<const0>\;
  LOCKSTEP_Out(176) <= \<const0>\;
  LOCKSTEP_Out(177) <= \<const0>\;
  LOCKSTEP_Out(178) <= \<const0>\;
  LOCKSTEP_Out(179) <= \<const0>\;
  LOCKSTEP_Out(180) <= \<const0>\;
  LOCKSTEP_Out(181) <= \<const0>\;
  LOCKSTEP_Out(182) <= \<const0>\;
  LOCKSTEP_Out(183) <= \<const0>\;
  LOCKSTEP_Out(184) <= \<const0>\;
  LOCKSTEP_Out(185) <= \<const0>\;
  LOCKSTEP_Out(186) <= \<const0>\;
  LOCKSTEP_Out(187) <= \<const0>\;
  LOCKSTEP_Out(188) <= \<const0>\;
  LOCKSTEP_Out(189) <= \<const0>\;
  LOCKSTEP_Out(190) <= \<const0>\;
  LOCKSTEP_Out(191) <= \<const0>\;
  LOCKSTEP_Out(192) <= \<const0>\;
  LOCKSTEP_Out(193) <= \<const0>\;
  LOCKSTEP_Out(194) <= \<const0>\;
  LOCKSTEP_Out(195) <= \<const0>\;
  LOCKSTEP_Out(196 to 202) <= \^lockstep_out\(196 to 202);
  LOCKSTEP_Out(203) <= \<const0>\;
  LOCKSTEP_Out(204) <= \<const0>\;
  LOCKSTEP_Out(205) <= \<const0>\;
  LOCKSTEP_Out(206) <= \<const0>\;
  LOCKSTEP_Out(207) <= \<const0>\;
  LOCKSTEP_Out(208) <= \<const0>\;
  LOCKSTEP_Out(209) <= \<const0>\;
  LOCKSTEP_Out(210) <= \<const0>\;
  LOCKSTEP_Out(211) <= \<const0>\;
  LOCKSTEP_Out(212) <= \<const0>\;
  LOCKSTEP_Out(213) <= \<const0>\;
  LOCKSTEP_Out(214) <= \<const0>\;
  LOCKSTEP_Out(215) <= \<const0>\;
  LOCKSTEP_Out(216) <= \<const0>\;
  LOCKSTEP_Out(217) <= \<const0>\;
  LOCKSTEP_Out(218) <= \<const0>\;
  LOCKSTEP_Out(219) <= \<const0>\;
  LOCKSTEP_Out(220) <= \<const0>\;
  LOCKSTEP_Out(221) <= \<const0>\;
  LOCKSTEP_Out(222) <= \<const0>\;
  LOCKSTEP_Out(223) <= \<const0>\;
  LOCKSTEP_Out(224) <= \<const0>\;
  LOCKSTEP_Out(225) <= \<const0>\;
  LOCKSTEP_Out(226) <= \<const0>\;
  LOCKSTEP_Out(227) <= \<const0>\;
  LOCKSTEP_Out(228) <= \<const0>\;
  LOCKSTEP_Out(229) <= \<const0>\;
  LOCKSTEP_Out(230) <= \<const0>\;
  LOCKSTEP_Out(231) <= \<const0>\;
  LOCKSTEP_Out(232) <= \<const0>\;
  LOCKSTEP_Out(233) <= \<const0>\;
  LOCKSTEP_Out(234) <= \<const0>\;
  LOCKSTEP_Out(235) <= \<const0>\;
  LOCKSTEP_Out(236) <= \<const0>\;
  LOCKSTEP_Out(237) <= \<const0>\;
  LOCKSTEP_Out(238) <= \<const0>\;
  LOCKSTEP_Out(239) <= \<const0>\;
  LOCKSTEP_Out(240) <= \<const0>\;
  LOCKSTEP_Out(241) <= \<const0>\;
  LOCKSTEP_Out(242) <= \<const0>\;
  LOCKSTEP_Out(243) <= \<const0>\;
  LOCKSTEP_Out(244) <= \<const0>\;
  LOCKSTEP_Out(245) <= \<const0>\;
  LOCKSTEP_Out(246) <= \<const0>\;
  LOCKSTEP_Out(247) <= \<const0>\;
  LOCKSTEP_Out(248) <= \<const0>\;
  LOCKSTEP_Out(249) <= \<const0>\;
  LOCKSTEP_Out(250) <= \<const0>\;
  LOCKSTEP_Out(251) <= \<const0>\;
  LOCKSTEP_Out(252) <= \<const0>\;
  LOCKSTEP_Out(253) <= \<const0>\;
  LOCKSTEP_Out(254) <= \<const0>\;
  LOCKSTEP_Out(255) <= \<const0>\;
  LOCKSTEP_Out(256) <= \<const0>\;
  LOCKSTEP_Out(257) <= \<const0>\;
  LOCKSTEP_Out(258) <= \<const0>\;
  LOCKSTEP_Out(259) <= \<const0>\;
  LOCKSTEP_Out(260) <= \<const0>\;
  LOCKSTEP_Out(261) <= \<const0>\;
  LOCKSTEP_Out(262) <= \<const0>\;
  LOCKSTEP_Out(263) <= \<const0>\;
  LOCKSTEP_Out(264) <= \<const0>\;
  LOCKSTEP_Out(265) <= \<const0>\;
  LOCKSTEP_Out(266) <= \<const0>\;
  LOCKSTEP_Out(267) <= \<const0>\;
  LOCKSTEP_Out(268) <= \<const0>\;
  LOCKSTEP_Out(269) <= \<const0>\;
  LOCKSTEP_Out(270) <= \<const0>\;
  LOCKSTEP_Out(271) <= \<const0>\;
  LOCKSTEP_Out(272) <= \<const0>\;
  LOCKSTEP_Out(273) <= \<const0>\;
  LOCKSTEP_Out(274) <= \<const0>\;
  LOCKSTEP_Out(275) <= \<const0>\;
  LOCKSTEP_Out(276) <= \<const0>\;
  LOCKSTEP_Out(277) <= \<const0>\;
  LOCKSTEP_Out(278) <= \<const0>\;
  LOCKSTEP_Out(279) <= \<const0>\;
  LOCKSTEP_Out(280) <= \<const0>\;
  LOCKSTEP_Out(281) <= \<const0>\;
  LOCKSTEP_Out(282) <= \<const0>\;
  LOCKSTEP_Out(283) <= \<const0>\;
  LOCKSTEP_Out(284) <= \<const0>\;
  LOCKSTEP_Out(285) <= \<const0>\;
  LOCKSTEP_Out(286) <= \<const0>\;
  LOCKSTEP_Out(287) <= \<const0>\;
  LOCKSTEP_Out(288) <= \<const0>\;
  LOCKSTEP_Out(289) <= \<const0>\;
  LOCKSTEP_Out(290) <= \<const0>\;
  LOCKSTEP_Out(291) <= \<const0>\;
  LOCKSTEP_Out(292) <= \<const0>\;
  LOCKSTEP_Out(293) <= \<const0>\;
  LOCKSTEP_Out(294) <= \<const0>\;
  LOCKSTEP_Out(295) <= \<const0>\;
  LOCKSTEP_Out(296) <= \<const0>\;
  LOCKSTEP_Out(297) <= \<const0>\;
  LOCKSTEP_Out(298) <= \<const0>\;
  LOCKSTEP_Out(299) <= \<const0>\;
  LOCKSTEP_Out(300) <= \<const0>\;
  LOCKSTEP_Out(301) <= \<const0>\;
  LOCKSTEP_Out(302) <= \<const0>\;
  LOCKSTEP_Out(303) <= \<const0>\;
  LOCKSTEP_Out(304) <= \<const0>\;
  LOCKSTEP_Out(305) <= \<const0>\;
  LOCKSTEP_Out(306) <= \<const0>\;
  LOCKSTEP_Out(307) <= \<const0>\;
  LOCKSTEP_Out(308) <= \<const0>\;
  LOCKSTEP_Out(309) <= \<const0>\;
  LOCKSTEP_Out(310) <= \<const0>\;
  LOCKSTEP_Out(311) <= \<const0>\;
  LOCKSTEP_Out(312) <= \<const0>\;
  LOCKSTEP_Out(313) <= \<const0>\;
  LOCKSTEP_Out(314) <= \<const0>\;
  LOCKSTEP_Out(315) <= \<const0>\;
  LOCKSTEP_Out(316) <= \<const0>\;
  LOCKSTEP_Out(317) <= \<const0>\;
  LOCKSTEP_Out(318) <= \<const0>\;
  LOCKSTEP_Out(319) <= \<const0>\;
  LOCKSTEP_Out(320) <= \<const0>\;
  LOCKSTEP_Out(321) <= \<const0>\;
  LOCKSTEP_Out(322) <= \<const0>\;
  LOCKSTEP_Out(323) <= \<const0>\;
  LOCKSTEP_Out(324) <= \<const0>\;
  LOCKSTEP_Out(325) <= \<const0>\;
  LOCKSTEP_Out(326) <= \<const0>\;
  LOCKSTEP_Out(327) <= \<const0>\;
  LOCKSTEP_Out(328) <= \<const0>\;
  LOCKSTEP_Out(329) <= \<const0>\;
  LOCKSTEP_Out(330) <= \<const0>\;
  LOCKSTEP_Out(331) <= \<const0>\;
  LOCKSTEP_Out(332) <= \<const0>\;
  LOCKSTEP_Out(333) <= \<const0>\;
  LOCKSTEP_Out(334) <= \<const0>\;
  LOCKSTEP_Out(335) <= \<const0>\;
  LOCKSTEP_Out(336) <= \<const0>\;
  LOCKSTEP_Out(337) <= \<const0>\;
  LOCKSTEP_Out(338) <= \<const0>\;
  LOCKSTEP_Out(339) <= \<const0>\;
  LOCKSTEP_Out(340) <= \<const0>\;
  LOCKSTEP_Out(341) <= \<const0>\;
  LOCKSTEP_Out(342) <= \<const0>\;
  LOCKSTEP_Out(343) <= \<const0>\;
  LOCKSTEP_Out(344) <= \<const0>\;
  LOCKSTEP_Out(345) <= \<const0>\;
  LOCKSTEP_Out(346) <= \<const0>\;
  LOCKSTEP_Out(347) <= \<const0>\;
  LOCKSTEP_Out(348) <= \<const0>\;
  LOCKSTEP_Out(349) <= \<const0>\;
  LOCKSTEP_Out(350) <= \<const0>\;
  LOCKSTEP_Out(351) <= \<const0>\;
  LOCKSTEP_Out(352) <= \<const0>\;
  LOCKSTEP_Out(353) <= \<const0>\;
  LOCKSTEP_Out(354) <= \<const0>\;
  LOCKSTEP_Out(355) <= \<const0>\;
  LOCKSTEP_Out(356) <= \<const0>\;
  LOCKSTEP_Out(357) <= \<const0>\;
  LOCKSTEP_Out(358) <= \<const0>\;
  LOCKSTEP_Out(359) <= \<const0>\;
  LOCKSTEP_Out(360) <= \<const0>\;
  LOCKSTEP_Out(361) <= \<const0>\;
  LOCKSTEP_Out(362) <= \<const0>\;
  LOCKSTEP_Out(363) <= \<const0>\;
  LOCKSTEP_Out(364) <= \<const0>\;
  LOCKSTEP_Out(365) <= \<const0>\;
  LOCKSTEP_Out(366) <= \<const0>\;
  LOCKSTEP_Out(367) <= \<const0>\;
  LOCKSTEP_Out(368) <= \<const0>\;
  LOCKSTEP_Out(369) <= \<const0>\;
  LOCKSTEP_Out(370) <= \<const0>\;
  LOCKSTEP_Out(371) <= \<const0>\;
  LOCKSTEP_Out(372) <= \<const0>\;
  LOCKSTEP_Out(373) <= \<const0>\;
  LOCKSTEP_Out(374) <= \<const0>\;
  LOCKSTEP_Out(375) <= \<const0>\;
  LOCKSTEP_Out(376) <= \<const0>\;
  LOCKSTEP_Out(377) <= \<const0>\;
  LOCKSTEP_Out(378) <= \<const0>\;
  LOCKSTEP_Out(379) <= \<const0>\;
  LOCKSTEP_Out(380) <= \<const0>\;
  LOCKSTEP_Out(381) <= \<const0>\;
  LOCKSTEP_Out(382) <= \<const0>\;
  LOCKSTEP_Out(383) <= \<const0>\;
  LOCKSTEP_Out(384) <= \<const0>\;
  LOCKSTEP_Out(385) <= \<const0>\;
  LOCKSTEP_Out(386) <= \<const0>\;
  LOCKSTEP_Out(387) <= \<const0>\;
  LOCKSTEP_Out(388) <= \<const0>\;
  LOCKSTEP_Out(389) <= \<const0>\;
  LOCKSTEP_Out(390) <= \<const0>\;
  LOCKSTEP_Out(391) <= \<const0>\;
  LOCKSTEP_Out(392) <= \<const0>\;
  LOCKSTEP_Out(393) <= \<const0>\;
  LOCKSTEP_Out(394) <= \<const0>\;
  LOCKSTEP_Out(395) <= \<const0>\;
  LOCKSTEP_Out(396) <= \<const0>\;
  LOCKSTEP_Out(397) <= \<const0>\;
  LOCKSTEP_Out(398) <= \<const0>\;
  LOCKSTEP_Out(399) <= \<const0>\;
  LOCKSTEP_Out(400) <= \<const0>\;
  LOCKSTEP_Out(401) <= \<const0>\;
  LOCKSTEP_Out(402) <= \<const0>\;
  LOCKSTEP_Out(403) <= \<const0>\;
  LOCKSTEP_Out(404) <= \<const0>\;
  LOCKSTEP_Out(405) <= \<const0>\;
  LOCKSTEP_Out(406) <= \<const0>\;
  LOCKSTEP_Out(407) <= \<const0>\;
  LOCKSTEP_Out(408) <= \<const0>\;
  LOCKSTEP_Out(409) <= \<const0>\;
  LOCKSTEP_Out(410) <= \<const0>\;
  LOCKSTEP_Out(411) <= \<const0>\;
  LOCKSTEP_Out(412) <= \<const0>\;
  LOCKSTEP_Out(413) <= \<const0>\;
  LOCKSTEP_Out(414) <= \<const0>\;
  LOCKSTEP_Out(415) <= \<const0>\;
  LOCKSTEP_Out(416) <= \<const0>\;
  LOCKSTEP_Out(417) <= \<const0>\;
  LOCKSTEP_Out(418) <= \<const0>\;
  LOCKSTEP_Out(419) <= \<const0>\;
  LOCKSTEP_Out(420) <= \<const0>\;
  LOCKSTEP_Out(421) <= \<const0>\;
  LOCKSTEP_Out(422) <= \<const0>\;
  LOCKSTEP_Out(423) <= \<const0>\;
  LOCKSTEP_Out(424) <= \<const0>\;
  LOCKSTEP_Out(425) <= \<const0>\;
  LOCKSTEP_Out(426) <= \<const0>\;
  LOCKSTEP_Out(427) <= \<const0>\;
  LOCKSTEP_Out(428) <= \<const0>\;
  LOCKSTEP_Out(429) <= \<const0>\;
  LOCKSTEP_Out(430) <= \<const0>\;
  LOCKSTEP_Out(431) <= \<const0>\;
  LOCKSTEP_Out(432) <= \<const0>\;
  LOCKSTEP_Out(433) <= \<const0>\;
  LOCKSTEP_Out(434) <= \<const0>\;
  LOCKSTEP_Out(435) <= \<const0>\;
  LOCKSTEP_Out(436) <= \<const0>\;
  LOCKSTEP_Out(437) <= \<const0>\;
  LOCKSTEP_Out(438) <= \<const0>\;
  LOCKSTEP_Out(439) <= \<const0>\;
  LOCKSTEP_Out(440) <= \<const0>\;
  LOCKSTEP_Out(441) <= \<const0>\;
  LOCKSTEP_Out(442) <= \<const0>\;
  LOCKSTEP_Out(443) <= \<const0>\;
  LOCKSTEP_Out(444) <= \<const0>\;
  LOCKSTEP_Out(445) <= \<const0>\;
  LOCKSTEP_Out(446) <= \<const0>\;
  LOCKSTEP_Out(447) <= \<const0>\;
  LOCKSTEP_Out(448) <= \<const0>\;
  LOCKSTEP_Out(449) <= \<const0>\;
  LOCKSTEP_Out(450) <= \<const0>\;
  LOCKSTEP_Out(451) <= \<const0>\;
  LOCKSTEP_Out(452) <= \<const0>\;
  LOCKSTEP_Out(453) <= \<const0>\;
  LOCKSTEP_Out(454) <= \<const0>\;
  LOCKSTEP_Out(455) <= \<const0>\;
  LOCKSTEP_Out(456) <= \<const0>\;
  LOCKSTEP_Out(457) <= \<const0>\;
  LOCKSTEP_Out(458) <= \<const0>\;
  LOCKSTEP_Out(459) <= \<const0>\;
  LOCKSTEP_Out(460) <= \<const0>\;
  LOCKSTEP_Out(461) <= \<const0>\;
  LOCKSTEP_Out(462) <= \<const0>\;
  LOCKSTEP_Out(463) <= \<const0>\;
  LOCKSTEP_Out(464) <= \<const0>\;
  LOCKSTEP_Out(465) <= \<const0>\;
  LOCKSTEP_Out(466 to 497) <= \^lockstep_out\(632 to 663);
  LOCKSTEP_Out(498) <= \<const0>\;
  LOCKSTEP_Out(499) <= \<const0>\;
  LOCKSTEP_Out(500) <= \<const0>\;
  LOCKSTEP_Out(501) <= \<const0>\;
  LOCKSTEP_Out(502) <= \<const0>\;
  LOCKSTEP_Out(503) <= \<const0>\;
  LOCKSTEP_Out(504) <= \<const0>\;
  LOCKSTEP_Out(505) <= \<const0>\;
  LOCKSTEP_Out(506) <= \<const0>\;
  LOCKSTEP_Out(507) <= \<const0>\;
  LOCKSTEP_Out(508) <= \<const0>\;
  LOCKSTEP_Out(509) <= \<const0>\;
  LOCKSTEP_Out(510) <= \<const0>\;
  LOCKSTEP_Out(511) <= \<const0>\;
  LOCKSTEP_Out(512) <= \<const0>\;
  LOCKSTEP_Out(513) <= \<const0>\;
  LOCKSTEP_Out(514) <= \<const0>\;
  LOCKSTEP_Out(515) <= \<const0>\;
  LOCKSTEP_Out(516) <= \<const0>\;
  LOCKSTEP_Out(517) <= \<const0>\;
  LOCKSTEP_Out(518) <= \<const0>\;
  LOCKSTEP_Out(519) <= \<const0>\;
  LOCKSTEP_Out(520) <= \<const0>\;
  LOCKSTEP_Out(521) <= \<const0>\;
  LOCKSTEP_Out(522) <= \<const0>\;
  LOCKSTEP_Out(523) <= \<const0>\;
  LOCKSTEP_Out(524) <= \<const0>\;
  LOCKSTEP_Out(525) <= \<const0>\;
  LOCKSTEP_Out(526) <= \<const0>\;
  LOCKSTEP_Out(527) <= \<const0>\;
  LOCKSTEP_Out(528) <= \<const0>\;
  LOCKSTEP_Out(529) <= \<const0>\;
  LOCKSTEP_Out(530) <= \<const0>\;
  LOCKSTEP_Out(531) <= \<const0>\;
  LOCKSTEP_Out(532) <= \<const0>\;
  LOCKSTEP_Out(533) <= \<const0>\;
  LOCKSTEP_Out(534) <= \<const0>\;
  LOCKSTEP_Out(535) <= \<const0>\;
  LOCKSTEP_Out(536) <= \<const0>\;
  LOCKSTEP_Out(537) <= \<const0>\;
  LOCKSTEP_Out(538) <= \<const0>\;
  LOCKSTEP_Out(539) <= \^lockstep_out\(542);
  LOCKSTEP_Out(540) <= \<const0>\;
  LOCKSTEP_Out(541) <= \<const0>\;
  LOCKSTEP_Out(542) <= \^lockstep_out\(542);
  LOCKSTEP_Out(543) <= \<const0>\;
  LOCKSTEP_Out(544) <= \<const0>\;
  LOCKSTEP_Out(545) <= \<const0>\;
  LOCKSTEP_Out(546) <= \^lockstep_out\(542);
  LOCKSTEP_Out(547) <= \^lockstep_out\(542);
  LOCKSTEP_Out(548) <= \<const0>\;
  LOCKSTEP_Out(549) <= \<const0>\;
  LOCKSTEP_Out(550) <= \<const0>\;
  LOCKSTEP_Out(551) <= \^lockstep_out\(542);
  LOCKSTEP_Out(552) <= \<const0>\;
  LOCKSTEP_Out(553) <= \<const0>\;
  LOCKSTEP_Out(554) <= \<const0>\;
  LOCKSTEP_Out(555 to 587) <= \^lockstep_out\(555 to 587);
  LOCKSTEP_Out(588) <= \<const0>\;
  LOCKSTEP_Out(589) <= \<const0>\;
  LOCKSTEP_Out(590) <= \<const0>\;
  LOCKSTEP_Out(591) <= \<const0>\;
  LOCKSTEP_Out(592) <= \<const0>\;
  LOCKSTEP_Out(593) <= \<const0>\;
  LOCKSTEP_Out(594) <= \<const0>\;
  LOCKSTEP_Out(595) <= \<const0>\;
  LOCKSTEP_Out(596) <= \<const0>\;
  LOCKSTEP_Out(597) <= \<const0>\;
  LOCKSTEP_Out(598) <= \<const0>\;
  LOCKSTEP_Out(599) <= \<const0>\;
  LOCKSTEP_Out(600) <= \<const0>\;
  LOCKSTEP_Out(601) <= \<const0>\;
  LOCKSTEP_Out(602) <= \<const0>\;
  LOCKSTEP_Out(603) <= \<const0>\;
  LOCKSTEP_Out(604) <= \<const0>\;
  LOCKSTEP_Out(605) <= \<const0>\;
  LOCKSTEP_Out(606) <= \<const0>\;
  LOCKSTEP_Out(607) <= \<const0>\;
  LOCKSTEP_Out(608) <= \<const0>\;
  LOCKSTEP_Out(609) <= \<const0>\;
  LOCKSTEP_Out(610) <= \<const0>\;
  LOCKSTEP_Out(611) <= \<const0>\;
  LOCKSTEP_Out(612) <= \<const0>\;
  LOCKSTEP_Out(613) <= \<const0>\;
  LOCKSTEP_Out(614) <= \<const0>\;
  LOCKSTEP_Out(615) <= \<const0>\;
  LOCKSTEP_Out(616) <= \<const0>\;
  LOCKSTEP_Out(617) <= \<const0>\;
  LOCKSTEP_Out(618) <= \<const0>\;
  LOCKSTEP_Out(619) <= \<const0>\;
  LOCKSTEP_Out(620 to 623) <= \^lockstep_out\(620 to 623);
  LOCKSTEP_Out(624) <= \<const0>\;
  LOCKSTEP_Out(625) <= \<const0>\;
  LOCKSTEP_Out(626) <= \<const0>\;
  LOCKSTEP_Out(627) <= \<const0>\;
  LOCKSTEP_Out(628) <= \^lockstep_out\(542);
  LOCKSTEP_Out(629) <= \^lockstep_out\(629);
  LOCKSTEP_Out(630) <= \^lockstep_out\(542);
  LOCKSTEP_Out(631) <= \<const0>\;
  LOCKSTEP_Out(632 to 663) <= \^lockstep_out\(632 to 663);
  LOCKSTEP_Out(664) <= \<const0>\;
  LOCKSTEP_Out(665) <= \<const0>\;
  LOCKSTEP_Out(666) <= \<const0>\;
  LOCKSTEP_Out(667) <= \<const0>\;
  LOCKSTEP_Out(668) <= \<const0>\;
  LOCKSTEP_Out(669) <= \<const0>\;
  LOCKSTEP_Out(670) <= \<const0>\;
  LOCKSTEP_Out(671) <= \<const0>\;
  LOCKSTEP_Out(672) <= \<const0>\;
  LOCKSTEP_Out(673) <= \<const0>\;
  LOCKSTEP_Out(674) <= \<const0>\;
  LOCKSTEP_Out(675) <= \<const0>\;
  LOCKSTEP_Out(676) <= \<const0>\;
  LOCKSTEP_Out(677) <= \<const0>\;
  LOCKSTEP_Out(678) <= \<const0>\;
  LOCKSTEP_Out(679) <= \<const0>\;
  LOCKSTEP_Out(680) <= \<const0>\;
  LOCKSTEP_Out(681) <= \<const0>\;
  LOCKSTEP_Out(682) <= \<const0>\;
  LOCKSTEP_Out(683) <= \<const0>\;
  LOCKSTEP_Out(684) <= \<const0>\;
  LOCKSTEP_Out(685) <= \<const0>\;
  LOCKSTEP_Out(686) <= \<const0>\;
  LOCKSTEP_Out(687) <= \<const0>\;
  LOCKSTEP_Out(688) <= \<const0>\;
  LOCKSTEP_Out(689) <= \<const0>\;
  LOCKSTEP_Out(690) <= \<const0>\;
  LOCKSTEP_Out(691) <= \<const0>\;
  LOCKSTEP_Out(692) <= \<const0>\;
  LOCKSTEP_Out(693) <= \<const0>\;
  LOCKSTEP_Out(694) <= \<const0>\;
  LOCKSTEP_Out(695) <= \<const0>\;
  LOCKSTEP_Out(696) <= \<const0>\;
  LOCKSTEP_Out(697) <= \<const0>\;
  LOCKSTEP_Out(698) <= \<const0>\;
  LOCKSTEP_Out(699) <= \<const0>\;
  LOCKSTEP_Out(700) <= \<const0>\;
  LOCKSTEP_Out(701) <= \<const0>\;
  LOCKSTEP_Out(702) <= \<const0>\;
  LOCKSTEP_Out(703) <= \<const0>\;
  LOCKSTEP_Out(704) <= \<const0>\;
  LOCKSTEP_Out(705) <= \^lockstep_out\(542);
  LOCKSTEP_Out(706) <= \<const0>\;
  LOCKSTEP_Out(707) <= \<const0>\;
  LOCKSTEP_Out(708) <= \^lockstep_out\(542);
  LOCKSTEP_Out(709) <= \<const0>\;
  LOCKSTEP_Out(710) <= \<const0>\;
  LOCKSTEP_Out(711) <= \<const0>\;
  LOCKSTEP_Out(712) <= \^lockstep_out\(542);
  LOCKSTEP_Out(713) <= \^lockstep_out\(542);
  LOCKSTEP_Out(714) <= \<const0>\;
  LOCKSTEP_Out(715) <= \<const0>\;
  LOCKSTEP_Out(716) <= \<const0>\;
  LOCKSTEP_Out(717) <= \^lockstep_out\(542);
  LOCKSTEP_Out(718) <= \<const0>\;
  LOCKSTEP_Out(719) <= \<const0>\;
  LOCKSTEP_Out(720) <= \<const0>\;
  LOCKSTEP_Out(721) <= \^lockstep_out\(721);
  LOCKSTEP_Out(722) <= \^lockstep_out\(542);
  LOCKSTEP_Out(723) <= \<const0>\;
  LOCKSTEP_Out(724) <= \<const0>\;
  LOCKSTEP_Out(725) <= \<const0>\;
  LOCKSTEP_Out(726) <= \<const0>\;
  LOCKSTEP_Out(727) <= \<const0>\;
  LOCKSTEP_Out(728) <= \<const0>\;
  LOCKSTEP_Out(729) <= \<const0>\;
  LOCKSTEP_Out(730) <= \<const0>\;
  LOCKSTEP_Out(731) <= \<const0>\;
  LOCKSTEP_Out(732) <= \<const0>\;
  LOCKSTEP_Out(733) <= \<const0>\;
  LOCKSTEP_Out(734) <= \<const0>\;
  LOCKSTEP_Out(735) <= \<const0>\;
  LOCKSTEP_Out(736) <= \<const0>\;
  LOCKSTEP_Out(737) <= \<const0>\;
  LOCKSTEP_Out(738) <= \<const0>\;
  LOCKSTEP_Out(739) <= \<const0>\;
  LOCKSTEP_Out(740) <= \<const0>\;
  LOCKSTEP_Out(741) <= \<const0>\;
  LOCKSTEP_Out(742) <= \<const0>\;
  LOCKSTEP_Out(743) <= \<const0>\;
  LOCKSTEP_Out(744) <= \<const0>\;
  LOCKSTEP_Out(745) <= \<const0>\;
  LOCKSTEP_Out(746) <= \<const0>\;
  LOCKSTEP_Out(747) <= \<const0>\;
  LOCKSTEP_Out(748) <= \<const0>\;
  LOCKSTEP_Out(749) <= \<const0>\;
  LOCKSTEP_Out(750) <= \<const0>\;
  LOCKSTEP_Out(751) <= \<const0>\;
  LOCKSTEP_Out(752) <= \<const0>\;
  LOCKSTEP_Out(753) <= \<const0>\;
  LOCKSTEP_Out(754) <= \<const0>\;
  LOCKSTEP_Out(755) <= \<const0>\;
  LOCKSTEP_Out(756) <= \<const0>\;
  LOCKSTEP_Out(757) <= \<const0>\;
  LOCKSTEP_Out(758) <= \<const0>\;
  LOCKSTEP_Out(759) <= \<const0>\;
  LOCKSTEP_Out(760) <= \<const0>\;
  LOCKSTEP_Out(761) <= \<const0>\;
  LOCKSTEP_Out(762) <= \<const0>\;
  LOCKSTEP_Out(763) <= \<const0>\;
  LOCKSTEP_Out(764) <= \<const0>\;
  LOCKSTEP_Out(765) <= \<const0>\;
  LOCKSTEP_Out(766) <= \<const0>\;
  LOCKSTEP_Out(767) <= \<const0>\;
  LOCKSTEP_Out(768) <= \<const0>\;
  LOCKSTEP_Out(769) <= \<const0>\;
  LOCKSTEP_Out(770) <= \<const0>\;
  LOCKSTEP_Out(771) <= \<const0>\;
  LOCKSTEP_Out(772) <= \<const0>\;
  LOCKSTEP_Out(773) <= \<const0>\;
  LOCKSTEP_Out(774) <= \<const0>\;
  LOCKSTEP_Out(775) <= \<const0>\;
  LOCKSTEP_Out(776) <= \<const0>\;
  LOCKSTEP_Out(777) <= \<const0>\;
  LOCKSTEP_Out(778) <= \<const0>\;
  LOCKSTEP_Out(779) <= \<const0>\;
  LOCKSTEP_Out(780) <= \<const0>\;
  LOCKSTEP_Out(781) <= \<const0>\;
  LOCKSTEP_Out(782) <= \<const0>\;
  LOCKSTEP_Out(783) <= \<const0>\;
  LOCKSTEP_Out(784) <= \<const0>\;
  LOCKSTEP_Out(785) <= \<const0>\;
  LOCKSTEP_Out(786) <= \<const0>\;
  LOCKSTEP_Out(787) <= \<const0>\;
  LOCKSTEP_Out(788) <= \<const0>\;
  LOCKSTEP_Out(789) <= \<const0>\;
  LOCKSTEP_Out(790) <= \<const0>\;
  LOCKSTEP_Out(791) <= \<const0>\;
  LOCKSTEP_Out(792) <= \<const0>\;
  LOCKSTEP_Out(793) <= \<const0>\;
  LOCKSTEP_Out(794) <= \<const0>\;
  LOCKSTEP_Out(795) <= \<const0>\;
  LOCKSTEP_Out(796) <= \<const0>\;
  LOCKSTEP_Out(797) <= \<const0>\;
  LOCKSTEP_Out(798) <= \<const0>\;
  LOCKSTEP_Out(799) <= \<const0>\;
  LOCKSTEP_Out(800) <= \<const0>\;
  LOCKSTEP_Out(801) <= \<const0>\;
  LOCKSTEP_Out(802) <= \<const0>\;
  LOCKSTEP_Out(803) <= \<const0>\;
  LOCKSTEP_Out(804) <= \<const0>\;
  LOCKSTEP_Out(805) <= \<const0>\;
  LOCKSTEP_Out(806) <= \<const0>\;
  LOCKSTEP_Out(807) <= \<const0>\;
  LOCKSTEP_Out(808) <= \<const0>\;
  LOCKSTEP_Out(809) <= \<const0>\;
  LOCKSTEP_Out(810) <= \<const0>\;
  LOCKSTEP_Out(811) <= \<const0>\;
  LOCKSTEP_Out(812) <= \<const0>\;
  LOCKSTEP_Out(813) <= \<const0>\;
  LOCKSTEP_Out(814) <= \<const0>\;
  LOCKSTEP_Out(815) <= \<const0>\;
  LOCKSTEP_Out(816) <= \<const0>\;
  LOCKSTEP_Out(817) <= \<const0>\;
  LOCKSTEP_Out(818) <= \<const0>\;
  LOCKSTEP_Out(819) <= \<const0>\;
  LOCKSTEP_Out(820) <= \<const0>\;
  LOCKSTEP_Out(821) <= \<const0>\;
  LOCKSTEP_Out(822) <= \<const0>\;
  LOCKSTEP_Out(823) <= \<const0>\;
  LOCKSTEP_Out(824) <= \<const0>\;
  LOCKSTEP_Out(825) <= \<const0>\;
  LOCKSTEP_Out(826) <= \<const0>\;
  LOCKSTEP_Out(827) <= \<const0>\;
  LOCKSTEP_Out(828) <= \<const0>\;
  LOCKSTEP_Out(829) <= \<const0>\;
  LOCKSTEP_Out(830) <= \<const0>\;
  LOCKSTEP_Out(831) <= \<const0>\;
  LOCKSTEP_Out(832) <= \<const0>\;
  LOCKSTEP_Out(833) <= \<const0>\;
  LOCKSTEP_Out(834) <= \<const0>\;
  LOCKSTEP_Out(835) <= \<const0>\;
  LOCKSTEP_Out(836) <= \<const0>\;
  LOCKSTEP_Out(837) <= \<const0>\;
  LOCKSTEP_Out(838) <= \<const0>\;
  LOCKSTEP_Out(839) <= \<const0>\;
  LOCKSTEP_Out(840) <= \<const0>\;
  LOCKSTEP_Out(841) <= \<const0>\;
  LOCKSTEP_Out(842) <= \<const0>\;
  LOCKSTEP_Out(843) <= \<const0>\;
  LOCKSTEP_Out(844) <= \<const0>\;
  LOCKSTEP_Out(845) <= \<const0>\;
  LOCKSTEP_Out(846) <= \<const0>\;
  LOCKSTEP_Out(847) <= \<const0>\;
  LOCKSTEP_Out(848) <= \<const0>\;
  LOCKSTEP_Out(849) <= \<const0>\;
  LOCKSTEP_Out(850) <= \<const0>\;
  LOCKSTEP_Out(851) <= \<const0>\;
  LOCKSTEP_Out(852) <= \<const0>\;
  LOCKSTEP_Out(853) <= \<const0>\;
  LOCKSTEP_Out(854) <= \<const0>\;
  LOCKSTEP_Out(855) <= \<const0>\;
  LOCKSTEP_Out(856) <= \<const0>\;
  LOCKSTEP_Out(857) <= \<const0>\;
  LOCKSTEP_Out(858) <= \<const0>\;
  LOCKSTEP_Out(859) <= \<const0>\;
  LOCKSTEP_Out(860) <= \<const0>\;
  LOCKSTEP_Out(861) <= \<const0>\;
  LOCKSTEP_Out(862) <= \<const0>\;
  LOCKSTEP_Out(863) <= \<const0>\;
  LOCKSTEP_Out(864) <= \<const0>\;
  LOCKSTEP_Out(865) <= \<const0>\;
  LOCKSTEP_Out(866) <= \<const0>\;
  LOCKSTEP_Out(867) <= \<const0>\;
  LOCKSTEP_Out(868) <= \<const0>\;
  LOCKSTEP_Out(869) <= \<const0>\;
  LOCKSTEP_Out(870) <= \<const0>\;
  LOCKSTEP_Out(871) <= \<const0>\;
  LOCKSTEP_Out(872) <= \<const0>\;
  LOCKSTEP_Out(873) <= \<const0>\;
  LOCKSTEP_Out(874) <= \<const0>\;
  LOCKSTEP_Out(875) <= \<const0>\;
  LOCKSTEP_Out(876) <= \<const0>\;
  LOCKSTEP_Out(877) <= \<const0>\;
  LOCKSTEP_Out(878) <= \<const0>\;
  LOCKSTEP_Out(879) <= \<const0>\;
  LOCKSTEP_Out(880) <= \<const0>\;
  LOCKSTEP_Out(881) <= \<const0>\;
  LOCKSTEP_Out(882) <= \<const0>\;
  LOCKSTEP_Out(883) <= \<const0>\;
  LOCKSTEP_Out(884) <= \<const0>\;
  LOCKSTEP_Out(885) <= \<const0>\;
  LOCKSTEP_Out(886) <= \<const0>\;
  LOCKSTEP_Out(887) <= \<const0>\;
  LOCKSTEP_Out(888) <= \<const0>\;
  LOCKSTEP_Out(889) <= \<const0>\;
  LOCKSTEP_Out(890) <= \<const0>\;
  LOCKSTEP_Out(891) <= \<const0>\;
  LOCKSTEP_Out(892) <= \<const0>\;
  LOCKSTEP_Out(893) <= \<const0>\;
  LOCKSTEP_Out(894) <= \<const0>\;
  LOCKSTEP_Out(895) <= \<const0>\;
  LOCKSTEP_Out(896) <= \<const0>\;
  LOCKSTEP_Out(897) <= \<const0>\;
  LOCKSTEP_Out(898) <= \<const0>\;
  LOCKSTEP_Out(899) <= \<const0>\;
  LOCKSTEP_Out(900) <= \<const0>\;
  LOCKSTEP_Out(901) <= \<const0>\;
  LOCKSTEP_Out(902) <= \<const0>\;
  LOCKSTEP_Out(903) <= \<const0>\;
  LOCKSTEP_Out(904) <= \<const0>\;
  LOCKSTEP_Out(905) <= \<const0>\;
  LOCKSTEP_Out(906) <= \<const0>\;
  LOCKSTEP_Out(907) <= \<const0>\;
  LOCKSTEP_Out(908) <= \<const0>\;
  LOCKSTEP_Out(909) <= \<const0>\;
  LOCKSTEP_Out(910) <= \<const0>\;
  LOCKSTEP_Out(911) <= \<const0>\;
  LOCKSTEP_Out(912) <= \<const0>\;
  LOCKSTEP_Out(913) <= \<const0>\;
  LOCKSTEP_Out(914) <= \<const0>\;
  LOCKSTEP_Out(915) <= \<const0>\;
  LOCKSTEP_Out(916) <= \<const0>\;
  LOCKSTEP_Out(917) <= \<const0>\;
  LOCKSTEP_Out(918) <= \<const0>\;
  LOCKSTEP_Out(919) <= \<const0>\;
  LOCKSTEP_Out(920) <= \<const0>\;
  LOCKSTEP_Out(921) <= \<const0>\;
  LOCKSTEP_Out(922) <= \<const0>\;
  LOCKSTEP_Out(923) <= \<const0>\;
  LOCKSTEP_Out(924) <= \<const0>\;
  LOCKSTEP_Out(925) <= \<const0>\;
  LOCKSTEP_Out(926) <= \<const0>\;
  LOCKSTEP_Out(927) <= \<const0>\;
  LOCKSTEP_Out(928) <= \<const0>\;
  LOCKSTEP_Out(929) <= \<const0>\;
  LOCKSTEP_Out(930) <= \<const0>\;
  LOCKSTEP_Out(931) <= \<const0>\;
  LOCKSTEP_Out(932) <= \<const0>\;
  LOCKSTEP_Out(933) <= \<const0>\;
  LOCKSTEP_Out(934) <= \<const0>\;
  LOCKSTEP_Out(935) <= \<const0>\;
  LOCKSTEP_Out(936) <= \<const0>\;
  LOCKSTEP_Out(937) <= \<const0>\;
  LOCKSTEP_Out(938) <= \<const0>\;
  LOCKSTEP_Out(939) <= \<const0>\;
  LOCKSTEP_Out(940) <= \<const0>\;
  LOCKSTEP_Out(941) <= \<const0>\;
  LOCKSTEP_Out(942) <= \<const0>\;
  LOCKSTEP_Out(943) <= \<const0>\;
  LOCKSTEP_Out(944) <= \<const0>\;
  LOCKSTEP_Out(945) <= \<const0>\;
  LOCKSTEP_Out(946) <= \<const0>\;
  LOCKSTEP_Out(947) <= \<const0>\;
  LOCKSTEP_Out(948) <= \<const0>\;
  LOCKSTEP_Out(949) <= \<const0>\;
  LOCKSTEP_Out(950) <= \<const0>\;
  LOCKSTEP_Out(951) <= \<const0>\;
  LOCKSTEP_Out(952) <= \<const0>\;
  LOCKSTEP_Out(953) <= \<const0>\;
  LOCKSTEP_Out(954) <= \<const0>\;
  LOCKSTEP_Out(955) <= \<const0>\;
  LOCKSTEP_Out(956) <= \<const0>\;
  LOCKSTEP_Out(957) <= \<const0>\;
  LOCKSTEP_Out(958) <= \<const0>\;
  LOCKSTEP_Out(959) <= \<const0>\;
  LOCKSTEP_Out(960) <= \<const0>\;
  LOCKSTEP_Out(961) <= \<const0>\;
  LOCKSTEP_Out(962) <= \<const0>\;
  LOCKSTEP_Out(963) <= \<const0>\;
  LOCKSTEP_Out(964) <= \<const0>\;
  LOCKSTEP_Out(965) <= \<const0>\;
  LOCKSTEP_Out(966) <= \<const0>\;
  LOCKSTEP_Out(967) <= \<const0>\;
  LOCKSTEP_Out(968) <= \<const0>\;
  LOCKSTEP_Out(969) <= \<const0>\;
  LOCKSTEP_Out(970) <= \<const0>\;
  LOCKSTEP_Out(971) <= \<const0>\;
  LOCKSTEP_Out(972) <= \<const0>\;
  LOCKSTEP_Out(973) <= \<const0>\;
  LOCKSTEP_Out(974) <= \<const0>\;
  LOCKSTEP_Out(975) <= \<const0>\;
  LOCKSTEP_Out(976) <= \<const0>\;
  LOCKSTEP_Out(977) <= \<const0>\;
  LOCKSTEP_Out(978) <= \<const0>\;
  LOCKSTEP_Out(979) <= \<const0>\;
  LOCKSTEP_Out(980) <= \<const0>\;
  LOCKSTEP_Out(981) <= \<const0>\;
  LOCKSTEP_Out(982) <= \<const0>\;
  LOCKSTEP_Out(983) <= \<const0>\;
  LOCKSTEP_Out(984) <= \<const0>\;
  LOCKSTEP_Out(985) <= \<const0>\;
  LOCKSTEP_Out(986) <= \<const0>\;
  LOCKSTEP_Out(987) <= \<const0>\;
  LOCKSTEP_Out(988) <= \<const0>\;
  LOCKSTEP_Out(989) <= \<const0>\;
  LOCKSTEP_Out(990) <= \<const0>\;
  LOCKSTEP_Out(991) <= \<const0>\;
  LOCKSTEP_Out(992) <= \<const0>\;
  LOCKSTEP_Out(993) <= \<const0>\;
  LOCKSTEP_Out(994) <= \<const0>\;
  LOCKSTEP_Out(995) <= \<const0>\;
  LOCKSTEP_Out(996) <= \<const0>\;
  LOCKSTEP_Out(997) <= \<const0>\;
  LOCKSTEP_Out(998) <= \<const0>\;
  LOCKSTEP_Out(999) <= \<const0>\;
  LOCKSTEP_Out(1000) <= \<const0>\;
  LOCKSTEP_Out(1001) <= \<const0>\;
  LOCKSTEP_Out(1002) <= \<const0>\;
  LOCKSTEP_Out(1003) <= \<const0>\;
  LOCKSTEP_Out(1004) <= \<const0>\;
  LOCKSTEP_Out(1005) <= \<const0>\;
  LOCKSTEP_Out(1006) <= \<const0>\;
  LOCKSTEP_Out(1007) <= \<const0>\;
  LOCKSTEP_Out(1008) <= \<const0>\;
  LOCKSTEP_Out(1009) <= \<const0>\;
  LOCKSTEP_Out(1010) <= \<const0>\;
  LOCKSTEP_Out(1011) <= \<const0>\;
  LOCKSTEP_Out(1012) <= \<const0>\;
  LOCKSTEP_Out(1013) <= \<const0>\;
  LOCKSTEP_Out(1014) <= \<const0>\;
  LOCKSTEP_Out(1015) <= \<const0>\;
  LOCKSTEP_Out(1016) <= \<const0>\;
  LOCKSTEP_Out(1017) <= \<const0>\;
  LOCKSTEP_Out(1018) <= \<const0>\;
  LOCKSTEP_Out(1019) <= \<const0>\;
  LOCKSTEP_Out(1020) <= \<const0>\;
  LOCKSTEP_Out(1021) <= \<const0>\;
  LOCKSTEP_Out(1022) <= \<const0>\;
  LOCKSTEP_Out(1023) <= \<const0>\;
  LOCKSTEP_Out(1024) <= \<const0>\;
  LOCKSTEP_Out(1025) <= \<const0>\;
  LOCKSTEP_Out(1026) <= \<const0>\;
  LOCKSTEP_Out(1027) <= \<const0>\;
  LOCKSTEP_Out(1028) <= \<const0>\;
  LOCKSTEP_Out(1029) <= \<const0>\;
  LOCKSTEP_Out(1030) <= \<const0>\;
  LOCKSTEP_Out(1031) <= \<const0>\;
  LOCKSTEP_Out(1032) <= \<const0>\;
  LOCKSTEP_Out(1033) <= \<const0>\;
  LOCKSTEP_Out(1034) <= \<const0>\;
  LOCKSTEP_Out(1035) <= \<const0>\;
  LOCKSTEP_Out(1036) <= \<const0>\;
  LOCKSTEP_Out(1037) <= \<const0>\;
  LOCKSTEP_Out(1038) <= \<const0>\;
  LOCKSTEP_Out(1039) <= \<const0>\;
  LOCKSTEP_Out(1040) <= \<const0>\;
  LOCKSTEP_Out(1041) <= \<const0>\;
  LOCKSTEP_Out(1042) <= \<const0>\;
  LOCKSTEP_Out(1043) <= \<const0>\;
  LOCKSTEP_Out(1044) <= \<const0>\;
  LOCKSTEP_Out(1045) <= \<const0>\;
  LOCKSTEP_Out(1046) <= \<const0>\;
  LOCKSTEP_Out(1047) <= \<const0>\;
  LOCKSTEP_Out(1048) <= \<const0>\;
  LOCKSTEP_Out(1049) <= \<const0>\;
  LOCKSTEP_Out(1050) <= \<const0>\;
  LOCKSTEP_Out(1051) <= \<const0>\;
  LOCKSTEP_Out(1052) <= \<const0>\;
  LOCKSTEP_Out(1053) <= \<const0>\;
  LOCKSTEP_Out(1054) <= \<const0>\;
  LOCKSTEP_Out(1055) <= \<const0>\;
  LOCKSTEP_Out(1056) <= \<const0>\;
  LOCKSTEP_Out(1057) <= \<const0>\;
  LOCKSTEP_Out(1058) <= \<const0>\;
  LOCKSTEP_Out(1059) <= \<const0>\;
  LOCKSTEP_Out(1060) <= \<const0>\;
  LOCKSTEP_Out(1061) <= \<const0>\;
  LOCKSTEP_Out(1062) <= \<const0>\;
  LOCKSTEP_Out(1063) <= \<const0>\;
  LOCKSTEP_Out(1064) <= \<const0>\;
  LOCKSTEP_Out(1065) <= \<const0>\;
  LOCKSTEP_Out(1066) <= \<const0>\;
  LOCKSTEP_Out(1067) <= \<const0>\;
  LOCKSTEP_Out(1068) <= \<const0>\;
  LOCKSTEP_Out(1069) <= \<const0>\;
  LOCKSTEP_Out(1070) <= \<const0>\;
  LOCKSTEP_Out(1071) <= \<const0>\;
  LOCKSTEP_Out(1072) <= \<const0>\;
  LOCKSTEP_Out(1073) <= \<const0>\;
  LOCKSTEP_Out(1074) <= \<const0>\;
  LOCKSTEP_Out(1075) <= \<const0>\;
  LOCKSTEP_Out(1076) <= \<const0>\;
  LOCKSTEP_Out(1077) <= \<const0>\;
  LOCKSTEP_Out(1078) <= \<const0>\;
  LOCKSTEP_Out(1079) <= \<const0>\;
  LOCKSTEP_Out(1080) <= \<const0>\;
  LOCKSTEP_Out(1081) <= \<const0>\;
  LOCKSTEP_Out(1082) <= \<const0>\;
  LOCKSTEP_Out(1083) <= \<const0>\;
  LOCKSTEP_Out(1084) <= \<const0>\;
  LOCKSTEP_Out(1085) <= \<const0>\;
  LOCKSTEP_Out(1086) <= \<const0>\;
  LOCKSTEP_Out(1087) <= \<const0>\;
  LOCKSTEP_Out(1088) <= \<const0>\;
  LOCKSTEP_Out(1089) <= \<const0>\;
  LOCKSTEP_Out(1090) <= \<const0>\;
  LOCKSTEP_Out(1091) <= \<const0>\;
  LOCKSTEP_Out(1092) <= \<const0>\;
  LOCKSTEP_Out(1093) <= \<const0>\;
  LOCKSTEP_Out(1094) <= \<const0>\;
  LOCKSTEP_Out(1095) <= \<const0>\;
  LOCKSTEP_Out(1096) <= \<const0>\;
  LOCKSTEP_Out(1097) <= \<const0>\;
  LOCKSTEP_Out(1098) <= \<const0>\;
  LOCKSTEP_Out(1099) <= \<const0>\;
  LOCKSTEP_Out(1100) <= \<const0>\;
  LOCKSTEP_Out(1101) <= \<const0>\;
  LOCKSTEP_Out(1102) <= \<const0>\;
  LOCKSTEP_Out(1103) <= \<const0>\;
  LOCKSTEP_Out(1104) <= \<const0>\;
  LOCKSTEP_Out(1105) <= \<const0>\;
  LOCKSTEP_Out(1106) <= \<const0>\;
  LOCKSTEP_Out(1107) <= \<const0>\;
  LOCKSTEP_Out(1108) <= \<const0>\;
  LOCKSTEP_Out(1109) <= \<const0>\;
  LOCKSTEP_Out(1110) <= \<const0>\;
  LOCKSTEP_Out(1111) <= \<const0>\;
  LOCKSTEP_Out(1112) <= \<const0>\;
  LOCKSTEP_Out(1113) <= \<const0>\;
  LOCKSTEP_Out(1114) <= \<const0>\;
  LOCKSTEP_Out(1115) <= \<const0>\;
  LOCKSTEP_Out(1116) <= \<const0>\;
  LOCKSTEP_Out(1117) <= \<const0>\;
  LOCKSTEP_Out(1118) <= \<const0>\;
  LOCKSTEP_Out(1119) <= \<const0>\;
  LOCKSTEP_Out(1120) <= \<const0>\;
  LOCKSTEP_Out(1121) <= \<const0>\;
  LOCKSTEP_Out(1122) <= \<const0>\;
  LOCKSTEP_Out(1123) <= \<const0>\;
  LOCKSTEP_Out(1124) <= \<const0>\;
  LOCKSTEP_Out(1125) <= \<const0>\;
  LOCKSTEP_Out(1126) <= \<const0>\;
  LOCKSTEP_Out(1127) <= \<const0>\;
  LOCKSTEP_Out(1128) <= \<const0>\;
  LOCKSTEP_Out(1129) <= \<const0>\;
  LOCKSTEP_Out(1130) <= \<const0>\;
  LOCKSTEP_Out(1131) <= \<const0>\;
  LOCKSTEP_Out(1132) <= \<const0>\;
  LOCKSTEP_Out(1133) <= \<const0>\;
  LOCKSTEP_Out(1134) <= \<const0>\;
  LOCKSTEP_Out(1135) <= \<const0>\;
  LOCKSTEP_Out(1136) <= \<const0>\;
  LOCKSTEP_Out(1137) <= \<const0>\;
  LOCKSTEP_Out(1138) <= \<const0>\;
  LOCKSTEP_Out(1139) <= \<const0>\;
  LOCKSTEP_Out(1140) <= \<const0>\;
  LOCKSTEP_Out(1141) <= \<const0>\;
  LOCKSTEP_Out(1142) <= \<const0>\;
  LOCKSTEP_Out(1143) <= \<const0>\;
  LOCKSTEP_Out(1144) <= \<const0>\;
  LOCKSTEP_Out(1145) <= \<const0>\;
  LOCKSTEP_Out(1146) <= \<const0>\;
  LOCKSTEP_Out(1147) <= \<const0>\;
  LOCKSTEP_Out(1148) <= \<const0>\;
  LOCKSTEP_Out(1149) <= \<const0>\;
  LOCKSTEP_Out(1150) <= \<const0>\;
  LOCKSTEP_Out(1151) <= \<const0>\;
  LOCKSTEP_Out(1152) <= \<const0>\;
  LOCKSTEP_Out(1153) <= \<const0>\;
  LOCKSTEP_Out(1154) <= \<const0>\;
  LOCKSTEP_Out(1155) <= \<const0>\;
  LOCKSTEP_Out(1156) <= \<const0>\;
  LOCKSTEP_Out(1157) <= \<const0>\;
  LOCKSTEP_Out(1158) <= \<const0>\;
  LOCKSTEP_Out(1159) <= \<const0>\;
  LOCKSTEP_Out(1160) <= \<const0>\;
  LOCKSTEP_Out(1161) <= \<const0>\;
  LOCKSTEP_Out(1162) <= \<const0>\;
  LOCKSTEP_Out(1163) <= \<const0>\;
  LOCKSTEP_Out(1164) <= \<const0>\;
  LOCKSTEP_Out(1165) <= \<const0>\;
  LOCKSTEP_Out(1166) <= \<const0>\;
  LOCKSTEP_Out(1167) <= \<const0>\;
  LOCKSTEP_Out(1168) <= \<const0>\;
  LOCKSTEP_Out(1169) <= \<const0>\;
  LOCKSTEP_Out(1170) <= \<const0>\;
  LOCKSTEP_Out(1171) <= \<const0>\;
  LOCKSTEP_Out(1172) <= \<const0>\;
  LOCKSTEP_Out(1173) <= \<const0>\;
  LOCKSTEP_Out(1174) <= \<const0>\;
  LOCKSTEP_Out(1175) <= \<const0>\;
  LOCKSTEP_Out(1176) <= \<const0>\;
  LOCKSTEP_Out(1177) <= \<const0>\;
  LOCKSTEP_Out(1178) <= \<const0>\;
  LOCKSTEP_Out(1179) <= \<const0>\;
  LOCKSTEP_Out(1180) <= \<const0>\;
  LOCKSTEP_Out(1181) <= \<const0>\;
  LOCKSTEP_Out(1182) <= \<const0>\;
  LOCKSTEP_Out(1183) <= \<const0>\;
  LOCKSTEP_Out(1184) <= \<const0>\;
  LOCKSTEP_Out(1185) <= \<const0>\;
  LOCKSTEP_Out(1186) <= \<const0>\;
  LOCKSTEP_Out(1187) <= \<const0>\;
  LOCKSTEP_Out(1188) <= \<const0>\;
  LOCKSTEP_Out(1189) <= \<const0>\;
  LOCKSTEP_Out(1190) <= \<const0>\;
  LOCKSTEP_Out(1191) <= \<const0>\;
  LOCKSTEP_Out(1192) <= \<const0>\;
  LOCKSTEP_Out(1193) <= \<const0>\;
  LOCKSTEP_Out(1194) <= \<const0>\;
  LOCKSTEP_Out(1195) <= \<const0>\;
  LOCKSTEP_Out(1196) <= \<const0>\;
  LOCKSTEP_Out(1197) <= \<const0>\;
  LOCKSTEP_Out(1198) <= \<const0>\;
  LOCKSTEP_Out(1199) <= \<const0>\;
  LOCKSTEP_Out(1200) <= \<const0>\;
  LOCKSTEP_Out(1201) <= \<const0>\;
  LOCKSTEP_Out(1202) <= \<const0>\;
  LOCKSTEP_Out(1203) <= \<const0>\;
  LOCKSTEP_Out(1204) <= \<const0>\;
  LOCKSTEP_Out(1205) <= \<const0>\;
  LOCKSTEP_Out(1206) <= \<const0>\;
  LOCKSTEP_Out(1207) <= \<const0>\;
  LOCKSTEP_Out(1208) <= \<const0>\;
  LOCKSTEP_Out(1209) <= \<const0>\;
  LOCKSTEP_Out(1210) <= \<const0>\;
  LOCKSTEP_Out(1211) <= \<const0>\;
  LOCKSTEP_Out(1212) <= \<const0>\;
  LOCKSTEP_Out(1213) <= \<const0>\;
  LOCKSTEP_Out(1214) <= \<const0>\;
  LOCKSTEP_Out(1215) <= \<const0>\;
  LOCKSTEP_Out(1216) <= \<const0>\;
  LOCKSTEP_Out(1217) <= \<const0>\;
  LOCKSTEP_Out(1218) <= \<const0>\;
  LOCKSTEP_Out(1219) <= \<const0>\;
  LOCKSTEP_Out(1220) <= \<const0>\;
  LOCKSTEP_Out(1221) <= \<const0>\;
  LOCKSTEP_Out(1222) <= \<const0>\;
  LOCKSTEP_Out(1223) <= \<const0>\;
  LOCKSTEP_Out(1224) <= \<const0>\;
  LOCKSTEP_Out(1225) <= \<const0>\;
  LOCKSTEP_Out(1226) <= \<const0>\;
  LOCKSTEP_Out(1227) <= \<const0>\;
  LOCKSTEP_Out(1228) <= \<const0>\;
  LOCKSTEP_Out(1229) <= \<const0>\;
  LOCKSTEP_Out(1230) <= \<const0>\;
  LOCKSTEP_Out(1231) <= \<const0>\;
  LOCKSTEP_Out(1232) <= \<const0>\;
  LOCKSTEP_Out(1233) <= \<const0>\;
  LOCKSTEP_Out(1234) <= \<const0>\;
  LOCKSTEP_Out(1235) <= \<const0>\;
  LOCKSTEP_Out(1236) <= \<const0>\;
  LOCKSTEP_Out(1237) <= \<const0>\;
  LOCKSTEP_Out(1238) <= \<const0>\;
  LOCKSTEP_Out(1239) <= \<const0>\;
  LOCKSTEP_Out(1240) <= \<const0>\;
  LOCKSTEP_Out(1241) <= \<const0>\;
  LOCKSTEP_Out(1242) <= \<const0>\;
  LOCKSTEP_Out(1243) <= \<const0>\;
  LOCKSTEP_Out(1244) <= \<const0>\;
  LOCKSTEP_Out(1245) <= \<const0>\;
  LOCKSTEP_Out(1246) <= \<const0>\;
  LOCKSTEP_Out(1247) <= \<const0>\;
  LOCKSTEP_Out(1248) <= \<const0>\;
  LOCKSTEP_Out(1249) <= \<const0>\;
  LOCKSTEP_Out(1250) <= \<const0>\;
  LOCKSTEP_Out(1251) <= \<const0>\;
  LOCKSTEP_Out(1252) <= \<const0>\;
  LOCKSTEP_Out(1253) <= \<const0>\;
  LOCKSTEP_Out(1254) <= \<const0>\;
  LOCKSTEP_Out(1255) <= \<const0>\;
  LOCKSTEP_Out(1256) <= \<const0>\;
  LOCKSTEP_Out(1257) <= \<const0>\;
  LOCKSTEP_Out(1258) <= \<const0>\;
  LOCKSTEP_Out(1259) <= \<const0>\;
  LOCKSTEP_Out(1260) <= \<const0>\;
  LOCKSTEP_Out(1261) <= \<const0>\;
  LOCKSTEP_Out(1262) <= \<const0>\;
  LOCKSTEP_Out(1263) <= \<const0>\;
  LOCKSTEP_Out(1264) <= \<const0>\;
  LOCKSTEP_Out(1265) <= \<const0>\;
  LOCKSTEP_Out(1266) <= \<const0>\;
  LOCKSTEP_Out(1267) <= \<const0>\;
  LOCKSTEP_Out(1268) <= \<const0>\;
  LOCKSTEP_Out(1269) <= \<const0>\;
  LOCKSTEP_Out(1270) <= \<const0>\;
  LOCKSTEP_Out(1271) <= \<const0>\;
  LOCKSTEP_Out(1272) <= \<const0>\;
  LOCKSTEP_Out(1273) <= \<const0>\;
  LOCKSTEP_Out(1274) <= \<const0>\;
  LOCKSTEP_Out(1275) <= \<const0>\;
  LOCKSTEP_Out(1276) <= \<const0>\;
  LOCKSTEP_Out(1277) <= \<const0>\;
  LOCKSTEP_Out(1278) <= \<const0>\;
  LOCKSTEP_Out(1279) <= \<const0>\;
  LOCKSTEP_Out(1280) <= \<const0>\;
  LOCKSTEP_Out(1281) <= \<const0>\;
  LOCKSTEP_Out(1282) <= \<const0>\;
  LOCKSTEP_Out(1283) <= \<const0>\;
  LOCKSTEP_Out(1284) <= \<const0>\;
  LOCKSTEP_Out(1285) <= \<const0>\;
  LOCKSTEP_Out(1286) <= \<const0>\;
  LOCKSTEP_Out(1287) <= \<const0>\;
  LOCKSTEP_Out(1288) <= \<const0>\;
  LOCKSTEP_Out(1289) <= \<const0>\;
  LOCKSTEP_Out(1290) <= \<const0>\;
  LOCKSTEP_Out(1291) <= \<const0>\;
  LOCKSTEP_Out(1292) <= \<const0>\;
  LOCKSTEP_Out(1293) <= \<const0>\;
  LOCKSTEP_Out(1294) <= \<const0>\;
  LOCKSTEP_Out(1295) <= \<const0>\;
  LOCKSTEP_Out(1296) <= \<const0>\;
  LOCKSTEP_Out(1297) <= \<const0>\;
  LOCKSTEP_Out(1298) <= \<const0>\;
  LOCKSTEP_Out(1299) <= \<const0>\;
  LOCKSTEP_Out(1300) <= \<const0>\;
  LOCKSTEP_Out(1301) <= \<const0>\;
  LOCKSTEP_Out(1302) <= \<const0>\;
  LOCKSTEP_Out(1303) <= \<const0>\;
  LOCKSTEP_Out(1304) <= \<const0>\;
  LOCKSTEP_Out(1305) <= \<const0>\;
  LOCKSTEP_Out(1306) <= \<const0>\;
  LOCKSTEP_Out(1307) <= \<const0>\;
  LOCKSTEP_Out(1308) <= \<const0>\;
  LOCKSTEP_Out(1309) <= \<const0>\;
  LOCKSTEP_Out(1310) <= \<const0>\;
  LOCKSTEP_Out(1311) <= \<const0>\;
  LOCKSTEP_Out(1312) <= \<const0>\;
  LOCKSTEP_Out(1313) <= \<const0>\;
  LOCKSTEP_Out(1314) <= \<const0>\;
  LOCKSTEP_Out(1315) <= \<const0>\;
  LOCKSTEP_Out(1316) <= \<const0>\;
  LOCKSTEP_Out(1317) <= \<const0>\;
  LOCKSTEP_Out(1318) <= \<const0>\;
  LOCKSTEP_Out(1319) <= \<const0>\;
  LOCKSTEP_Out(1320) <= \<const0>\;
  LOCKSTEP_Out(1321) <= \<const0>\;
  LOCKSTEP_Out(1322) <= \<const0>\;
  LOCKSTEP_Out(1323) <= \<const0>\;
  LOCKSTEP_Out(1324) <= \<const0>\;
  LOCKSTEP_Out(1325) <= \<const0>\;
  LOCKSTEP_Out(1326) <= \<const0>\;
  LOCKSTEP_Out(1327) <= \<const0>\;
  LOCKSTEP_Out(1328) <= \<const0>\;
  LOCKSTEP_Out(1329) <= \<const0>\;
  LOCKSTEP_Out(1330) <= \<const0>\;
  LOCKSTEP_Out(1331) <= \<const0>\;
  LOCKSTEP_Out(1332) <= \<const0>\;
  LOCKSTEP_Out(1333) <= \<const0>\;
  LOCKSTEP_Out(1334) <= \<const0>\;
  LOCKSTEP_Out(1335) <= \<const0>\;
  LOCKSTEP_Out(1336) <= \<const0>\;
  LOCKSTEP_Out(1337) <= \<const0>\;
  LOCKSTEP_Out(1338) <= \<const0>\;
  LOCKSTEP_Out(1339) <= \<const0>\;
  LOCKSTEP_Out(1340) <= \<const0>\;
  LOCKSTEP_Out(1341) <= \<const0>\;
  LOCKSTEP_Out(1342) <= \<const0>\;
  LOCKSTEP_Out(1343) <= \<const0>\;
  LOCKSTEP_Out(1344) <= \<const0>\;
  LOCKSTEP_Out(1345) <= \<const0>\;
  LOCKSTEP_Out(1346) <= \<const0>\;
  LOCKSTEP_Out(1347) <= \<const0>\;
  LOCKSTEP_Out(1348) <= \<const0>\;
  LOCKSTEP_Out(1349) <= \<const0>\;
  LOCKSTEP_Out(1350) <= \<const0>\;
  LOCKSTEP_Out(1351) <= \<const0>\;
  LOCKSTEP_Out(1352) <= \<const0>\;
  LOCKSTEP_Out(1353) <= \<const0>\;
  LOCKSTEP_Out(1354) <= \<const0>\;
  LOCKSTEP_Out(1355) <= \<const0>\;
  LOCKSTEP_Out(1356) <= \<const0>\;
  LOCKSTEP_Out(1357) <= \<const0>\;
  LOCKSTEP_Out(1358) <= \<const0>\;
  LOCKSTEP_Out(1359) <= \<const0>\;
  LOCKSTEP_Out(1360) <= \<const0>\;
  LOCKSTEP_Out(1361) <= \<const0>\;
  LOCKSTEP_Out(1362) <= \<const0>\;
  LOCKSTEP_Out(1363) <= \<const0>\;
  LOCKSTEP_Out(1364) <= \<const0>\;
  LOCKSTEP_Out(1365) <= \<const0>\;
  LOCKSTEP_Out(1366) <= \^lockstep_out\(542);
  LOCKSTEP_Out(1367) <= \<const0>\;
  LOCKSTEP_Out(1368) <= \<const0>\;
  LOCKSTEP_Out(1369) <= \^lockstep_out\(542);
  LOCKSTEP_Out(1370) <= \<const0>\;
  LOCKSTEP_Out(1371) <= \<const0>\;
  LOCKSTEP_Out(1372) <= \<const0>\;
  LOCKSTEP_Out(1373) <= \<const0>\;
  LOCKSTEP_Out(1374) <= \<const0>\;
  LOCKSTEP_Out(1375) <= \<const0>\;
  LOCKSTEP_Out(1376) <= \<const0>\;
  LOCKSTEP_Out(1377) <= \<const0>\;
  LOCKSTEP_Out(1378) <= \<const0>\;
  LOCKSTEP_Out(1379) <= \<const0>\;
  LOCKSTEP_Out(1380) <= \<const0>\;
  LOCKSTEP_Out(1381) <= \<const0>\;
  LOCKSTEP_Out(1382) <= \<const0>\;
  LOCKSTEP_Out(1383) <= \<const0>\;
  LOCKSTEP_Out(1384) <= \<const0>\;
  LOCKSTEP_Out(1385) <= \<const0>\;
  LOCKSTEP_Out(1386) <= \<const0>\;
  LOCKSTEP_Out(1387) <= \<const0>\;
  LOCKSTEP_Out(1388) <= \<const0>\;
  LOCKSTEP_Out(1389) <= \<const0>\;
  LOCKSTEP_Out(1390) <= \<const0>\;
  LOCKSTEP_Out(1391) <= \<const0>\;
  LOCKSTEP_Out(1392) <= \<const0>\;
  LOCKSTEP_Out(1393) <= \<const0>\;
  LOCKSTEP_Out(1394) <= \<const0>\;
  LOCKSTEP_Out(1395) <= \<const0>\;
  LOCKSTEP_Out(1396) <= \<const0>\;
  LOCKSTEP_Out(1397) <= \<const0>\;
  LOCKSTEP_Out(1398) <= \<const0>\;
  LOCKSTEP_Out(1399) <= \<const0>\;
  LOCKSTEP_Out(1400) <= \<const0>\;
  LOCKSTEP_Out(1401) <= \<const0>\;
  LOCKSTEP_Out(1402) <= \<const0>\;
  LOCKSTEP_Out(1403) <= \<const0>\;
  LOCKSTEP_Out(1404) <= \<const0>\;
  LOCKSTEP_Out(1405) <= \<const0>\;
  LOCKSTEP_Out(1406) <= \<const0>\;
  LOCKSTEP_Out(1407) <= \<const0>\;
  LOCKSTEP_Out(1408) <= \<const0>\;
  LOCKSTEP_Out(1409) <= \<const0>\;
  LOCKSTEP_Out(1410) <= \<const0>\;
  LOCKSTEP_Out(1411) <= \<const0>\;
  LOCKSTEP_Out(1412) <= \<const0>\;
  LOCKSTEP_Out(1413) <= \<const0>\;
  LOCKSTEP_Out(1414) <= \<const0>\;
  LOCKSTEP_Out(1415) <= \<const0>\;
  LOCKSTEP_Out(1416) <= \<const0>\;
  LOCKSTEP_Out(1417) <= \<const0>\;
  LOCKSTEP_Out(1418) <= \<const0>\;
  LOCKSTEP_Out(1419) <= \<const0>\;
  LOCKSTEP_Out(1420) <= \<const0>\;
  LOCKSTEP_Out(1421) <= \<const0>\;
  LOCKSTEP_Out(1422) <= \<const0>\;
  LOCKSTEP_Out(1423) <= \<const0>\;
  LOCKSTEP_Out(1424) <= \<const0>\;
  LOCKSTEP_Out(1425) <= \<const0>\;
  LOCKSTEP_Out(1426) <= \<const0>\;
  LOCKSTEP_Out(1427) <= \<const0>\;
  LOCKSTEP_Out(1428) <= \<const0>\;
  LOCKSTEP_Out(1429) <= \<const0>\;
  LOCKSTEP_Out(1430) <= \<const0>\;
  LOCKSTEP_Out(1431) <= \<const0>\;
  LOCKSTEP_Out(1432) <= \<const0>\;
  LOCKSTEP_Out(1433) <= \<const0>\;
  LOCKSTEP_Out(1434) <= \<const0>\;
  LOCKSTEP_Out(1435) <= \<const0>\;
  LOCKSTEP_Out(1436) <= \<const0>\;
  LOCKSTEP_Out(1437) <= \<const0>\;
  LOCKSTEP_Out(1438) <= \<const0>\;
  LOCKSTEP_Out(1439) <= \<const0>\;
  LOCKSTEP_Out(1440) <= \<const0>\;
  LOCKSTEP_Out(1441) <= \<const0>\;
  LOCKSTEP_Out(1442) <= \<const0>\;
  LOCKSTEP_Out(1443) <= \<const0>\;
  LOCKSTEP_Out(1444) <= \<const0>\;
  LOCKSTEP_Out(1445) <= \<const0>\;
  LOCKSTEP_Out(1446) <= \<const0>\;
  LOCKSTEP_Out(1447) <= \<const0>\;
  LOCKSTEP_Out(1448) <= \<const0>\;
  LOCKSTEP_Out(1449) <= \<const0>\;
  LOCKSTEP_Out(1450) <= \<const0>\;
  LOCKSTEP_Out(1451) <= \<const0>\;
  LOCKSTEP_Out(1452) <= \<const0>\;
  LOCKSTEP_Out(1453) <= \<const0>\;
  LOCKSTEP_Out(1454) <= \<const0>\;
  LOCKSTEP_Out(1455) <= \<const0>\;
  LOCKSTEP_Out(1456) <= \<const0>\;
  LOCKSTEP_Out(1457) <= \<const0>\;
  LOCKSTEP_Out(1458) <= \<const0>\;
  LOCKSTEP_Out(1459) <= \<const0>\;
  LOCKSTEP_Out(1460) <= \<const0>\;
  LOCKSTEP_Out(1461) <= \<const0>\;
  LOCKSTEP_Out(1462) <= \<const0>\;
  LOCKSTEP_Out(1463) <= \<const0>\;
  LOCKSTEP_Out(1464) <= \<const0>\;
  LOCKSTEP_Out(1465) <= \<const0>\;
  LOCKSTEP_Out(1466) <= \<const0>\;
  LOCKSTEP_Out(1467) <= \<const0>\;
  LOCKSTEP_Out(1468) <= \<const0>\;
  LOCKSTEP_Out(1469) <= \<const0>\;
  LOCKSTEP_Out(1470) <= \<const0>\;
  LOCKSTEP_Out(1471) <= \<const0>\;
  LOCKSTEP_Out(1472) <= \<const0>\;
  LOCKSTEP_Out(1473) <= \<const0>\;
  LOCKSTEP_Out(1474) <= \<const0>\;
  LOCKSTEP_Out(1475) <= \<const0>\;
  LOCKSTEP_Out(1476) <= \<const0>\;
  LOCKSTEP_Out(1477) <= \<const0>\;
  LOCKSTEP_Out(1478) <= \<const0>\;
  LOCKSTEP_Out(1479) <= \<const0>\;
  LOCKSTEP_Out(1480) <= \<const0>\;
  LOCKSTEP_Out(1481) <= \<const0>\;
  LOCKSTEP_Out(1482) <= \<const0>\;
  LOCKSTEP_Out(1483) <= \<const0>\;
  LOCKSTEP_Out(1484) <= \<const0>\;
  LOCKSTEP_Out(1485) <= \<const0>\;
  LOCKSTEP_Out(1486) <= \<const0>\;
  LOCKSTEP_Out(1487) <= \<const0>\;
  LOCKSTEP_Out(1488) <= \<const0>\;
  LOCKSTEP_Out(1489) <= \<const0>\;
  LOCKSTEP_Out(1490) <= \<const0>\;
  LOCKSTEP_Out(1491) <= \<const0>\;
  LOCKSTEP_Out(1492) <= \<const0>\;
  LOCKSTEP_Out(1493) <= \<const0>\;
  LOCKSTEP_Out(1494) <= \<const0>\;
  LOCKSTEP_Out(1495) <= \<const0>\;
  LOCKSTEP_Out(1496) <= \<const0>\;
  LOCKSTEP_Out(1497) <= \<const0>\;
  LOCKSTEP_Out(1498) <= \<const0>\;
  LOCKSTEP_Out(1499) <= \<const0>\;
  LOCKSTEP_Out(1500) <= \<const0>\;
  LOCKSTEP_Out(1501) <= \<const0>\;
  LOCKSTEP_Out(1502) <= \<const0>\;
  LOCKSTEP_Out(1503) <= \<const0>\;
  LOCKSTEP_Out(1504) <= \<const0>\;
  LOCKSTEP_Out(1505) <= \<const0>\;
  LOCKSTEP_Out(1506) <= \<const0>\;
  LOCKSTEP_Out(1507) <= \<const0>\;
  LOCKSTEP_Out(1508) <= \<const0>\;
  LOCKSTEP_Out(1509) <= \<const0>\;
  LOCKSTEP_Out(1510) <= \<const0>\;
  LOCKSTEP_Out(1511) <= \<const0>\;
  LOCKSTEP_Out(1512) <= \<const0>\;
  LOCKSTEP_Out(1513) <= \<const0>\;
  LOCKSTEP_Out(1514) <= \<const0>\;
  LOCKSTEP_Out(1515) <= \<const0>\;
  LOCKSTEP_Out(1516) <= \<const0>\;
  LOCKSTEP_Out(1517) <= \<const0>\;
  LOCKSTEP_Out(1518) <= \<const0>\;
  LOCKSTEP_Out(1519) <= \<const0>\;
  LOCKSTEP_Out(1520) <= \<const0>\;
  LOCKSTEP_Out(1521) <= \<const0>\;
  LOCKSTEP_Out(1522) <= \<const0>\;
  LOCKSTEP_Out(1523) <= \<const0>\;
  LOCKSTEP_Out(1524) <= \<const0>\;
  LOCKSTEP_Out(1525) <= \<const0>\;
  LOCKSTEP_Out(1526) <= \<const0>\;
  LOCKSTEP_Out(1527) <= \<const0>\;
  LOCKSTEP_Out(1528) <= \<const0>\;
  LOCKSTEP_Out(1529) <= \<const0>\;
  LOCKSTEP_Out(1530) <= \<const0>\;
  LOCKSTEP_Out(1531) <= \<const0>\;
  LOCKSTEP_Out(1532) <= \<const0>\;
  LOCKSTEP_Out(1533) <= \<const0>\;
  LOCKSTEP_Out(1534) <= \<const0>\;
  LOCKSTEP_Out(1535) <= \<const0>\;
  LOCKSTEP_Out(1536) <= \<const0>\;
  LOCKSTEP_Out(1537) <= \<const0>\;
  LOCKSTEP_Out(1538) <= \<const0>\;
  LOCKSTEP_Out(1539) <= \<const0>\;
  LOCKSTEP_Out(1540) <= \<const0>\;
  LOCKSTEP_Out(1541) <= \<const0>\;
  LOCKSTEP_Out(1542) <= \<const0>\;
  LOCKSTEP_Out(1543) <= \<const0>\;
  LOCKSTEP_Out(1544) <= \<const0>\;
  LOCKSTEP_Out(1545) <= \<const0>\;
  LOCKSTEP_Out(1546) <= \<const0>\;
  LOCKSTEP_Out(1547) <= \<const0>\;
  LOCKSTEP_Out(1548) <= \<const0>\;
  LOCKSTEP_Out(1549) <= \<const0>\;
  LOCKSTEP_Out(1550) <= \<const0>\;
  LOCKSTEP_Out(1551) <= \<const0>\;
  LOCKSTEP_Out(1552) <= \<const0>\;
  LOCKSTEP_Out(1553) <= \<const0>\;
  LOCKSTEP_Out(1554) <= \<const0>\;
  LOCKSTEP_Out(1555) <= \<const0>\;
  LOCKSTEP_Out(1556) <= \<const0>\;
  LOCKSTEP_Out(1557) <= \<const0>\;
  LOCKSTEP_Out(1558) <= \<const0>\;
  LOCKSTEP_Out(1559) <= \<const0>\;
  LOCKSTEP_Out(1560) <= \<const0>\;
  LOCKSTEP_Out(1561) <= \<const0>\;
  LOCKSTEP_Out(1562) <= \<const0>\;
  LOCKSTEP_Out(1563) <= \<const0>\;
  LOCKSTEP_Out(1564) <= \<const0>\;
  LOCKSTEP_Out(1565) <= \<const0>\;
  LOCKSTEP_Out(1566) <= \<const0>\;
  LOCKSTEP_Out(1567) <= \<const0>\;
  LOCKSTEP_Out(1568) <= \<const0>\;
  LOCKSTEP_Out(1569) <= \<const0>\;
  LOCKSTEP_Out(1570) <= \<const0>\;
  LOCKSTEP_Out(1571) <= \<const0>\;
  LOCKSTEP_Out(1572) <= \<const0>\;
  LOCKSTEP_Out(1573) <= \<const0>\;
  LOCKSTEP_Out(1574) <= \<const0>\;
  LOCKSTEP_Out(1575) <= \<const0>\;
  LOCKSTEP_Out(1576) <= \<const0>\;
  LOCKSTEP_Out(1577) <= \<const0>\;
  LOCKSTEP_Out(1578) <= \<const0>\;
  LOCKSTEP_Out(1579) <= \<const0>\;
  LOCKSTEP_Out(1580) <= \<const0>\;
  LOCKSTEP_Out(1581) <= \<const0>\;
  LOCKSTEP_Out(1582) <= \<const0>\;
  LOCKSTEP_Out(1583) <= \<const0>\;
  LOCKSTEP_Out(1584) <= \<const0>\;
  LOCKSTEP_Out(1585) <= \<const0>\;
  LOCKSTEP_Out(1586) <= \<const0>\;
  LOCKSTEP_Out(1587) <= \<const0>\;
  LOCKSTEP_Out(1588) <= \<const0>\;
  LOCKSTEP_Out(1589) <= \<const0>\;
  LOCKSTEP_Out(1590) <= \<const0>\;
  LOCKSTEP_Out(1591) <= \<const0>\;
  LOCKSTEP_Out(1592) <= \<const0>\;
  LOCKSTEP_Out(1593) <= \<const0>\;
  LOCKSTEP_Out(1594) <= \<const0>\;
  LOCKSTEP_Out(1595) <= \<const0>\;
  LOCKSTEP_Out(1596) <= \<const0>\;
  LOCKSTEP_Out(1597) <= \<const0>\;
  LOCKSTEP_Out(1598) <= \<const0>\;
  LOCKSTEP_Out(1599) <= \<const0>\;
  LOCKSTEP_Out(1600) <= \<const0>\;
  LOCKSTEP_Out(1601) <= \<const0>\;
  LOCKSTEP_Out(1602) <= \<const0>\;
  LOCKSTEP_Out(1603) <= \<const0>\;
  LOCKSTEP_Out(1604) <= \<const0>\;
  LOCKSTEP_Out(1605) <= \<const0>\;
  LOCKSTEP_Out(1606) <= \<const0>\;
  LOCKSTEP_Out(1607) <= \<const0>\;
  LOCKSTEP_Out(1608) <= \<const0>\;
  LOCKSTEP_Out(1609) <= \<const0>\;
  LOCKSTEP_Out(1610) <= \<const0>\;
  LOCKSTEP_Out(1611) <= \<const0>\;
  LOCKSTEP_Out(1612) <= \<const0>\;
  LOCKSTEP_Out(1613) <= \<const0>\;
  LOCKSTEP_Out(1614) <= \<const0>\;
  LOCKSTEP_Out(1615) <= \<const0>\;
  LOCKSTEP_Out(1616) <= \<const0>\;
  LOCKSTEP_Out(1617) <= \<const0>\;
  LOCKSTEP_Out(1618) <= \<const0>\;
  LOCKSTEP_Out(1619) <= \<const0>\;
  LOCKSTEP_Out(1620) <= \<const0>\;
  LOCKSTEP_Out(1621) <= \<const0>\;
  LOCKSTEP_Out(1622) <= \<const0>\;
  LOCKSTEP_Out(1623) <= \<const0>\;
  LOCKSTEP_Out(1624) <= \<const0>\;
  LOCKSTEP_Out(1625) <= \<const0>\;
  LOCKSTEP_Out(1626) <= \<const0>\;
  LOCKSTEP_Out(1627) <= \<const0>\;
  LOCKSTEP_Out(1628) <= \<const0>\;
  LOCKSTEP_Out(1629) <= \<const0>\;
  LOCKSTEP_Out(1630) <= \<const0>\;
  LOCKSTEP_Out(1631) <= \<const0>\;
  LOCKSTEP_Out(1632) <= \<const0>\;
  LOCKSTEP_Out(1633) <= \<const0>\;
  LOCKSTEP_Out(1634) <= \<const0>\;
  LOCKSTEP_Out(1635) <= \<const0>\;
  LOCKSTEP_Out(1636) <= \<const0>\;
  LOCKSTEP_Out(1637) <= \<const0>\;
  LOCKSTEP_Out(1638) <= \<const0>\;
  LOCKSTEP_Out(1639) <= \<const0>\;
  LOCKSTEP_Out(1640) <= \<const0>\;
  LOCKSTEP_Out(1641) <= \<const0>\;
  LOCKSTEP_Out(1642) <= \<const0>\;
  LOCKSTEP_Out(1643) <= \<const0>\;
  LOCKSTEP_Out(1644) <= \<const0>\;
  LOCKSTEP_Out(1645) <= \<const0>\;
  LOCKSTEP_Out(1646) <= \<const0>\;
  LOCKSTEP_Out(1647) <= \<const0>\;
  LOCKSTEP_Out(1648) <= \<const0>\;
  LOCKSTEP_Out(1649) <= \<const0>\;
  LOCKSTEP_Out(1650) <= \<const0>\;
  LOCKSTEP_Out(1651) <= \<const0>\;
  LOCKSTEP_Out(1652) <= \<const0>\;
  LOCKSTEP_Out(1653) <= \<const0>\;
  LOCKSTEP_Out(1654) <= \<const0>\;
  LOCKSTEP_Out(1655) <= \<const0>\;
  LOCKSTEP_Out(1656) <= \<const0>\;
  LOCKSTEP_Out(1657) <= \<const0>\;
  LOCKSTEP_Out(1658) <= \<const0>\;
  LOCKSTEP_Out(1659) <= \<const0>\;
  LOCKSTEP_Out(1660) <= \<const0>\;
  LOCKSTEP_Out(1661) <= \<const0>\;
  LOCKSTEP_Out(1662) <= \<const0>\;
  LOCKSTEP_Out(1663) <= \<const0>\;
  LOCKSTEP_Out(1664) <= \<const0>\;
  LOCKSTEP_Out(1665) <= \<const0>\;
  LOCKSTEP_Out(1666) <= \<const0>\;
  LOCKSTEP_Out(1667) <= \<const0>\;
  LOCKSTEP_Out(1668) <= \<const0>\;
  LOCKSTEP_Out(1669) <= \<const0>\;
  LOCKSTEP_Out(1670) <= \<const0>\;
  LOCKSTEP_Out(1671) <= \<const0>\;
  LOCKSTEP_Out(1672) <= \<const0>\;
  LOCKSTEP_Out(1673) <= \<const0>\;
  LOCKSTEP_Out(1674) <= \<const0>\;
  LOCKSTEP_Out(1675) <= \<const0>\;
  LOCKSTEP_Out(1676) <= \<const0>\;
  LOCKSTEP_Out(1677) <= \<const0>\;
  LOCKSTEP_Out(1678) <= \<const0>\;
  LOCKSTEP_Out(1679) <= \<const0>\;
  LOCKSTEP_Out(1680) <= \<const0>\;
  LOCKSTEP_Out(1681) <= \<const0>\;
  LOCKSTEP_Out(1682) <= \<const0>\;
  LOCKSTEP_Out(1683) <= \<const0>\;
  LOCKSTEP_Out(1684) <= \<const0>\;
  LOCKSTEP_Out(1685) <= \<const0>\;
  LOCKSTEP_Out(1686) <= \<const0>\;
  LOCKSTEP_Out(1687) <= \<const0>\;
  LOCKSTEP_Out(1688) <= \<const0>\;
  LOCKSTEP_Out(1689) <= \<const0>\;
  LOCKSTEP_Out(1690) <= \<const0>\;
  LOCKSTEP_Out(1691) <= \<const0>\;
  LOCKSTEP_Out(1692) <= \<const0>\;
  LOCKSTEP_Out(1693) <= \<const0>\;
  LOCKSTEP_Out(1694) <= \<const0>\;
  LOCKSTEP_Out(1695) <= \<const0>\;
  LOCKSTEP_Out(1696) <= \<const0>\;
  LOCKSTEP_Out(1697) <= \<const0>\;
  LOCKSTEP_Out(1698) <= \<const0>\;
  LOCKSTEP_Out(1699) <= \<const0>\;
  LOCKSTEP_Out(1700) <= \<const0>\;
  LOCKSTEP_Out(1701) <= \<const0>\;
  LOCKSTEP_Out(1702) <= \<const0>\;
  LOCKSTEP_Out(1703) <= \<const0>\;
  LOCKSTEP_Out(1704) <= \<const0>\;
  LOCKSTEP_Out(1705) <= \<const0>\;
  LOCKSTEP_Out(1706) <= \<const0>\;
  LOCKSTEP_Out(1707) <= \<const0>\;
  LOCKSTEP_Out(1708) <= \<const0>\;
  LOCKSTEP_Out(1709) <= \<const0>\;
  LOCKSTEP_Out(1710) <= \<const0>\;
  LOCKSTEP_Out(1711) <= \<const0>\;
  LOCKSTEP_Out(1712) <= \<const0>\;
  LOCKSTEP_Out(1713) <= \<const0>\;
  LOCKSTEP_Out(1714) <= \<const0>\;
  LOCKSTEP_Out(1715) <= \<const0>\;
  LOCKSTEP_Out(1716) <= \<const0>\;
  LOCKSTEP_Out(1717) <= \<const0>\;
  LOCKSTEP_Out(1718) <= \<const0>\;
  LOCKSTEP_Out(1719) <= \<const0>\;
  LOCKSTEP_Out(1720) <= \<const0>\;
  LOCKSTEP_Out(1721) <= \<const0>\;
  LOCKSTEP_Out(1722) <= \<const0>\;
  LOCKSTEP_Out(1723) <= \<const0>\;
  LOCKSTEP_Out(1724) <= \<const0>\;
  LOCKSTEP_Out(1725) <= \<const0>\;
  LOCKSTEP_Out(1726) <= \<const0>\;
  LOCKSTEP_Out(1727) <= \<const0>\;
  LOCKSTEP_Out(1728) <= \<const0>\;
  LOCKSTEP_Out(1729) <= \<const0>\;
  LOCKSTEP_Out(1730) <= \<const0>\;
  LOCKSTEP_Out(1731) <= \<const0>\;
  LOCKSTEP_Out(1732) <= \<const0>\;
  LOCKSTEP_Out(1733) <= \<const0>\;
  LOCKSTEP_Out(1734) <= \<const0>\;
  LOCKSTEP_Out(1735) <= \<const0>\;
  LOCKSTEP_Out(1736) <= \<const0>\;
  LOCKSTEP_Out(1737) <= \<const0>\;
  LOCKSTEP_Out(1738) <= \<const0>\;
  LOCKSTEP_Out(1739) <= \<const0>\;
  LOCKSTEP_Out(1740) <= \<const0>\;
  LOCKSTEP_Out(1741) <= \<const0>\;
  LOCKSTEP_Out(1742) <= \<const0>\;
  LOCKSTEP_Out(1743) <= \<const0>\;
  LOCKSTEP_Out(1744) <= \<const0>\;
  LOCKSTEP_Out(1745) <= \<const0>\;
  LOCKSTEP_Out(1746) <= \<const0>\;
  LOCKSTEP_Out(1747) <= \<const0>\;
  LOCKSTEP_Out(1748) <= \<const0>\;
  LOCKSTEP_Out(1749) <= \<const0>\;
  LOCKSTEP_Out(1750) <= \<const0>\;
  LOCKSTEP_Out(1751) <= \<const0>\;
  LOCKSTEP_Out(1752) <= \<const0>\;
  LOCKSTEP_Out(1753) <= \<const0>\;
  LOCKSTEP_Out(1754) <= \<const0>\;
  LOCKSTEP_Out(1755) <= \<const0>\;
  LOCKSTEP_Out(1756) <= \<const0>\;
  LOCKSTEP_Out(1757) <= \<const0>\;
  LOCKSTEP_Out(1758) <= \<const0>\;
  LOCKSTEP_Out(1759) <= \<const0>\;
  LOCKSTEP_Out(1760) <= \<const0>\;
  LOCKSTEP_Out(1761) <= \<const0>\;
  LOCKSTEP_Out(1762) <= \<const0>\;
  LOCKSTEP_Out(1763) <= \<const0>\;
  LOCKSTEP_Out(1764) <= \<const0>\;
  LOCKSTEP_Out(1765) <= \<const0>\;
  LOCKSTEP_Out(1766) <= \<const0>\;
  LOCKSTEP_Out(1767) <= \<const0>\;
  LOCKSTEP_Out(1768) <= \<const0>\;
  LOCKSTEP_Out(1769) <= \<const0>\;
  LOCKSTEP_Out(1770) <= \<const0>\;
  LOCKSTEP_Out(1771) <= \<const0>\;
  LOCKSTEP_Out(1772) <= \<const0>\;
  LOCKSTEP_Out(1773) <= \<const0>\;
  LOCKSTEP_Out(1774) <= \<const0>\;
  LOCKSTEP_Out(1775) <= \<const0>\;
  LOCKSTEP_Out(1776) <= \<const0>\;
  LOCKSTEP_Out(1777) <= \<const0>\;
  LOCKSTEP_Out(1778) <= \<const0>\;
  LOCKSTEP_Out(1779) <= \<const0>\;
  LOCKSTEP_Out(1780) <= \<const0>\;
  LOCKSTEP_Out(1781) <= \<const0>\;
  LOCKSTEP_Out(1782) <= \<const0>\;
  LOCKSTEP_Out(1783) <= \<const0>\;
  LOCKSTEP_Out(1784) <= \<const0>\;
  LOCKSTEP_Out(1785) <= \<const0>\;
  LOCKSTEP_Out(1786) <= \<const0>\;
  LOCKSTEP_Out(1787) <= \<const0>\;
  LOCKSTEP_Out(1788) <= \<const0>\;
  LOCKSTEP_Out(1789) <= \<const0>\;
  LOCKSTEP_Out(1790) <= \<const0>\;
  LOCKSTEP_Out(1791) <= \<const0>\;
  LOCKSTEP_Out(1792) <= \<const0>\;
  LOCKSTEP_Out(1793) <= \<const0>\;
  LOCKSTEP_Out(1794) <= \<const0>\;
  LOCKSTEP_Out(1795) <= \<const0>\;
  LOCKSTEP_Out(1796) <= \<const0>\;
  LOCKSTEP_Out(1797) <= \<const0>\;
  LOCKSTEP_Out(1798) <= \<const0>\;
  LOCKSTEP_Out(1799) <= \<const0>\;
  LOCKSTEP_Out(1800) <= \<const0>\;
  LOCKSTEP_Out(1801) <= \<const0>\;
  LOCKSTEP_Out(1802) <= \<const0>\;
  LOCKSTEP_Out(1803) <= \<const0>\;
  LOCKSTEP_Out(1804) <= \<const0>\;
  LOCKSTEP_Out(1805) <= \<const0>\;
  LOCKSTEP_Out(1806) <= \<const0>\;
  LOCKSTEP_Out(1807) <= \<const0>\;
  LOCKSTEP_Out(1808) <= \<const0>\;
  LOCKSTEP_Out(1809) <= \<const0>\;
  LOCKSTEP_Out(1810) <= \<const0>\;
  LOCKSTEP_Out(1811) <= \<const0>\;
  LOCKSTEP_Out(1812) <= \<const0>\;
  LOCKSTEP_Out(1813) <= \<const0>\;
  LOCKSTEP_Out(1814) <= \<const0>\;
  LOCKSTEP_Out(1815) <= \<const0>\;
  LOCKSTEP_Out(1816) <= \<const0>\;
  LOCKSTEP_Out(1817) <= \<const0>\;
  LOCKSTEP_Out(1818) <= \<const0>\;
  LOCKSTEP_Out(1819) <= \<const0>\;
  LOCKSTEP_Out(1820) <= \<const0>\;
  LOCKSTEP_Out(1821) <= \<const0>\;
  LOCKSTEP_Out(1822) <= \<const0>\;
  LOCKSTEP_Out(1823) <= \<const0>\;
  LOCKSTEP_Out(1824) <= \<const0>\;
  LOCKSTEP_Out(1825) <= \<const0>\;
  LOCKSTEP_Out(1826) <= \<const0>\;
  LOCKSTEP_Out(1827) <= \<const0>\;
  LOCKSTEP_Out(1828) <= \<const0>\;
  LOCKSTEP_Out(1829) <= \<const0>\;
  LOCKSTEP_Out(1830) <= \<const0>\;
  LOCKSTEP_Out(1831) <= \<const0>\;
  LOCKSTEP_Out(1832) <= \<const0>\;
  LOCKSTEP_Out(1833) <= \<const0>\;
  LOCKSTEP_Out(1834) <= \<const0>\;
  LOCKSTEP_Out(1835) <= \<const0>\;
  LOCKSTEP_Out(1836) <= \<const0>\;
  LOCKSTEP_Out(1837) <= \<const0>\;
  LOCKSTEP_Out(1838) <= \<const0>\;
  LOCKSTEP_Out(1839) <= \<const0>\;
  LOCKSTEP_Out(1840) <= \<const0>\;
  LOCKSTEP_Out(1841) <= \<const0>\;
  LOCKSTEP_Out(1842) <= \<const0>\;
  LOCKSTEP_Out(1843) <= \<const0>\;
  LOCKSTEP_Out(1844) <= \<const0>\;
  LOCKSTEP_Out(1845) <= \<const0>\;
  LOCKSTEP_Out(1846) <= \<const0>\;
  LOCKSTEP_Out(1847) <= \<const0>\;
  LOCKSTEP_Out(1848) <= \<const0>\;
  LOCKSTEP_Out(1849) <= \<const0>\;
  LOCKSTEP_Out(1850) <= \<const0>\;
  LOCKSTEP_Out(1851) <= \<const0>\;
  LOCKSTEP_Out(1852) <= \<const0>\;
  LOCKSTEP_Out(1853) <= \<const0>\;
  LOCKSTEP_Out(1854) <= \<const0>\;
  LOCKSTEP_Out(1855) <= \<const0>\;
  LOCKSTEP_Out(1856) <= \<const0>\;
  LOCKSTEP_Out(1857) <= \<const0>\;
  LOCKSTEP_Out(1858) <= \<const0>\;
  LOCKSTEP_Out(1859) <= \<const0>\;
  LOCKSTEP_Out(1860) <= \<const0>\;
  LOCKSTEP_Out(1861) <= \<const0>\;
  LOCKSTEP_Out(1862) <= \<const0>\;
  LOCKSTEP_Out(1863) <= \<const0>\;
  LOCKSTEP_Out(1864) <= \<const0>\;
  LOCKSTEP_Out(1865) <= \<const0>\;
  LOCKSTEP_Out(1866) <= \<const0>\;
  LOCKSTEP_Out(1867) <= \<const0>\;
  LOCKSTEP_Out(1868) <= \<const0>\;
  LOCKSTEP_Out(1869) <= \<const0>\;
  LOCKSTEP_Out(1870) <= \<const0>\;
  LOCKSTEP_Out(1871) <= \<const0>\;
  LOCKSTEP_Out(1872) <= \<const0>\;
  LOCKSTEP_Out(1873) <= \<const0>\;
  LOCKSTEP_Out(1874) <= \<const0>\;
  LOCKSTEP_Out(1875) <= \<const0>\;
  LOCKSTEP_Out(1876) <= \<const0>\;
  LOCKSTEP_Out(1877) <= \<const0>\;
  LOCKSTEP_Out(1878) <= \<const0>\;
  LOCKSTEP_Out(1879) <= \<const0>\;
  LOCKSTEP_Out(1880) <= \<const0>\;
  LOCKSTEP_Out(1881) <= \<const0>\;
  LOCKSTEP_Out(1882) <= \<const0>\;
  LOCKSTEP_Out(1883) <= \<const0>\;
  LOCKSTEP_Out(1884) <= \<const0>\;
  LOCKSTEP_Out(1885) <= \<const0>\;
  LOCKSTEP_Out(1886) <= \<const0>\;
  LOCKSTEP_Out(1887) <= \<const0>\;
  LOCKSTEP_Out(1888) <= \<const0>\;
  LOCKSTEP_Out(1889) <= \<const0>\;
  LOCKSTEP_Out(1890) <= \<const0>\;
  LOCKSTEP_Out(1891) <= \<const0>\;
  LOCKSTEP_Out(1892) <= \<const0>\;
  LOCKSTEP_Out(1893) <= \<const0>\;
  LOCKSTEP_Out(1894) <= \<const0>\;
  LOCKSTEP_Out(1895) <= \<const0>\;
  LOCKSTEP_Out(1896) <= \<const0>\;
  LOCKSTEP_Out(1897) <= \<const0>\;
  LOCKSTEP_Out(1898) <= \<const0>\;
  LOCKSTEP_Out(1899) <= \<const0>\;
  LOCKSTEP_Out(1900) <= \<const0>\;
  LOCKSTEP_Out(1901) <= \<const0>\;
  LOCKSTEP_Out(1902) <= \<const0>\;
  LOCKSTEP_Out(1903) <= \<const0>\;
  LOCKSTEP_Out(1904) <= \<const0>\;
  LOCKSTEP_Out(1905) <= \<const0>\;
  LOCKSTEP_Out(1906) <= \<const0>\;
  LOCKSTEP_Out(1907) <= \<const0>\;
  LOCKSTEP_Out(1908) <= \<const0>\;
  LOCKSTEP_Out(1909) <= \<const0>\;
  LOCKSTEP_Out(1910) <= \<const0>\;
  LOCKSTEP_Out(1911) <= \<const0>\;
  LOCKSTEP_Out(1912) <= \<const0>\;
  LOCKSTEP_Out(1913) <= \<const0>\;
  LOCKSTEP_Out(1914) <= \<const0>\;
  LOCKSTEP_Out(1915) <= \<const0>\;
  LOCKSTEP_Out(1916) <= \<const0>\;
  LOCKSTEP_Out(1917) <= \<const0>\;
  LOCKSTEP_Out(1918) <= \<const0>\;
  LOCKSTEP_Out(1919) <= \<const0>\;
  LOCKSTEP_Out(1920) <= \<const0>\;
  LOCKSTEP_Out(1921) <= \<const0>\;
  LOCKSTEP_Out(1922) <= \<const0>\;
  LOCKSTEP_Out(1923) <= \<const0>\;
  LOCKSTEP_Out(1924) <= \<const0>\;
  LOCKSTEP_Out(1925) <= \<const0>\;
  LOCKSTEP_Out(1926) <= \<const0>\;
  LOCKSTEP_Out(1927) <= \<const0>\;
  LOCKSTEP_Out(1928) <= \<const0>\;
  LOCKSTEP_Out(1929) <= \<const0>\;
  LOCKSTEP_Out(1930) <= \<const0>\;
  LOCKSTEP_Out(1931) <= \<const0>\;
  LOCKSTEP_Out(1932) <= \<const0>\;
  LOCKSTEP_Out(1933) <= \<const0>\;
  LOCKSTEP_Out(1934) <= \<const0>\;
  LOCKSTEP_Out(1935) <= \<const0>\;
  LOCKSTEP_Out(1936) <= \<const0>\;
  LOCKSTEP_Out(1937) <= \<const0>\;
  LOCKSTEP_Out(1938) <= \<const0>\;
  LOCKSTEP_Out(1939) <= \<const0>\;
  LOCKSTEP_Out(1940) <= \<const0>\;
  LOCKSTEP_Out(1941) <= \<const0>\;
  LOCKSTEP_Out(1942) <= \<const0>\;
  LOCKSTEP_Out(1943) <= \<const0>\;
  LOCKSTEP_Out(1944) <= \<const0>\;
  LOCKSTEP_Out(1945) <= \<const0>\;
  LOCKSTEP_Out(1946) <= \<const0>\;
  LOCKSTEP_Out(1947) <= \<const0>\;
  LOCKSTEP_Out(1948) <= \<const0>\;
  LOCKSTEP_Out(1949) <= \<const0>\;
  LOCKSTEP_Out(1950) <= \<const0>\;
  LOCKSTEP_Out(1951) <= \<const0>\;
  LOCKSTEP_Out(1952) <= \<const0>\;
  LOCKSTEP_Out(1953) <= \<const0>\;
  LOCKSTEP_Out(1954) <= \<const0>\;
  LOCKSTEP_Out(1955) <= \<const0>\;
  LOCKSTEP_Out(1956) <= \<const0>\;
  LOCKSTEP_Out(1957) <= \<const0>\;
  LOCKSTEP_Out(1958) <= \<const0>\;
  LOCKSTEP_Out(1959) <= \<const0>\;
  LOCKSTEP_Out(1960) <= \<const0>\;
  LOCKSTEP_Out(1961) <= \<const0>\;
  LOCKSTEP_Out(1962) <= \<const0>\;
  LOCKSTEP_Out(1963) <= \<const0>\;
  LOCKSTEP_Out(1964) <= \<const0>\;
  LOCKSTEP_Out(1965) <= \<const0>\;
  LOCKSTEP_Out(1966) <= \<const0>\;
  LOCKSTEP_Out(1967) <= \<const0>\;
  LOCKSTEP_Out(1968 to 1997) <= \^lockstep_out\(1968 to 1997);
  LOCKSTEP_Out(1998) <= \<const0>\;
  LOCKSTEP_Out(1999) <= \<const0>\;
  LOCKSTEP_Out(2000) <= \<const0>\;
  LOCKSTEP_Out(2001) <= \<const0>\;
  LOCKSTEP_Out(2002) <= \<const0>\;
  LOCKSTEP_Out(2003) <= \<const0>\;
  LOCKSTEP_Out(2004) <= \<const0>\;
  LOCKSTEP_Out(2005) <= \<const0>\;
  LOCKSTEP_Out(2006) <= \<const0>\;
  LOCKSTEP_Out(2007) <= \<const0>\;
  LOCKSTEP_Out(2008) <= \<const0>\;
  LOCKSTEP_Out(2009) <= \<const0>\;
  LOCKSTEP_Out(2010) <= \<const0>\;
  LOCKSTEP_Out(2011) <= \<const0>\;
  LOCKSTEP_Out(2012) <= \<const0>\;
  LOCKSTEP_Out(2013) <= \<const0>\;
  LOCKSTEP_Out(2014) <= \<const0>\;
  LOCKSTEP_Out(2015) <= \<const0>\;
  LOCKSTEP_Out(2016) <= \<const0>\;
  LOCKSTEP_Out(2017) <= \<const0>\;
  LOCKSTEP_Out(2018) <= \<const0>\;
  LOCKSTEP_Out(2019) <= \<const0>\;
  LOCKSTEP_Out(2020) <= \<const0>\;
  LOCKSTEP_Out(2021) <= \<const0>\;
  LOCKSTEP_Out(2022) <= \<const0>\;
  LOCKSTEP_Out(2023) <= \<const0>\;
  LOCKSTEP_Out(2024) <= \<const0>\;
  LOCKSTEP_Out(2025) <= \<const0>\;
  LOCKSTEP_Out(2026) <= \<const0>\;
  LOCKSTEP_Out(2027) <= \<const0>\;
  LOCKSTEP_Out(2028) <= \<const0>\;
  LOCKSTEP_Out(2029) <= \<const0>\;
  LOCKSTEP_Out(2030) <= \<const0>\;
  LOCKSTEP_Out(2031) <= \<const0>\;
  LOCKSTEP_Out(2032) <= \<const0>\;
  LOCKSTEP_Out(2033) <= \<const0>\;
  LOCKSTEP_Out(2034) <= \<const0>\;
  LOCKSTEP_Out(2035) <= \<const0>\;
  LOCKSTEP_Out(2036) <= \<const0>\;
  LOCKSTEP_Out(2037) <= \<const0>\;
  LOCKSTEP_Out(2038) <= \^lockstep_out\(2039);
  LOCKSTEP_Out(2039) <= \^lockstep_out\(2039);
  LOCKSTEP_Out(2040) <= \<const0>\;
  LOCKSTEP_Out(2041) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2042) <= \<const0>\;
  LOCKSTEP_Out(2043) <= \^lockstep_out\(2043);
  LOCKSTEP_Out(2044) <= \<const0>\;
  LOCKSTEP_Out(2045) <= \<const0>\;
  LOCKSTEP_Out(2046) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2047) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2048) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2049) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2050) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2051) <= \<const0>\;
  LOCKSTEP_Out(2052) <= \<const0>\;
  LOCKSTEP_Out(2053) <= \<const0>\;
  LOCKSTEP_Out(2054) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2055) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2056) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2057) <= \^lockstep_out\(2057);
  LOCKSTEP_Out(2058) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2059) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2060) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2061) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2062) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2063) <= \<const0>\;
  LOCKSTEP_Out(2064) <= \<const0>\;
  LOCKSTEP_Out(2065) <= \<const0>\;
  LOCKSTEP_Out(2066) <= \<const0>\;
  LOCKSTEP_Out(2067) <= \<const0>\;
  LOCKSTEP_Out(2068) <= \<const0>\;
  LOCKSTEP_Out(2069) <= \<const0>\;
  LOCKSTEP_Out(2070) <= \<const0>\;
  LOCKSTEP_Out(2071) <= \^lockstep_out\(2071);
  LOCKSTEP_Out(2072) <= \<const0>\;
  LOCKSTEP_Out(2073) <= \<const0>\;
  LOCKSTEP_Out(2074) <= \<const0>\;
  LOCKSTEP_Out(2075) <= \<const0>\;
  LOCKSTEP_Out(2076) <= \<const0>\;
  LOCKSTEP_Out(2077) <= \<const0>\;
  LOCKSTEP_Out(2078) <= \<const0>\;
  LOCKSTEP_Out(2079) <= \<const0>\;
  LOCKSTEP_Out(2080) <= \<const0>\;
  LOCKSTEP_Out(2081) <= \<const0>\;
  LOCKSTEP_Out(2082) <= \<const0>\;
  LOCKSTEP_Out(2083 to 2114) <= \^lockstep_out\(2083 to 2114);
  LOCKSTEP_Out(2115) <= \<const0>\;
  LOCKSTEP_Out(2116) <= \<const0>\;
  LOCKSTEP_Out(2117) <= \<const0>\;
  LOCKSTEP_Out(2118) <= \<const0>\;
  LOCKSTEP_Out(2119) <= \<const0>\;
  LOCKSTEP_Out(2120) <= \<const0>\;
  LOCKSTEP_Out(2121) <= \<const0>\;
  LOCKSTEP_Out(2122) <= \<const0>\;
  LOCKSTEP_Out(2123) <= \<const0>\;
  LOCKSTEP_Out(2124) <= \<const0>\;
  LOCKSTEP_Out(2125) <= \<const0>\;
  LOCKSTEP_Out(2126) <= \<const0>\;
  LOCKSTEP_Out(2127) <= \<const0>\;
  LOCKSTEP_Out(2128) <= \<const0>\;
  LOCKSTEP_Out(2129) <= \<const0>\;
  LOCKSTEP_Out(2130) <= \<const0>\;
  LOCKSTEP_Out(2131) <= \<const0>\;
  LOCKSTEP_Out(2132) <= \<const0>\;
  LOCKSTEP_Out(2133) <= \<const0>\;
  LOCKSTEP_Out(2134) <= \<const0>\;
  LOCKSTEP_Out(2135) <= \<const0>\;
  LOCKSTEP_Out(2136) <= \<const0>\;
  LOCKSTEP_Out(2137) <= \<const0>\;
  LOCKSTEP_Out(2138) <= \<const0>\;
  LOCKSTEP_Out(2139) <= \<const0>\;
  LOCKSTEP_Out(2140) <= \<const0>\;
  LOCKSTEP_Out(2141) <= \<const0>\;
  LOCKSTEP_Out(2142) <= \<const0>\;
  LOCKSTEP_Out(2143) <= \<const0>\;
  LOCKSTEP_Out(2144) <= \<const0>\;
  LOCKSTEP_Out(2145) <= \<const0>\;
  LOCKSTEP_Out(2146) <= \<const0>\;
  LOCKSTEP_Out(2147) <= \<const0>\;
  LOCKSTEP_Out(2148) <= \<const0>\;
  LOCKSTEP_Out(2149) <= \<const0>\;
  LOCKSTEP_Out(2150) <= \<const0>\;
  LOCKSTEP_Out(2151) <= \<const0>\;
  LOCKSTEP_Out(2152) <= \<const0>\;
  LOCKSTEP_Out(2153) <= \<const0>\;
  LOCKSTEP_Out(2154) <= \<const0>\;
  LOCKSTEP_Out(2155) <= \<const0>\;
  LOCKSTEP_Out(2156) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2157) <= \<const0>\;
  LOCKSTEP_Out(2158) <= \<const0>\;
  LOCKSTEP_Out(2159) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2160) <= \<const0>\;
  LOCKSTEP_Out(2161) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2162) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2163) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2164) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2165) <= \<const0>\;
  LOCKSTEP_Out(2166) <= \<const0>\;
  LOCKSTEP_Out(2167) <= \<const0>\;
  LOCKSTEP_Out(2168) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2169) <= \<const0>\;
  LOCKSTEP_Out(2170) <= \<const0>\;
  LOCKSTEP_Out(2171) <= \<const0>\;
  LOCKSTEP_Out(2172) <= \^lockstep_out\(2172);
  LOCKSTEP_Out(2173) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2174) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2175) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2176) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2177) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2178) <= \<const0>\;
  LOCKSTEP_Out(2179) <= \<const0>\;
  LOCKSTEP_Out(2180) <= \<const0>\;
  LOCKSTEP_Out(2181) <= \<const0>\;
  LOCKSTEP_Out(2182) <= \<const0>\;
  LOCKSTEP_Out(2183) <= \<const0>\;
  LOCKSTEP_Out(2184) <= \<const0>\;
  LOCKSTEP_Out(2185 to 2216) <= \^lockstep_out\(2185 to 2216);
  LOCKSTEP_Out(2217) <= \<const0>\;
  LOCKSTEP_Out(2218) <= \<const0>\;
  LOCKSTEP_Out(2219) <= \<const0>\;
  LOCKSTEP_Out(2220) <= \<const0>\;
  LOCKSTEP_Out(2221) <= \<const0>\;
  LOCKSTEP_Out(2222) <= \<const0>\;
  LOCKSTEP_Out(2223) <= \<const0>\;
  LOCKSTEP_Out(2224) <= \<const0>\;
  LOCKSTEP_Out(2225) <= \<const0>\;
  LOCKSTEP_Out(2226) <= \<const0>\;
  LOCKSTEP_Out(2227) <= \<const0>\;
  LOCKSTEP_Out(2228) <= \<const0>\;
  LOCKSTEP_Out(2229) <= \<const0>\;
  LOCKSTEP_Out(2230) <= \<const0>\;
  LOCKSTEP_Out(2231) <= \<const0>\;
  LOCKSTEP_Out(2232) <= \<const0>\;
  LOCKSTEP_Out(2233) <= \<const0>\;
  LOCKSTEP_Out(2234) <= \<const0>\;
  LOCKSTEP_Out(2235) <= \<const0>\;
  LOCKSTEP_Out(2236) <= \<const0>\;
  LOCKSTEP_Out(2237) <= \<const0>\;
  LOCKSTEP_Out(2238) <= \<const0>\;
  LOCKSTEP_Out(2239) <= \<const0>\;
  LOCKSTEP_Out(2240) <= \<const0>\;
  LOCKSTEP_Out(2241) <= \<const0>\;
  LOCKSTEP_Out(2242) <= \<const0>\;
  LOCKSTEP_Out(2243) <= \<const0>\;
  LOCKSTEP_Out(2244) <= \<const0>\;
  LOCKSTEP_Out(2245) <= \<const0>\;
  LOCKSTEP_Out(2246) <= \<const0>\;
  LOCKSTEP_Out(2247) <= \<const0>\;
  LOCKSTEP_Out(2248) <= \<const0>\;
  LOCKSTEP_Out(2249) <= \<const0>\;
  LOCKSTEP_Out(2250) <= \<const0>\;
  LOCKSTEP_Out(2251) <= \<const0>\;
  LOCKSTEP_Out(2252) <= \<const0>\;
  LOCKSTEP_Out(2253) <= \<const0>\;
  LOCKSTEP_Out(2254) <= \<const0>\;
  LOCKSTEP_Out(2255) <= \<const0>\;
  LOCKSTEP_Out(2256) <= \<const0>\;
  LOCKSTEP_Out(2257) <= \<const0>\;
  LOCKSTEP_Out(2258) <= \<const0>\;
  LOCKSTEP_Out(2259) <= \<const0>\;
  LOCKSTEP_Out(2260) <= \<const0>\;
  LOCKSTEP_Out(2261) <= \<const0>\;
  LOCKSTEP_Out(2262) <= \<const0>\;
  LOCKSTEP_Out(2263) <= \<const0>\;
  LOCKSTEP_Out(2264) <= \<const0>\;
  LOCKSTEP_Out(2265) <= \<const0>\;
  LOCKSTEP_Out(2266) <= \<const0>\;
  LOCKSTEP_Out(2267) <= \<const0>\;
  LOCKSTEP_Out(2268) <= \<const0>\;
  LOCKSTEP_Out(2269) <= \<const0>\;
  LOCKSTEP_Out(2270) <= \<const0>\;
  LOCKSTEP_Out(2271) <= \<const0>\;
  LOCKSTEP_Out(2272) <= \<const0>\;
  LOCKSTEP_Out(2273) <= \<const0>\;
  LOCKSTEP_Out(2274) <= \<const0>\;
  LOCKSTEP_Out(2275) <= \<const0>\;
  LOCKSTEP_Out(2276) <= \<const0>\;
  LOCKSTEP_Out(2277) <= \<const0>\;
  LOCKSTEP_Out(2278) <= \<const0>\;
  LOCKSTEP_Out(2279) <= \<const0>\;
  LOCKSTEP_Out(2280) <= \<const0>\;
  LOCKSTEP_Out(2281) <= \<const0>\;
  LOCKSTEP_Out(2282) <= \<const0>\;
  LOCKSTEP_Out(2283) <= \<const0>\;
  LOCKSTEP_Out(2284) <= \<const0>\;
  LOCKSTEP_Out(2285) <= \<const0>\;
  LOCKSTEP_Out(2286) <= \<const0>\;
  LOCKSTEP_Out(2287) <= \<const0>\;
  LOCKSTEP_Out(2288) <= \<const0>\;
  LOCKSTEP_Out(2289) <= \<const0>\;
  LOCKSTEP_Out(2290) <= \<const0>\;
  LOCKSTEP_Out(2291) <= \<const0>\;
  LOCKSTEP_Out(2292) <= \<const0>\;
  LOCKSTEP_Out(2293) <= \<const0>\;
  LOCKSTEP_Out(2294) <= \<const0>\;
  LOCKSTEP_Out(2295) <= \<const0>\;
  LOCKSTEP_Out(2296) <= \<const0>\;
  LOCKSTEP_Out(2297) <= \<const0>\;
  LOCKSTEP_Out(2298) <= \<const0>\;
  LOCKSTEP_Out(2299) <= \<const0>\;
  LOCKSTEP_Out(2300) <= \<const0>\;
  LOCKSTEP_Out(2301) <= \<const0>\;
  LOCKSTEP_Out(2302) <= \<const0>\;
  LOCKSTEP_Out(2303) <= \<const0>\;
  LOCKSTEP_Out(2304) <= \<const0>\;
  LOCKSTEP_Out(2305) <= \<const0>\;
  LOCKSTEP_Out(2306) <= \<const0>\;
  LOCKSTEP_Out(2307) <= \<const0>\;
  LOCKSTEP_Out(2308) <= \<const0>\;
  LOCKSTEP_Out(2309) <= \<const0>\;
  LOCKSTEP_Out(2310) <= \<const0>\;
  LOCKSTEP_Out(2311) <= \<const0>\;
  LOCKSTEP_Out(2312) <= \<const0>\;
  LOCKSTEP_Out(2313) <= \<const0>\;
  LOCKSTEP_Out(2314) <= \<const0>\;
  LOCKSTEP_Out(2315) <= \<const0>\;
  LOCKSTEP_Out(2316) <= \<const0>\;
  LOCKSTEP_Out(2317) <= \<const0>\;
  LOCKSTEP_Out(2318) <= \<const0>\;
  LOCKSTEP_Out(2319) <= \<const0>\;
  LOCKSTEP_Out(2320) <= \<const0>\;
  LOCKSTEP_Out(2321) <= \<const0>\;
  LOCKSTEP_Out(2322) <= \<const0>\;
  LOCKSTEP_Out(2323) <= \<const0>\;
  LOCKSTEP_Out(2324) <= \<const0>\;
  LOCKSTEP_Out(2325) <= \<const0>\;
  LOCKSTEP_Out(2326) <= \<const0>\;
  LOCKSTEP_Out(2327) <= \<const0>\;
  LOCKSTEP_Out(2328) <= \<const0>\;
  LOCKSTEP_Out(2329) <= \<const0>\;
  LOCKSTEP_Out(2330) <= \<const0>\;
  LOCKSTEP_Out(2331) <= \<const0>\;
  LOCKSTEP_Out(2332) <= \<const0>\;
  LOCKSTEP_Out(2333) <= \<const0>\;
  LOCKSTEP_Out(2334) <= \<const0>\;
  LOCKSTEP_Out(2335) <= \<const0>\;
  LOCKSTEP_Out(2336) <= \<const0>\;
  LOCKSTEP_Out(2337) <= \<const0>\;
  LOCKSTEP_Out(2338) <= \<const0>\;
  LOCKSTEP_Out(2339) <= \<const0>\;
  LOCKSTEP_Out(2340) <= \<const0>\;
  LOCKSTEP_Out(2341) <= \<const0>\;
  LOCKSTEP_Out(2342) <= \<const0>\;
  LOCKSTEP_Out(2343) <= \<const0>\;
  LOCKSTEP_Out(2344) <= \<const0>\;
  LOCKSTEP_Out(2345) <= \<const0>\;
  LOCKSTEP_Out(2346) <= \<const0>\;
  LOCKSTEP_Out(2347) <= \<const0>\;
  LOCKSTEP_Out(2348) <= \<const0>\;
  LOCKSTEP_Out(2349) <= \<const0>\;
  LOCKSTEP_Out(2350) <= \<const0>\;
  LOCKSTEP_Out(2351) <= \<const0>\;
  LOCKSTEP_Out(2352) <= \<const0>\;
  LOCKSTEP_Out(2353) <= \<const0>\;
  LOCKSTEP_Out(2354) <= \<const0>\;
  LOCKSTEP_Out(2355) <= \<const0>\;
  LOCKSTEP_Out(2356) <= \<const0>\;
  LOCKSTEP_Out(2357) <= \<const0>\;
  LOCKSTEP_Out(2358) <= \<const0>\;
  LOCKSTEP_Out(2359) <= \<const0>\;
  LOCKSTEP_Out(2360) <= \<const0>\;
  LOCKSTEP_Out(2361) <= \<const0>\;
  LOCKSTEP_Out(2362) <= \<const0>\;
  LOCKSTEP_Out(2363) <= \<const0>\;
  LOCKSTEP_Out(2364) <= \<const0>\;
  LOCKSTEP_Out(2365) <= \<const0>\;
  LOCKSTEP_Out(2366) <= \<const0>\;
  LOCKSTEP_Out(2367) <= \<const0>\;
  LOCKSTEP_Out(2368) <= \<const0>\;
  LOCKSTEP_Out(2369) <= \<const0>\;
  LOCKSTEP_Out(2370) <= \<const0>\;
  LOCKSTEP_Out(2371) <= \<const0>\;
  LOCKSTEP_Out(2372) <= \<const0>\;
  LOCKSTEP_Out(2373) <= \<const0>\;
  LOCKSTEP_Out(2374) <= \<const0>\;
  LOCKSTEP_Out(2375) <= \<const0>\;
  LOCKSTEP_Out(2376) <= \<const0>\;
  LOCKSTEP_Out(2377) <= \<const0>\;
  LOCKSTEP_Out(2378) <= \<const0>\;
  LOCKSTEP_Out(2379) <= \<const0>\;
  LOCKSTEP_Out(2380) <= \<const0>\;
  LOCKSTEP_Out(2381) <= \<const0>\;
  LOCKSTEP_Out(2382) <= \<const0>\;
  LOCKSTEP_Out(2383) <= \<const0>\;
  LOCKSTEP_Out(2384) <= \<const0>\;
  LOCKSTEP_Out(2385) <= \<const0>\;
  LOCKSTEP_Out(2386) <= \<const0>\;
  LOCKSTEP_Out(2387) <= \<const0>\;
  LOCKSTEP_Out(2388) <= \<const0>\;
  LOCKSTEP_Out(2389) <= \<const0>\;
  LOCKSTEP_Out(2390) <= \<const0>\;
  LOCKSTEP_Out(2391) <= \<const0>\;
  LOCKSTEP_Out(2392) <= \<const0>\;
  LOCKSTEP_Out(2393) <= \<const0>\;
  LOCKSTEP_Out(2394) <= \<const0>\;
  LOCKSTEP_Out(2395) <= \<const0>\;
  LOCKSTEP_Out(2396) <= \<const0>\;
  LOCKSTEP_Out(2397) <= \<const0>\;
  LOCKSTEP_Out(2398) <= \<const0>\;
  LOCKSTEP_Out(2399) <= \<const0>\;
  LOCKSTEP_Out(2400) <= \<const0>\;
  LOCKSTEP_Out(2401) <= \<const0>\;
  LOCKSTEP_Out(2402) <= \<const0>\;
  LOCKSTEP_Out(2403) <= \<const0>\;
  LOCKSTEP_Out(2404) <= \<const0>\;
  LOCKSTEP_Out(2405) <= \<const0>\;
  LOCKSTEP_Out(2406) <= \<const0>\;
  LOCKSTEP_Out(2407) <= \<const0>\;
  LOCKSTEP_Out(2408) <= \<const0>\;
  LOCKSTEP_Out(2409) <= \<const0>\;
  LOCKSTEP_Out(2410) <= \<const0>\;
  LOCKSTEP_Out(2411) <= \<const0>\;
  LOCKSTEP_Out(2412) <= \<const0>\;
  LOCKSTEP_Out(2413) <= \<const0>\;
  LOCKSTEP_Out(2414) <= \<const0>\;
  LOCKSTEP_Out(2415) <= \<const0>\;
  LOCKSTEP_Out(2416) <= \<const0>\;
  LOCKSTEP_Out(2417) <= \<const0>\;
  LOCKSTEP_Out(2418) <= \<const0>\;
  LOCKSTEP_Out(2419) <= \<const0>\;
  LOCKSTEP_Out(2420) <= \<const0>\;
  LOCKSTEP_Out(2421) <= \<const0>\;
  LOCKSTEP_Out(2422) <= \<const0>\;
  LOCKSTEP_Out(2423) <= \<const0>\;
  LOCKSTEP_Out(2424) <= \<const0>\;
  LOCKSTEP_Out(2425) <= \<const0>\;
  LOCKSTEP_Out(2426) <= \<const0>\;
  LOCKSTEP_Out(2427) <= \<const0>\;
  LOCKSTEP_Out(2428) <= \<const0>\;
  LOCKSTEP_Out(2429) <= \<const0>\;
  LOCKSTEP_Out(2430) <= \<const0>\;
  LOCKSTEP_Out(2431) <= \<const0>\;
  LOCKSTEP_Out(2432) <= \<const0>\;
  LOCKSTEP_Out(2433) <= \<const0>\;
  LOCKSTEP_Out(2434) <= \<const0>\;
  LOCKSTEP_Out(2435) <= \<const0>\;
  LOCKSTEP_Out(2436) <= \<const0>\;
  LOCKSTEP_Out(2437) <= \<const0>\;
  LOCKSTEP_Out(2438) <= \<const0>\;
  LOCKSTEP_Out(2439) <= \<const0>\;
  LOCKSTEP_Out(2440) <= \<const0>\;
  LOCKSTEP_Out(2441) <= \<const0>\;
  LOCKSTEP_Out(2442) <= \<const0>\;
  LOCKSTEP_Out(2443) <= \<const0>\;
  LOCKSTEP_Out(2444) <= \<const0>\;
  LOCKSTEP_Out(2445) <= \<const0>\;
  LOCKSTEP_Out(2446) <= \<const0>\;
  LOCKSTEP_Out(2447) <= \<const0>\;
  LOCKSTEP_Out(2448) <= \<const0>\;
  LOCKSTEP_Out(2449) <= \<const0>\;
  LOCKSTEP_Out(2450) <= \<const0>\;
  LOCKSTEP_Out(2451) <= \<const0>\;
  LOCKSTEP_Out(2452) <= \<const0>\;
  LOCKSTEP_Out(2453) <= \<const0>\;
  LOCKSTEP_Out(2454) <= \<const0>\;
  LOCKSTEP_Out(2455) <= \<const0>\;
  LOCKSTEP_Out(2456) <= \<const0>\;
  LOCKSTEP_Out(2457) <= \<const0>\;
  LOCKSTEP_Out(2458) <= \<const0>\;
  LOCKSTEP_Out(2459) <= \<const0>\;
  LOCKSTEP_Out(2460) <= \<const0>\;
  LOCKSTEP_Out(2461) <= \<const0>\;
  LOCKSTEP_Out(2462) <= \<const0>\;
  LOCKSTEP_Out(2463) <= \<const0>\;
  LOCKSTEP_Out(2464) <= \<const0>\;
  LOCKSTEP_Out(2465) <= \<const0>\;
  LOCKSTEP_Out(2466) <= \<const0>\;
  LOCKSTEP_Out(2467) <= \<const0>\;
  LOCKSTEP_Out(2468) <= \<const0>\;
  LOCKSTEP_Out(2469) <= \<const0>\;
  LOCKSTEP_Out(2470) <= \<const0>\;
  LOCKSTEP_Out(2471) <= \<const0>\;
  LOCKSTEP_Out(2472) <= \<const0>\;
  LOCKSTEP_Out(2473) <= \<const0>\;
  LOCKSTEP_Out(2474) <= \<const0>\;
  LOCKSTEP_Out(2475) <= \<const0>\;
  LOCKSTEP_Out(2476) <= \<const0>\;
  LOCKSTEP_Out(2477) <= \<const0>\;
  LOCKSTEP_Out(2478) <= \<const0>\;
  LOCKSTEP_Out(2479) <= \<const0>\;
  LOCKSTEP_Out(2480) <= \<const0>\;
  LOCKSTEP_Out(2481) <= \<const0>\;
  LOCKSTEP_Out(2482) <= \<const0>\;
  LOCKSTEP_Out(2483) <= \<const0>\;
  LOCKSTEP_Out(2484) <= \<const0>\;
  LOCKSTEP_Out(2485) <= \<const0>\;
  LOCKSTEP_Out(2486) <= \<const0>\;
  LOCKSTEP_Out(2487) <= \<const0>\;
  LOCKSTEP_Out(2488) <= \<const0>\;
  LOCKSTEP_Out(2489) <= \<const0>\;
  LOCKSTEP_Out(2490) <= \<const0>\;
  LOCKSTEP_Out(2491) <= \<const0>\;
  LOCKSTEP_Out(2492) <= \<const0>\;
  LOCKSTEP_Out(2493) <= \<const0>\;
  LOCKSTEP_Out(2494) <= \<const0>\;
  LOCKSTEP_Out(2495) <= \<const0>\;
  LOCKSTEP_Out(2496) <= \<const0>\;
  LOCKSTEP_Out(2497) <= \<const0>\;
  LOCKSTEP_Out(2498) <= \<const0>\;
  LOCKSTEP_Out(2499) <= \<const0>\;
  LOCKSTEP_Out(2500) <= \<const0>\;
  LOCKSTEP_Out(2501) <= \<const0>\;
  LOCKSTEP_Out(2502) <= \<const0>\;
  LOCKSTEP_Out(2503) <= \<const0>\;
  LOCKSTEP_Out(2504) <= \<const0>\;
  LOCKSTEP_Out(2505) <= \<const0>\;
  LOCKSTEP_Out(2506) <= \<const0>\;
  LOCKSTEP_Out(2507) <= \<const0>\;
  LOCKSTEP_Out(2508) <= \<const0>\;
  LOCKSTEP_Out(2509) <= \<const0>\;
  LOCKSTEP_Out(2510) <= \<const0>\;
  LOCKSTEP_Out(2511) <= \<const0>\;
  LOCKSTEP_Out(2512) <= \<const0>\;
  LOCKSTEP_Out(2513) <= \<const0>\;
  LOCKSTEP_Out(2514) <= \<const0>\;
  LOCKSTEP_Out(2515) <= \<const0>\;
  LOCKSTEP_Out(2516) <= \<const0>\;
  LOCKSTEP_Out(2517) <= \<const0>\;
  LOCKSTEP_Out(2518) <= \<const0>\;
  LOCKSTEP_Out(2519) <= \<const0>\;
  LOCKSTEP_Out(2520) <= \<const0>\;
  LOCKSTEP_Out(2521) <= \<const0>\;
  LOCKSTEP_Out(2522) <= \<const0>\;
  LOCKSTEP_Out(2523) <= \<const0>\;
  LOCKSTEP_Out(2524) <= \<const0>\;
  LOCKSTEP_Out(2525) <= \<const0>\;
  LOCKSTEP_Out(2526) <= \<const0>\;
  LOCKSTEP_Out(2527) <= \<const0>\;
  LOCKSTEP_Out(2528) <= \<const0>\;
  LOCKSTEP_Out(2529) <= \<const0>\;
  LOCKSTEP_Out(2530) <= \<const0>\;
  LOCKSTEP_Out(2531) <= \<const0>\;
  LOCKSTEP_Out(2532) <= \<const0>\;
  LOCKSTEP_Out(2533) <= \<const0>\;
  LOCKSTEP_Out(2534) <= \<const0>\;
  LOCKSTEP_Out(2535) <= \<const0>\;
  LOCKSTEP_Out(2536) <= \<const0>\;
  LOCKSTEP_Out(2537) <= \<const0>\;
  LOCKSTEP_Out(2538) <= \<const0>\;
  LOCKSTEP_Out(2539) <= \<const0>\;
  LOCKSTEP_Out(2540) <= \<const0>\;
  LOCKSTEP_Out(2541) <= \<const0>\;
  LOCKSTEP_Out(2542) <= \<const0>\;
  LOCKSTEP_Out(2543) <= \<const0>\;
  LOCKSTEP_Out(2544) <= \<const0>\;
  LOCKSTEP_Out(2545) <= \<const0>\;
  LOCKSTEP_Out(2546) <= \<const0>\;
  LOCKSTEP_Out(2547) <= \<const0>\;
  LOCKSTEP_Out(2548) <= \<const0>\;
  LOCKSTEP_Out(2549) <= \<const0>\;
  LOCKSTEP_Out(2550) <= \<const0>\;
  LOCKSTEP_Out(2551) <= \<const0>\;
  LOCKSTEP_Out(2552) <= \<const0>\;
  LOCKSTEP_Out(2553) <= \<const0>\;
  LOCKSTEP_Out(2554) <= \<const0>\;
  LOCKSTEP_Out(2555) <= \<const0>\;
  LOCKSTEP_Out(2556) <= \<const0>\;
  LOCKSTEP_Out(2557) <= \<const0>\;
  LOCKSTEP_Out(2558) <= \<const0>\;
  LOCKSTEP_Out(2559) <= \<const0>\;
  LOCKSTEP_Out(2560) <= \<const0>\;
  LOCKSTEP_Out(2561) <= \<const0>\;
  LOCKSTEP_Out(2562) <= \<const0>\;
  LOCKSTEP_Out(2563) <= \<const0>\;
  LOCKSTEP_Out(2564) <= \<const0>\;
  LOCKSTEP_Out(2565) <= \<const0>\;
  LOCKSTEP_Out(2566) <= \<const0>\;
  LOCKSTEP_Out(2567) <= \<const0>\;
  LOCKSTEP_Out(2568) <= \<const0>\;
  LOCKSTEP_Out(2569) <= \<const0>\;
  LOCKSTEP_Out(2570) <= \<const0>\;
  LOCKSTEP_Out(2571) <= \<const0>\;
  LOCKSTEP_Out(2572) <= \<const0>\;
  LOCKSTEP_Out(2573) <= \<const0>\;
  LOCKSTEP_Out(2574) <= \<const0>\;
  LOCKSTEP_Out(2575) <= \<const0>\;
  LOCKSTEP_Out(2576) <= \<const0>\;
  LOCKSTEP_Out(2577) <= \<const0>\;
  LOCKSTEP_Out(2578) <= \<const0>\;
  LOCKSTEP_Out(2579) <= \<const0>\;
  LOCKSTEP_Out(2580) <= \<const0>\;
  LOCKSTEP_Out(2581) <= \<const0>\;
  LOCKSTEP_Out(2582) <= \<const0>\;
  LOCKSTEP_Out(2583) <= \<const0>\;
  LOCKSTEP_Out(2584) <= \<const0>\;
  LOCKSTEP_Out(2585) <= \<const0>\;
  LOCKSTEP_Out(2586) <= \<const0>\;
  LOCKSTEP_Out(2587) <= \<const0>\;
  LOCKSTEP_Out(2588) <= \<const0>\;
  LOCKSTEP_Out(2589) <= \<const0>\;
  LOCKSTEP_Out(2590) <= \<const0>\;
  LOCKSTEP_Out(2591) <= \<const0>\;
  LOCKSTEP_Out(2592) <= \<const0>\;
  LOCKSTEP_Out(2593) <= \<const0>\;
  LOCKSTEP_Out(2594) <= \<const0>\;
  LOCKSTEP_Out(2595) <= \<const0>\;
  LOCKSTEP_Out(2596) <= \<const0>\;
  LOCKSTEP_Out(2597) <= \<const0>\;
  LOCKSTEP_Out(2598) <= \<const0>\;
  LOCKSTEP_Out(2599) <= \<const0>\;
  LOCKSTEP_Out(2600) <= \<const0>\;
  LOCKSTEP_Out(2601) <= \<const0>\;
  LOCKSTEP_Out(2602) <= \<const0>\;
  LOCKSTEP_Out(2603) <= \<const0>\;
  LOCKSTEP_Out(2604) <= \<const0>\;
  LOCKSTEP_Out(2605) <= \<const0>\;
  LOCKSTEP_Out(2606) <= \<const0>\;
  LOCKSTEP_Out(2607) <= \<const0>\;
  LOCKSTEP_Out(2608) <= \<const0>\;
  LOCKSTEP_Out(2609) <= \<const0>\;
  LOCKSTEP_Out(2610) <= \<const0>\;
  LOCKSTEP_Out(2611) <= \<const0>\;
  LOCKSTEP_Out(2612) <= \<const0>\;
  LOCKSTEP_Out(2613) <= \<const0>\;
  LOCKSTEP_Out(2614) <= \<const0>\;
  LOCKSTEP_Out(2615) <= \<const0>\;
  LOCKSTEP_Out(2616) <= \<const0>\;
  LOCKSTEP_Out(2617) <= \<const0>\;
  LOCKSTEP_Out(2618) <= \<const0>\;
  LOCKSTEP_Out(2619) <= \<const0>\;
  LOCKSTEP_Out(2620) <= \<const0>\;
  LOCKSTEP_Out(2621) <= \<const0>\;
  LOCKSTEP_Out(2622) <= \<const0>\;
  LOCKSTEP_Out(2623) <= \<const0>\;
  LOCKSTEP_Out(2624) <= \<const0>\;
  LOCKSTEP_Out(2625) <= \<const0>\;
  LOCKSTEP_Out(2626) <= \<const0>\;
  LOCKSTEP_Out(2627) <= \<const0>\;
  LOCKSTEP_Out(2628) <= \<const0>\;
  LOCKSTEP_Out(2629) <= \<const0>\;
  LOCKSTEP_Out(2630) <= \<const0>\;
  LOCKSTEP_Out(2631) <= \<const0>\;
  LOCKSTEP_Out(2632) <= \<const0>\;
  LOCKSTEP_Out(2633) <= \<const0>\;
  LOCKSTEP_Out(2634) <= \<const0>\;
  LOCKSTEP_Out(2635) <= \<const0>\;
  LOCKSTEP_Out(2636) <= \<const0>\;
  LOCKSTEP_Out(2637) <= \<const0>\;
  LOCKSTEP_Out(2638) <= \<const0>\;
  LOCKSTEP_Out(2639) <= \<const0>\;
  LOCKSTEP_Out(2640) <= \<const0>\;
  LOCKSTEP_Out(2641) <= \<const0>\;
  LOCKSTEP_Out(2642) <= \<const0>\;
  LOCKSTEP_Out(2643) <= \<const0>\;
  LOCKSTEP_Out(2644) <= \<const0>\;
  LOCKSTEP_Out(2645) <= \<const0>\;
  LOCKSTEP_Out(2646) <= \<const0>\;
  LOCKSTEP_Out(2647) <= \<const0>\;
  LOCKSTEP_Out(2648) <= \<const0>\;
  LOCKSTEP_Out(2649) <= \<const0>\;
  LOCKSTEP_Out(2650) <= \<const0>\;
  LOCKSTEP_Out(2651) <= \<const0>\;
  LOCKSTEP_Out(2652) <= \<const0>\;
  LOCKSTEP_Out(2653) <= \<const0>\;
  LOCKSTEP_Out(2654) <= \<const0>\;
  LOCKSTEP_Out(2655) <= \<const0>\;
  LOCKSTEP_Out(2656) <= \<const0>\;
  LOCKSTEP_Out(2657) <= \<const0>\;
  LOCKSTEP_Out(2658) <= \<const0>\;
  LOCKSTEP_Out(2659) <= \<const0>\;
  LOCKSTEP_Out(2660) <= \<const0>\;
  LOCKSTEP_Out(2661) <= \<const0>\;
  LOCKSTEP_Out(2662) <= \<const0>\;
  LOCKSTEP_Out(2663) <= \<const0>\;
  LOCKSTEP_Out(2664) <= \<const0>\;
  LOCKSTEP_Out(2665) <= \<const0>\;
  LOCKSTEP_Out(2666) <= \<const0>\;
  LOCKSTEP_Out(2667) <= \<const0>\;
  LOCKSTEP_Out(2668) <= \<const0>\;
  LOCKSTEP_Out(2669) <= \<const0>\;
  LOCKSTEP_Out(2670) <= \<const0>\;
  LOCKSTEP_Out(2671) <= \<const0>\;
  LOCKSTEP_Out(2672) <= \<const0>\;
  LOCKSTEP_Out(2673) <= \<const0>\;
  LOCKSTEP_Out(2674) <= \<const0>\;
  LOCKSTEP_Out(2675) <= \<const0>\;
  LOCKSTEP_Out(2676) <= \<const0>\;
  LOCKSTEP_Out(2677) <= \<const0>\;
  LOCKSTEP_Out(2678) <= \<const0>\;
  LOCKSTEP_Out(2679) <= \<const0>\;
  LOCKSTEP_Out(2680) <= \<const0>\;
  LOCKSTEP_Out(2681) <= \<const0>\;
  LOCKSTEP_Out(2682) <= \<const0>\;
  LOCKSTEP_Out(2683) <= \<const0>\;
  LOCKSTEP_Out(2684) <= \<const0>\;
  LOCKSTEP_Out(2685) <= \<const0>\;
  LOCKSTEP_Out(2686) <= \<const0>\;
  LOCKSTEP_Out(2687) <= \<const0>\;
  LOCKSTEP_Out(2688) <= \<const0>\;
  LOCKSTEP_Out(2689) <= \<const0>\;
  LOCKSTEP_Out(2690) <= \<const0>\;
  LOCKSTEP_Out(2691) <= \<const0>\;
  LOCKSTEP_Out(2692) <= \<const0>\;
  LOCKSTEP_Out(2693) <= \<const0>\;
  LOCKSTEP_Out(2694) <= \<const0>\;
  LOCKSTEP_Out(2695) <= \<const0>\;
  LOCKSTEP_Out(2696) <= \<const0>\;
  LOCKSTEP_Out(2697 to 2700) <= \^lockstep_out\(2697 to 2700);
  LOCKSTEP_Out(2701) <= \<const0>\;
  LOCKSTEP_Out(2702) <= \<const0>\;
  LOCKSTEP_Out(2703) <= \<const0>\;
  LOCKSTEP_Out(2704) <= \<const0>\;
  LOCKSTEP_Out(2705) <= \<const0>\;
  LOCKSTEP_Out(2706) <= \<const0>\;
  LOCKSTEP_Out(2707) <= \<const0>\;
  LOCKSTEP_Out(2708) <= \<const0>\;
  LOCKSTEP_Out(2709) <= \<const0>\;
  LOCKSTEP_Out(2710) <= \<const0>\;
  LOCKSTEP_Out(2711) <= \<const0>\;
  LOCKSTEP_Out(2712) <= \<const0>\;
  LOCKSTEP_Out(2713) <= \<const0>\;
  LOCKSTEP_Out(2714) <= \<const0>\;
  LOCKSTEP_Out(2715) <= \<const0>\;
  LOCKSTEP_Out(2716) <= \<const0>\;
  LOCKSTEP_Out(2717) <= \<const0>\;
  LOCKSTEP_Out(2718) <= \<const0>\;
  LOCKSTEP_Out(2719) <= \<const0>\;
  LOCKSTEP_Out(2720) <= \<const0>\;
  LOCKSTEP_Out(2721) <= \<const0>\;
  LOCKSTEP_Out(2722) <= \<const0>\;
  LOCKSTEP_Out(2723) <= \<const0>\;
  LOCKSTEP_Out(2724) <= \<const0>\;
  LOCKSTEP_Out(2725) <= \<const0>\;
  LOCKSTEP_Out(2726) <= \<const0>\;
  LOCKSTEP_Out(2727) <= \<const0>\;
  LOCKSTEP_Out(2728) <= \<const0>\;
  LOCKSTEP_Out(2729) <= \<const0>\;
  LOCKSTEP_Out(2730) <= \<const0>\;
  LOCKSTEP_Out(2731) <= \<const0>\;
  LOCKSTEP_Out(2732) <= \<const0>\;
  LOCKSTEP_Out(2733) <= \<const0>\;
  LOCKSTEP_Out(2734) <= \<const0>\;
  LOCKSTEP_Out(2735) <= \<const0>\;
  LOCKSTEP_Out(2736) <= \<const0>\;
  LOCKSTEP_Out(2737) <= \<const0>\;
  LOCKSTEP_Out(2738) <= \<const0>\;
  LOCKSTEP_Out(2739) <= \<const0>\;
  LOCKSTEP_Out(2740) <= \<const0>\;
  LOCKSTEP_Out(2741) <= \<const0>\;
  LOCKSTEP_Out(2742) <= \<const0>\;
  LOCKSTEP_Out(2743) <= \<const0>\;
  LOCKSTEP_Out(2744) <= \<const0>\;
  LOCKSTEP_Out(2745) <= \<const0>\;
  LOCKSTEP_Out(2746) <= \<const0>\;
  LOCKSTEP_Out(2747) <= \<const0>\;
  LOCKSTEP_Out(2748) <= \<const0>\;
  LOCKSTEP_Out(2749) <= \<const0>\;
  LOCKSTEP_Out(2750) <= \<const0>\;
  LOCKSTEP_Out(2751) <= \<const0>\;
  LOCKSTEP_Out(2752) <= \<const0>\;
  LOCKSTEP_Out(2753) <= \<const0>\;
  LOCKSTEP_Out(2754) <= \<const0>\;
  LOCKSTEP_Out(2755) <= \<const0>\;
  LOCKSTEP_Out(2756) <= \<const0>\;
  LOCKSTEP_Out(2757) <= \<const0>\;
  LOCKSTEP_Out(2758) <= \<const0>\;
  LOCKSTEP_Out(2759) <= \<const0>\;
  LOCKSTEP_Out(2760) <= \<const0>\;
  LOCKSTEP_Out(2761 to 2762) <= \^lockstep_out\(2761 to 2762);
  LOCKSTEP_Out(2763) <= \<const0>\;
  LOCKSTEP_Out(2764) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2765) <= \<const0>\;
  LOCKSTEP_Out(2766) <= \<const0>\;
  LOCKSTEP_Out(2767 to 2796) <= \^lockstep_out\(2767 to 2796);
  LOCKSTEP_Out(2797) <= \<const0>\;
  LOCKSTEP_Out(2798) <= \<const0>\;
  LOCKSTEP_Out(2799) <= \<const0>\;
  LOCKSTEP_Out(2800) <= \<const0>\;
  LOCKSTEP_Out(2801) <= \<const0>\;
  LOCKSTEP_Out(2802) <= \<const0>\;
  LOCKSTEP_Out(2803) <= \<const0>\;
  LOCKSTEP_Out(2804) <= \<const0>\;
  LOCKSTEP_Out(2805) <= \<const0>\;
  LOCKSTEP_Out(2806) <= \<const0>\;
  LOCKSTEP_Out(2807) <= \<const0>\;
  LOCKSTEP_Out(2808) <= \<const0>\;
  LOCKSTEP_Out(2809) <= \<const0>\;
  LOCKSTEP_Out(2810) <= \<const0>\;
  LOCKSTEP_Out(2811) <= \<const0>\;
  LOCKSTEP_Out(2812) <= \<const0>\;
  LOCKSTEP_Out(2813) <= \<const0>\;
  LOCKSTEP_Out(2814) <= \<const0>\;
  LOCKSTEP_Out(2815) <= \<const0>\;
  LOCKSTEP_Out(2816) <= \<const0>\;
  LOCKSTEP_Out(2817) <= \<const0>\;
  LOCKSTEP_Out(2818) <= \<const0>\;
  LOCKSTEP_Out(2819) <= \<const0>\;
  LOCKSTEP_Out(2820) <= \<const0>\;
  LOCKSTEP_Out(2821) <= \<const0>\;
  LOCKSTEP_Out(2822) <= \<const0>\;
  LOCKSTEP_Out(2823) <= \<const0>\;
  LOCKSTEP_Out(2824) <= \<const0>\;
  LOCKSTEP_Out(2825) <= \<const0>\;
  LOCKSTEP_Out(2826) <= \<const0>\;
  LOCKSTEP_Out(2827) <= \<const0>\;
  LOCKSTEP_Out(2828) <= \<const0>\;
  LOCKSTEP_Out(2829) <= \<const0>\;
  LOCKSTEP_Out(2830) <= \<const0>\;
  LOCKSTEP_Out(2831) <= \<const0>\;
  LOCKSTEP_Out(2832) <= \<const0>\;
  LOCKSTEP_Out(2833) <= \<const0>\;
  LOCKSTEP_Out(2834) <= \<const0>\;
  LOCKSTEP_Out(2835) <= \<const0>\;
  LOCKSTEP_Out(2836) <= \<const0>\;
  LOCKSTEP_Out(2837) <= \^lockstep_out\(2838);
  LOCKSTEP_Out(2838) <= \^lockstep_out\(2838);
  LOCKSTEP_Out(2839) <= \<const0>\;
  LOCKSTEP_Out(2840) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2841) <= \<const0>\;
  LOCKSTEP_Out(2842 to 2843) <= \^lockstep_out\(2842 to 2843);
  LOCKSTEP_Out(2844) <= \<const0>\;
  LOCKSTEP_Out(2845) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2846) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2847) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2848) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2849) <= \<const0>\;
  LOCKSTEP_Out(2850) <= \<const0>\;
  LOCKSTEP_Out(2851) <= \<const0>\;
  LOCKSTEP_Out(2852) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2853) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2854) <= \<const0>\;
  LOCKSTEP_Out(2855) <= \<const0>\;
  LOCKSTEP_Out(2856) <= \^lockstep_out\(2856);
  LOCKSTEP_Out(2857) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2858) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2859) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2860) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2861) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2862) <= \<const0>\;
  LOCKSTEP_Out(2863) <= \<const0>\;
  LOCKSTEP_Out(2864) <= \<const0>\;
  LOCKSTEP_Out(2865) <= \<const0>\;
  LOCKSTEP_Out(2866) <= \<const0>\;
  LOCKSTEP_Out(2867) <= \<const0>\;
  LOCKSTEP_Out(2868) <= \<const0>\;
  LOCKSTEP_Out(2869) <= \<const0>\;
  LOCKSTEP_Out(2870) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2871) <= \<const0>\;
  LOCKSTEP_Out(2872) <= \<const0>\;
  LOCKSTEP_Out(2873) <= \<const0>\;
  LOCKSTEP_Out(2874) <= \<const0>\;
  LOCKSTEP_Out(2875) <= \<const0>\;
  LOCKSTEP_Out(2876) <= \<const0>\;
  LOCKSTEP_Out(2877) <= \<const0>\;
  LOCKSTEP_Out(2878) <= \<const0>\;
  LOCKSTEP_Out(2879) <= \<const0>\;
  LOCKSTEP_Out(2880) <= \<const0>\;
  LOCKSTEP_Out(2881 to 2886) <= \^lockstep_out\(2881 to 2886);
  LOCKSTEP_Out(2887 to 2891) <= \^lockstep_out\(2979 to 2983);
  LOCKSTEP_Out(2892 to 2945) <= \^lockstep_out\(2892 to 2945);
  LOCKSTEP_Out(2946) <= \<const0>\;
  LOCKSTEP_Out(2947) <= \<const0>\;
  LOCKSTEP_Out(2948) <= \<const0>\;
  LOCKSTEP_Out(2949) <= \<const0>\;
  LOCKSTEP_Out(2950) <= \<const0>\;
  LOCKSTEP_Out(2951) <= \<const0>\;
  LOCKSTEP_Out(2952) <= \<const0>\;
  LOCKSTEP_Out(2953) <= \<const0>\;
  LOCKSTEP_Out(2954) <= \<const0>\;
  LOCKSTEP_Out(2955) <= \<const0>\;
  LOCKSTEP_Out(2956) <= \<const0>\;
  LOCKSTEP_Out(2957) <= \<const0>\;
  LOCKSTEP_Out(2958) <= \<const0>\;
  LOCKSTEP_Out(2959) <= \<const0>\;
  LOCKSTEP_Out(2960) <= \<const0>\;
  LOCKSTEP_Out(2961) <= \<const0>\;
  LOCKSTEP_Out(2962) <= \<const0>\;
  LOCKSTEP_Out(2963) <= \<const0>\;
  LOCKSTEP_Out(2964) <= \<const0>\;
  LOCKSTEP_Out(2965) <= \<const0>\;
  LOCKSTEP_Out(2966) <= \<const0>\;
  LOCKSTEP_Out(2967) <= \<const0>\;
  LOCKSTEP_Out(2968) <= \<const0>\;
  LOCKSTEP_Out(2969) <= \<const0>\;
  LOCKSTEP_Out(2970) <= \<const0>\;
  LOCKSTEP_Out(2971) <= \<const0>\;
  LOCKSTEP_Out(2972) <= \<const0>\;
  LOCKSTEP_Out(2973) <= \<const0>\;
  LOCKSTEP_Out(2974) <= \<const0>\;
  LOCKSTEP_Out(2975) <= \<const0>\;
  LOCKSTEP_Out(2976) <= \<const0>\;
  LOCKSTEP_Out(2977) <= \<const0>\;
  LOCKSTEP_Out(2978 to 2983) <= \^lockstep_out\(2978 to 2983);
  LOCKSTEP_Out(2984) <= \<const0>\;
  LOCKSTEP_Out(2985) <= \<const0>\;
  LOCKSTEP_Out(2986) <= \<const0>\;
  LOCKSTEP_Out(2987) <= \<const0>\;
  LOCKSTEP_Out(2988) <= \<const0>\;
  LOCKSTEP_Out(2989) <= \<const0>\;
  LOCKSTEP_Out(2990) <= \<const0>\;
  LOCKSTEP_Out(2991) <= \^lockstep_out\(2991);
  LOCKSTEP_Out(2992) <= \<const0>\;
  LOCKSTEP_Out(2993) <= \^lockstep_out\(2993);
  LOCKSTEP_Out(2994) <= \<const0>\;
  LOCKSTEP_Out(2995 to 2997) <= \^lockstep_out\(2995 to 2997);
  LOCKSTEP_Out(2998) <= \<const0>\;
  LOCKSTEP_Out(2999) <= \<const0>\;
  LOCKSTEP_Out(3000) <= \<const0>\;
  LOCKSTEP_Out(3001) <= \<const0>\;
  LOCKSTEP_Out(3002) <= \<const0>\;
  LOCKSTEP_Out(3003) <= \<const0>\;
  LOCKSTEP_Out(3004) <= \<const0>\;
  LOCKSTEP_Out(3005) <= \<const0>\;
  LOCKSTEP_Out(3006) <= \<const0>\;
  LOCKSTEP_Out(3007 to 3038) <= \^lockstep_out\(3007 to 3038);
  LOCKSTEP_Out(3039) <= \<const0>\;
  LOCKSTEP_Out(3040) <= \<const0>\;
  LOCKSTEP_Out(3041) <= \<const0>\;
  LOCKSTEP_Out(3042) <= \<const0>\;
  LOCKSTEP_Out(3043) <= \<const0>\;
  LOCKSTEP_Out(3044) <= \<const0>\;
  LOCKSTEP_Out(3045) <= \<const0>\;
  LOCKSTEP_Out(3046) <= \<const0>\;
  LOCKSTEP_Out(3047) <= \<const0>\;
  LOCKSTEP_Out(3048) <= \<const0>\;
  LOCKSTEP_Out(3049) <= \<const0>\;
  LOCKSTEP_Out(3050) <= \<const0>\;
  LOCKSTEP_Out(3051) <= \<const0>\;
  LOCKSTEP_Out(3052) <= \<const0>\;
  LOCKSTEP_Out(3053) <= \<const0>\;
  LOCKSTEP_Out(3054) <= \<const0>\;
  LOCKSTEP_Out(3055) <= \<const0>\;
  LOCKSTEP_Out(3056) <= \<const0>\;
  LOCKSTEP_Out(3057) <= \<const0>\;
  LOCKSTEP_Out(3058) <= \<const0>\;
  LOCKSTEP_Out(3059) <= \<const0>\;
  LOCKSTEP_Out(3060) <= \<const0>\;
  LOCKSTEP_Out(3061) <= \<const0>\;
  LOCKSTEP_Out(3062) <= \<const0>\;
  LOCKSTEP_Out(3063) <= \<const0>\;
  LOCKSTEP_Out(3064) <= \<const0>\;
  LOCKSTEP_Out(3065) <= \<const0>\;
  LOCKSTEP_Out(3066) <= \<const0>\;
  LOCKSTEP_Out(3067) <= \<const0>\;
  LOCKSTEP_Out(3068) <= \<const0>\;
  LOCKSTEP_Out(3069) <= \<const0>\;
  LOCKSTEP_Out(3070) <= \<const0>\;
  LOCKSTEP_Out(3071) <= \<const0>\;
  LOCKSTEP_Out(3072) <= \<const0>\;
  LOCKSTEP_Out(3073) <= \<const0>\;
  LOCKSTEP_Out(3074) <= \<const0>\;
  LOCKSTEP_Out(3075) <= \<const0>\;
  LOCKSTEP_Out(3076) <= \<const0>\;
  LOCKSTEP_Out(3077 to 3110) <= \^lockstep_out\(3077 to 3110);
  LOCKSTEP_Out(3111) <= \<const0>\;
  LOCKSTEP_Out(3112) <= \<const0>\;
  LOCKSTEP_Out(3113) <= \<const0>\;
  LOCKSTEP_Out(3114) <= \<const0>\;
  LOCKSTEP_Out(3115) <= \<const0>\;
  LOCKSTEP_Out(3116) <= \<const0>\;
  LOCKSTEP_Out(3117) <= \<const0>\;
  LOCKSTEP_Out(3118) <= \<const0>\;
  LOCKSTEP_Out(3119) <= \<const0>\;
  LOCKSTEP_Out(3120) <= \<const0>\;
  LOCKSTEP_Out(3121) <= \<const0>\;
  LOCKSTEP_Out(3122) <= \<const0>\;
  LOCKSTEP_Out(3123) <= \<const0>\;
  LOCKSTEP_Out(3124) <= \<const0>\;
  LOCKSTEP_Out(3125) <= \<const0>\;
  LOCKSTEP_Out(3126) <= \<const0>\;
  LOCKSTEP_Out(3127) <= \<const0>\;
  LOCKSTEP_Out(3128) <= \<const0>\;
  LOCKSTEP_Out(3129) <= \<const0>\;
  LOCKSTEP_Out(3130) <= \<const0>\;
  LOCKSTEP_Out(3131) <= \<const0>\;
  LOCKSTEP_Out(3132) <= \<const0>\;
  LOCKSTEP_Out(3133) <= \<const0>\;
  LOCKSTEP_Out(3134) <= \<const0>\;
  LOCKSTEP_Out(3135) <= \<const0>\;
  LOCKSTEP_Out(3136) <= \<const0>\;
  LOCKSTEP_Out(3137) <= \<const0>\;
  LOCKSTEP_Out(3138) <= \<const0>\;
  LOCKSTEP_Out(3139) <= \<const0>\;
  LOCKSTEP_Out(3140) <= \<const0>\;
  LOCKSTEP_Out(3141) <= \<const0>\;
  LOCKSTEP_Out(3142) <= \<const0>\;
  LOCKSTEP_Out(3143 to 3174) <= \^lockstep_out\(3143 to 3174);
  LOCKSTEP_Out(3175) <= \<const0>\;
  LOCKSTEP_Out(3176) <= \<const0>\;
  LOCKSTEP_Out(3177) <= \<const0>\;
  LOCKSTEP_Out(3178) <= \<const0>\;
  LOCKSTEP_Out(3179) <= \<const0>\;
  LOCKSTEP_Out(3180) <= \<const0>\;
  LOCKSTEP_Out(3181) <= \<const0>\;
  LOCKSTEP_Out(3182) <= \<const0>\;
  LOCKSTEP_Out(3183) <= \<const0>\;
  LOCKSTEP_Out(3184) <= \<const0>\;
  LOCKSTEP_Out(3185) <= \<const0>\;
  LOCKSTEP_Out(3186) <= \<const0>\;
  LOCKSTEP_Out(3187) <= \<const0>\;
  LOCKSTEP_Out(3188) <= \<const0>\;
  LOCKSTEP_Out(3189) <= \<const0>\;
  LOCKSTEP_Out(3190) <= \<const0>\;
  LOCKSTEP_Out(3191) <= \<const0>\;
  LOCKSTEP_Out(3192) <= \<const0>\;
  LOCKSTEP_Out(3193) <= \<const0>\;
  LOCKSTEP_Out(3194) <= \<const0>\;
  LOCKSTEP_Out(3195) <= \<const0>\;
  LOCKSTEP_Out(3196) <= \<const0>\;
  LOCKSTEP_Out(3197) <= \<const0>\;
  LOCKSTEP_Out(3198) <= \<const0>\;
  LOCKSTEP_Out(3199) <= \<const0>\;
  LOCKSTEP_Out(3200) <= \<const0>\;
  LOCKSTEP_Out(3201) <= \<const0>\;
  LOCKSTEP_Out(3202) <= \<const0>\;
  LOCKSTEP_Out(3203) <= \<const0>\;
  LOCKSTEP_Out(3204) <= \<const0>\;
  LOCKSTEP_Out(3205) <= \<const0>\;
  LOCKSTEP_Out(3206) <= \<const0>\;
  LOCKSTEP_Out(3207 to 3210) <= \^lockstep_out\(3207 to 3210);
  LOCKSTEP_Out(3211) <= \<const0>\;
  LOCKSTEP_Out(3212) <= \<const0>\;
  LOCKSTEP_Out(3213) <= \<const0>\;
  LOCKSTEP_Out(3214) <= \<const0>\;
  LOCKSTEP_Out(3215 to 3225) <= \^lockstep_out\(3215 to 3225);
  LOCKSTEP_Out(3226) <= \^lockstep_out\(542);
  LOCKSTEP_Out(3227) <= \^lockstep_out\(542);
  LOCKSTEP_Out(3228) <= \^lockstep_out\(3228);
  LOCKSTEP_Out(3229) <= \<const0>\;
  LOCKSTEP_Out(3230) <= \<const0>\;
  LOCKSTEP_Out(3231) <= \<const0>\;
  LOCKSTEP_Out(3232) <= \<const0>\;
  LOCKSTEP_Out(3233) <= \<const0>\;
  LOCKSTEP_Out(3234) <= \<const0>\;
  LOCKSTEP_Out(3235) <= \<const0>\;
  LOCKSTEP_Out(3236) <= \<const0>\;
  LOCKSTEP_Out(3237) <= \<const0>\;
  LOCKSTEP_Out(3238) <= \<const0>\;
  LOCKSTEP_Out(3239) <= \<const0>\;
  LOCKSTEP_Out(3240) <= \<const0>\;
  LOCKSTEP_Out(3241) <= \<const0>\;
  LOCKSTEP_Out(3242) <= \<const0>\;
  LOCKSTEP_Out(3243) <= \<const0>\;
  LOCKSTEP_Out(3244) <= \<const0>\;
  LOCKSTEP_Out(3245) <= \<const0>\;
  LOCKSTEP_Out(3246) <= \<const0>\;
  LOCKSTEP_Out(3247) <= \<const0>\;
  LOCKSTEP_Out(3248) <= \<const0>\;
  LOCKSTEP_Out(3249) <= \<const0>\;
  LOCKSTEP_Out(3250) <= \<const0>\;
  LOCKSTEP_Out(3251) <= \<const0>\;
  LOCKSTEP_Out(3252) <= \<const0>\;
  LOCKSTEP_Out(3253) <= \<const0>\;
  LOCKSTEP_Out(3254) <= \<const0>\;
  LOCKSTEP_Out(3255) <= \<const0>\;
  LOCKSTEP_Out(3256) <= \<const0>\;
  LOCKSTEP_Out(3257) <= \<const0>\;
  LOCKSTEP_Out(3258) <= \<const0>\;
  LOCKSTEP_Out(3259) <= \<const0>\;
  LOCKSTEP_Out(3260) <= \<const0>\;
  LOCKSTEP_Out(3261) <= \<const0>\;
  LOCKSTEP_Out(3262) <= \<const0>\;
  LOCKSTEP_Out(3263) <= \<const0>\;
  LOCKSTEP_Out(3264) <= \<const0>\;
  LOCKSTEP_Out(3265) <= \<const0>\;
  LOCKSTEP_Out(3266) <= \<const0>\;
  LOCKSTEP_Out(3267) <= \<const0>\;
  LOCKSTEP_Out(3268) <= \<const0>\;
  LOCKSTEP_Out(3269) <= \<const0>\;
  LOCKSTEP_Out(3270) <= \<const0>\;
  LOCKSTEP_Out(3271) <= \<const0>\;
  LOCKSTEP_Out(3272) <= \<const0>\;
  LOCKSTEP_Out(3273) <= \<const0>\;
  LOCKSTEP_Out(3274) <= \<const0>\;
  LOCKSTEP_Out(3275) <= \<const0>\;
  LOCKSTEP_Out(3276) <= \<const0>\;
  LOCKSTEP_Out(3277) <= \<const0>\;
  LOCKSTEP_Out(3278) <= \<const0>\;
  LOCKSTEP_Out(3279) <= \<const0>\;
  LOCKSTEP_Out(3280) <= \<const0>\;
  LOCKSTEP_Out(3281) <= \<const0>\;
  LOCKSTEP_Out(3282) <= \<const0>\;
  LOCKSTEP_Out(3283) <= \<const0>\;
  LOCKSTEP_Out(3284) <= \<const0>\;
  LOCKSTEP_Out(3285) <= \<const0>\;
  LOCKSTEP_Out(3286) <= \<const0>\;
  LOCKSTEP_Out(3287) <= \<const0>\;
  LOCKSTEP_Out(3288) <= \<const0>\;
  LOCKSTEP_Out(3289) <= \<const0>\;
  LOCKSTEP_Out(3290) <= \<const0>\;
  LOCKSTEP_Out(3291) <= \<const0>\;
  LOCKSTEP_Out(3292) <= \<const0>\;
  LOCKSTEP_Out(3293) <= \<const0>\;
  LOCKSTEP_Out(3294) <= \<const0>\;
  LOCKSTEP_Out(3295) <= \<const0>\;
  LOCKSTEP_Out(3296) <= \<const0>\;
  LOCKSTEP_Out(3297) <= \<const0>\;
  LOCKSTEP_Out(3298) <= \<const0>\;
  LOCKSTEP_Out(3299) <= \<const0>\;
  LOCKSTEP_Out(3300) <= \<const0>\;
  LOCKSTEP_Out(3301) <= \<const0>\;
  LOCKSTEP_Out(3302) <= \<const0>\;
  LOCKSTEP_Out(3303) <= \<const0>\;
  LOCKSTEP_Out(3304) <= \<const0>\;
  LOCKSTEP_Out(3305) <= \<const0>\;
  LOCKSTEP_Out(3306) <= \<const0>\;
  LOCKSTEP_Out(3307) <= \<const0>\;
  LOCKSTEP_Out(3308) <= \<const0>\;
  LOCKSTEP_Out(3309) <= \<const0>\;
  LOCKSTEP_Out(3310) <= \<const0>\;
  LOCKSTEP_Out(3311) <= \<const0>\;
  LOCKSTEP_Out(3312) <= \<const0>\;
  LOCKSTEP_Out(3313) <= \<const0>\;
  LOCKSTEP_Out(3314) <= \<const0>\;
  LOCKSTEP_Out(3315) <= \<const0>\;
  LOCKSTEP_Out(3316) <= \<const0>\;
  LOCKSTEP_Out(3317) <= \<const0>\;
  LOCKSTEP_Out(3318) <= \<const0>\;
  LOCKSTEP_Out(3319) <= \<const0>\;
  LOCKSTEP_Out(3320) <= \<const0>\;
  LOCKSTEP_Out(3321) <= \<const0>\;
  LOCKSTEP_Out(3322) <= \<const0>\;
  LOCKSTEP_Out(3323) <= \<const0>\;
  LOCKSTEP_Out(3324) <= \<const0>\;
  LOCKSTEP_Out(3325) <= \<const0>\;
  LOCKSTEP_Out(3326) <= \<const0>\;
  LOCKSTEP_Out(3327) <= \<const0>\;
  LOCKSTEP_Out(3328) <= \<const0>\;
  LOCKSTEP_Out(3329) <= \<const0>\;
  LOCKSTEP_Out(3330) <= \<const0>\;
  LOCKSTEP_Out(3331) <= \<const0>\;
  LOCKSTEP_Out(3332) <= \<const0>\;
  LOCKSTEP_Out(3333) <= \<const0>\;
  LOCKSTEP_Out(3334) <= \<const0>\;
  LOCKSTEP_Out(3335) <= \<const0>\;
  LOCKSTEP_Out(3336) <= \<const0>\;
  LOCKSTEP_Out(3337) <= \<const0>\;
  LOCKSTEP_Out(3338) <= \<const0>\;
  LOCKSTEP_Out(3339) <= \<const0>\;
  LOCKSTEP_Out(3340) <= \<const0>\;
  LOCKSTEP_Out(3341) <= \<const0>\;
  LOCKSTEP_Out(3342) <= \<const0>\;
  LOCKSTEP_Out(3343) <= \<const0>\;
  LOCKSTEP_Out(3344) <= \<const0>\;
  LOCKSTEP_Out(3345) <= \<const0>\;
  LOCKSTEP_Out(3346) <= \<const0>\;
  LOCKSTEP_Out(3347) <= \<const0>\;
  LOCKSTEP_Out(3348) <= \<const0>\;
  LOCKSTEP_Out(3349) <= \<const0>\;
  LOCKSTEP_Out(3350) <= \<const0>\;
  LOCKSTEP_Out(3351) <= \<const0>\;
  LOCKSTEP_Out(3352) <= \<const0>\;
  LOCKSTEP_Out(3353) <= \<const0>\;
  LOCKSTEP_Out(3354) <= \<const0>\;
  LOCKSTEP_Out(3355) <= \<const0>\;
  LOCKSTEP_Out(3356) <= \<const0>\;
  LOCKSTEP_Out(3357) <= \<const0>\;
  LOCKSTEP_Out(3358) <= \<const0>\;
  LOCKSTEP_Out(3359) <= \<const0>\;
  LOCKSTEP_Out(3360) <= \<const0>\;
  LOCKSTEP_Out(3361) <= \<const0>\;
  LOCKSTEP_Out(3362) <= \<const0>\;
  LOCKSTEP_Out(3363) <= \<const0>\;
  LOCKSTEP_Out(3364) <= \<const0>\;
  LOCKSTEP_Out(3365) <= \<const0>\;
  LOCKSTEP_Out(3366) <= \<const0>\;
  LOCKSTEP_Out(3367) <= \<const0>\;
  LOCKSTEP_Out(3368) <= \<const0>\;
  LOCKSTEP_Out(3369) <= \<const0>\;
  LOCKSTEP_Out(3370) <= \<const0>\;
  LOCKSTEP_Out(3371) <= \<const0>\;
  LOCKSTEP_Out(3372) <= \<const0>\;
  LOCKSTEP_Out(3373) <= \<const0>\;
  LOCKSTEP_Out(3374) <= \<const0>\;
  LOCKSTEP_Out(3375) <= \<const0>\;
  LOCKSTEP_Out(3376) <= \<const0>\;
  LOCKSTEP_Out(3377) <= \<const0>\;
  LOCKSTEP_Out(3378) <= \<const0>\;
  LOCKSTEP_Out(3379) <= \<const0>\;
  LOCKSTEP_Out(3380) <= \<const0>\;
  LOCKSTEP_Out(3381) <= \<const0>\;
  LOCKSTEP_Out(3382) <= \<const0>\;
  LOCKSTEP_Out(3383) <= \<const0>\;
  LOCKSTEP_Out(3384) <= \<const0>\;
  LOCKSTEP_Out(3385) <= \<const0>\;
  LOCKSTEP_Out(3386) <= \<const0>\;
  LOCKSTEP_Out(3387) <= \<const0>\;
  LOCKSTEP_Out(3388) <= \<const0>\;
  LOCKSTEP_Out(3389) <= \<const0>\;
  LOCKSTEP_Out(3390) <= \<const0>\;
  LOCKSTEP_Out(3391) <= \<const0>\;
  LOCKSTEP_Out(3392) <= \<const0>\;
  LOCKSTEP_Out(3393) <= \<const0>\;
  LOCKSTEP_Out(3394) <= \<const0>\;
  LOCKSTEP_Out(3395) <= \<const0>\;
  LOCKSTEP_Out(3396) <= \<const0>\;
  LOCKSTEP_Out(3397) <= \<const0>\;
  LOCKSTEP_Out(3398) <= \<const0>\;
  LOCKSTEP_Out(3399) <= \<const0>\;
  LOCKSTEP_Out(3400) <= \<const0>\;
  LOCKSTEP_Out(3401) <= \<const0>\;
  LOCKSTEP_Out(3402) <= \<const0>\;
  LOCKSTEP_Out(3403) <= \<const0>\;
  LOCKSTEP_Out(3404) <= \<const0>\;
  LOCKSTEP_Out(3405) <= \<const0>\;
  LOCKSTEP_Out(3406) <= \<const0>\;
  LOCKSTEP_Out(3407) <= \<const0>\;
  LOCKSTEP_Out(3408) <= \<const0>\;
  LOCKSTEP_Out(3409) <= \<const0>\;
  LOCKSTEP_Out(3410) <= \<const0>\;
  LOCKSTEP_Out(3411) <= \<const0>\;
  LOCKSTEP_Out(3412) <= \<const0>\;
  LOCKSTEP_Out(3413) <= \<const0>\;
  LOCKSTEP_Out(3414) <= \<const0>\;
  LOCKSTEP_Out(3415) <= \<const0>\;
  LOCKSTEP_Out(3416) <= \<const0>\;
  LOCKSTEP_Out(3417) <= \<const0>\;
  LOCKSTEP_Out(3418) <= \<const0>\;
  LOCKSTEP_Out(3419) <= \<const0>\;
  LOCKSTEP_Out(3420) <= \<const0>\;
  LOCKSTEP_Out(3421) <= \<const0>\;
  LOCKSTEP_Out(3422) <= \<const0>\;
  LOCKSTEP_Out(3423) <= \<const0>\;
  LOCKSTEP_Out(3424) <= \<const0>\;
  LOCKSTEP_Out(3425) <= \<const0>\;
  LOCKSTEP_Out(3426) <= \<const0>\;
  LOCKSTEP_Out(3427) <= \<const0>\;
  LOCKSTEP_Out(3428) <= \<const0>\;
  LOCKSTEP_Out(3429) <= \<const0>\;
  LOCKSTEP_Out(3430) <= \<const0>\;
  LOCKSTEP_Out(3431) <= \<const0>\;
  LOCKSTEP_Out(3432) <= \<const0>\;
  LOCKSTEP_Out(3433) <= \<const0>\;
  LOCKSTEP_Out(3434) <= \<const0>\;
  LOCKSTEP_Out(3435) <= \<const0>\;
  LOCKSTEP_Out(3436) <= \<const0>\;
  LOCKSTEP_Out(3437) <= \<const0>\;
  LOCKSTEP_Out(3438) <= \<const0>\;
  LOCKSTEP_Out(3439) <= \<const0>\;
  LOCKSTEP_Out(3440) <= \<const0>\;
  LOCKSTEP_Out(3441) <= \<const0>\;
  LOCKSTEP_Out(3442) <= \<const0>\;
  LOCKSTEP_Out(3443) <= \<const0>\;
  LOCKSTEP_Out(3444) <= \<const0>\;
  LOCKSTEP_Out(3445) <= \<const0>\;
  LOCKSTEP_Out(3446) <= \<const0>\;
  LOCKSTEP_Out(3447) <= \<const0>\;
  LOCKSTEP_Out(3448) <= \<const0>\;
  LOCKSTEP_Out(3449) <= \<const0>\;
  LOCKSTEP_Out(3450) <= \<const0>\;
  LOCKSTEP_Out(3451) <= \<const0>\;
  LOCKSTEP_Out(3452) <= \<const0>\;
  LOCKSTEP_Out(3453) <= \<const0>\;
  LOCKSTEP_Out(3454) <= \<const0>\;
  LOCKSTEP_Out(3455) <= \<const0>\;
  LOCKSTEP_Out(3456) <= \<const0>\;
  LOCKSTEP_Out(3457) <= \<const0>\;
  LOCKSTEP_Out(3458) <= \<const0>\;
  LOCKSTEP_Out(3459) <= \<const0>\;
  LOCKSTEP_Out(3460) <= \<const0>\;
  LOCKSTEP_Out(3461) <= \<const0>\;
  LOCKSTEP_Out(3462) <= \<const0>\;
  LOCKSTEP_Out(3463) <= \<const0>\;
  LOCKSTEP_Out(3464) <= \<const0>\;
  LOCKSTEP_Out(3465) <= \<const0>\;
  LOCKSTEP_Out(3466) <= \<const0>\;
  LOCKSTEP_Out(3467) <= \<const0>\;
  LOCKSTEP_Out(3468) <= \<const0>\;
  LOCKSTEP_Out(3469) <= \<const0>\;
  LOCKSTEP_Out(3470) <= \<const0>\;
  LOCKSTEP_Out(3471) <= \<const0>\;
  LOCKSTEP_Out(3472) <= \<const0>\;
  LOCKSTEP_Out(3473) <= \<const0>\;
  LOCKSTEP_Out(3474) <= \<const0>\;
  LOCKSTEP_Out(3475) <= \<const0>\;
  LOCKSTEP_Out(3476) <= \<const0>\;
  LOCKSTEP_Out(3477) <= \<const0>\;
  LOCKSTEP_Out(3478) <= \<const0>\;
  LOCKSTEP_Out(3479) <= \<const0>\;
  LOCKSTEP_Out(3480) <= \<const0>\;
  LOCKSTEP_Out(3481) <= \<const0>\;
  LOCKSTEP_Out(3482) <= \<const0>\;
  LOCKSTEP_Out(3483) <= \<const0>\;
  LOCKSTEP_Out(3484) <= \<const0>\;
  LOCKSTEP_Out(3485) <= \<const0>\;
  LOCKSTEP_Out(3486) <= \<const0>\;
  LOCKSTEP_Out(3487) <= \<const0>\;
  LOCKSTEP_Out(3488) <= \<const0>\;
  LOCKSTEP_Out(3489) <= \<const0>\;
  LOCKSTEP_Out(3490) <= \<const0>\;
  LOCKSTEP_Out(3491) <= \<const0>\;
  LOCKSTEP_Out(3492) <= \<const0>\;
  LOCKSTEP_Out(3493) <= \<const0>\;
  LOCKSTEP_Out(3494) <= \<const0>\;
  LOCKSTEP_Out(3495) <= \<const0>\;
  LOCKSTEP_Out(3496) <= \<const0>\;
  LOCKSTEP_Out(3497) <= \<const0>\;
  LOCKSTEP_Out(3498) <= \<const0>\;
  LOCKSTEP_Out(3499) <= \<const0>\;
  LOCKSTEP_Out(3500) <= \<const0>\;
  LOCKSTEP_Out(3501) <= \<const0>\;
  LOCKSTEP_Out(3502) <= \<const0>\;
  LOCKSTEP_Out(3503) <= \<const0>\;
  LOCKSTEP_Out(3504) <= \<const0>\;
  LOCKSTEP_Out(3505) <= \<const0>\;
  LOCKSTEP_Out(3506) <= \<const0>\;
  LOCKSTEP_Out(3507) <= \<const0>\;
  LOCKSTEP_Out(3508) <= \<const0>\;
  LOCKSTEP_Out(3509) <= \<const0>\;
  LOCKSTEP_Out(3510) <= \<const0>\;
  LOCKSTEP_Out(3511) <= \<const0>\;
  LOCKSTEP_Out(3512) <= \<const0>\;
  LOCKSTEP_Out(3513) <= \<const0>\;
  LOCKSTEP_Out(3514) <= \<const0>\;
  LOCKSTEP_Out(3515) <= \<const0>\;
  LOCKSTEP_Out(3516) <= \<const0>\;
  LOCKSTEP_Out(3517) <= \<const0>\;
  LOCKSTEP_Out(3518) <= \<const0>\;
  LOCKSTEP_Out(3519) <= \<const0>\;
  LOCKSTEP_Out(3520) <= \<const0>\;
  LOCKSTEP_Out(3521) <= \<const0>\;
  LOCKSTEP_Out(3522) <= \<const0>\;
  LOCKSTEP_Out(3523) <= \<const0>\;
  LOCKSTEP_Out(3524) <= \<const0>\;
  LOCKSTEP_Out(3525) <= \<const0>\;
  LOCKSTEP_Out(3526) <= \<const0>\;
  LOCKSTEP_Out(3527) <= \<const0>\;
  LOCKSTEP_Out(3528) <= \<const0>\;
  LOCKSTEP_Out(3529) <= \<const0>\;
  LOCKSTEP_Out(3530) <= \<const0>\;
  LOCKSTEP_Out(3531) <= \<const0>\;
  LOCKSTEP_Out(3532) <= \<const0>\;
  LOCKSTEP_Out(3533) <= \<const0>\;
  LOCKSTEP_Out(3534) <= \<const0>\;
  LOCKSTEP_Out(3535) <= \<const0>\;
  LOCKSTEP_Out(3536) <= \<const0>\;
  LOCKSTEP_Out(3537) <= \<const0>\;
  LOCKSTEP_Out(3538) <= \<const0>\;
  LOCKSTEP_Out(3539) <= \<const0>\;
  LOCKSTEP_Out(3540) <= \<const0>\;
  LOCKSTEP_Out(3541) <= \<const0>\;
  LOCKSTEP_Out(3542) <= \<const0>\;
  LOCKSTEP_Out(3543) <= \<const0>\;
  LOCKSTEP_Out(3544) <= \<const0>\;
  LOCKSTEP_Out(3545) <= \<const0>\;
  LOCKSTEP_Out(3546) <= \<const0>\;
  LOCKSTEP_Out(3547) <= \<const0>\;
  LOCKSTEP_Out(3548) <= \<const0>\;
  LOCKSTEP_Out(3549) <= \<const0>\;
  LOCKSTEP_Out(3550) <= \<const0>\;
  LOCKSTEP_Out(3551) <= \<const0>\;
  LOCKSTEP_Out(3552) <= \<const0>\;
  LOCKSTEP_Out(3553) <= \<const0>\;
  LOCKSTEP_Out(3554) <= \<const0>\;
  LOCKSTEP_Out(3555) <= \<const0>\;
  LOCKSTEP_Out(3556) <= \<const0>\;
  LOCKSTEP_Out(3557) <= \<const0>\;
  LOCKSTEP_Out(3558) <= \<const0>\;
  LOCKSTEP_Out(3559) <= \<const0>\;
  LOCKSTEP_Out(3560) <= \<const0>\;
  LOCKSTEP_Out(3561) <= \<const0>\;
  LOCKSTEP_Out(3562) <= \<const0>\;
  LOCKSTEP_Out(3563) <= \<const0>\;
  LOCKSTEP_Out(3564) <= \<const0>\;
  LOCKSTEP_Out(3565) <= \<const0>\;
  LOCKSTEP_Out(3566) <= \<const0>\;
  LOCKSTEP_Out(3567) <= \<const0>\;
  LOCKSTEP_Out(3568) <= \<const0>\;
  LOCKSTEP_Out(3569) <= \<const0>\;
  LOCKSTEP_Out(3570) <= \<const0>\;
  LOCKSTEP_Out(3571) <= \<const0>\;
  LOCKSTEP_Out(3572) <= \<const0>\;
  LOCKSTEP_Out(3573) <= \<const0>\;
  LOCKSTEP_Out(3574) <= \<const0>\;
  LOCKSTEP_Out(3575) <= \<const0>\;
  LOCKSTEP_Out(3576) <= \<const0>\;
  LOCKSTEP_Out(3577) <= \<const0>\;
  LOCKSTEP_Out(3578) <= \<const0>\;
  LOCKSTEP_Out(3579) <= \<const0>\;
  LOCKSTEP_Out(3580) <= \<const0>\;
  LOCKSTEP_Out(3581) <= \<const0>\;
  LOCKSTEP_Out(3582) <= \<const0>\;
  LOCKSTEP_Out(3583) <= \<const0>\;
  LOCKSTEP_Out(3584) <= \<const0>\;
  LOCKSTEP_Out(3585) <= \<const0>\;
  LOCKSTEP_Out(3586) <= \<const0>\;
  LOCKSTEP_Out(3587) <= \<const0>\;
  LOCKSTEP_Out(3588) <= \<const0>\;
  LOCKSTEP_Out(3589) <= \<const0>\;
  LOCKSTEP_Out(3590) <= \<const0>\;
  LOCKSTEP_Out(3591) <= \<const0>\;
  LOCKSTEP_Out(3592) <= \<const0>\;
  LOCKSTEP_Out(3593) <= \<const0>\;
  LOCKSTEP_Out(3594) <= \<const0>\;
  LOCKSTEP_Out(3595) <= \<const0>\;
  LOCKSTEP_Out(3596) <= \<const0>\;
  LOCKSTEP_Out(3597) <= \<const0>\;
  LOCKSTEP_Out(3598) <= \<const0>\;
  LOCKSTEP_Out(3599) <= \<const0>\;
  LOCKSTEP_Out(3600) <= \<const0>\;
  LOCKSTEP_Out(3601) <= \<const0>\;
  LOCKSTEP_Out(3602) <= \<const0>\;
  LOCKSTEP_Out(3603) <= \<const0>\;
  LOCKSTEP_Out(3604) <= \<const0>\;
  LOCKSTEP_Out(3605) <= \<const0>\;
  LOCKSTEP_Out(3606) <= \<const0>\;
  LOCKSTEP_Out(3607) <= \<const0>\;
  LOCKSTEP_Out(3608) <= \<const0>\;
  LOCKSTEP_Out(3609) <= \<const0>\;
  LOCKSTEP_Out(3610) <= \<const0>\;
  LOCKSTEP_Out(3611) <= \<const0>\;
  LOCKSTEP_Out(3612) <= \<const0>\;
  LOCKSTEP_Out(3613) <= \<const0>\;
  LOCKSTEP_Out(3614) <= \<const0>\;
  LOCKSTEP_Out(3615) <= \<const0>\;
  LOCKSTEP_Out(3616) <= \<const0>\;
  LOCKSTEP_Out(3617) <= \<const0>\;
  LOCKSTEP_Out(3618) <= \<const0>\;
  LOCKSTEP_Out(3619) <= \<const0>\;
  LOCKSTEP_Out(3620) <= \<const0>\;
  LOCKSTEP_Out(3621) <= \<const0>\;
  LOCKSTEP_Out(3622) <= \<const0>\;
  LOCKSTEP_Out(3623) <= \<const0>\;
  LOCKSTEP_Out(3624) <= \<const0>\;
  LOCKSTEP_Out(3625) <= \<const0>\;
  LOCKSTEP_Out(3626) <= \<const0>\;
  LOCKSTEP_Out(3627) <= \<const0>\;
  LOCKSTEP_Out(3628) <= \<const0>\;
  LOCKSTEP_Out(3629) <= \<const0>\;
  LOCKSTEP_Out(3630) <= \<const0>\;
  LOCKSTEP_Out(3631) <= \<const0>\;
  LOCKSTEP_Out(3632) <= \<const0>\;
  LOCKSTEP_Out(3633) <= \<const0>\;
  LOCKSTEP_Out(3634) <= \<const0>\;
  LOCKSTEP_Out(3635) <= \<const0>\;
  LOCKSTEP_Out(3636) <= \<const0>\;
  LOCKSTEP_Out(3637) <= \<const0>\;
  LOCKSTEP_Out(3638) <= \<const0>\;
  LOCKSTEP_Out(3639) <= \<const0>\;
  LOCKSTEP_Out(3640) <= \<const0>\;
  LOCKSTEP_Out(3641) <= \<const0>\;
  LOCKSTEP_Out(3642) <= \<const0>\;
  LOCKSTEP_Out(3643) <= \<const0>\;
  LOCKSTEP_Out(3644) <= \<const0>\;
  LOCKSTEP_Out(3645) <= \<const0>\;
  LOCKSTEP_Out(3646) <= \<const0>\;
  LOCKSTEP_Out(3647) <= \<const0>\;
  LOCKSTEP_Out(3648) <= \<const0>\;
  LOCKSTEP_Out(3649) <= \<const0>\;
  LOCKSTEP_Out(3650) <= \<const0>\;
  LOCKSTEP_Out(3651) <= \<const0>\;
  LOCKSTEP_Out(3652) <= \<const0>\;
  LOCKSTEP_Out(3653) <= \<const0>\;
  LOCKSTEP_Out(3654) <= \<const0>\;
  LOCKSTEP_Out(3655) <= \<const0>\;
  LOCKSTEP_Out(3656) <= \<const0>\;
  LOCKSTEP_Out(3657) <= \<const0>\;
  LOCKSTEP_Out(3658) <= \<const0>\;
  LOCKSTEP_Out(3659) <= \<const0>\;
  LOCKSTEP_Out(3660) <= \<const0>\;
  LOCKSTEP_Out(3661) <= \<const0>\;
  LOCKSTEP_Out(3662) <= \<const0>\;
  LOCKSTEP_Out(3663) <= \<const0>\;
  LOCKSTEP_Out(3664) <= \<const0>\;
  LOCKSTEP_Out(3665) <= \<const0>\;
  LOCKSTEP_Out(3666) <= \<const0>\;
  LOCKSTEP_Out(3667) <= \<const0>\;
  LOCKSTEP_Out(3668) <= \<const0>\;
  LOCKSTEP_Out(3669) <= \<const0>\;
  LOCKSTEP_Out(3670) <= \<const0>\;
  LOCKSTEP_Out(3671) <= \<const0>\;
  LOCKSTEP_Out(3672) <= \<const0>\;
  LOCKSTEP_Out(3673) <= \<const0>\;
  LOCKSTEP_Out(3674) <= \<const0>\;
  LOCKSTEP_Out(3675) <= \<const0>\;
  LOCKSTEP_Out(3676) <= \<const0>\;
  LOCKSTEP_Out(3677) <= \<const0>\;
  LOCKSTEP_Out(3678) <= \<const0>\;
  LOCKSTEP_Out(3679) <= \<const0>\;
  LOCKSTEP_Out(3680) <= \<const0>\;
  LOCKSTEP_Out(3681) <= \<const0>\;
  LOCKSTEP_Out(3682) <= \<const0>\;
  LOCKSTEP_Out(3683) <= \<const0>\;
  LOCKSTEP_Out(3684) <= \<const0>\;
  LOCKSTEP_Out(3685) <= \<const0>\;
  LOCKSTEP_Out(3686) <= \<const0>\;
  LOCKSTEP_Out(3687) <= \<const0>\;
  LOCKSTEP_Out(3688) <= \<const0>\;
  LOCKSTEP_Out(3689) <= \<const0>\;
  LOCKSTEP_Out(3690) <= \<const0>\;
  LOCKSTEP_Out(3691) <= \<const0>\;
  LOCKSTEP_Out(3692) <= \<const0>\;
  LOCKSTEP_Out(3693) <= \<const0>\;
  LOCKSTEP_Out(3694) <= \<const0>\;
  LOCKSTEP_Out(3695) <= \<const0>\;
  LOCKSTEP_Out(3696) <= \<const0>\;
  LOCKSTEP_Out(3697) <= \<const0>\;
  LOCKSTEP_Out(3698) <= \<const0>\;
  LOCKSTEP_Out(3699) <= \<const0>\;
  LOCKSTEP_Out(3700) <= \<const0>\;
  LOCKSTEP_Out(3701) <= \<const0>\;
  LOCKSTEP_Out(3702) <= \<const0>\;
  LOCKSTEP_Out(3703) <= \<const0>\;
  LOCKSTEP_Out(3704) <= \<const0>\;
  LOCKSTEP_Out(3705) <= \<const0>\;
  LOCKSTEP_Out(3706) <= \<const0>\;
  LOCKSTEP_Out(3707) <= \<const0>\;
  LOCKSTEP_Out(3708) <= \<const0>\;
  LOCKSTEP_Out(3709) <= \<const0>\;
  LOCKSTEP_Out(3710) <= \<const0>\;
  LOCKSTEP_Out(3711) <= \<const0>\;
  LOCKSTEP_Out(3712) <= \<const0>\;
  LOCKSTEP_Out(3713) <= \<const0>\;
  LOCKSTEP_Out(3714) <= \<const0>\;
  LOCKSTEP_Out(3715) <= \<const0>\;
  LOCKSTEP_Out(3716) <= \<const0>\;
  LOCKSTEP_Out(3717) <= \<const0>\;
  LOCKSTEP_Out(3718) <= \<const0>\;
  LOCKSTEP_Out(3719) <= \<const0>\;
  LOCKSTEP_Out(3720) <= \<const0>\;
  LOCKSTEP_Out(3721) <= \<const0>\;
  LOCKSTEP_Out(3722) <= \<const0>\;
  LOCKSTEP_Out(3723) <= \<const0>\;
  LOCKSTEP_Out(3724) <= \<const0>\;
  LOCKSTEP_Out(3725) <= \<const0>\;
  LOCKSTEP_Out(3726) <= \<const0>\;
  LOCKSTEP_Out(3727) <= \<const0>\;
  LOCKSTEP_Out(3728) <= \<const0>\;
  LOCKSTEP_Out(3729) <= \<const0>\;
  LOCKSTEP_Out(3730) <= \<const0>\;
  LOCKSTEP_Out(3731) <= \<const0>\;
  LOCKSTEP_Out(3732) <= \<const0>\;
  LOCKSTEP_Out(3733) <= \<const0>\;
  LOCKSTEP_Out(3734) <= \<const0>\;
  LOCKSTEP_Out(3735) <= \<const0>\;
  LOCKSTEP_Out(3736) <= \<const0>\;
  LOCKSTEP_Out(3737) <= \<const0>\;
  LOCKSTEP_Out(3738) <= \<const0>\;
  LOCKSTEP_Out(3739) <= \<const0>\;
  LOCKSTEP_Out(3740) <= \<const0>\;
  LOCKSTEP_Out(3741) <= \<const0>\;
  LOCKSTEP_Out(3742) <= \<const0>\;
  LOCKSTEP_Out(3743) <= \<const0>\;
  LOCKSTEP_Out(3744) <= \<const0>\;
  LOCKSTEP_Out(3745) <= \<const0>\;
  LOCKSTEP_Out(3746) <= \<const0>\;
  LOCKSTEP_Out(3747) <= \<const0>\;
  LOCKSTEP_Out(3748) <= \<const0>\;
  LOCKSTEP_Out(3749) <= \<const0>\;
  LOCKSTEP_Out(3750) <= \<const0>\;
  LOCKSTEP_Out(3751) <= \<const0>\;
  LOCKSTEP_Out(3752) <= \<const0>\;
  LOCKSTEP_Out(3753) <= \<const0>\;
  LOCKSTEP_Out(3754) <= \<const0>\;
  LOCKSTEP_Out(3755) <= \<const0>\;
  LOCKSTEP_Out(3756) <= \<const0>\;
  LOCKSTEP_Out(3757) <= \<const0>\;
  LOCKSTEP_Out(3758) <= \<const0>\;
  LOCKSTEP_Out(3759) <= \<const0>\;
  LOCKSTEP_Out(3760) <= \<const0>\;
  LOCKSTEP_Out(3761) <= \<const0>\;
  LOCKSTEP_Out(3762) <= \<const0>\;
  LOCKSTEP_Out(3763) <= \<const0>\;
  LOCKSTEP_Out(3764) <= \<const0>\;
  LOCKSTEP_Out(3765) <= \<const0>\;
  LOCKSTEP_Out(3766) <= \<const0>\;
  LOCKSTEP_Out(3767) <= \<const0>\;
  LOCKSTEP_Out(3768) <= \<const0>\;
  LOCKSTEP_Out(3769) <= \<const0>\;
  LOCKSTEP_Out(3770) <= \<const0>\;
  LOCKSTEP_Out(3771) <= \<const0>\;
  LOCKSTEP_Out(3772) <= \<const0>\;
  LOCKSTEP_Out(3773) <= \<const0>\;
  LOCKSTEP_Out(3774) <= \<const0>\;
  LOCKSTEP_Out(3775) <= \<const0>\;
  LOCKSTEP_Out(3776) <= \<const0>\;
  LOCKSTEP_Out(3777) <= \<const0>\;
  LOCKSTEP_Out(3778) <= \<const0>\;
  LOCKSTEP_Out(3779) <= \<const0>\;
  LOCKSTEP_Out(3780) <= \<const0>\;
  LOCKSTEP_Out(3781) <= \<const0>\;
  LOCKSTEP_Out(3782) <= \<const0>\;
  LOCKSTEP_Out(3783) <= \<const0>\;
  LOCKSTEP_Out(3784) <= \<const0>\;
  LOCKSTEP_Out(3785) <= \<const0>\;
  LOCKSTEP_Out(3786) <= \<const0>\;
  LOCKSTEP_Out(3787) <= \<const0>\;
  LOCKSTEP_Out(3788) <= \<const0>\;
  LOCKSTEP_Out(3789) <= \<const0>\;
  LOCKSTEP_Out(3790) <= \<const0>\;
  LOCKSTEP_Out(3791) <= \<const0>\;
  LOCKSTEP_Out(3792) <= \<const0>\;
  LOCKSTEP_Out(3793) <= \<const0>\;
  LOCKSTEP_Out(3794) <= \<const0>\;
  LOCKSTEP_Out(3795) <= \<const0>\;
  LOCKSTEP_Out(3796) <= \<const0>\;
  LOCKSTEP_Out(3797) <= \<const0>\;
  LOCKSTEP_Out(3798) <= \<const0>\;
  LOCKSTEP_Out(3799) <= \<const0>\;
  LOCKSTEP_Out(3800) <= \<const0>\;
  LOCKSTEP_Out(3801) <= \<const0>\;
  LOCKSTEP_Out(3802) <= \<const0>\;
  LOCKSTEP_Out(3803) <= \<const0>\;
  LOCKSTEP_Out(3804) <= \<const0>\;
  LOCKSTEP_Out(3805) <= \<const0>\;
  LOCKSTEP_Out(3806) <= \<const0>\;
  LOCKSTEP_Out(3807) <= \<const0>\;
  LOCKSTEP_Out(3808) <= \<const0>\;
  LOCKSTEP_Out(3809) <= \<const0>\;
  LOCKSTEP_Out(3810) <= \<const0>\;
  LOCKSTEP_Out(3811) <= \<const0>\;
  LOCKSTEP_Out(3812) <= \<const0>\;
  LOCKSTEP_Out(3813) <= \<const0>\;
  LOCKSTEP_Out(3814) <= \<const0>\;
  LOCKSTEP_Out(3815) <= \<const0>\;
  LOCKSTEP_Out(3816) <= \<const0>\;
  LOCKSTEP_Out(3817) <= \<const0>\;
  LOCKSTEP_Out(3818) <= \<const0>\;
  LOCKSTEP_Out(3819) <= \<const0>\;
  LOCKSTEP_Out(3820) <= \<const0>\;
  LOCKSTEP_Out(3821) <= \<const0>\;
  LOCKSTEP_Out(3822) <= \<const0>\;
  LOCKSTEP_Out(3823) <= \<const0>\;
  LOCKSTEP_Out(3824) <= \<const0>\;
  LOCKSTEP_Out(3825) <= \<const0>\;
  LOCKSTEP_Out(3826) <= \<const0>\;
  LOCKSTEP_Out(3827) <= \<const0>\;
  LOCKSTEP_Out(3828) <= \<const0>\;
  LOCKSTEP_Out(3829) <= \<const0>\;
  LOCKSTEP_Out(3830) <= \<const0>\;
  LOCKSTEP_Out(3831) <= \<const0>\;
  LOCKSTEP_Out(3832) <= \<const0>\;
  LOCKSTEP_Out(3833) <= \<const0>\;
  LOCKSTEP_Out(3834) <= \<const0>\;
  LOCKSTEP_Out(3835) <= \<const0>\;
  LOCKSTEP_Out(3836) <= \<const0>\;
  LOCKSTEP_Out(3837) <= \<const0>\;
  LOCKSTEP_Out(3838) <= \<const0>\;
  LOCKSTEP_Out(3839) <= \<const0>\;
  LOCKSTEP_Out(3840) <= \<const0>\;
  LOCKSTEP_Out(3841) <= \<const0>\;
  LOCKSTEP_Out(3842) <= \<const0>\;
  LOCKSTEP_Out(3843) <= \<const0>\;
  LOCKSTEP_Out(3844) <= \<const0>\;
  LOCKSTEP_Out(3845) <= \<const0>\;
  LOCKSTEP_Out(3846) <= \<const0>\;
  LOCKSTEP_Out(3847) <= \<const0>\;
  LOCKSTEP_Out(3848) <= \<const0>\;
  LOCKSTEP_Out(3849) <= \<const0>\;
  LOCKSTEP_Out(3850) <= \<const0>\;
  LOCKSTEP_Out(3851) <= \<const0>\;
  LOCKSTEP_Out(3852) <= \<const0>\;
  LOCKSTEP_Out(3853) <= \<const0>\;
  LOCKSTEP_Out(3854) <= \<const0>\;
  LOCKSTEP_Out(3855) <= \<const0>\;
  LOCKSTEP_Out(3856) <= \<const0>\;
  LOCKSTEP_Out(3857) <= \<const0>\;
  LOCKSTEP_Out(3858) <= \<const0>\;
  LOCKSTEP_Out(3859) <= \<const0>\;
  LOCKSTEP_Out(3860) <= \<const0>\;
  LOCKSTEP_Out(3861) <= \<const0>\;
  LOCKSTEP_Out(3862) <= \<const0>\;
  LOCKSTEP_Out(3863) <= \<const0>\;
  LOCKSTEP_Out(3864) <= \<const0>\;
  LOCKSTEP_Out(3865) <= \<const0>\;
  LOCKSTEP_Out(3866) <= \<const0>\;
  LOCKSTEP_Out(3867) <= \<const0>\;
  LOCKSTEP_Out(3868) <= \<const0>\;
  LOCKSTEP_Out(3869) <= \<const0>\;
  LOCKSTEP_Out(3870) <= \<const0>\;
  LOCKSTEP_Out(3871) <= \<const0>\;
  LOCKSTEP_Out(3872) <= \<const0>\;
  LOCKSTEP_Out(3873) <= \<const0>\;
  LOCKSTEP_Out(3874) <= \<const0>\;
  LOCKSTEP_Out(3875) <= \<const0>\;
  LOCKSTEP_Out(3876) <= \<const0>\;
  LOCKSTEP_Out(3877) <= \<const0>\;
  LOCKSTEP_Out(3878) <= \<const0>\;
  LOCKSTEP_Out(3879) <= \<const0>\;
  LOCKSTEP_Out(3880) <= \<const0>\;
  LOCKSTEP_Out(3881) <= \<const0>\;
  LOCKSTEP_Out(3882) <= \<const0>\;
  LOCKSTEP_Out(3883) <= \<const0>\;
  LOCKSTEP_Out(3884) <= \<const0>\;
  LOCKSTEP_Out(3885) <= \<const0>\;
  LOCKSTEP_Out(3886) <= \<const0>\;
  LOCKSTEP_Out(3887) <= \<const0>\;
  LOCKSTEP_Out(3888) <= \<const0>\;
  LOCKSTEP_Out(3889) <= \<const0>\;
  LOCKSTEP_Out(3890) <= \<const0>\;
  LOCKSTEP_Out(3891) <= \<const0>\;
  LOCKSTEP_Out(3892) <= \<const0>\;
  LOCKSTEP_Out(3893) <= \<const0>\;
  LOCKSTEP_Out(3894) <= \<const0>\;
  LOCKSTEP_Out(3895) <= \<const0>\;
  LOCKSTEP_Out(3896) <= \<const0>\;
  LOCKSTEP_Out(3897) <= \<const0>\;
  LOCKSTEP_Out(3898) <= \<const0>\;
  LOCKSTEP_Out(3899) <= \<const0>\;
  LOCKSTEP_Out(3900) <= \<const0>\;
  LOCKSTEP_Out(3901) <= \<const0>\;
  LOCKSTEP_Out(3902) <= \<const0>\;
  LOCKSTEP_Out(3903) <= \<const0>\;
  LOCKSTEP_Out(3904) <= \<const0>\;
  LOCKSTEP_Out(3905) <= \<const0>\;
  LOCKSTEP_Out(3906) <= \<const0>\;
  LOCKSTEP_Out(3907) <= \<const0>\;
  LOCKSTEP_Out(3908) <= \<const0>\;
  LOCKSTEP_Out(3909) <= \<const0>\;
  LOCKSTEP_Out(3910) <= \<const0>\;
  LOCKSTEP_Out(3911) <= \<const0>\;
  LOCKSTEP_Out(3912) <= \<const0>\;
  LOCKSTEP_Out(3913) <= \<const0>\;
  LOCKSTEP_Out(3914) <= \<const0>\;
  LOCKSTEP_Out(3915) <= \<const0>\;
  LOCKSTEP_Out(3916) <= \<const0>\;
  LOCKSTEP_Out(3917) <= \<const0>\;
  LOCKSTEP_Out(3918) <= \<const0>\;
  LOCKSTEP_Out(3919) <= \<const0>\;
  LOCKSTEP_Out(3920) <= \<const0>\;
  LOCKSTEP_Out(3921) <= \<const0>\;
  LOCKSTEP_Out(3922) <= \<const0>\;
  LOCKSTEP_Out(3923) <= \<const0>\;
  LOCKSTEP_Out(3924) <= \<const0>\;
  LOCKSTEP_Out(3925) <= \<const0>\;
  LOCKSTEP_Out(3926) <= \<const0>\;
  LOCKSTEP_Out(3927) <= \<const0>\;
  LOCKSTEP_Out(3928) <= \<const0>\;
  LOCKSTEP_Out(3929) <= \<const0>\;
  LOCKSTEP_Out(3930) <= \<const0>\;
  LOCKSTEP_Out(3931) <= \<const0>\;
  LOCKSTEP_Out(3932) <= \<const0>\;
  LOCKSTEP_Out(3933) <= \<const0>\;
  LOCKSTEP_Out(3934) <= \<const0>\;
  LOCKSTEP_Out(3935) <= \<const0>\;
  LOCKSTEP_Out(3936) <= \<const0>\;
  LOCKSTEP_Out(3937) <= \<const0>\;
  LOCKSTEP_Out(3938) <= \<const0>\;
  LOCKSTEP_Out(3939) <= \<const0>\;
  LOCKSTEP_Out(3940) <= \<const0>\;
  LOCKSTEP_Out(3941) <= \<const0>\;
  LOCKSTEP_Out(3942) <= \<const0>\;
  LOCKSTEP_Out(3943) <= \<const0>\;
  LOCKSTEP_Out(3944) <= \<const0>\;
  LOCKSTEP_Out(3945) <= \<const0>\;
  LOCKSTEP_Out(3946) <= \<const0>\;
  LOCKSTEP_Out(3947) <= \<const0>\;
  LOCKSTEP_Out(3948) <= \<const0>\;
  LOCKSTEP_Out(3949) <= \<const0>\;
  LOCKSTEP_Out(3950) <= \<const0>\;
  LOCKSTEP_Out(3951) <= \<const0>\;
  LOCKSTEP_Out(3952) <= \<const0>\;
  LOCKSTEP_Out(3953) <= \<const0>\;
  LOCKSTEP_Out(3954) <= \<const0>\;
  LOCKSTEP_Out(3955) <= \<const0>\;
  LOCKSTEP_Out(3956) <= \<const0>\;
  LOCKSTEP_Out(3957) <= \<const0>\;
  LOCKSTEP_Out(3958) <= \<const0>\;
  LOCKSTEP_Out(3959) <= \<const0>\;
  LOCKSTEP_Out(3960) <= \<const0>\;
  LOCKSTEP_Out(3961) <= \<const0>\;
  LOCKSTEP_Out(3962) <= \<const0>\;
  LOCKSTEP_Out(3963) <= \<const0>\;
  LOCKSTEP_Out(3964) <= \<const0>\;
  LOCKSTEP_Out(3965) <= \<const0>\;
  LOCKSTEP_Out(3966) <= \<const0>\;
  LOCKSTEP_Out(3967) <= \<const0>\;
  LOCKSTEP_Out(3968) <= \<const0>\;
  LOCKSTEP_Out(3969) <= \<const0>\;
  LOCKSTEP_Out(3970) <= \<const0>\;
  LOCKSTEP_Out(3971) <= \<const0>\;
  LOCKSTEP_Out(3972) <= \<const0>\;
  LOCKSTEP_Out(3973) <= \<const0>\;
  LOCKSTEP_Out(3974) <= \<const0>\;
  LOCKSTEP_Out(3975) <= \<const0>\;
  LOCKSTEP_Out(3976) <= \<const0>\;
  LOCKSTEP_Out(3977) <= \<const0>\;
  LOCKSTEP_Out(3978) <= \<const0>\;
  LOCKSTEP_Out(3979) <= \<const0>\;
  LOCKSTEP_Out(3980) <= \<const0>\;
  LOCKSTEP_Out(3981) <= \<const0>\;
  LOCKSTEP_Out(3982) <= \<const0>\;
  LOCKSTEP_Out(3983) <= \<const0>\;
  LOCKSTEP_Out(3984) <= \<const0>\;
  LOCKSTEP_Out(3985) <= \<const0>\;
  LOCKSTEP_Out(3986) <= \<const0>\;
  LOCKSTEP_Out(3987) <= \<const0>\;
  LOCKSTEP_Out(3988) <= \<const0>\;
  LOCKSTEP_Out(3989) <= \<const0>\;
  LOCKSTEP_Out(3990) <= \<const0>\;
  LOCKSTEP_Out(3991) <= \<const0>\;
  LOCKSTEP_Out(3992) <= \<const0>\;
  LOCKSTEP_Out(3993) <= \<const0>\;
  LOCKSTEP_Out(3994) <= \<const0>\;
  LOCKSTEP_Out(3995) <= \<const0>\;
  LOCKSTEP_Out(3996) <= \<const0>\;
  LOCKSTEP_Out(3997) <= \<const0>\;
  LOCKSTEP_Out(3998) <= \<const0>\;
  LOCKSTEP_Out(3999) <= \<const0>\;
  LOCKSTEP_Out(4000) <= \<const0>\;
  LOCKSTEP_Out(4001) <= \<const0>\;
  LOCKSTEP_Out(4002) <= \<const0>\;
  LOCKSTEP_Out(4003) <= \<const0>\;
  LOCKSTEP_Out(4004) <= \<const0>\;
  LOCKSTEP_Out(4005) <= \<const0>\;
  LOCKSTEP_Out(4006) <= \<const0>\;
  LOCKSTEP_Out(4007) <= \<const0>\;
  LOCKSTEP_Out(4008) <= \<const0>\;
  LOCKSTEP_Out(4009) <= \<const0>\;
  LOCKSTEP_Out(4010) <= \<const0>\;
  LOCKSTEP_Out(4011) <= \<const0>\;
  LOCKSTEP_Out(4012) <= \<const0>\;
  LOCKSTEP_Out(4013) <= \<const0>\;
  LOCKSTEP_Out(4014) <= \<const0>\;
  LOCKSTEP_Out(4015) <= \<const0>\;
  LOCKSTEP_Out(4016) <= \<const0>\;
  LOCKSTEP_Out(4017) <= \<const0>\;
  LOCKSTEP_Out(4018) <= \<const0>\;
  LOCKSTEP_Out(4019) <= \<const0>\;
  LOCKSTEP_Out(4020) <= \<const0>\;
  LOCKSTEP_Out(4021) <= \<const0>\;
  LOCKSTEP_Out(4022) <= \<const0>\;
  LOCKSTEP_Out(4023) <= \<const0>\;
  LOCKSTEP_Out(4024) <= \<const0>\;
  LOCKSTEP_Out(4025) <= \<const0>\;
  LOCKSTEP_Out(4026) <= \<const0>\;
  LOCKSTEP_Out(4027) <= \<const0>\;
  LOCKSTEP_Out(4028) <= \<const0>\;
  LOCKSTEP_Out(4029) <= \<const0>\;
  LOCKSTEP_Out(4030) <= \<const0>\;
  LOCKSTEP_Out(4031) <= \<const0>\;
  LOCKSTEP_Out(4032) <= \<const0>\;
  LOCKSTEP_Out(4033) <= \<const0>\;
  LOCKSTEP_Out(4034) <= \<const0>\;
  LOCKSTEP_Out(4035) <= \<const0>\;
  LOCKSTEP_Out(4036) <= \<const0>\;
  LOCKSTEP_Out(4037) <= \<const0>\;
  LOCKSTEP_Out(4038) <= \<const0>\;
  LOCKSTEP_Out(4039) <= \<const0>\;
  LOCKSTEP_Out(4040) <= \<const0>\;
  LOCKSTEP_Out(4041) <= \<const0>\;
  LOCKSTEP_Out(4042) <= \<const0>\;
  LOCKSTEP_Out(4043) <= \<const0>\;
  LOCKSTEP_Out(4044) <= \<const0>\;
  LOCKSTEP_Out(4045) <= \<const0>\;
  LOCKSTEP_Out(4046) <= \<const0>\;
  LOCKSTEP_Out(4047) <= \<const0>\;
  LOCKSTEP_Out(4048) <= \<const0>\;
  LOCKSTEP_Out(4049) <= \<const0>\;
  LOCKSTEP_Out(4050) <= \<const0>\;
  LOCKSTEP_Out(4051) <= \<const0>\;
  LOCKSTEP_Out(4052) <= \<const0>\;
  LOCKSTEP_Out(4053) <= \<const0>\;
  LOCKSTEP_Out(4054) <= \<const0>\;
  LOCKSTEP_Out(4055) <= \<const0>\;
  LOCKSTEP_Out(4056) <= \<const0>\;
  LOCKSTEP_Out(4057) <= \<const0>\;
  LOCKSTEP_Out(4058) <= \<const0>\;
  LOCKSTEP_Out(4059) <= \<const0>\;
  LOCKSTEP_Out(4060) <= \<const0>\;
  LOCKSTEP_Out(4061) <= \<const0>\;
  LOCKSTEP_Out(4062) <= \<const0>\;
  LOCKSTEP_Out(4063) <= \<const0>\;
  LOCKSTEP_Out(4064) <= \<const0>\;
  LOCKSTEP_Out(4065) <= \<const0>\;
  LOCKSTEP_Out(4066) <= \<const0>\;
  LOCKSTEP_Out(4067) <= \<const0>\;
  LOCKSTEP_Out(4068) <= \<const0>\;
  LOCKSTEP_Out(4069) <= \<const0>\;
  LOCKSTEP_Out(4070) <= \<const0>\;
  LOCKSTEP_Out(4071) <= \<const0>\;
  LOCKSTEP_Out(4072) <= \<const0>\;
  LOCKSTEP_Out(4073) <= \<const0>\;
  LOCKSTEP_Out(4074) <= \<const0>\;
  LOCKSTEP_Out(4075) <= \<const0>\;
  LOCKSTEP_Out(4076) <= \<const0>\;
  LOCKSTEP_Out(4077) <= \<const0>\;
  LOCKSTEP_Out(4078) <= \<const0>\;
  LOCKSTEP_Out(4079) <= \<const0>\;
  LOCKSTEP_Out(4080) <= \<const0>\;
  LOCKSTEP_Out(4081) <= \<const0>\;
  LOCKSTEP_Out(4082) <= \<const0>\;
  LOCKSTEP_Out(4083) <= \<const0>\;
  LOCKSTEP_Out(4084) <= \<const0>\;
  LOCKSTEP_Out(4085) <= \<const0>\;
  LOCKSTEP_Out(4086) <= \<const0>\;
  LOCKSTEP_Out(4087) <= \<const0>\;
  LOCKSTEP_Out(4088) <= \<const0>\;
  LOCKSTEP_Out(4089) <= \<const0>\;
  LOCKSTEP_Out(4090) <= \<const0>\;
  LOCKSTEP_Out(4091) <= \<const0>\;
  LOCKSTEP_Out(4092) <= \<const0>\;
  LOCKSTEP_Out(4093) <= \<const0>\;
  LOCKSTEP_Out(4094) <= \<const0>\;
  LOCKSTEP_Out(4095) <= \<const0>\;
  M0_AXIS_TDATA(31) <= \<const0>\;
  M0_AXIS_TDATA(30) <= \<const0>\;
  M0_AXIS_TDATA(29) <= \<const0>\;
  M0_AXIS_TDATA(28) <= \<const0>\;
  M0_AXIS_TDATA(27) <= \<const0>\;
  M0_AXIS_TDATA(26) <= \<const0>\;
  M0_AXIS_TDATA(25) <= \<const0>\;
  M0_AXIS_TDATA(24) <= \<const0>\;
  M0_AXIS_TDATA(23) <= \<const0>\;
  M0_AXIS_TDATA(22) <= \<const0>\;
  M0_AXIS_TDATA(21) <= \<const0>\;
  M0_AXIS_TDATA(20) <= \<const0>\;
  M0_AXIS_TDATA(19) <= \<const0>\;
  M0_AXIS_TDATA(18) <= \<const0>\;
  M0_AXIS_TDATA(17) <= \<const0>\;
  M0_AXIS_TDATA(16) <= \<const0>\;
  M0_AXIS_TDATA(15) <= \<const0>\;
  M0_AXIS_TDATA(14) <= \<const0>\;
  M0_AXIS_TDATA(13) <= \<const0>\;
  M0_AXIS_TDATA(12) <= \<const0>\;
  M0_AXIS_TDATA(11) <= \<const0>\;
  M0_AXIS_TDATA(10) <= \<const0>\;
  M0_AXIS_TDATA(9) <= \<const0>\;
  M0_AXIS_TDATA(8) <= \<const0>\;
  M0_AXIS_TDATA(7) <= \<const0>\;
  M0_AXIS_TDATA(6) <= \<const0>\;
  M0_AXIS_TDATA(5) <= \<const0>\;
  M0_AXIS_TDATA(4) <= \<const0>\;
  M0_AXIS_TDATA(3) <= \<const0>\;
  M0_AXIS_TDATA(2) <= \<const0>\;
  M0_AXIS_TDATA(1) <= \<const0>\;
  M0_AXIS_TDATA(0) <= \<const0>\;
  M0_AXIS_TLAST <= \<const0>\;
  M0_AXIS_TVALID <= \<const0>\;
  M10_AXIS_TDATA(31) <= \<const0>\;
  M10_AXIS_TDATA(30) <= \<const0>\;
  M10_AXIS_TDATA(29) <= \<const0>\;
  M10_AXIS_TDATA(28) <= \<const0>\;
  M10_AXIS_TDATA(27) <= \<const0>\;
  M10_AXIS_TDATA(26) <= \<const0>\;
  M10_AXIS_TDATA(25) <= \<const0>\;
  M10_AXIS_TDATA(24) <= \<const0>\;
  M10_AXIS_TDATA(23) <= \<const0>\;
  M10_AXIS_TDATA(22) <= \<const0>\;
  M10_AXIS_TDATA(21) <= \<const0>\;
  M10_AXIS_TDATA(20) <= \<const0>\;
  M10_AXIS_TDATA(19) <= \<const0>\;
  M10_AXIS_TDATA(18) <= \<const0>\;
  M10_AXIS_TDATA(17) <= \<const0>\;
  M10_AXIS_TDATA(16) <= \<const0>\;
  M10_AXIS_TDATA(15) <= \<const0>\;
  M10_AXIS_TDATA(14) <= \<const0>\;
  M10_AXIS_TDATA(13) <= \<const0>\;
  M10_AXIS_TDATA(12) <= \<const0>\;
  M10_AXIS_TDATA(11) <= \<const0>\;
  M10_AXIS_TDATA(10) <= \<const0>\;
  M10_AXIS_TDATA(9) <= \<const0>\;
  M10_AXIS_TDATA(8) <= \<const0>\;
  M10_AXIS_TDATA(7) <= \<const0>\;
  M10_AXIS_TDATA(6) <= \<const0>\;
  M10_AXIS_TDATA(5) <= \<const0>\;
  M10_AXIS_TDATA(4) <= \<const0>\;
  M10_AXIS_TDATA(3) <= \<const0>\;
  M10_AXIS_TDATA(2) <= \<const0>\;
  M10_AXIS_TDATA(1) <= \<const0>\;
  M10_AXIS_TDATA(0) <= \<const0>\;
  M10_AXIS_TLAST <= \<const0>\;
  M10_AXIS_TVALID <= \<const0>\;
  M11_AXIS_TDATA(31) <= \<const0>\;
  M11_AXIS_TDATA(30) <= \<const0>\;
  M11_AXIS_TDATA(29) <= \<const0>\;
  M11_AXIS_TDATA(28) <= \<const0>\;
  M11_AXIS_TDATA(27) <= \<const0>\;
  M11_AXIS_TDATA(26) <= \<const0>\;
  M11_AXIS_TDATA(25) <= \<const0>\;
  M11_AXIS_TDATA(24) <= \<const0>\;
  M11_AXIS_TDATA(23) <= \<const0>\;
  M11_AXIS_TDATA(22) <= \<const0>\;
  M11_AXIS_TDATA(21) <= \<const0>\;
  M11_AXIS_TDATA(20) <= \<const0>\;
  M11_AXIS_TDATA(19) <= \<const0>\;
  M11_AXIS_TDATA(18) <= \<const0>\;
  M11_AXIS_TDATA(17) <= \<const0>\;
  M11_AXIS_TDATA(16) <= \<const0>\;
  M11_AXIS_TDATA(15) <= \<const0>\;
  M11_AXIS_TDATA(14) <= \<const0>\;
  M11_AXIS_TDATA(13) <= \<const0>\;
  M11_AXIS_TDATA(12) <= \<const0>\;
  M11_AXIS_TDATA(11) <= \<const0>\;
  M11_AXIS_TDATA(10) <= \<const0>\;
  M11_AXIS_TDATA(9) <= \<const0>\;
  M11_AXIS_TDATA(8) <= \<const0>\;
  M11_AXIS_TDATA(7) <= \<const0>\;
  M11_AXIS_TDATA(6) <= \<const0>\;
  M11_AXIS_TDATA(5) <= \<const0>\;
  M11_AXIS_TDATA(4) <= \<const0>\;
  M11_AXIS_TDATA(3) <= \<const0>\;
  M11_AXIS_TDATA(2) <= \<const0>\;
  M11_AXIS_TDATA(1) <= \<const0>\;
  M11_AXIS_TDATA(0) <= \<const0>\;
  M11_AXIS_TLAST <= \<const0>\;
  M11_AXIS_TVALID <= \<const0>\;
  M12_AXIS_TDATA(31) <= \<const0>\;
  M12_AXIS_TDATA(30) <= \<const0>\;
  M12_AXIS_TDATA(29) <= \<const0>\;
  M12_AXIS_TDATA(28) <= \<const0>\;
  M12_AXIS_TDATA(27) <= \<const0>\;
  M12_AXIS_TDATA(26) <= \<const0>\;
  M12_AXIS_TDATA(25) <= \<const0>\;
  M12_AXIS_TDATA(24) <= \<const0>\;
  M12_AXIS_TDATA(23) <= \<const0>\;
  M12_AXIS_TDATA(22) <= \<const0>\;
  M12_AXIS_TDATA(21) <= \<const0>\;
  M12_AXIS_TDATA(20) <= \<const0>\;
  M12_AXIS_TDATA(19) <= \<const0>\;
  M12_AXIS_TDATA(18) <= \<const0>\;
  M12_AXIS_TDATA(17) <= \<const0>\;
  M12_AXIS_TDATA(16) <= \<const0>\;
  M12_AXIS_TDATA(15) <= \<const0>\;
  M12_AXIS_TDATA(14) <= \<const0>\;
  M12_AXIS_TDATA(13) <= \<const0>\;
  M12_AXIS_TDATA(12) <= \<const0>\;
  M12_AXIS_TDATA(11) <= \<const0>\;
  M12_AXIS_TDATA(10) <= \<const0>\;
  M12_AXIS_TDATA(9) <= \<const0>\;
  M12_AXIS_TDATA(8) <= \<const0>\;
  M12_AXIS_TDATA(7) <= \<const0>\;
  M12_AXIS_TDATA(6) <= \<const0>\;
  M12_AXIS_TDATA(5) <= \<const0>\;
  M12_AXIS_TDATA(4) <= \<const0>\;
  M12_AXIS_TDATA(3) <= \<const0>\;
  M12_AXIS_TDATA(2) <= \<const0>\;
  M12_AXIS_TDATA(1) <= \<const0>\;
  M12_AXIS_TDATA(0) <= \<const0>\;
  M12_AXIS_TLAST <= \<const0>\;
  M12_AXIS_TVALID <= \<const0>\;
  M13_AXIS_TDATA(31) <= \<const0>\;
  M13_AXIS_TDATA(30) <= \<const0>\;
  M13_AXIS_TDATA(29) <= \<const0>\;
  M13_AXIS_TDATA(28) <= \<const0>\;
  M13_AXIS_TDATA(27) <= \<const0>\;
  M13_AXIS_TDATA(26) <= \<const0>\;
  M13_AXIS_TDATA(25) <= \<const0>\;
  M13_AXIS_TDATA(24) <= \<const0>\;
  M13_AXIS_TDATA(23) <= \<const0>\;
  M13_AXIS_TDATA(22) <= \<const0>\;
  M13_AXIS_TDATA(21) <= \<const0>\;
  M13_AXIS_TDATA(20) <= \<const0>\;
  M13_AXIS_TDATA(19) <= \<const0>\;
  M13_AXIS_TDATA(18) <= \<const0>\;
  M13_AXIS_TDATA(17) <= \<const0>\;
  M13_AXIS_TDATA(16) <= \<const0>\;
  M13_AXIS_TDATA(15) <= \<const0>\;
  M13_AXIS_TDATA(14) <= \<const0>\;
  M13_AXIS_TDATA(13) <= \<const0>\;
  M13_AXIS_TDATA(12) <= \<const0>\;
  M13_AXIS_TDATA(11) <= \<const0>\;
  M13_AXIS_TDATA(10) <= \<const0>\;
  M13_AXIS_TDATA(9) <= \<const0>\;
  M13_AXIS_TDATA(8) <= \<const0>\;
  M13_AXIS_TDATA(7) <= \<const0>\;
  M13_AXIS_TDATA(6) <= \<const0>\;
  M13_AXIS_TDATA(5) <= \<const0>\;
  M13_AXIS_TDATA(4) <= \<const0>\;
  M13_AXIS_TDATA(3) <= \<const0>\;
  M13_AXIS_TDATA(2) <= \<const0>\;
  M13_AXIS_TDATA(1) <= \<const0>\;
  M13_AXIS_TDATA(0) <= \<const0>\;
  M13_AXIS_TLAST <= \<const0>\;
  M13_AXIS_TVALID <= \<const0>\;
  M14_AXIS_TDATA(31) <= \<const0>\;
  M14_AXIS_TDATA(30) <= \<const0>\;
  M14_AXIS_TDATA(29) <= \<const0>\;
  M14_AXIS_TDATA(28) <= \<const0>\;
  M14_AXIS_TDATA(27) <= \<const0>\;
  M14_AXIS_TDATA(26) <= \<const0>\;
  M14_AXIS_TDATA(25) <= \<const0>\;
  M14_AXIS_TDATA(24) <= \<const0>\;
  M14_AXIS_TDATA(23) <= \<const0>\;
  M14_AXIS_TDATA(22) <= \<const0>\;
  M14_AXIS_TDATA(21) <= \<const0>\;
  M14_AXIS_TDATA(20) <= \<const0>\;
  M14_AXIS_TDATA(19) <= \<const0>\;
  M14_AXIS_TDATA(18) <= \<const0>\;
  M14_AXIS_TDATA(17) <= \<const0>\;
  M14_AXIS_TDATA(16) <= \<const0>\;
  M14_AXIS_TDATA(15) <= \<const0>\;
  M14_AXIS_TDATA(14) <= \<const0>\;
  M14_AXIS_TDATA(13) <= \<const0>\;
  M14_AXIS_TDATA(12) <= \<const0>\;
  M14_AXIS_TDATA(11) <= \<const0>\;
  M14_AXIS_TDATA(10) <= \<const0>\;
  M14_AXIS_TDATA(9) <= \<const0>\;
  M14_AXIS_TDATA(8) <= \<const0>\;
  M14_AXIS_TDATA(7) <= \<const0>\;
  M14_AXIS_TDATA(6) <= \<const0>\;
  M14_AXIS_TDATA(5) <= \<const0>\;
  M14_AXIS_TDATA(4) <= \<const0>\;
  M14_AXIS_TDATA(3) <= \<const0>\;
  M14_AXIS_TDATA(2) <= \<const0>\;
  M14_AXIS_TDATA(1) <= \<const0>\;
  M14_AXIS_TDATA(0) <= \<const0>\;
  M14_AXIS_TLAST <= \<const0>\;
  M14_AXIS_TVALID <= \<const0>\;
  M15_AXIS_TDATA(31) <= \<const0>\;
  M15_AXIS_TDATA(30) <= \<const0>\;
  M15_AXIS_TDATA(29) <= \<const0>\;
  M15_AXIS_TDATA(28) <= \<const0>\;
  M15_AXIS_TDATA(27) <= \<const0>\;
  M15_AXIS_TDATA(26) <= \<const0>\;
  M15_AXIS_TDATA(25) <= \<const0>\;
  M15_AXIS_TDATA(24) <= \<const0>\;
  M15_AXIS_TDATA(23) <= \<const0>\;
  M15_AXIS_TDATA(22) <= \<const0>\;
  M15_AXIS_TDATA(21) <= \<const0>\;
  M15_AXIS_TDATA(20) <= \<const0>\;
  M15_AXIS_TDATA(19) <= \<const0>\;
  M15_AXIS_TDATA(18) <= \<const0>\;
  M15_AXIS_TDATA(17) <= \<const0>\;
  M15_AXIS_TDATA(16) <= \<const0>\;
  M15_AXIS_TDATA(15) <= \<const0>\;
  M15_AXIS_TDATA(14) <= \<const0>\;
  M15_AXIS_TDATA(13) <= \<const0>\;
  M15_AXIS_TDATA(12) <= \<const0>\;
  M15_AXIS_TDATA(11) <= \<const0>\;
  M15_AXIS_TDATA(10) <= \<const0>\;
  M15_AXIS_TDATA(9) <= \<const0>\;
  M15_AXIS_TDATA(8) <= \<const0>\;
  M15_AXIS_TDATA(7) <= \<const0>\;
  M15_AXIS_TDATA(6) <= \<const0>\;
  M15_AXIS_TDATA(5) <= \<const0>\;
  M15_AXIS_TDATA(4) <= \<const0>\;
  M15_AXIS_TDATA(3) <= \<const0>\;
  M15_AXIS_TDATA(2) <= \<const0>\;
  M15_AXIS_TDATA(1) <= \<const0>\;
  M15_AXIS_TDATA(0) <= \<const0>\;
  M15_AXIS_TLAST <= \<const0>\;
  M15_AXIS_TVALID <= \<const0>\;
  M1_AXIS_TDATA(31) <= \<const0>\;
  M1_AXIS_TDATA(30) <= \<const0>\;
  M1_AXIS_TDATA(29) <= \<const0>\;
  M1_AXIS_TDATA(28) <= \<const0>\;
  M1_AXIS_TDATA(27) <= \<const0>\;
  M1_AXIS_TDATA(26) <= \<const0>\;
  M1_AXIS_TDATA(25) <= \<const0>\;
  M1_AXIS_TDATA(24) <= \<const0>\;
  M1_AXIS_TDATA(23) <= \<const0>\;
  M1_AXIS_TDATA(22) <= \<const0>\;
  M1_AXIS_TDATA(21) <= \<const0>\;
  M1_AXIS_TDATA(20) <= \<const0>\;
  M1_AXIS_TDATA(19) <= \<const0>\;
  M1_AXIS_TDATA(18) <= \<const0>\;
  M1_AXIS_TDATA(17) <= \<const0>\;
  M1_AXIS_TDATA(16) <= \<const0>\;
  M1_AXIS_TDATA(15) <= \<const0>\;
  M1_AXIS_TDATA(14) <= \<const0>\;
  M1_AXIS_TDATA(13) <= \<const0>\;
  M1_AXIS_TDATA(12) <= \<const0>\;
  M1_AXIS_TDATA(11) <= \<const0>\;
  M1_AXIS_TDATA(10) <= \<const0>\;
  M1_AXIS_TDATA(9) <= \<const0>\;
  M1_AXIS_TDATA(8) <= \<const0>\;
  M1_AXIS_TDATA(7) <= \<const0>\;
  M1_AXIS_TDATA(6) <= \<const0>\;
  M1_AXIS_TDATA(5) <= \<const0>\;
  M1_AXIS_TDATA(4) <= \<const0>\;
  M1_AXIS_TDATA(3) <= \<const0>\;
  M1_AXIS_TDATA(2) <= \<const0>\;
  M1_AXIS_TDATA(1) <= \<const0>\;
  M1_AXIS_TDATA(0) <= \<const0>\;
  M1_AXIS_TLAST <= \<const0>\;
  M1_AXIS_TVALID <= \<const0>\;
  M2_AXIS_TDATA(31) <= \<const0>\;
  M2_AXIS_TDATA(30) <= \<const0>\;
  M2_AXIS_TDATA(29) <= \<const0>\;
  M2_AXIS_TDATA(28) <= \<const0>\;
  M2_AXIS_TDATA(27) <= \<const0>\;
  M2_AXIS_TDATA(26) <= \<const0>\;
  M2_AXIS_TDATA(25) <= \<const0>\;
  M2_AXIS_TDATA(24) <= \<const0>\;
  M2_AXIS_TDATA(23) <= \<const0>\;
  M2_AXIS_TDATA(22) <= \<const0>\;
  M2_AXIS_TDATA(21) <= \<const0>\;
  M2_AXIS_TDATA(20) <= \<const0>\;
  M2_AXIS_TDATA(19) <= \<const0>\;
  M2_AXIS_TDATA(18) <= \<const0>\;
  M2_AXIS_TDATA(17) <= \<const0>\;
  M2_AXIS_TDATA(16) <= \<const0>\;
  M2_AXIS_TDATA(15) <= \<const0>\;
  M2_AXIS_TDATA(14) <= \<const0>\;
  M2_AXIS_TDATA(13) <= \<const0>\;
  M2_AXIS_TDATA(12) <= \<const0>\;
  M2_AXIS_TDATA(11) <= \<const0>\;
  M2_AXIS_TDATA(10) <= \<const0>\;
  M2_AXIS_TDATA(9) <= \<const0>\;
  M2_AXIS_TDATA(8) <= \<const0>\;
  M2_AXIS_TDATA(7) <= \<const0>\;
  M2_AXIS_TDATA(6) <= \<const0>\;
  M2_AXIS_TDATA(5) <= \<const0>\;
  M2_AXIS_TDATA(4) <= \<const0>\;
  M2_AXIS_TDATA(3) <= \<const0>\;
  M2_AXIS_TDATA(2) <= \<const0>\;
  M2_AXIS_TDATA(1) <= \<const0>\;
  M2_AXIS_TDATA(0) <= \<const0>\;
  M2_AXIS_TLAST <= \<const0>\;
  M2_AXIS_TVALID <= \<const0>\;
  M3_AXIS_TDATA(31) <= \<const0>\;
  M3_AXIS_TDATA(30) <= \<const0>\;
  M3_AXIS_TDATA(29) <= \<const0>\;
  M3_AXIS_TDATA(28) <= \<const0>\;
  M3_AXIS_TDATA(27) <= \<const0>\;
  M3_AXIS_TDATA(26) <= \<const0>\;
  M3_AXIS_TDATA(25) <= \<const0>\;
  M3_AXIS_TDATA(24) <= \<const0>\;
  M3_AXIS_TDATA(23) <= \<const0>\;
  M3_AXIS_TDATA(22) <= \<const0>\;
  M3_AXIS_TDATA(21) <= \<const0>\;
  M3_AXIS_TDATA(20) <= \<const0>\;
  M3_AXIS_TDATA(19) <= \<const0>\;
  M3_AXIS_TDATA(18) <= \<const0>\;
  M3_AXIS_TDATA(17) <= \<const0>\;
  M3_AXIS_TDATA(16) <= \<const0>\;
  M3_AXIS_TDATA(15) <= \<const0>\;
  M3_AXIS_TDATA(14) <= \<const0>\;
  M3_AXIS_TDATA(13) <= \<const0>\;
  M3_AXIS_TDATA(12) <= \<const0>\;
  M3_AXIS_TDATA(11) <= \<const0>\;
  M3_AXIS_TDATA(10) <= \<const0>\;
  M3_AXIS_TDATA(9) <= \<const0>\;
  M3_AXIS_TDATA(8) <= \<const0>\;
  M3_AXIS_TDATA(7) <= \<const0>\;
  M3_AXIS_TDATA(6) <= \<const0>\;
  M3_AXIS_TDATA(5) <= \<const0>\;
  M3_AXIS_TDATA(4) <= \<const0>\;
  M3_AXIS_TDATA(3) <= \<const0>\;
  M3_AXIS_TDATA(2) <= \<const0>\;
  M3_AXIS_TDATA(1) <= \<const0>\;
  M3_AXIS_TDATA(0) <= \<const0>\;
  M3_AXIS_TLAST <= \<const0>\;
  M3_AXIS_TVALID <= \<const0>\;
  M4_AXIS_TDATA(31) <= \<const0>\;
  M4_AXIS_TDATA(30) <= \<const0>\;
  M4_AXIS_TDATA(29) <= \<const0>\;
  M4_AXIS_TDATA(28) <= \<const0>\;
  M4_AXIS_TDATA(27) <= \<const0>\;
  M4_AXIS_TDATA(26) <= \<const0>\;
  M4_AXIS_TDATA(25) <= \<const0>\;
  M4_AXIS_TDATA(24) <= \<const0>\;
  M4_AXIS_TDATA(23) <= \<const0>\;
  M4_AXIS_TDATA(22) <= \<const0>\;
  M4_AXIS_TDATA(21) <= \<const0>\;
  M4_AXIS_TDATA(20) <= \<const0>\;
  M4_AXIS_TDATA(19) <= \<const0>\;
  M4_AXIS_TDATA(18) <= \<const0>\;
  M4_AXIS_TDATA(17) <= \<const0>\;
  M4_AXIS_TDATA(16) <= \<const0>\;
  M4_AXIS_TDATA(15) <= \<const0>\;
  M4_AXIS_TDATA(14) <= \<const0>\;
  M4_AXIS_TDATA(13) <= \<const0>\;
  M4_AXIS_TDATA(12) <= \<const0>\;
  M4_AXIS_TDATA(11) <= \<const0>\;
  M4_AXIS_TDATA(10) <= \<const0>\;
  M4_AXIS_TDATA(9) <= \<const0>\;
  M4_AXIS_TDATA(8) <= \<const0>\;
  M4_AXIS_TDATA(7) <= \<const0>\;
  M4_AXIS_TDATA(6) <= \<const0>\;
  M4_AXIS_TDATA(5) <= \<const0>\;
  M4_AXIS_TDATA(4) <= \<const0>\;
  M4_AXIS_TDATA(3) <= \<const0>\;
  M4_AXIS_TDATA(2) <= \<const0>\;
  M4_AXIS_TDATA(1) <= \<const0>\;
  M4_AXIS_TDATA(0) <= \<const0>\;
  M4_AXIS_TLAST <= \<const0>\;
  M4_AXIS_TVALID <= \<const0>\;
  M5_AXIS_TDATA(31) <= \<const0>\;
  M5_AXIS_TDATA(30) <= \<const0>\;
  M5_AXIS_TDATA(29) <= \<const0>\;
  M5_AXIS_TDATA(28) <= \<const0>\;
  M5_AXIS_TDATA(27) <= \<const0>\;
  M5_AXIS_TDATA(26) <= \<const0>\;
  M5_AXIS_TDATA(25) <= \<const0>\;
  M5_AXIS_TDATA(24) <= \<const0>\;
  M5_AXIS_TDATA(23) <= \<const0>\;
  M5_AXIS_TDATA(22) <= \<const0>\;
  M5_AXIS_TDATA(21) <= \<const0>\;
  M5_AXIS_TDATA(20) <= \<const0>\;
  M5_AXIS_TDATA(19) <= \<const0>\;
  M5_AXIS_TDATA(18) <= \<const0>\;
  M5_AXIS_TDATA(17) <= \<const0>\;
  M5_AXIS_TDATA(16) <= \<const0>\;
  M5_AXIS_TDATA(15) <= \<const0>\;
  M5_AXIS_TDATA(14) <= \<const0>\;
  M5_AXIS_TDATA(13) <= \<const0>\;
  M5_AXIS_TDATA(12) <= \<const0>\;
  M5_AXIS_TDATA(11) <= \<const0>\;
  M5_AXIS_TDATA(10) <= \<const0>\;
  M5_AXIS_TDATA(9) <= \<const0>\;
  M5_AXIS_TDATA(8) <= \<const0>\;
  M5_AXIS_TDATA(7) <= \<const0>\;
  M5_AXIS_TDATA(6) <= \<const0>\;
  M5_AXIS_TDATA(5) <= \<const0>\;
  M5_AXIS_TDATA(4) <= \<const0>\;
  M5_AXIS_TDATA(3) <= \<const0>\;
  M5_AXIS_TDATA(2) <= \<const0>\;
  M5_AXIS_TDATA(1) <= \<const0>\;
  M5_AXIS_TDATA(0) <= \<const0>\;
  M5_AXIS_TLAST <= \<const0>\;
  M5_AXIS_TVALID <= \<const0>\;
  M6_AXIS_TDATA(31) <= \<const0>\;
  M6_AXIS_TDATA(30) <= \<const0>\;
  M6_AXIS_TDATA(29) <= \<const0>\;
  M6_AXIS_TDATA(28) <= \<const0>\;
  M6_AXIS_TDATA(27) <= \<const0>\;
  M6_AXIS_TDATA(26) <= \<const0>\;
  M6_AXIS_TDATA(25) <= \<const0>\;
  M6_AXIS_TDATA(24) <= \<const0>\;
  M6_AXIS_TDATA(23) <= \<const0>\;
  M6_AXIS_TDATA(22) <= \<const0>\;
  M6_AXIS_TDATA(21) <= \<const0>\;
  M6_AXIS_TDATA(20) <= \<const0>\;
  M6_AXIS_TDATA(19) <= \<const0>\;
  M6_AXIS_TDATA(18) <= \<const0>\;
  M6_AXIS_TDATA(17) <= \<const0>\;
  M6_AXIS_TDATA(16) <= \<const0>\;
  M6_AXIS_TDATA(15) <= \<const0>\;
  M6_AXIS_TDATA(14) <= \<const0>\;
  M6_AXIS_TDATA(13) <= \<const0>\;
  M6_AXIS_TDATA(12) <= \<const0>\;
  M6_AXIS_TDATA(11) <= \<const0>\;
  M6_AXIS_TDATA(10) <= \<const0>\;
  M6_AXIS_TDATA(9) <= \<const0>\;
  M6_AXIS_TDATA(8) <= \<const0>\;
  M6_AXIS_TDATA(7) <= \<const0>\;
  M6_AXIS_TDATA(6) <= \<const0>\;
  M6_AXIS_TDATA(5) <= \<const0>\;
  M6_AXIS_TDATA(4) <= \<const0>\;
  M6_AXIS_TDATA(3) <= \<const0>\;
  M6_AXIS_TDATA(2) <= \<const0>\;
  M6_AXIS_TDATA(1) <= \<const0>\;
  M6_AXIS_TDATA(0) <= \<const0>\;
  M6_AXIS_TLAST <= \<const0>\;
  M6_AXIS_TVALID <= \<const0>\;
  M7_AXIS_TDATA(31) <= \<const0>\;
  M7_AXIS_TDATA(30) <= \<const0>\;
  M7_AXIS_TDATA(29) <= \<const0>\;
  M7_AXIS_TDATA(28) <= \<const0>\;
  M7_AXIS_TDATA(27) <= \<const0>\;
  M7_AXIS_TDATA(26) <= \<const0>\;
  M7_AXIS_TDATA(25) <= \<const0>\;
  M7_AXIS_TDATA(24) <= \<const0>\;
  M7_AXIS_TDATA(23) <= \<const0>\;
  M7_AXIS_TDATA(22) <= \<const0>\;
  M7_AXIS_TDATA(21) <= \<const0>\;
  M7_AXIS_TDATA(20) <= \<const0>\;
  M7_AXIS_TDATA(19) <= \<const0>\;
  M7_AXIS_TDATA(18) <= \<const0>\;
  M7_AXIS_TDATA(17) <= \<const0>\;
  M7_AXIS_TDATA(16) <= \<const0>\;
  M7_AXIS_TDATA(15) <= \<const0>\;
  M7_AXIS_TDATA(14) <= \<const0>\;
  M7_AXIS_TDATA(13) <= \<const0>\;
  M7_AXIS_TDATA(12) <= \<const0>\;
  M7_AXIS_TDATA(11) <= \<const0>\;
  M7_AXIS_TDATA(10) <= \<const0>\;
  M7_AXIS_TDATA(9) <= \<const0>\;
  M7_AXIS_TDATA(8) <= \<const0>\;
  M7_AXIS_TDATA(7) <= \<const0>\;
  M7_AXIS_TDATA(6) <= \<const0>\;
  M7_AXIS_TDATA(5) <= \<const0>\;
  M7_AXIS_TDATA(4) <= \<const0>\;
  M7_AXIS_TDATA(3) <= \<const0>\;
  M7_AXIS_TDATA(2) <= \<const0>\;
  M7_AXIS_TDATA(1) <= \<const0>\;
  M7_AXIS_TDATA(0) <= \<const0>\;
  M7_AXIS_TLAST <= \<const0>\;
  M7_AXIS_TVALID <= \<const0>\;
  M8_AXIS_TDATA(31) <= \<const0>\;
  M8_AXIS_TDATA(30) <= \<const0>\;
  M8_AXIS_TDATA(29) <= \<const0>\;
  M8_AXIS_TDATA(28) <= \<const0>\;
  M8_AXIS_TDATA(27) <= \<const0>\;
  M8_AXIS_TDATA(26) <= \<const0>\;
  M8_AXIS_TDATA(25) <= \<const0>\;
  M8_AXIS_TDATA(24) <= \<const0>\;
  M8_AXIS_TDATA(23) <= \<const0>\;
  M8_AXIS_TDATA(22) <= \<const0>\;
  M8_AXIS_TDATA(21) <= \<const0>\;
  M8_AXIS_TDATA(20) <= \<const0>\;
  M8_AXIS_TDATA(19) <= \<const0>\;
  M8_AXIS_TDATA(18) <= \<const0>\;
  M8_AXIS_TDATA(17) <= \<const0>\;
  M8_AXIS_TDATA(16) <= \<const0>\;
  M8_AXIS_TDATA(15) <= \<const0>\;
  M8_AXIS_TDATA(14) <= \<const0>\;
  M8_AXIS_TDATA(13) <= \<const0>\;
  M8_AXIS_TDATA(12) <= \<const0>\;
  M8_AXIS_TDATA(11) <= \<const0>\;
  M8_AXIS_TDATA(10) <= \<const0>\;
  M8_AXIS_TDATA(9) <= \<const0>\;
  M8_AXIS_TDATA(8) <= \<const0>\;
  M8_AXIS_TDATA(7) <= \<const0>\;
  M8_AXIS_TDATA(6) <= \<const0>\;
  M8_AXIS_TDATA(5) <= \<const0>\;
  M8_AXIS_TDATA(4) <= \<const0>\;
  M8_AXIS_TDATA(3) <= \<const0>\;
  M8_AXIS_TDATA(2) <= \<const0>\;
  M8_AXIS_TDATA(1) <= \<const0>\;
  M8_AXIS_TDATA(0) <= \<const0>\;
  M8_AXIS_TLAST <= \<const0>\;
  M8_AXIS_TVALID <= \<const0>\;
  M9_AXIS_TDATA(31) <= \<const0>\;
  M9_AXIS_TDATA(30) <= \<const0>\;
  M9_AXIS_TDATA(29) <= \<const0>\;
  M9_AXIS_TDATA(28) <= \<const0>\;
  M9_AXIS_TDATA(27) <= \<const0>\;
  M9_AXIS_TDATA(26) <= \<const0>\;
  M9_AXIS_TDATA(25) <= \<const0>\;
  M9_AXIS_TDATA(24) <= \<const0>\;
  M9_AXIS_TDATA(23) <= \<const0>\;
  M9_AXIS_TDATA(22) <= \<const0>\;
  M9_AXIS_TDATA(21) <= \<const0>\;
  M9_AXIS_TDATA(20) <= \<const0>\;
  M9_AXIS_TDATA(19) <= \<const0>\;
  M9_AXIS_TDATA(18) <= \<const0>\;
  M9_AXIS_TDATA(17) <= \<const0>\;
  M9_AXIS_TDATA(16) <= \<const0>\;
  M9_AXIS_TDATA(15) <= \<const0>\;
  M9_AXIS_TDATA(14) <= \<const0>\;
  M9_AXIS_TDATA(13) <= \<const0>\;
  M9_AXIS_TDATA(12) <= \<const0>\;
  M9_AXIS_TDATA(11) <= \<const0>\;
  M9_AXIS_TDATA(10) <= \<const0>\;
  M9_AXIS_TDATA(9) <= \<const0>\;
  M9_AXIS_TDATA(8) <= \<const0>\;
  M9_AXIS_TDATA(7) <= \<const0>\;
  M9_AXIS_TDATA(6) <= \<const0>\;
  M9_AXIS_TDATA(5) <= \<const0>\;
  M9_AXIS_TDATA(4) <= \<const0>\;
  M9_AXIS_TDATA(3) <= \<const0>\;
  M9_AXIS_TDATA(2) <= \<const0>\;
  M9_AXIS_TDATA(1) <= \<const0>\;
  M9_AXIS_TDATA(0) <= \<const0>\;
  M9_AXIS_TLAST <= \<const0>\;
  M9_AXIS_TVALID <= \<const0>\;
  MB_Error <= \<const0>\;
  MB_Halted <= \^mb_halted\;
  M_AXI_DC_ACREADY <= \<const0>\;
  M_AXI_DC_ARADDR(31 downto 2) <= \^m_axi_dc_araddr\(31 downto 2);
  M_AXI_DC_ARADDR(1) <= \<const0>\;
  M_AXI_DC_ARADDR(0) <= \<const0>\;
  M_AXI_DC_ARBAR(1) <= \<const0>\;
  M_AXI_DC_ARBAR(0) <= \<const0>\;
  M_AXI_DC_ARBURST(1 downto 0) <= \^m_axi_dc_arburst\(1 downto 0);
  M_AXI_DC_ARCACHE(3) <= \^m_axi_dc_arcache\(2);
  M_AXI_DC_ARCACHE(2) <= \^m_axi_dc_arcache\(2);
  M_AXI_DC_ARCACHE(1) <= \^m_axi_dc_arcache\(2);
  M_AXI_DC_ARCACHE(0) <= \^m_axi_dc_arcache\(2);
  M_AXI_DC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_DC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_DC_ARID(0) <= \<const0>\;
  M_AXI_DC_ARLEN(7) <= \<const0>\;
  M_AXI_DC_ARLEN(6) <= \<const0>\;
  M_AXI_DC_ARLEN(5) <= \<const0>\;
  M_AXI_DC_ARLEN(4) <= \<const0>\;
  M_AXI_DC_ARLEN(3) <= \<const0>\;
  M_AXI_DC_ARLEN(2) <= \<const0>\;
  M_AXI_DC_ARLEN(1) <= \^m_axi_dc_arlen\(1);
  M_AXI_DC_ARLEN(0) <= \^m_axi_dc_arlen\(1);
  M_AXI_DC_ARLOCK <= \<const0>\;
  M_AXI_DC_ARPROT(2) <= \<const0>\;
  M_AXI_DC_ARPROT(1) <= \<const0>\;
  M_AXI_DC_ARPROT(0) <= \<const0>\;
  M_AXI_DC_ARQOS(3) <= \<const1>\;
  M_AXI_DC_ARQOS(2) <= \<const1>\;
  M_AXI_DC_ARQOS(1) <= \<const0>\;
  M_AXI_DC_ARQOS(0) <= \<const0>\;
  M_AXI_DC_ARSIZE(2) <= \<const0>\;
  M_AXI_DC_ARSIZE(1) <= \<const1>\;
  M_AXI_DC_ARSIZE(0) <= \<const0>\;
  M_AXI_DC_ARSNOOP(3) <= \<const0>\;
  M_AXI_DC_ARSNOOP(2) <= \<const0>\;
  M_AXI_DC_ARSNOOP(1) <= \<const0>\;
  M_AXI_DC_ARSNOOP(0) <= \<const0>\;
  M_AXI_DC_ARUSER(4) <= \^m_axi_dc_arcache\(2);
  M_AXI_DC_ARUSER(3) <= \^m_axi_dc_arcache\(2);
  M_AXI_DC_ARUSER(2) <= \^m_axi_dc_arcache\(2);
  M_AXI_DC_ARUSER(1) <= \^m_axi_dc_arcache\(2);
  M_AXI_DC_ARUSER(0) <= \^m_axi_dc_arcache\(2);
  M_AXI_DC_ARVALID <= \^m_axi_dc_arvalid\;
  M_AXI_DC_AWADDR(31 downto 0) <= \^m_axi_dc_awaddr\(31 downto 0);
  M_AXI_DC_AWBAR(1) <= \<const0>\;
  M_AXI_DC_AWBAR(0) <= \<const0>\;
  M_AXI_DC_AWBURST(1) <= \<const0>\;
  M_AXI_DC_AWBURST(0) <= \<const1>\;
  M_AXI_DC_AWCACHE(3) <= \<const1>\;
  M_AXI_DC_AWCACHE(2) <= \<const1>\;
  M_AXI_DC_AWCACHE(1) <= \<const1>\;
  M_AXI_DC_AWCACHE(0) <= \<const1>\;
  M_AXI_DC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_DC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_DC_AWID(0) <= \<const0>\;
  M_AXI_DC_AWLEN(7) <= \<const0>\;
  M_AXI_DC_AWLEN(6) <= \<const0>\;
  M_AXI_DC_AWLEN(5) <= \<const0>\;
  M_AXI_DC_AWLEN(4) <= \<const0>\;
  M_AXI_DC_AWLEN(3) <= \<const0>\;
  M_AXI_DC_AWLEN(2) <= \<const0>\;
  M_AXI_DC_AWLEN(1) <= \<const0>\;
  M_AXI_DC_AWLEN(0) <= \<const0>\;
  M_AXI_DC_AWLOCK <= \<const0>\;
  M_AXI_DC_AWPROT(2) <= \<const0>\;
  M_AXI_DC_AWPROT(1) <= \<const0>\;
  M_AXI_DC_AWPROT(0) <= \<const0>\;
  M_AXI_DC_AWQOS(3) <= \<const1>\;
  M_AXI_DC_AWQOS(2) <= \<const0>\;
  M_AXI_DC_AWQOS(1) <= \<const0>\;
  M_AXI_DC_AWQOS(0) <= \<const0>\;
  M_AXI_DC_AWSIZE(2) <= \<const0>\;
  M_AXI_DC_AWSIZE(1) <= \<const1>\;
  M_AXI_DC_AWSIZE(0) <= \<const0>\;
  M_AXI_DC_AWSNOOP(2) <= \<const0>\;
  M_AXI_DC_AWSNOOP(1) <= \<const0>\;
  M_AXI_DC_AWSNOOP(0) <= \<const0>\;
  M_AXI_DC_AWUSER(4) <= \<const1>\;
  M_AXI_DC_AWUSER(3) <= \<const1>\;
  M_AXI_DC_AWUSER(2) <= \<const1>\;
  M_AXI_DC_AWUSER(1) <= \<const1>\;
  M_AXI_DC_AWUSER(0) <= \<const1>\;
  M_AXI_DC_AWVALID <= \^m_axi_dc_awvalid\;
  M_AXI_DC_BREADY <= \<const1>\;
  M_AXI_DC_CDDATA(31) <= \<const0>\;
  M_AXI_DC_CDDATA(30) <= \<const0>\;
  M_AXI_DC_CDDATA(29) <= \<const0>\;
  M_AXI_DC_CDDATA(28) <= \<const0>\;
  M_AXI_DC_CDDATA(27) <= \<const0>\;
  M_AXI_DC_CDDATA(26) <= \<const0>\;
  M_AXI_DC_CDDATA(25) <= \<const0>\;
  M_AXI_DC_CDDATA(24) <= \<const0>\;
  M_AXI_DC_CDDATA(23) <= \<const0>\;
  M_AXI_DC_CDDATA(22) <= \<const0>\;
  M_AXI_DC_CDDATA(21) <= \<const0>\;
  M_AXI_DC_CDDATA(20) <= \<const0>\;
  M_AXI_DC_CDDATA(19) <= \<const0>\;
  M_AXI_DC_CDDATA(18) <= \<const0>\;
  M_AXI_DC_CDDATA(17) <= \<const0>\;
  M_AXI_DC_CDDATA(16) <= \<const0>\;
  M_AXI_DC_CDDATA(15) <= \<const0>\;
  M_AXI_DC_CDDATA(14) <= \<const0>\;
  M_AXI_DC_CDDATA(13) <= \<const0>\;
  M_AXI_DC_CDDATA(12) <= \<const0>\;
  M_AXI_DC_CDDATA(11) <= \<const0>\;
  M_AXI_DC_CDDATA(10) <= \<const0>\;
  M_AXI_DC_CDDATA(9) <= \<const0>\;
  M_AXI_DC_CDDATA(8) <= \<const0>\;
  M_AXI_DC_CDDATA(7) <= \<const0>\;
  M_AXI_DC_CDDATA(6) <= \<const0>\;
  M_AXI_DC_CDDATA(5) <= \<const0>\;
  M_AXI_DC_CDDATA(4) <= \<const0>\;
  M_AXI_DC_CDDATA(3) <= \<const0>\;
  M_AXI_DC_CDDATA(2) <= \<const0>\;
  M_AXI_DC_CDDATA(1) <= \<const0>\;
  M_AXI_DC_CDDATA(0) <= \<const0>\;
  M_AXI_DC_CDLAST <= \<const0>\;
  M_AXI_DC_CDVALID <= \<const0>\;
  M_AXI_DC_CRRESP(4) <= \<const0>\;
  M_AXI_DC_CRRESP(3) <= \<const0>\;
  M_AXI_DC_CRRESP(2) <= \<const0>\;
  M_AXI_DC_CRRESP(1) <= \<const0>\;
  M_AXI_DC_CRRESP(0) <= \<const0>\;
  M_AXI_DC_CRVALID <= \<const0>\;
  M_AXI_DC_RACK <= \<const0>\;
  M_AXI_DC_RREADY <= \<const1>\;
  M_AXI_DC_WACK <= \<const0>\;
  M_AXI_DC_WDATA(31 downto 0) <= \^m_axi_dc_wdata\(31 downto 0);
  M_AXI_DC_WLAST <= \^m_axi_dc_wlast\;
  M_AXI_DC_WSTRB(3 downto 0) <= \^m_axi_dc_wstrb\(3 downto 0);
  M_AXI_DC_WUSER(0) <= \<const0>\;
  M_AXI_DC_WVALID <= \^m_axi_dc_wvalid\;
  M_AXI_DP_ARADDR(31 downto 0) <= \^m_axi_dp_awaddr\(31 downto 0);
  M_AXI_DP_ARBURST(1) <= \<const0>\;
  M_AXI_DP_ARBURST(0) <= \<const1>\;
  M_AXI_DP_ARCACHE(3) <= \<const0>\;
  M_AXI_DP_ARCACHE(2) <= \<const0>\;
  M_AXI_DP_ARCACHE(1) <= \<const1>\;
  M_AXI_DP_ARCACHE(0) <= \<const1>\;
  M_AXI_DP_ARID(0) <= \<const0>\;
  M_AXI_DP_ARLEN(7) <= \<const0>\;
  M_AXI_DP_ARLEN(6) <= \<const0>\;
  M_AXI_DP_ARLEN(5) <= \<const0>\;
  M_AXI_DP_ARLEN(4) <= \<const0>\;
  M_AXI_DP_ARLEN(3) <= \<const0>\;
  M_AXI_DP_ARLEN(2) <= \<const0>\;
  M_AXI_DP_ARLEN(1) <= \<const0>\;
  M_AXI_DP_ARLEN(0) <= \<const0>\;
  M_AXI_DP_ARLOCK <= \<const0>\;
  M_AXI_DP_ARPROT(2) <= \<const0>\;
  M_AXI_DP_ARPROT(1) <= \<const0>\;
  M_AXI_DP_ARPROT(0) <= \<const0>\;
  M_AXI_DP_ARQOS(3) <= \<const1>\;
  M_AXI_DP_ARQOS(2) <= \<const0>\;
  M_AXI_DP_ARQOS(1) <= \<const0>\;
  M_AXI_DP_ARQOS(0) <= \<const0>\;
  M_AXI_DP_ARSIZE(2) <= \<const0>\;
  M_AXI_DP_ARSIZE(1) <= \<const1>\;
  M_AXI_DP_ARSIZE(0) <= \<const0>\;
  M_AXI_DP_ARVALID <= \^m_axi_dp_arvalid\;
  M_AXI_DP_AWADDR(31 downto 0) <= \^m_axi_dp_awaddr\(31 downto 0);
  M_AXI_DP_AWBURST(1) <= \<const0>\;
  M_AXI_DP_AWBURST(0) <= \<const1>\;
  M_AXI_DP_AWCACHE(3) <= \<const0>\;
  M_AXI_DP_AWCACHE(2) <= \<const0>\;
  M_AXI_DP_AWCACHE(1) <= \<const1>\;
  M_AXI_DP_AWCACHE(0) <= \<const1>\;
  M_AXI_DP_AWID(0) <= \<const0>\;
  M_AXI_DP_AWLEN(7) <= \<const0>\;
  M_AXI_DP_AWLEN(6) <= \<const0>\;
  M_AXI_DP_AWLEN(5) <= \<const0>\;
  M_AXI_DP_AWLEN(4) <= \<const0>\;
  M_AXI_DP_AWLEN(3) <= \<const0>\;
  M_AXI_DP_AWLEN(2) <= \<const0>\;
  M_AXI_DP_AWLEN(1) <= \<const0>\;
  M_AXI_DP_AWLEN(0) <= \<const0>\;
  M_AXI_DP_AWLOCK <= \<const0>\;
  M_AXI_DP_AWPROT(2) <= \<const0>\;
  M_AXI_DP_AWPROT(1) <= \<const0>\;
  M_AXI_DP_AWPROT(0) <= \<const0>\;
  M_AXI_DP_AWQOS(3) <= \<const1>\;
  M_AXI_DP_AWQOS(2) <= \<const0>\;
  M_AXI_DP_AWQOS(1) <= \<const0>\;
  M_AXI_DP_AWQOS(0) <= \<const0>\;
  M_AXI_DP_AWSIZE(2) <= \<const0>\;
  M_AXI_DP_AWSIZE(1) <= \<const1>\;
  M_AXI_DP_AWSIZE(0) <= \<const0>\;
  M_AXI_DP_AWVALID <= \^m_axi_dp_awvalid\;
  M_AXI_DP_BREADY <= \<const1>\;
  M_AXI_DP_RREADY <= \<const1>\;
  M_AXI_DP_WDATA(31 downto 0) <= \^m_axi_dp_wdata\(31 downto 0);
  M_AXI_DP_WLAST <= \<const1>\;
  M_AXI_DP_WSTRB(3 downto 0) <= \^m_axi_dp_wstrb\(3 downto 0);
  M_AXI_DP_WVALID <= \^m_axi_dp_wvalid\;
  M_AXI_IC_ACREADY <= \<const0>\;
  M_AXI_IC_ARADDR(31 downto 2) <= \^m_axi_ic_araddr\(31 downto 2);
  M_AXI_IC_ARADDR(1) <= \<const0>\;
  M_AXI_IC_ARADDR(0) <= \<const0>\;
  M_AXI_IC_ARBAR(1) <= \<const0>\;
  M_AXI_IC_ARBAR(0) <= \<const0>\;
  M_AXI_IC_ARBURST(1) <= \^m_axi_ic_arburst\(1);
  M_AXI_IC_ARBURST(0) <= \<const0>\;
  M_AXI_IC_ARCACHE(3) <= \^m_axi_ic_arcache\(2);
  M_AXI_IC_ARCACHE(2) <= \^m_axi_ic_arcache\(2);
  M_AXI_IC_ARCACHE(1) <= \^m_axi_ic_arcache\(2);
  M_AXI_IC_ARCACHE(0) <= \^m_axi_ic_arcache\(2);
  M_AXI_IC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_IC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_IC_ARID(0) <= \<const0>\;
  M_AXI_IC_ARLEN(7) <= \<const0>\;
  M_AXI_IC_ARLEN(6) <= \<const0>\;
  M_AXI_IC_ARLEN(5) <= \<const0>\;
  M_AXI_IC_ARLEN(4) <= \<const0>\;
  M_AXI_IC_ARLEN(3) <= \<const0>\;
  M_AXI_IC_ARLEN(2) <= \<const0>\;
  M_AXI_IC_ARLEN(1) <= \^m_axi_ic_arlen\(1);
  M_AXI_IC_ARLEN(0) <= \^m_axi_ic_arlen\(1);
  M_AXI_IC_ARLOCK <= \<const0>\;
  M_AXI_IC_ARPROT(2) <= \<const1>\;
  M_AXI_IC_ARPROT(1) <= \<const0>\;
  M_AXI_IC_ARPROT(0) <= \<const0>\;
  M_AXI_IC_ARQOS(3) <= \<const0>\;
  M_AXI_IC_ARQOS(2) <= \<const1>\;
  M_AXI_IC_ARQOS(1) <= \<const1>\;
  M_AXI_IC_ARQOS(0) <= \<const1>\;
  M_AXI_IC_ARSIZE(2) <= \<const0>\;
  M_AXI_IC_ARSIZE(1) <= \<const1>\;
  M_AXI_IC_ARSIZE(0) <= \<const0>\;
  M_AXI_IC_ARSNOOP(3) <= \<const0>\;
  M_AXI_IC_ARSNOOP(2) <= \<const0>\;
  M_AXI_IC_ARSNOOP(1) <= \<const0>\;
  M_AXI_IC_ARSNOOP(0) <= \<const0>\;
  M_AXI_IC_ARUSER(4) <= \^m_axi_ic_arcache\(2);
  M_AXI_IC_ARUSER(3) <= \^m_axi_ic_arcache\(2);
  M_AXI_IC_ARUSER(2) <= \^m_axi_ic_arcache\(2);
  M_AXI_IC_ARUSER(1) <= \^m_axi_ic_arcache\(2);
  M_AXI_IC_ARUSER(0) <= \^m_axi_ic_arcache\(2);
  M_AXI_IC_ARVALID <= \^m_axi_ic_arvalid\;
  M_AXI_IC_AWADDR(31) <= \<const0>\;
  M_AXI_IC_AWADDR(30) <= \<const0>\;
  M_AXI_IC_AWADDR(29) <= \<const0>\;
  M_AXI_IC_AWADDR(28) <= \<const0>\;
  M_AXI_IC_AWADDR(27) <= \<const0>\;
  M_AXI_IC_AWADDR(26) <= \<const0>\;
  M_AXI_IC_AWADDR(25) <= \<const0>\;
  M_AXI_IC_AWADDR(24) <= \<const0>\;
  M_AXI_IC_AWADDR(23) <= \<const0>\;
  M_AXI_IC_AWADDR(22) <= \<const0>\;
  M_AXI_IC_AWADDR(21) <= \<const0>\;
  M_AXI_IC_AWADDR(20) <= \<const0>\;
  M_AXI_IC_AWADDR(19) <= \<const0>\;
  M_AXI_IC_AWADDR(18) <= \<const0>\;
  M_AXI_IC_AWADDR(17) <= \<const0>\;
  M_AXI_IC_AWADDR(16) <= \<const0>\;
  M_AXI_IC_AWADDR(15) <= \<const0>\;
  M_AXI_IC_AWADDR(14) <= \<const0>\;
  M_AXI_IC_AWADDR(13) <= \<const0>\;
  M_AXI_IC_AWADDR(12) <= \<const0>\;
  M_AXI_IC_AWADDR(11) <= \<const0>\;
  M_AXI_IC_AWADDR(10) <= \<const0>\;
  M_AXI_IC_AWADDR(9) <= \<const0>\;
  M_AXI_IC_AWADDR(8) <= \<const0>\;
  M_AXI_IC_AWADDR(7) <= \<const0>\;
  M_AXI_IC_AWADDR(6) <= \<const0>\;
  M_AXI_IC_AWADDR(5) <= \<const0>\;
  M_AXI_IC_AWADDR(4) <= \<const0>\;
  M_AXI_IC_AWADDR(3) <= \<const0>\;
  M_AXI_IC_AWADDR(2) <= \<const0>\;
  M_AXI_IC_AWADDR(1) <= \<const0>\;
  M_AXI_IC_AWADDR(0) <= \<const0>\;
  M_AXI_IC_AWBAR(1) <= \<const0>\;
  M_AXI_IC_AWBAR(0) <= \<const0>\;
  M_AXI_IC_AWBURST(1) <= \<const0>\;
  M_AXI_IC_AWBURST(0) <= \<const0>\;
  M_AXI_IC_AWCACHE(3) <= \<const0>\;
  M_AXI_IC_AWCACHE(2) <= \<const0>\;
  M_AXI_IC_AWCACHE(1) <= \<const0>\;
  M_AXI_IC_AWCACHE(0) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_IC_AWID(0) <= \<const0>\;
  M_AXI_IC_AWLEN(7) <= \<const0>\;
  M_AXI_IC_AWLEN(6) <= \<const0>\;
  M_AXI_IC_AWLEN(5) <= \<const0>\;
  M_AXI_IC_AWLEN(4) <= \<const0>\;
  M_AXI_IC_AWLEN(3) <= \<const0>\;
  M_AXI_IC_AWLEN(2) <= \<const0>\;
  M_AXI_IC_AWLEN(1) <= \<const0>\;
  M_AXI_IC_AWLEN(0) <= \<const0>\;
  M_AXI_IC_AWLOCK <= \<const0>\;
  M_AXI_IC_AWPROT(2) <= \<const1>\;
  M_AXI_IC_AWPROT(1) <= \<const0>\;
  M_AXI_IC_AWPROT(0) <= \<const0>\;
  M_AXI_IC_AWQOS(3) <= \<const1>\;
  M_AXI_IC_AWQOS(2) <= \<const0>\;
  M_AXI_IC_AWQOS(1) <= \<const0>\;
  M_AXI_IC_AWQOS(0) <= \<const0>\;
  M_AXI_IC_AWSIZE(2) <= \<const0>\;
  M_AXI_IC_AWSIZE(1) <= \<const0>\;
  M_AXI_IC_AWSIZE(0) <= \<const0>\;
  M_AXI_IC_AWSNOOP(2) <= \<const0>\;
  M_AXI_IC_AWSNOOP(1) <= \<const0>\;
  M_AXI_IC_AWSNOOP(0) <= \<const0>\;
  M_AXI_IC_AWUSER(4) <= \<const0>\;
  M_AXI_IC_AWUSER(3) <= \<const0>\;
  M_AXI_IC_AWUSER(2) <= \<const0>\;
  M_AXI_IC_AWUSER(1) <= \<const0>\;
  M_AXI_IC_AWUSER(0) <= \<const0>\;
  M_AXI_IC_AWVALID <= \<const0>\;
  M_AXI_IC_BREADY <= \<const0>\;
  M_AXI_IC_CDDATA(31) <= \<const0>\;
  M_AXI_IC_CDDATA(30) <= \<const0>\;
  M_AXI_IC_CDDATA(29) <= \<const0>\;
  M_AXI_IC_CDDATA(28) <= \<const0>\;
  M_AXI_IC_CDDATA(27) <= \<const0>\;
  M_AXI_IC_CDDATA(26) <= \<const0>\;
  M_AXI_IC_CDDATA(25) <= \<const0>\;
  M_AXI_IC_CDDATA(24) <= \<const0>\;
  M_AXI_IC_CDDATA(23) <= \<const0>\;
  M_AXI_IC_CDDATA(22) <= \<const0>\;
  M_AXI_IC_CDDATA(21) <= \<const0>\;
  M_AXI_IC_CDDATA(20) <= \<const0>\;
  M_AXI_IC_CDDATA(19) <= \<const0>\;
  M_AXI_IC_CDDATA(18) <= \<const0>\;
  M_AXI_IC_CDDATA(17) <= \<const0>\;
  M_AXI_IC_CDDATA(16) <= \<const0>\;
  M_AXI_IC_CDDATA(15) <= \<const0>\;
  M_AXI_IC_CDDATA(14) <= \<const0>\;
  M_AXI_IC_CDDATA(13) <= \<const0>\;
  M_AXI_IC_CDDATA(12) <= \<const0>\;
  M_AXI_IC_CDDATA(11) <= \<const0>\;
  M_AXI_IC_CDDATA(10) <= \<const0>\;
  M_AXI_IC_CDDATA(9) <= \<const0>\;
  M_AXI_IC_CDDATA(8) <= \<const0>\;
  M_AXI_IC_CDDATA(7) <= \<const0>\;
  M_AXI_IC_CDDATA(6) <= \<const0>\;
  M_AXI_IC_CDDATA(5) <= \<const0>\;
  M_AXI_IC_CDDATA(4) <= \<const0>\;
  M_AXI_IC_CDDATA(3) <= \<const0>\;
  M_AXI_IC_CDDATA(2) <= \<const0>\;
  M_AXI_IC_CDDATA(1) <= \<const0>\;
  M_AXI_IC_CDDATA(0) <= \<const0>\;
  M_AXI_IC_CDLAST <= \<const0>\;
  M_AXI_IC_CDVALID <= \<const0>\;
  M_AXI_IC_CRRESP(4) <= \<const0>\;
  M_AXI_IC_CRRESP(3) <= \<const0>\;
  M_AXI_IC_CRRESP(2) <= \<const0>\;
  M_AXI_IC_CRRESP(1) <= \<const0>\;
  M_AXI_IC_CRRESP(0) <= \<const0>\;
  M_AXI_IC_CRVALID <= \<const0>\;
  M_AXI_IC_RACK <= \<const0>\;
  M_AXI_IC_RREADY <= \^m_axi_ic_rready\;
  M_AXI_IC_WACK <= \<const0>\;
  M_AXI_IC_WDATA(31) <= \<const0>\;
  M_AXI_IC_WDATA(30) <= \<const0>\;
  M_AXI_IC_WDATA(29) <= \<const0>\;
  M_AXI_IC_WDATA(28) <= \<const0>\;
  M_AXI_IC_WDATA(27) <= \<const0>\;
  M_AXI_IC_WDATA(26) <= \<const0>\;
  M_AXI_IC_WDATA(25) <= \<const0>\;
  M_AXI_IC_WDATA(24) <= \<const0>\;
  M_AXI_IC_WDATA(23) <= \<const0>\;
  M_AXI_IC_WDATA(22) <= \<const0>\;
  M_AXI_IC_WDATA(21) <= \<const0>\;
  M_AXI_IC_WDATA(20) <= \<const0>\;
  M_AXI_IC_WDATA(19) <= \<const0>\;
  M_AXI_IC_WDATA(18) <= \<const0>\;
  M_AXI_IC_WDATA(17) <= \<const0>\;
  M_AXI_IC_WDATA(16) <= \<const0>\;
  M_AXI_IC_WDATA(15) <= \<const0>\;
  M_AXI_IC_WDATA(14) <= \<const0>\;
  M_AXI_IC_WDATA(13) <= \<const0>\;
  M_AXI_IC_WDATA(12) <= \<const0>\;
  M_AXI_IC_WDATA(11) <= \<const0>\;
  M_AXI_IC_WDATA(10) <= \<const0>\;
  M_AXI_IC_WDATA(9) <= \<const0>\;
  M_AXI_IC_WDATA(8) <= \<const0>\;
  M_AXI_IC_WDATA(7) <= \<const0>\;
  M_AXI_IC_WDATA(6) <= \<const0>\;
  M_AXI_IC_WDATA(5) <= \<const0>\;
  M_AXI_IC_WDATA(4) <= \<const0>\;
  M_AXI_IC_WDATA(3) <= \<const0>\;
  M_AXI_IC_WDATA(2) <= \<const0>\;
  M_AXI_IC_WDATA(1) <= \<const0>\;
  M_AXI_IC_WDATA(0) <= \<const0>\;
  M_AXI_IC_WLAST <= \<const0>\;
  M_AXI_IC_WSTRB(3) <= \<const0>\;
  M_AXI_IC_WSTRB(2) <= \<const0>\;
  M_AXI_IC_WSTRB(1) <= \<const0>\;
  M_AXI_IC_WSTRB(0) <= \<const0>\;
  M_AXI_IC_WUSER(0) <= \<const0>\;
  M_AXI_IC_WVALID <= \<const0>\;
  M_AXI_IP_ARADDR(31) <= \<const0>\;
  M_AXI_IP_ARADDR(30) <= \<const0>\;
  M_AXI_IP_ARADDR(29) <= \<const0>\;
  M_AXI_IP_ARADDR(28) <= \<const0>\;
  M_AXI_IP_ARADDR(27) <= \<const0>\;
  M_AXI_IP_ARADDR(26) <= \<const0>\;
  M_AXI_IP_ARADDR(25) <= \<const0>\;
  M_AXI_IP_ARADDR(24) <= \<const0>\;
  M_AXI_IP_ARADDR(23) <= \<const0>\;
  M_AXI_IP_ARADDR(22) <= \<const0>\;
  M_AXI_IP_ARADDR(21) <= \<const0>\;
  M_AXI_IP_ARADDR(20) <= \<const0>\;
  M_AXI_IP_ARADDR(19) <= \<const0>\;
  M_AXI_IP_ARADDR(18) <= \<const0>\;
  M_AXI_IP_ARADDR(17) <= \<const0>\;
  M_AXI_IP_ARADDR(16) <= \<const0>\;
  M_AXI_IP_ARADDR(15) <= \<const0>\;
  M_AXI_IP_ARADDR(14) <= \<const0>\;
  M_AXI_IP_ARADDR(13) <= \<const0>\;
  M_AXI_IP_ARADDR(12) <= \<const0>\;
  M_AXI_IP_ARADDR(11) <= \<const0>\;
  M_AXI_IP_ARADDR(10) <= \<const0>\;
  M_AXI_IP_ARADDR(9) <= \<const0>\;
  M_AXI_IP_ARADDR(8) <= \<const0>\;
  M_AXI_IP_ARADDR(7) <= \<const0>\;
  M_AXI_IP_ARADDR(6) <= \<const0>\;
  M_AXI_IP_ARADDR(5) <= \<const0>\;
  M_AXI_IP_ARADDR(4) <= \<const0>\;
  M_AXI_IP_ARADDR(3) <= \<const0>\;
  M_AXI_IP_ARADDR(2) <= \<const0>\;
  M_AXI_IP_ARADDR(1) <= \<const0>\;
  M_AXI_IP_ARADDR(0) <= \<const0>\;
  M_AXI_IP_ARBURST(1) <= \<const0>\;
  M_AXI_IP_ARBURST(0) <= \<const0>\;
  M_AXI_IP_ARCACHE(3) <= \<const0>\;
  M_AXI_IP_ARCACHE(2) <= \<const0>\;
  M_AXI_IP_ARCACHE(1) <= \<const0>\;
  M_AXI_IP_ARCACHE(0) <= \<const0>\;
  M_AXI_IP_ARID(0) <= \<const0>\;
  M_AXI_IP_ARLEN(7) <= \<const0>\;
  M_AXI_IP_ARLEN(6) <= \<const0>\;
  M_AXI_IP_ARLEN(5) <= \<const0>\;
  M_AXI_IP_ARLEN(4) <= \<const0>\;
  M_AXI_IP_ARLEN(3) <= \<const0>\;
  M_AXI_IP_ARLEN(2) <= \<const0>\;
  M_AXI_IP_ARLEN(1) <= \<const0>\;
  M_AXI_IP_ARLEN(0) <= \<const0>\;
  M_AXI_IP_ARLOCK <= \<const0>\;
  M_AXI_IP_ARPROT(2) <= \<const0>\;
  M_AXI_IP_ARPROT(1) <= \<const0>\;
  M_AXI_IP_ARPROT(0) <= \<const0>\;
  M_AXI_IP_ARQOS(3) <= \<const0>\;
  M_AXI_IP_ARQOS(2) <= \<const0>\;
  M_AXI_IP_ARQOS(1) <= \<const0>\;
  M_AXI_IP_ARQOS(0) <= \<const0>\;
  M_AXI_IP_ARSIZE(2) <= \<const0>\;
  M_AXI_IP_ARSIZE(1) <= \<const0>\;
  M_AXI_IP_ARSIZE(0) <= \<const0>\;
  M_AXI_IP_ARVALID <= \<const0>\;
  M_AXI_IP_AWADDR(31) <= \<const0>\;
  M_AXI_IP_AWADDR(30) <= \<const0>\;
  M_AXI_IP_AWADDR(29) <= \<const0>\;
  M_AXI_IP_AWADDR(28) <= \<const0>\;
  M_AXI_IP_AWADDR(27) <= \<const0>\;
  M_AXI_IP_AWADDR(26) <= \<const0>\;
  M_AXI_IP_AWADDR(25) <= \<const0>\;
  M_AXI_IP_AWADDR(24) <= \<const0>\;
  M_AXI_IP_AWADDR(23) <= \<const0>\;
  M_AXI_IP_AWADDR(22) <= \<const0>\;
  M_AXI_IP_AWADDR(21) <= \<const0>\;
  M_AXI_IP_AWADDR(20) <= \<const0>\;
  M_AXI_IP_AWADDR(19) <= \<const0>\;
  M_AXI_IP_AWADDR(18) <= \<const0>\;
  M_AXI_IP_AWADDR(17) <= \<const0>\;
  M_AXI_IP_AWADDR(16) <= \<const0>\;
  M_AXI_IP_AWADDR(15) <= \<const0>\;
  M_AXI_IP_AWADDR(14) <= \<const0>\;
  M_AXI_IP_AWADDR(13) <= \<const0>\;
  M_AXI_IP_AWADDR(12) <= \<const0>\;
  M_AXI_IP_AWADDR(11) <= \<const0>\;
  M_AXI_IP_AWADDR(10) <= \<const0>\;
  M_AXI_IP_AWADDR(9) <= \<const0>\;
  M_AXI_IP_AWADDR(8) <= \<const0>\;
  M_AXI_IP_AWADDR(7) <= \<const0>\;
  M_AXI_IP_AWADDR(6) <= \<const0>\;
  M_AXI_IP_AWADDR(5) <= \<const0>\;
  M_AXI_IP_AWADDR(4) <= \<const0>\;
  M_AXI_IP_AWADDR(3) <= \<const0>\;
  M_AXI_IP_AWADDR(2) <= \<const0>\;
  M_AXI_IP_AWADDR(1) <= \<const0>\;
  M_AXI_IP_AWADDR(0) <= \<const0>\;
  M_AXI_IP_AWBURST(1) <= \<const0>\;
  M_AXI_IP_AWBURST(0) <= \<const0>\;
  M_AXI_IP_AWCACHE(3) <= \<const0>\;
  M_AXI_IP_AWCACHE(2) <= \<const0>\;
  M_AXI_IP_AWCACHE(1) <= \<const0>\;
  M_AXI_IP_AWCACHE(0) <= \<const0>\;
  M_AXI_IP_AWID(0) <= \<const0>\;
  M_AXI_IP_AWLEN(7) <= \<const0>\;
  M_AXI_IP_AWLEN(6) <= \<const0>\;
  M_AXI_IP_AWLEN(5) <= \<const0>\;
  M_AXI_IP_AWLEN(4) <= \<const0>\;
  M_AXI_IP_AWLEN(3) <= \<const0>\;
  M_AXI_IP_AWLEN(2) <= \<const0>\;
  M_AXI_IP_AWLEN(1) <= \<const0>\;
  M_AXI_IP_AWLEN(0) <= \<const0>\;
  M_AXI_IP_AWLOCK <= \<const0>\;
  M_AXI_IP_AWPROT(2) <= \<const0>\;
  M_AXI_IP_AWPROT(1) <= \<const0>\;
  M_AXI_IP_AWPROT(0) <= \<const0>\;
  M_AXI_IP_AWQOS(3) <= \<const0>\;
  M_AXI_IP_AWQOS(2) <= \<const0>\;
  M_AXI_IP_AWQOS(1) <= \<const0>\;
  M_AXI_IP_AWQOS(0) <= \<const0>\;
  M_AXI_IP_AWSIZE(2) <= \<const0>\;
  M_AXI_IP_AWSIZE(1) <= \<const0>\;
  M_AXI_IP_AWSIZE(0) <= \<const0>\;
  M_AXI_IP_AWVALID <= \<const0>\;
  M_AXI_IP_BREADY <= \<const0>\;
  M_AXI_IP_RREADY <= \<const0>\;
  M_AXI_IP_WDATA(31) <= \<const0>\;
  M_AXI_IP_WDATA(30) <= \<const0>\;
  M_AXI_IP_WDATA(29) <= \<const0>\;
  M_AXI_IP_WDATA(28) <= \<const0>\;
  M_AXI_IP_WDATA(27) <= \<const0>\;
  M_AXI_IP_WDATA(26) <= \<const0>\;
  M_AXI_IP_WDATA(25) <= \<const0>\;
  M_AXI_IP_WDATA(24) <= \<const0>\;
  M_AXI_IP_WDATA(23) <= \<const0>\;
  M_AXI_IP_WDATA(22) <= \<const0>\;
  M_AXI_IP_WDATA(21) <= \<const0>\;
  M_AXI_IP_WDATA(20) <= \<const0>\;
  M_AXI_IP_WDATA(19) <= \<const0>\;
  M_AXI_IP_WDATA(18) <= \<const0>\;
  M_AXI_IP_WDATA(17) <= \<const0>\;
  M_AXI_IP_WDATA(16) <= \<const0>\;
  M_AXI_IP_WDATA(15) <= \<const0>\;
  M_AXI_IP_WDATA(14) <= \<const0>\;
  M_AXI_IP_WDATA(13) <= \<const0>\;
  M_AXI_IP_WDATA(12) <= \<const0>\;
  M_AXI_IP_WDATA(11) <= \<const0>\;
  M_AXI_IP_WDATA(10) <= \<const0>\;
  M_AXI_IP_WDATA(9) <= \<const0>\;
  M_AXI_IP_WDATA(8) <= \<const0>\;
  M_AXI_IP_WDATA(7) <= \<const0>\;
  M_AXI_IP_WDATA(6) <= \<const0>\;
  M_AXI_IP_WDATA(5) <= \<const0>\;
  M_AXI_IP_WDATA(4) <= \<const0>\;
  M_AXI_IP_WDATA(3) <= \<const0>\;
  M_AXI_IP_WDATA(2) <= \<const0>\;
  M_AXI_IP_WDATA(1) <= \<const0>\;
  M_AXI_IP_WDATA(0) <= \<const0>\;
  M_AXI_IP_WLAST <= \<const0>\;
  M_AXI_IP_WSTRB(3) <= \<const0>\;
  M_AXI_IP_WSTRB(2) <= \<const0>\;
  M_AXI_IP_WSTRB(1) <= \<const0>\;
  M_AXI_IP_WSTRB(0) <= \<const0>\;
  M_AXI_IP_WVALID <= \<const0>\;
  RAM_From(255) <= \<const0>\;
  RAM_From(254) <= \<const0>\;
  RAM_From(253) <= \<const0>\;
  RAM_From(252) <= \<const0>\;
  RAM_From(251) <= \<const0>\;
  RAM_From(250) <= \<const0>\;
  RAM_From(249) <= \<const0>\;
  RAM_From(248) <= \<const0>\;
  RAM_From(247) <= \<const0>\;
  RAM_From(246) <= \<const0>\;
  RAM_From(245) <= \<const0>\;
  RAM_From(244) <= \<const0>\;
  RAM_From(243) <= \<const0>\;
  RAM_From(242) <= \<const0>\;
  RAM_From(241) <= \<const0>\;
  RAM_From(240) <= \<const0>\;
  RAM_From(239) <= \<const0>\;
  RAM_From(238) <= \<const0>\;
  RAM_From(237) <= \<const0>\;
  RAM_From(236) <= \<const0>\;
  RAM_From(235) <= \<const0>\;
  RAM_From(234) <= \<const0>\;
  RAM_From(233) <= \<const0>\;
  RAM_From(232) <= \<const0>\;
  RAM_From(231) <= \<const0>\;
  RAM_From(230) <= \<const0>\;
  RAM_From(229) <= \<const0>\;
  RAM_From(228) <= \<const0>\;
  RAM_From(227) <= \<const0>\;
  RAM_From(226) <= \<const0>\;
  RAM_From(225) <= \<const0>\;
  RAM_From(224) <= \<const0>\;
  RAM_From(223) <= \<const0>\;
  RAM_From(222) <= \<const0>\;
  RAM_From(221) <= \<const0>\;
  RAM_From(220) <= \<const0>\;
  RAM_From(219) <= \<const0>\;
  RAM_From(218) <= \<const0>\;
  RAM_From(217) <= \<const0>\;
  RAM_From(216) <= \<const0>\;
  RAM_From(215) <= \<const0>\;
  RAM_From(214) <= \<const0>\;
  RAM_From(213) <= \<const0>\;
  RAM_From(212) <= \<const0>\;
  RAM_From(211) <= \<const0>\;
  RAM_From(210) <= \<const0>\;
  RAM_From(209) <= \<const0>\;
  RAM_From(208) <= \<const0>\;
  RAM_From(207) <= \<const0>\;
  RAM_From(206) <= \<const0>\;
  RAM_From(205) <= \<const0>\;
  RAM_From(204) <= \<const0>\;
  RAM_From(203) <= \<const0>\;
  RAM_From(202) <= \<const0>\;
  RAM_From(201) <= \<const0>\;
  RAM_From(200) <= \<const0>\;
  RAM_From(199) <= \<const0>\;
  RAM_From(198) <= \<const0>\;
  RAM_From(197) <= \<const0>\;
  RAM_From(196) <= \<const0>\;
  RAM_From(195) <= \<const0>\;
  RAM_From(194) <= \<const0>\;
  RAM_From(193) <= \<const0>\;
  RAM_From(192) <= \<const0>\;
  RAM_From(191) <= \<const0>\;
  RAM_From(190) <= \<const0>\;
  RAM_From(189) <= \<const0>\;
  RAM_From(188) <= \<const0>\;
  RAM_From(187) <= \<const0>\;
  RAM_From(186) <= \<const0>\;
  RAM_From(185) <= \<const0>\;
  RAM_From(184) <= \<const0>\;
  RAM_From(183) <= \<const0>\;
  RAM_From(182) <= \<const0>\;
  RAM_From(181) <= \<const0>\;
  RAM_From(180) <= \<const0>\;
  RAM_From(179) <= \<const0>\;
  RAM_From(178) <= \<const0>\;
  RAM_From(177) <= \<const0>\;
  RAM_From(176) <= \<const0>\;
  RAM_From(175) <= \<const0>\;
  RAM_From(174) <= \<const0>\;
  RAM_From(173) <= \<const0>\;
  RAM_From(172) <= \<const0>\;
  RAM_From(171) <= \<const0>\;
  RAM_From(170) <= \<const0>\;
  RAM_From(169) <= \<const0>\;
  RAM_From(168) <= \<const0>\;
  RAM_From(167) <= \<const0>\;
  RAM_From(166) <= \<const0>\;
  RAM_From(165) <= \<const0>\;
  RAM_From(164) <= \<const0>\;
  RAM_From(163) <= \<const0>\;
  RAM_From(162) <= \<const0>\;
  RAM_From(161) <= \<const0>\;
  RAM_From(160) <= \<const0>\;
  RAM_From(159) <= \<const0>\;
  RAM_From(158) <= \<const0>\;
  RAM_From(157) <= \<const0>\;
  RAM_From(156) <= \<const0>\;
  RAM_From(155) <= \<const0>\;
  RAM_From(154) <= \<const0>\;
  RAM_From(153) <= \<const0>\;
  RAM_From(152) <= \<const0>\;
  RAM_From(151) <= \<const0>\;
  RAM_From(150) <= \<const0>\;
  RAM_From(149) <= \<const0>\;
  RAM_From(148) <= \<const0>\;
  RAM_From(147) <= \<const0>\;
  RAM_From(146) <= \<const0>\;
  RAM_From(145) <= \<const0>\;
  RAM_From(144) <= \<const0>\;
  RAM_From(143) <= \<const0>\;
  RAM_From(142) <= \<const0>\;
  RAM_From(141) <= \<const0>\;
  RAM_From(140) <= \<const0>\;
  RAM_From(139) <= \<const0>\;
  RAM_From(138) <= \<const0>\;
  RAM_From(137) <= \<const0>\;
  RAM_From(136) <= \<const0>\;
  RAM_From(135) <= \<const0>\;
  RAM_From(134) <= \<const0>\;
  RAM_From(133) <= \<const0>\;
  RAM_From(132) <= \<const0>\;
  RAM_From(131) <= \<const0>\;
  RAM_From(130) <= \<const0>\;
  RAM_From(129) <= \<const0>\;
  RAM_From(128) <= \<const0>\;
  RAM_From(127) <= \<const0>\;
  RAM_From(126) <= \<const0>\;
  RAM_From(125) <= \<const0>\;
  RAM_From(124) <= \<const0>\;
  RAM_From(123) <= \<const0>\;
  RAM_From(122) <= \<const0>\;
  RAM_From(121) <= \<const0>\;
  RAM_From(120) <= \<const0>\;
  RAM_From(119) <= \<const0>\;
  RAM_From(118) <= \<const0>\;
  RAM_From(117) <= \<const0>\;
  RAM_From(116) <= \<const0>\;
  RAM_From(115) <= \<const0>\;
  RAM_From(114) <= \<const0>\;
  RAM_From(113) <= \<const0>\;
  RAM_From(112) <= \<const0>\;
  RAM_From(111) <= \<const0>\;
  RAM_From(110) <= \<const0>\;
  RAM_From(109) <= \<const0>\;
  RAM_From(108) <= \<const0>\;
  RAM_From(107) <= \<const0>\;
  RAM_From(106) <= \<const0>\;
  RAM_From(105) <= \<const0>\;
  RAM_From(104) <= \<const0>\;
  RAM_From(103) <= \<const0>\;
  RAM_From(102) <= \<const0>\;
  RAM_From(101) <= \<const0>\;
  RAM_From(100) <= \<const0>\;
  RAM_From(99) <= \<const0>\;
  RAM_From(98) <= \<const0>\;
  RAM_From(97) <= \<const0>\;
  RAM_From(96) <= \<const0>\;
  RAM_From(95) <= \<const0>\;
  RAM_From(94) <= \<const0>\;
  RAM_From(93) <= \<const0>\;
  RAM_From(92) <= \<const0>\;
  RAM_From(91) <= \<const0>\;
  RAM_From(90) <= \<const0>\;
  RAM_From(89) <= \<const0>\;
  RAM_From(88) <= \<const0>\;
  RAM_From(87) <= \<const0>\;
  RAM_From(86) <= \<const0>\;
  RAM_From(85) <= \<const0>\;
  RAM_From(84) <= \<const0>\;
  RAM_From(83) <= \<const0>\;
  RAM_From(82) <= \<const0>\;
  RAM_From(81) <= \<const0>\;
  RAM_From(80) <= \<const0>\;
  RAM_From(79) <= \<const0>\;
  RAM_From(78) <= \<const0>\;
  RAM_From(77) <= \<const0>\;
  RAM_From(76) <= \<const0>\;
  RAM_From(75) <= \<const0>\;
  RAM_From(74) <= \<const0>\;
  RAM_From(73) <= \<const0>\;
  RAM_From(72) <= \<const0>\;
  RAM_From(71) <= \<const0>\;
  RAM_From(70) <= \<const0>\;
  RAM_From(69) <= \<const0>\;
  RAM_From(68) <= \<const0>\;
  RAM_From(67) <= \<const0>\;
  RAM_From(66) <= \<const0>\;
  RAM_From(65) <= \<const0>\;
  RAM_From(64) <= \<const0>\;
  RAM_From(63) <= \<const0>\;
  RAM_From(62) <= \<const0>\;
  RAM_From(61) <= \<const0>\;
  RAM_From(60) <= \<const0>\;
  RAM_From(59) <= \<const0>\;
  RAM_From(58) <= \<const0>\;
  RAM_From(57) <= \<const0>\;
  RAM_From(56) <= \<const0>\;
  RAM_From(55) <= \<const0>\;
  RAM_From(54) <= \<const0>\;
  RAM_From(53) <= \<const0>\;
  RAM_From(52) <= \<const0>\;
  RAM_From(51) <= \<const0>\;
  RAM_From(50) <= \<const0>\;
  RAM_From(49) <= \<const0>\;
  RAM_From(48) <= \<const0>\;
  RAM_From(47) <= \<const0>\;
  RAM_From(46) <= \<const0>\;
  RAM_From(45) <= \<const0>\;
  RAM_From(44) <= \<const0>\;
  RAM_From(43) <= \<const0>\;
  RAM_From(42) <= \<const0>\;
  RAM_From(41) <= \<const0>\;
  RAM_From(40) <= \<const0>\;
  RAM_From(39) <= \<const0>\;
  RAM_From(38) <= \<const0>\;
  RAM_From(37) <= \<const0>\;
  RAM_From(36) <= \<const0>\;
  RAM_From(35) <= \<const0>\;
  RAM_From(34) <= \<const0>\;
  RAM_From(33) <= \<const0>\;
  RAM_From(32) <= \<const0>\;
  RAM_From(31) <= \<const0>\;
  RAM_From(30) <= \<const0>\;
  RAM_From(29) <= \<const0>\;
  RAM_From(28) <= \<const0>\;
  RAM_From(27) <= \<const0>\;
  RAM_From(26) <= \<const0>\;
  RAM_From(25) <= \<const0>\;
  RAM_From(24) <= \<const0>\;
  RAM_From(23) <= \<const0>\;
  RAM_From(22) <= \<const0>\;
  RAM_From(21) <= \<const0>\;
  RAM_From(20) <= \<const0>\;
  RAM_From(19) <= \<const0>\;
  RAM_From(18) <= \<const0>\;
  RAM_From(17) <= \<const0>\;
  RAM_From(16) <= \<const0>\;
  RAM_From(15) <= \<const0>\;
  RAM_From(14) <= \<const0>\;
  RAM_From(13) <= \<const0>\;
  RAM_From(12) <= \<const0>\;
  RAM_From(11) <= \<const0>\;
  RAM_From(10) <= \<const0>\;
  RAM_From(9) <= \<const0>\;
  RAM_From(8) <= \<const0>\;
  RAM_From(7) <= \<const0>\;
  RAM_From(6) <= \<const0>\;
  RAM_From(5) <= \<const0>\;
  RAM_From(4) <= \<const0>\;
  RAM_From(3) <= \<const0>\;
  RAM_From(2) <= \<const0>\;
  RAM_From(1) <= \<const0>\;
  RAM_From(0) <= \<const0>\;
  Read_Strobe <= \^read_strobe\;
  S0_AXIS_TREADY <= \<const0>\;
  S10_AXIS_TREADY <= \<const0>\;
  S11_AXIS_TREADY <= \<const0>\;
  S12_AXIS_TREADY <= \<const0>\;
  S13_AXIS_TREADY <= \<const0>\;
  S14_AXIS_TREADY <= \<const0>\;
  S15_AXIS_TREADY <= \<const0>\;
  S1_AXIS_TREADY <= \<const0>\;
  S2_AXIS_TREADY <= \<const0>\;
  S3_AXIS_TREADY <= \<const0>\;
  S4_AXIS_TREADY <= \<const0>\;
  S5_AXIS_TREADY <= \<const0>\;
  S6_AXIS_TREADY <= \<const0>\;
  S7_AXIS_TREADY <= \<const0>\;
  S8_AXIS_TREADY <= \<const0>\;
  S9_AXIS_TREADY <= \<const0>\;
  Trace_DCache_Hit <= \^trace_dcache_hit\;
  Trace_DCache_Rdy <= \^trace_dcache_rdy\;
  Trace_DCache_Read <= \^trace_dcache_read\;
  Trace_DCache_Req <= \^trace_dcache_req\;
  Trace_Data_Access <= \^trace_data_access\;
  Trace_Data_Address(0 to 31) <= \^trace_data_address\(0 to 31);
  Trace_Data_Byte_Enable(0 to 3) <= \^trace_data_byte_enable\(0 to 3);
  Trace_Data_Read <= \^trace_data_read\;
  Trace_Data_Write <= \^trace_data_write\;
  Trace_Data_Write_Value(0 to 31) <= \^trace_data_write_value\(0 to 31);
  Trace_Delay_Slot <= \^trace_delay_slot\;
  Trace_EX_PipeRun <= \<const1>\;
  Trace_Exception_Kind(0) <= \<const0>\;
  Trace_Exception_Kind(1) <= \<const0>\;
  Trace_Exception_Kind(2) <= \<const0>\;
  Trace_Exception_Kind(3) <= \<const0>\;
  Trace_Exception_Kind(4) <= \<const0>\;
  Trace_Exception_Taken <= \<const0>\;
  Trace_ICache_Hit <= \^trace_icache_hit\;
  Trace_ICache_Rdy <= \^trace_icache_rdy\;
  Trace_ICache_Req <= \^trace_icache_req\;
  Trace_Instruction(0 to 5) <= \^trace_instruction\(0 to 5);
  Trace_Instruction(6 to 10) <= \^trace_reg_addr\(0 to 4);
  Trace_Instruction(11 to 31) <= \^trace_instruction\(11 to 31);
  Trace_Jump_Hit <= \<const0>\;
  Trace_Jump_Taken <= \^trace_jump_taken\;
  Trace_MB_Halted <= \^mb_halted\;
  Trace_MEM_PipeRun <= \<const1>\;
  Trace_MSR_Reg(0) <= \<const0>\;
  Trace_MSR_Reg(1) <= \<const0>\;
  Trace_MSR_Reg(2) <= \<const0>\;
  Trace_MSR_Reg(3) <= \<const0>\;
  Trace_MSR_Reg(4) <= \<const0>\;
  Trace_MSR_Reg(5) <= \<const0>\;
  Trace_MSR_Reg(6) <= \<const0>\;
  Trace_MSR_Reg(7) <= \^trace_msr_reg\(7);
  Trace_MSR_Reg(8) <= \<const0>\;
  Trace_MSR_Reg(9) <= \^trace_msr_reg\(9);
  Trace_MSR_Reg(10) <= \<const0>\;
  Trace_MSR_Reg(11 to 13) <= \^trace_msr_reg\(11 to 13);
  Trace_MSR_Reg(14) <= \<const0>\;
  Trace_New_Reg_Value(0 to 31) <= \^trace_new_reg_value\(0 to 31);
  Trace_OF_PipeRun <= \^trace_of_piperun\;
  Trace_PC(0 to 31) <= \^trace_pc\(0 to 31);
  Trace_PID_Reg(0) <= \<const0>\;
  Trace_PID_Reg(1) <= \<const0>\;
  Trace_PID_Reg(2) <= \<const0>\;
  Trace_PID_Reg(3) <= \<const0>\;
  Trace_PID_Reg(4) <= \<const0>\;
  Trace_PID_Reg(5) <= \<const0>\;
  Trace_PID_Reg(6) <= \<const0>\;
  Trace_PID_Reg(7) <= \<const0>\;
  Trace_Reg_Addr(0 to 4) <= \^trace_reg_addr\(0 to 4);
  Trace_Reg_Write <= \^trace_reg_write\;
  Trace_Valid_Instr <= \^trace_valid_instr\;
  Write_Strobe <= \^write_strobe\;
  \^debug_rst\ <= Debug_Rst;
Dbg_TDO_INST_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Dbg_Reg_En(7),
      I1 => Dbg_Reg_En(4),
      I2 => Dbg_Reg_En(0),
      I3 => Dbg_Reg_En(2),
      O => Dbg_TDO_INST_0_i_13_n_0
    );
Dbg_TDO_INST_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(5),
      I3 => Dbg_Reg_En(7),
      I4 => Dbg_TDO_INST_0_i_27_n_0,
      O => Config_Reg_En
    );
Dbg_TDO_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => MicroBlaze_Core_I_n_551,
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(4),
      I4 => Dbg_Reg_En(5),
      O => \Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_En\
    );
Dbg_TDO_INST_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Dbg_Reg_En(3),
      I1 => Dbg_Reg_En(4),
      I2 => Dbg_Reg_En(0),
      I3 => Dbg_Reg_En(2),
      O => Dbg_TDO_INST_0_i_27_n_0
    );
Dbg_TDO_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(3),
      I2 => Dbg_Reg_En(5),
      I3 => Dbg_Reg_En(6),
      I4 => Dbg_TDO_INST_0_i_13_n_0,
      O => Data_Read_Reg_En
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\LOCKSTEP_Out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^mb_halted\,
      Q => \^lockstep_out\(3228),
      R => Reset
    );
\LOCKSTEP_Out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(6),
      Q => \^lockstep_out\(10),
      R => Reset
    );
\LOCKSTEP_Out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(7),
      Q => \^lockstep_out\(11),
      R => Reset
    );
\LOCKSTEP_Out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(8),
      Q => \^lockstep_out\(12),
      R => Reset
    );
\LOCKSTEP_Out_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(0),
      Q => \^lockstep_out\(132),
      R => Reset
    );
\LOCKSTEP_Out_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(1),
      Q => \^lockstep_out\(133),
      R => Reset
    );
\LOCKSTEP_Out_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(2),
      Q => \^lockstep_out\(134),
      R => Reset
    );
\LOCKSTEP_Out_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(3),
      Q => \^lockstep_out\(135),
      R => Reset
    );
\LOCKSTEP_Out_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(4),
      Q => \^lockstep_out\(136),
      R => Reset
    );
\LOCKSTEP_Out_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(5),
      Q => \^lockstep_out\(137),
      R => Reset
    );
\LOCKSTEP_Out_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(6),
      Q => \^lockstep_out\(138),
      R => Reset
    );
\LOCKSTEP_Out_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(7),
      Q => \^lockstep_out\(139),
      R => Reset
    );
\LOCKSTEP_Out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(9),
      Q => \^lockstep_out\(13),
      R => Reset
    );
\LOCKSTEP_Out_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(8),
      Q => \^lockstep_out\(140),
      R => Reset
    );
\LOCKSTEP_Out_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(9),
      Q => \^lockstep_out\(141),
      R => Reset
    );
\LOCKSTEP_Out_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(10),
      Q => \^lockstep_out\(142),
      R => Reset
    );
\LOCKSTEP_Out_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(11),
      Q => \^lockstep_out\(143),
      R => Reset
    );
\LOCKSTEP_Out_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(12),
      Q => \^lockstep_out\(144),
      R => Reset
    );
\LOCKSTEP_Out_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(13),
      Q => \^lockstep_out\(145),
      R => Reset
    );
\LOCKSTEP_Out_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(14),
      Q => \^lockstep_out\(146),
      R => Reset
    );
\LOCKSTEP_Out_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(15),
      Q => \^lockstep_out\(147),
      R => Reset
    );
\LOCKSTEP_Out_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(16),
      Q => \^lockstep_out\(148),
      R => Reset
    );
\LOCKSTEP_Out_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(17),
      Q => \^lockstep_out\(149),
      R => Reset
    );
\LOCKSTEP_Out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(10),
      Q => \^lockstep_out\(14),
      R => Reset
    );
\LOCKSTEP_Out_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(18),
      Q => \^lockstep_out\(150),
      R => Reset
    );
\LOCKSTEP_Out_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(19),
      Q => \^lockstep_out\(151),
      R => Reset
    );
\LOCKSTEP_Out_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(20),
      Q => \^lockstep_out\(152),
      R => Reset
    );
\LOCKSTEP_Out_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(21),
      Q => \^lockstep_out\(153),
      R => Reset
    );
\LOCKSTEP_Out_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(22),
      Q => \^lockstep_out\(154),
      R => Reset
    );
\LOCKSTEP_Out_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(23),
      Q => \^lockstep_out\(155),
      R => Reset
    );
\LOCKSTEP_Out_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(24),
      Q => \^lockstep_out\(156),
      R => Reset
    );
\LOCKSTEP_Out_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(25),
      Q => \^lockstep_out\(157),
      R => Reset
    );
\LOCKSTEP_Out_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(26),
      Q => \^lockstep_out\(158),
      R => Reset
    );
\LOCKSTEP_Out_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(27),
      Q => \^lockstep_out\(159),
      R => Reset
    );
\LOCKSTEP_Out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(11),
      Q => \^lockstep_out\(15),
      R => Reset
    );
\LOCKSTEP_Out_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(28),
      Q => \^lockstep_out\(160),
      R => Reset
    );
\LOCKSTEP_Out_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(29),
      Q => \^lockstep_out\(161),
      R => Reset
    );
\LOCKSTEP_Out_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(30),
      Q => \^lockstep_out\(162),
      R => Reset
    );
\LOCKSTEP_Out_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(31),
      Q => \^lockstep_out\(163),
      R => Reset
    );
\LOCKSTEP_Out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(12),
      Q => \^lockstep_out\(16),
      R => Reset
    );
\LOCKSTEP_Out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(13),
      Q => \^lockstep_out\(17),
      R => Reset
    );
\LOCKSTEP_Out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(14),
      Q => \^lockstep_out\(18),
      R => Reset
    );
\LOCKSTEP_Out_reg[1968]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(31),
      Q => \^lockstep_out\(1968),
      R => Reset
    );
\LOCKSTEP_Out_reg[1969]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(30),
      Q => \^lockstep_out\(1969),
      R => Reset
    );
\LOCKSTEP_Out_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d_as\,
      Q => \^lockstep_out\(196),
      R => Reset
    );
\LOCKSTEP_Out_reg[1970]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(29),
      Q => \^lockstep_out\(1970),
      R => Reset
    );
\LOCKSTEP_Out_reg[1971]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(28),
      Q => \^lockstep_out\(1971),
      R => Reset
    );
\LOCKSTEP_Out_reg[1972]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(27),
      Q => \^lockstep_out\(1972),
      R => Reset
    );
\LOCKSTEP_Out_reg[1973]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(26),
      Q => \^lockstep_out\(1973),
      R => Reset
    );
\LOCKSTEP_Out_reg[1974]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(25),
      Q => \^lockstep_out\(1974),
      R => Reset
    );
\LOCKSTEP_Out_reg[1975]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(24),
      Q => \^lockstep_out\(1975),
      R => Reset
    );
\LOCKSTEP_Out_reg[1976]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(23),
      Q => \^lockstep_out\(1976),
      R => Reset
    );
\LOCKSTEP_Out_reg[1977]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(22),
      Q => \^lockstep_out\(1977),
      R => Reset
    );
\LOCKSTEP_Out_reg[1978]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(21),
      Q => \^lockstep_out\(1978),
      R => Reset
    );
\LOCKSTEP_Out_reg[1979]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(20),
      Q => \^lockstep_out\(1979),
      R => Reset
    );
\LOCKSTEP_Out_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^read_strobe\,
      Q => \^lockstep_out\(197),
      R => Reset
    );
\LOCKSTEP_Out_reg[1980]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(19),
      Q => \^lockstep_out\(1980),
      R => Reset
    );
\LOCKSTEP_Out_reg[1981]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(18),
      Q => \^lockstep_out\(1981),
      R => Reset
    );
\LOCKSTEP_Out_reg[1982]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(17),
      Q => \^lockstep_out\(1982),
      R => Reset
    );
\LOCKSTEP_Out_reg[1983]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(16),
      Q => \^lockstep_out\(1983),
      R => Reset
    );
\LOCKSTEP_Out_reg[1984]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(15),
      Q => \^lockstep_out\(1984),
      R => Reset
    );
\LOCKSTEP_Out_reg[1985]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(14),
      Q => \^lockstep_out\(1985),
      R => Reset
    );
\LOCKSTEP_Out_reg[1986]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(13),
      Q => \^lockstep_out\(1986),
      R => Reset
    );
\LOCKSTEP_Out_reg[1987]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(12),
      Q => \^lockstep_out\(1987),
      R => Reset
    );
\LOCKSTEP_Out_reg[1988]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(11),
      Q => \^lockstep_out\(1988),
      R => Reset
    );
\LOCKSTEP_Out_reg[1989]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(10),
      Q => \^lockstep_out\(1989),
      R => Reset
    );
\LOCKSTEP_Out_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^write_strobe\,
      Q => \^lockstep_out\(198),
      R => Reset
    );
\LOCKSTEP_Out_reg[1990]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(9),
      Q => \^lockstep_out\(1990),
      R => Reset
    );
\LOCKSTEP_Out_reg[1991]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(8),
      Q => \^lockstep_out\(1991),
      R => Reset
    );
\LOCKSTEP_Out_reg[1992]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(7),
      Q => \^lockstep_out\(1992),
      R => Reset
    );
\LOCKSTEP_Out_reg[1993]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(6),
      Q => \^lockstep_out\(1993),
      R => Reset
    );
\LOCKSTEP_Out_reg[1994]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(5),
      Q => \^lockstep_out\(1994),
      R => Reset
    );
\LOCKSTEP_Out_reg[1995]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(4),
      Q => \^lockstep_out\(1995),
      R => Reset
    );
\LOCKSTEP_Out_reg[1996]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(3),
      Q => \^lockstep_out\(1996),
      R => Reset
    );
\LOCKSTEP_Out_reg[1997]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(2),
      Q => \^lockstep_out\(1997),
      R => Reset
    );
\LOCKSTEP_Out_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(0),
      Q => \^lockstep_out\(199),
      R => Reset
    );
\LOCKSTEP_Out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(15),
      Q => \^lockstep_out\(19),
      R => Reset
    );
\LOCKSTEP_Out_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(1),
      Q => \^lockstep_out\(200),
      R => Reset
    );
\LOCKSTEP_Out_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(2),
      Q => \^lockstep_out\(201),
      R => Reset
    );
\LOCKSTEP_Out_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(3),
      Q => \^lockstep_out\(202),
      R => Reset
    );
\LOCKSTEP_Out_reg[2038]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_arlen\(1),
      Q => \^lockstep_out\(2039),
      R => Reset
    );
\LOCKSTEP_Out_reg[2043]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_arburst\(1),
      Q => \^lockstep_out\(2043),
      R => Reset
    );
\LOCKSTEP_Out_reg[2046]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_arcache\(2),
      Q => \^lockstep_out\(2047),
      R => Reset
    );
\LOCKSTEP_Out_reg[2057]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_arvalid\,
      Q => \^lockstep_out\(2057),
      R => Reset
    );
\LOCKSTEP_Out_reg[2071]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_rready\,
      Q => \^lockstep_out\(2071),
      R => Reset
    );
\LOCKSTEP_Out_reg[2083]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(31),
      Q => \^lockstep_out\(2083),
      R => Reset
    );
\LOCKSTEP_Out_reg[2084]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(30),
      Q => \^lockstep_out\(2084),
      R => Reset
    );
\LOCKSTEP_Out_reg[2085]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(29),
      Q => \^lockstep_out\(2085),
      R => Reset
    );
\LOCKSTEP_Out_reg[2086]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(28),
      Q => \^lockstep_out\(2086),
      R => Reset
    );
\LOCKSTEP_Out_reg[2087]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(27),
      Q => \^lockstep_out\(2087),
      R => Reset
    );
\LOCKSTEP_Out_reg[2088]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(26),
      Q => \^lockstep_out\(2088),
      R => Reset
    );
\LOCKSTEP_Out_reg[2089]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(25),
      Q => \^lockstep_out\(2089),
      R => Reset
    );
\LOCKSTEP_Out_reg[2090]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(24),
      Q => \^lockstep_out\(2090),
      R => Reset
    );
\LOCKSTEP_Out_reg[2091]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(23),
      Q => \^lockstep_out\(2091),
      R => Reset
    );
\LOCKSTEP_Out_reg[2092]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(22),
      Q => \^lockstep_out\(2092),
      R => Reset
    );
\LOCKSTEP_Out_reg[2093]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(21),
      Q => \^lockstep_out\(2093),
      R => Reset
    );
\LOCKSTEP_Out_reg[2094]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(20),
      Q => \^lockstep_out\(2094),
      R => Reset
    );
\LOCKSTEP_Out_reg[2095]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(19),
      Q => \^lockstep_out\(2095),
      R => Reset
    );
\LOCKSTEP_Out_reg[2096]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(18),
      Q => \^lockstep_out\(2096),
      R => Reset
    );
\LOCKSTEP_Out_reg[2097]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(17),
      Q => \^lockstep_out\(2097),
      R => Reset
    );
\LOCKSTEP_Out_reg[2098]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(16),
      Q => \^lockstep_out\(2098),
      R => Reset
    );
\LOCKSTEP_Out_reg[2099]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(15),
      Q => \^lockstep_out\(2099),
      R => Reset
    );
\LOCKSTEP_Out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(16),
      Q => \^lockstep_out\(20),
      R => Reset
    );
\LOCKSTEP_Out_reg[2100]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(14),
      Q => \^lockstep_out\(2100),
      R => Reset
    );
\LOCKSTEP_Out_reg[2101]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(13),
      Q => \^lockstep_out\(2101),
      R => Reset
    );
\LOCKSTEP_Out_reg[2102]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(12),
      Q => \^lockstep_out\(2102),
      R => Reset
    );
\LOCKSTEP_Out_reg[2103]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(11),
      Q => \^lockstep_out\(2103),
      R => Reset
    );
\LOCKSTEP_Out_reg[2104]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(10),
      Q => \^lockstep_out\(2104),
      R => Reset
    );
\LOCKSTEP_Out_reg[2105]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(9),
      Q => \^lockstep_out\(2105),
      R => Reset
    );
\LOCKSTEP_Out_reg[2106]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(8),
      Q => \^lockstep_out\(2106),
      R => Reset
    );
\LOCKSTEP_Out_reg[2107]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(7),
      Q => \^lockstep_out\(2107),
      R => Reset
    );
\LOCKSTEP_Out_reg[2108]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(6),
      Q => \^lockstep_out\(2108),
      R => Reset
    );
\LOCKSTEP_Out_reg[2109]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(5),
      Q => \^lockstep_out\(2109),
      R => Reset
    );
\LOCKSTEP_Out_reg[2110]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(4),
      Q => \^lockstep_out\(2110),
      R => Reset
    );
\LOCKSTEP_Out_reg[2111]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(3),
      Q => \^lockstep_out\(2111),
      R => Reset
    );
\LOCKSTEP_Out_reg[2112]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(2),
      Q => \^lockstep_out\(2112),
      R => Reset
    );
\LOCKSTEP_Out_reg[2113]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(1),
      Q => \^lockstep_out\(2113),
      R => Reset
    );
\LOCKSTEP_Out_reg[2114]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(0),
      Q => \^lockstep_out\(2114),
      R => Reset
    );
\LOCKSTEP_Out_reg[2172]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awvalid\,
      Q => \^lockstep_out\(2172),
      R => Reset
    );
\LOCKSTEP_Out_reg[2185]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(31),
      Q => \^lockstep_out\(2185),
      R => Reset
    );
\LOCKSTEP_Out_reg[2186]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(30),
      Q => \^lockstep_out\(2186),
      R => Reset
    );
\LOCKSTEP_Out_reg[2187]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(29),
      Q => \^lockstep_out\(2187),
      R => Reset
    );
\LOCKSTEP_Out_reg[2188]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(28),
      Q => \^lockstep_out\(2188),
      R => Reset
    );
\LOCKSTEP_Out_reg[2189]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(27),
      Q => \^lockstep_out\(2189),
      R => Reset
    );
\LOCKSTEP_Out_reg[2190]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(26),
      Q => \^lockstep_out\(2190),
      R => Reset
    );
\LOCKSTEP_Out_reg[2191]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(25),
      Q => \^lockstep_out\(2191),
      R => Reset
    );
\LOCKSTEP_Out_reg[2192]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(24),
      Q => \^lockstep_out\(2192),
      R => Reset
    );
\LOCKSTEP_Out_reg[2193]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(23),
      Q => \^lockstep_out\(2193),
      R => Reset
    );
\LOCKSTEP_Out_reg[2194]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(22),
      Q => \^lockstep_out\(2194),
      R => Reset
    );
\LOCKSTEP_Out_reg[2195]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(21),
      Q => \^lockstep_out\(2195),
      R => Reset
    );
\LOCKSTEP_Out_reg[2196]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(20),
      Q => \^lockstep_out\(2196),
      R => Reset
    );
\LOCKSTEP_Out_reg[2197]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(19),
      Q => \^lockstep_out\(2197),
      R => Reset
    );
\LOCKSTEP_Out_reg[2198]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(18),
      Q => \^lockstep_out\(2198),
      R => Reset
    );
\LOCKSTEP_Out_reg[2199]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(17),
      Q => \^lockstep_out\(2199),
      R => Reset
    );
\LOCKSTEP_Out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(17),
      Q => \^lockstep_out\(21),
      R => Reset
    );
\LOCKSTEP_Out_reg[2200]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(16),
      Q => \^lockstep_out\(2200),
      R => Reset
    );
\LOCKSTEP_Out_reg[2201]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(15),
      Q => \^lockstep_out\(2201),
      R => Reset
    );
\LOCKSTEP_Out_reg[2202]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(14),
      Q => \^lockstep_out\(2202),
      R => Reset
    );
\LOCKSTEP_Out_reg[2203]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(13),
      Q => \^lockstep_out\(2203),
      R => Reset
    );
\LOCKSTEP_Out_reg[2204]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(12),
      Q => \^lockstep_out\(2204),
      R => Reset
    );
\LOCKSTEP_Out_reg[2205]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(11),
      Q => \^lockstep_out\(2205),
      R => Reset
    );
\LOCKSTEP_Out_reg[2206]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(10),
      Q => \^lockstep_out\(2206),
      R => Reset
    );
\LOCKSTEP_Out_reg[2207]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(9),
      Q => \^lockstep_out\(2207),
      R => Reset
    );
\LOCKSTEP_Out_reg[2208]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(8),
      Q => \^lockstep_out\(2208),
      R => Reset
    );
\LOCKSTEP_Out_reg[2209]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(7),
      Q => \^lockstep_out\(2209),
      R => Reset
    );
\LOCKSTEP_Out_reg[2210]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(6),
      Q => \^lockstep_out\(2210),
      R => Reset
    );
\LOCKSTEP_Out_reg[2211]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(5),
      Q => \^lockstep_out\(2211),
      R => Reset
    );
\LOCKSTEP_Out_reg[2212]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(4),
      Q => \^lockstep_out\(2212),
      R => Reset
    );
\LOCKSTEP_Out_reg[2213]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(3),
      Q => \^lockstep_out\(2213),
      R => Reset
    );
\LOCKSTEP_Out_reg[2214]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(2),
      Q => \^lockstep_out\(2214),
      R => Reset
    );
\LOCKSTEP_Out_reg[2215]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(1),
      Q => \^lockstep_out\(2215),
      R => Reset
    );
\LOCKSTEP_Out_reg[2216]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(0),
      Q => \^lockstep_out\(2216),
      R => Reset
    );
\LOCKSTEP_Out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(18),
      Q => \^lockstep_out\(22),
      R => Reset
    );
\LOCKSTEP_Out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(19),
      Q => \^lockstep_out\(23),
      R => Reset
    );
\LOCKSTEP_Out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(20),
      Q => \^lockstep_out\(24),
      R => Reset
    );
\LOCKSTEP_Out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(21),
      Q => \^lockstep_out\(25),
      R => Reset
    );
\LOCKSTEP_Out_reg[2697]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wstrb\(3),
      Q => \^lockstep_out\(2697),
      R => Reset
    );
\LOCKSTEP_Out_reg[2698]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wstrb\(2),
      Q => \^lockstep_out\(2698),
      R => Reset
    );
\LOCKSTEP_Out_reg[2699]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wstrb\(1),
      Q => \^lockstep_out\(2699),
      R => Reset
    );
\LOCKSTEP_Out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(22),
      Q => \^lockstep_out\(26),
      R => Reset
    );
\LOCKSTEP_Out_reg[2700]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wstrb\(0),
      Q => \^lockstep_out\(2700),
      R => Reset
    );
\LOCKSTEP_Out_reg[2761]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wlast\,
      Q => \^lockstep_out\(2761),
      R => Reset
    );
\LOCKSTEP_Out_reg[2762]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wvalid\,
      Q => \^lockstep_out\(2762),
      R => Reset
    );
\LOCKSTEP_Out_reg[2767]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(31),
      Q => \^lockstep_out\(2767),
      R => Reset
    );
\LOCKSTEP_Out_reg[2768]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(30),
      Q => \^lockstep_out\(2768),
      R => Reset
    );
\LOCKSTEP_Out_reg[2769]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(29),
      Q => \^lockstep_out\(2769),
      R => Reset
    );
\LOCKSTEP_Out_reg[2770]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(28),
      Q => \^lockstep_out\(2770),
      R => Reset
    );
\LOCKSTEP_Out_reg[2771]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(27),
      Q => \^lockstep_out\(2771),
      R => Reset
    );
\LOCKSTEP_Out_reg[2772]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(26),
      Q => \^lockstep_out\(2772),
      R => Reset
    );
\LOCKSTEP_Out_reg[2773]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(25),
      Q => \^lockstep_out\(2773),
      R => Reset
    );
\LOCKSTEP_Out_reg[2774]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(24),
      Q => \^lockstep_out\(2774),
      R => Reset
    );
\LOCKSTEP_Out_reg[2775]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(23),
      Q => \^lockstep_out\(2775),
      R => Reset
    );
\LOCKSTEP_Out_reg[2776]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(22),
      Q => \^lockstep_out\(2776),
      R => Reset
    );
\LOCKSTEP_Out_reg[2777]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(21),
      Q => \^lockstep_out\(2777),
      R => Reset
    );
\LOCKSTEP_Out_reg[2778]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(20),
      Q => \^lockstep_out\(2778),
      R => Reset
    );
\LOCKSTEP_Out_reg[2779]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(19),
      Q => \^lockstep_out\(2779),
      R => Reset
    );
\LOCKSTEP_Out_reg[2780]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(18),
      Q => \^lockstep_out\(2780),
      R => Reset
    );
\LOCKSTEP_Out_reg[2781]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(17),
      Q => \^lockstep_out\(2781),
      R => Reset
    );
\LOCKSTEP_Out_reg[2782]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(16),
      Q => \^lockstep_out\(2782),
      R => Reset
    );
\LOCKSTEP_Out_reg[2783]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(15),
      Q => \^lockstep_out\(2783),
      R => Reset
    );
\LOCKSTEP_Out_reg[2784]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(14),
      Q => \^lockstep_out\(2784),
      R => Reset
    );
\LOCKSTEP_Out_reg[2785]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(13),
      Q => \^lockstep_out\(2785),
      R => Reset
    );
\LOCKSTEP_Out_reg[2786]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(12),
      Q => \^lockstep_out\(2786),
      R => Reset
    );
\LOCKSTEP_Out_reg[2787]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(11),
      Q => \^lockstep_out\(2787),
      R => Reset
    );
\LOCKSTEP_Out_reg[2788]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(10),
      Q => \^lockstep_out\(2788),
      R => Reset
    );
\LOCKSTEP_Out_reg[2789]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(9),
      Q => \^lockstep_out\(2789),
      R => Reset
    );
\LOCKSTEP_Out_reg[2790]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(8),
      Q => \^lockstep_out\(2790),
      R => Reset
    );
\LOCKSTEP_Out_reg[2791]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(7),
      Q => \^lockstep_out\(2791),
      R => Reset
    );
\LOCKSTEP_Out_reg[2792]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(6),
      Q => \^lockstep_out\(2792),
      R => Reset
    );
\LOCKSTEP_Out_reg[2793]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(5),
      Q => \^lockstep_out\(2793),
      R => Reset
    );
\LOCKSTEP_Out_reg[2794]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(4),
      Q => \^lockstep_out\(2794),
      R => Reset
    );
\LOCKSTEP_Out_reg[2795]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(3),
      Q => \^lockstep_out\(2795),
      R => Reset
    );
\LOCKSTEP_Out_reg[2796]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(2),
      Q => \^lockstep_out\(2796),
      R => Reset
    );
\LOCKSTEP_Out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(23),
      Q => \^lockstep_out\(27),
      R => Reset
    );
\LOCKSTEP_Out_reg[2837]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arlen\(1),
      Q => \^lockstep_out\(2838),
      R => Reset
    );
\LOCKSTEP_Out_reg[2842]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arburst\(1),
      Q => \^lockstep_out\(2842),
      R => Reset
    );
\LOCKSTEP_Out_reg[2843]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arburst\(0),
      Q => \^lockstep_out\(2843),
      R => Reset
    );
\LOCKSTEP_Out_reg[2845]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arcache\(2),
      Q => \^lockstep_out\(2846),
      R => Reset
    );
\LOCKSTEP_Out_reg[2856]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arvalid\,
      Q => \^lockstep_out\(2856),
      R => Reset
    );
\LOCKSTEP_Out_reg[2881]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(0),
      Q => \^lockstep_out\(2881),
      R => Reset
    );
\LOCKSTEP_Out_reg[2882]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(1),
      Q => \^lockstep_out\(2882),
      R => Reset
    );
\LOCKSTEP_Out_reg[2883]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(2),
      Q => \^lockstep_out\(2883),
      R => Reset
    );
\LOCKSTEP_Out_reg[2884]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(3),
      Q => \^lockstep_out\(2884),
      R => Reset
    );
\LOCKSTEP_Out_reg[2885]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(4),
      Q => \^lockstep_out\(2885),
      R => Reset
    );
\LOCKSTEP_Out_reg[2886]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(5),
      Q => \^lockstep_out\(2886),
      R => Reset
    );
\LOCKSTEP_Out_reg[2887]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(0),
      Q => \^lockstep_out\(2979),
      R => Reset
    );
\LOCKSTEP_Out_reg[2888]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(1),
      Q => \^lockstep_out\(2980),
      R => Reset
    );
\LOCKSTEP_Out_reg[2889]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(2),
      Q => \^lockstep_out\(2981),
      R => Reset
    );
\LOCKSTEP_Out_reg[2890]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(3),
      Q => \^lockstep_out\(2982),
      R => Reset
    );
\LOCKSTEP_Out_reg[2891]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(4),
      Q => \^lockstep_out\(2983),
      R => Reset
    );
\LOCKSTEP_Out_reg[2892]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(11),
      Q => \^lockstep_out\(2892),
      R => Reset
    );
\LOCKSTEP_Out_reg[2893]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(12),
      Q => \^lockstep_out\(2893),
      R => Reset
    );
\LOCKSTEP_Out_reg[2894]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(13),
      Q => \^lockstep_out\(2894),
      R => Reset
    );
\LOCKSTEP_Out_reg[2895]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(14),
      Q => \^lockstep_out\(2895),
      R => Reset
    );
\LOCKSTEP_Out_reg[2896]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(15),
      Q => \^lockstep_out\(2896),
      R => Reset
    );
\LOCKSTEP_Out_reg[2897]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(16),
      Q => \^lockstep_out\(2897),
      R => Reset
    );
\LOCKSTEP_Out_reg[2898]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(17),
      Q => \^lockstep_out\(2898),
      R => Reset
    );
\LOCKSTEP_Out_reg[2899]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(18),
      Q => \^lockstep_out\(2899),
      R => Reset
    );
\LOCKSTEP_Out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(24),
      Q => \^lockstep_out\(28),
      R => Reset
    );
\LOCKSTEP_Out_reg[2900]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(19),
      Q => \^lockstep_out\(2900),
      R => Reset
    );
\LOCKSTEP_Out_reg[2901]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(20),
      Q => \^lockstep_out\(2901),
      R => Reset
    );
\LOCKSTEP_Out_reg[2902]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(21),
      Q => \^lockstep_out\(2902),
      R => Reset
    );
\LOCKSTEP_Out_reg[2903]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(22),
      Q => \^lockstep_out\(2903),
      R => Reset
    );
\LOCKSTEP_Out_reg[2904]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(23),
      Q => \^lockstep_out\(2904),
      R => Reset
    );
\LOCKSTEP_Out_reg[2905]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(24),
      Q => \^lockstep_out\(2905),
      R => Reset
    );
\LOCKSTEP_Out_reg[2906]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(25),
      Q => \^lockstep_out\(2906),
      R => Reset
    );
\LOCKSTEP_Out_reg[2907]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(26),
      Q => \^lockstep_out\(2907),
      R => Reset
    );
\LOCKSTEP_Out_reg[2908]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(27),
      Q => \^lockstep_out\(2908),
      R => Reset
    );
\LOCKSTEP_Out_reg[2909]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(28),
      Q => \^lockstep_out\(2909),
      R => Reset
    );
\LOCKSTEP_Out_reg[2910]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(29),
      Q => \^lockstep_out\(2910),
      R => Reset
    );
\LOCKSTEP_Out_reg[2911]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(30),
      Q => \^lockstep_out\(2911),
      R => Reset
    );
\LOCKSTEP_Out_reg[2912]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(31),
      Q => \^lockstep_out\(2912),
      R => Reset
    );
\LOCKSTEP_Out_reg[2913]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_valid_instr\,
      Q => \^lockstep_out\(2913),
      R => Reset
    );
\LOCKSTEP_Out_reg[2914]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(0),
      Q => \^lockstep_out\(2914),
      R => Reset
    );
\LOCKSTEP_Out_reg[2915]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(1),
      Q => \^lockstep_out\(2915),
      R => Reset
    );
\LOCKSTEP_Out_reg[2916]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(2),
      Q => \^lockstep_out\(2916),
      R => Reset
    );
\LOCKSTEP_Out_reg[2917]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(3),
      Q => \^lockstep_out\(2917),
      R => Reset
    );
\LOCKSTEP_Out_reg[2918]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(4),
      Q => \^lockstep_out\(2918),
      R => Reset
    );
\LOCKSTEP_Out_reg[2919]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(5),
      Q => \^lockstep_out\(2919),
      R => Reset
    );
\LOCKSTEP_Out_reg[2920]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(6),
      Q => \^lockstep_out\(2920),
      R => Reset
    );
\LOCKSTEP_Out_reg[2921]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(7),
      Q => \^lockstep_out\(2921),
      R => Reset
    );
\LOCKSTEP_Out_reg[2922]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(8),
      Q => \^lockstep_out\(2922),
      R => Reset
    );
\LOCKSTEP_Out_reg[2923]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(9),
      Q => \^lockstep_out\(2923),
      R => Reset
    );
\LOCKSTEP_Out_reg[2924]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(10),
      Q => \^lockstep_out\(2924),
      R => Reset
    );
\LOCKSTEP_Out_reg[2925]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(11),
      Q => \^lockstep_out\(2925),
      R => Reset
    );
\LOCKSTEP_Out_reg[2926]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(12),
      Q => \^lockstep_out\(2926),
      R => Reset
    );
\LOCKSTEP_Out_reg[2927]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(13),
      Q => \^lockstep_out\(2927),
      R => Reset
    );
\LOCKSTEP_Out_reg[2928]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(14),
      Q => \^lockstep_out\(2928),
      R => Reset
    );
\LOCKSTEP_Out_reg[2929]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(15),
      Q => \^lockstep_out\(2929),
      R => Reset
    );
\LOCKSTEP_Out_reg[2930]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(16),
      Q => \^lockstep_out\(2930),
      R => Reset
    );
\LOCKSTEP_Out_reg[2931]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(17),
      Q => \^lockstep_out\(2931),
      R => Reset
    );
\LOCKSTEP_Out_reg[2932]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(18),
      Q => \^lockstep_out\(2932),
      R => Reset
    );
\LOCKSTEP_Out_reg[2933]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(19),
      Q => \^lockstep_out\(2933),
      R => Reset
    );
\LOCKSTEP_Out_reg[2934]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(20),
      Q => \^lockstep_out\(2934),
      R => Reset
    );
\LOCKSTEP_Out_reg[2935]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(21),
      Q => \^lockstep_out\(2935),
      R => Reset
    );
\LOCKSTEP_Out_reg[2936]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(22),
      Q => \^lockstep_out\(2936),
      R => Reset
    );
\LOCKSTEP_Out_reg[2937]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(23),
      Q => \^lockstep_out\(2937),
      R => Reset
    );
\LOCKSTEP_Out_reg[2938]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(24),
      Q => \^lockstep_out\(2938),
      R => Reset
    );
\LOCKSTEP_Out_reg[2939]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(25),
      Q => \^lockstep_out\(2939),
      R => Reset
    );
\LOCKSTEP_Out_reg[2940]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(26),
      Q => \^lockstep_out\(2940),
      R => Reset
    );
\LOCKSTEP_Out_reg[2941]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(27),
      Q => \^lockstep_out\(2941),
      R => Reset
    );
\LOCKSTEP_Out_reg[2942]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(28),
      Q => \^lockstep_out\(2942),
      R => Reset
    );
\LOCKSTEP_Out_reg[2943]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(29),
      Q => \^lockstep_out\(2943),
      R => Reset
    );
\LOCKSTEP_Out_reg[2944]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(30),
      Q => \^lockstep_out\(2944),
      R => Reset
    );
\LOCKSTEP_Out_reg[2945]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(31),
      Q => \^lockstep_out\(2945),
      R => Reset
    );
\LOCKSTEP_Out_reg[2978]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_write\,
      Q => \^lockstep_out\(2978),
      R => Reset
    );
\LOCKSTEP_Out_reg[2991]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(7),
      Q => \^lockstep_out\(2991),
      R => Reset
    );
\LOCKSTEP_Out_reg[2993]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(9),
      Q => \^lockstep_out\(2993),
      R => Reset
    );
\LOCKSTEP_Out_reg[2995]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(11),
      Q => \^lockstep_out\(2995),
      R => Reset
    );
\LOCKSTEP_Out_reg[2996]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(12),
      Q => \^lockstep_out\(2996),
      R => Reset
    );
\LOCKSTEP_Out_reg[2997]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(13),
      Q => \^lockstep_out\(2997),
      R => Reset
    );
\LOCKSTEP_Out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(25),
      Q => \^lockstep_out\(29),
      R => Reset
    );
\LOCKSTEP_Out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^ifetch\,
      Q => \^lockstep_out\(2),
      R => Reset
    );
\LOCKSTEP_Out_reg[3007]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(0),
      Q => \^lockstep_out\(3007),
      R => Reset
    );
\LOCKSTEP_Out_reg[3008]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(1),
      Q => \^lockstep_out\(3008),
      R => Reset
    );
\LOCKSTEP_Out_reg[3009]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(2),
      Q => \^lockstep_out\(3009),
      R => Reset
    );
\LOCKSTEP_Out_reg[3010]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(3),
      Q => \^lockstep_out\(3010),
      R => Reset
    );
\LOCKSTEP_Out_reg[3011]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(4),
      Q => \^lockstep_out\(3011),
      R => Reset
    );
\LOCKSTEP_Out_reg[3012]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(5),
      Q => \^lockstep_out\(3012),
      R => Reset
    );
\LOCKSTEP_Out_reg[3013]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(6),
      Q => \^lockstep_out\(3013),
      R => Reset
    );
\LOCKSTEP_Out_reg[3014]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(7),
      Q => \^lockstep_out\(3014),
      R => Reset
    );
\LOCKSTEP_Out_reg[3015]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(8),
      Q => \^lockstep_out\(3015),
      R => Reset
    );
\LOCKSTEP_Out_reg[3016]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(9),
      Q => \^lockstep_out\(3016),
      R => Reset
    );
\LOCKSTEP_Out_reg[3017]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(10),
      Q => \^lockstep_out\(3017),
      R => Reset
    );
\LOCKSTEP_Out_reg[3018]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(11),
      Q => \^lockstep_out\(3018),
      R => Reset
    );
\LOCKSTEP_Out_reg[3019]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(12),
      Q => \^lockstep_out\(3019),
      R => Reset
    );
\LOCKSTEP_Out_reg[3020]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(13),
      Q => \^lockstep_out\(3020),
      R => Reset
    );
\LOCKSTEP_Out_reg[3021]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(14),
      Q => \^lockstep_out\(3021),
      R => Reset
    );
\LOCKSTEP_Out_reg[3022]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(15),
      Q => \^lockstep_out\(3022),
      R => Reset
    );
\LOCKSTEP_Out_reg[3023]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(16),
      Q => \^lockstep_out\(3023),
      R => Reset
    );
\LOCKSTEP_Out_reg[3024]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(17),
      Q => \^lockstep_out\(3024),
      R => Reset
    );
\LOCKSTEP_Out_reg[3025]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(18),
      Q => \^lockstep_out\(3025),
      R => Reset
    );
\LOCKSTEP_Out_reg[3026]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(19),
      Q => \^lockstep_out\(3026),
      R => Reset
    );
\LOCKSTEP_Out_reg[3027]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(20),
      Q => \^lockstep_out\(3027),
      R => Reset
    );
\LOCKSTEP_Out_reg[3028]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(21),
      Q => \^lockstep_out\(3028),
      R => Reset
    );
\LOCKSTEP_Out_reg[3029]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(22),
      Q => \^lockstep_out\(3029),
      R => Reset
    );
\LOCKSTEP_Out_reg[3030]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(23),
      Q => \^lockstep_out\(3030),
      R => Reset
    );
\LOCKSTEP_Out_reg[3031]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(24),
      Q => \^lockstep_out\(3031),
      R => Reset
    );
\LOCKSTEP_Out_reg[3032]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(25),
      Q => \^lockstep_out\(3032),
      R => Reset
    );
\LOCKSTEP_Out_reg[3033]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(26),
      Q => \^lockstep_out\(3033),
      R => Reset
    );
\LOCKSTEP_Out_reg[3034]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(27),
      Q => \^lockstep_out\(3034),
      R => Reset
    );
\LOCKSTEP_Out_reg[3035]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(28),
      Q => \^lockstep_out\(3035),
      R => Reset
    );
\LOCKSTEP_Out_reg[3036]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(29),
      Q => \^lockstep_out\(3036),
      R => Reset
    );
\LOCKSTEP_Out_reg[3037]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(30),
      Q => \^lockstep_out\(3037),
      R => Reset
    );
\LOCKSTEP_Out_reg[3038]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(31),
      Q => \^lockstep_out\(3038),
      R => Reset
    );
\LOCKSTEP_Out_reg[3077]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_jump_taken\,
      Q => \^lockstep_out\(3077),
      R => Reset
    );
\LOCKSTEP_Out_reg[3078]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_delay_slot\,
      Q => \^lockstep_out\(3078),
      R => Reset
    );
\LOCKSTEP_Out_reg[3079]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(0),
      Q => \^lockstep_out\(3079),
      R => Reset
    );
\LOCKSTEP_Out_reg[3080]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(1),
      Q => \^lockstep_out\(3080),
      R => Reset
    );
\LOCKSTEP_Out_reg[3081]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(2),
      Q => \^lockstep_out\(3081),
      R => Reset
    );
\LOCKSTEP_Out_reg[3082]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(3),
      Q => \^lockstep_out\(3082),
      R => Reset
    );
\LOCKSTEP_Out_reg[3083]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(4),
      Q => \^lockstep_out\(3083),
      R => Reset
    );
\LOCKSTEP_Out_reg[3084]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(5),
      Q => \^lockstep_out\(3084),
      R => Reset
    );
\LOCKSTEP_Out_reg[3085]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(6),
      Q => \^lockstep_out\(3085),
      R => Reset
    );
\LOCKSTEP_Out_reg[3086]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(7),
      Q => \^lockstep_out\(3086),
      R => Reset
    );
\LOCKSTEP_Out_reg[3087]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(8),
      Q => \^lockstep_out\(3087),
      R => Reset
    );
\LOCKSTEP_Out_reg[3088]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(9),
      Q => \^lockstep_out\(3088),
      R => Reset
    );
\LOCKSTEP_Out_reg[3089]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(10),
      Q => \^lockstep_out\(3089),
      R => Reset
    );
\LOCKSTEP_Out_reg[3090]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(11),
      Q => \^lockstep_out\(3090),
      R => Reset
    );
\LOCKSTEP_Out_reg[3091]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(12),
      Q => \^lockstep_out\(3091),
      R => Reset
    );
\LOCKSTEP_Out_reg[3092]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(13),
      Q => \^lockstep_out\(3092),
      R => Reset
    );
\LOCKSTEP_Out_reg[3093]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(14),
      Q => \^lockstep_out\(3093),
      R => Reset
    );
\LOCKSTEP_Out_reg[3094]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(15),
      Q => \^lockstep_out\(3094),
      R => Reset
    );
\LOCKSTEP_Out_reg[3095]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(16),
      Q => \^lockstep_out\(3095),
      R => Reset
    );
\LOCKSTEP_Out_reg[3096]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(17),
      Q => \^lockstep_out\(3096),
      R => Reset
    );
\LOCKSTEP_Out_reg[3097]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(18),
      Q => \^lockstep_out\(3097),
      R => Reset
    );
\LOCKSTEP_Out_reg[3098]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(19),
      Q => \^lockstep_out\(3098),
      R => Reset
    );
\LOCKSTEP_Out_reg[3099]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(20),
      Q => \^lockstep_out\(3099),
      R => Reset
    );
\LOCKSTEP_Out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(26),
      Q => \^lockstep_out\(30),
      R => Reset
    );
\LOCKSTEP_Out_reg[3100]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(21),
      Q => \^lockstep_out\(3100),
      R => Reset
    );
\LOCKSTEP_Out_reg[3101]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(22),
      Q => \^lockstep_out\(3101),
      R => Reset
    );
\LOCKSTEP_Out_reg[3102]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(23),
      Q => \^lockstep_out\(3102),
      R => Reset
    );
\LOCKSTEP_Out_reg[3103]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(24),
      Q => \^lockstep_out\(3103),
      R => Reset
    );
\LOCKSTEP_Out_reg[3104]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(25),
      Q => \^lockstep_out\(3104),
      R => Reset
    );
\LOCKSTEP_Out_reg[3105]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(26),
      Q => \^lockstep_out\(3105),
      R => Reset
    );
\LOCKSTEP_Out_reg[3106]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(27),
      Q => \^lockstep_out\(3106),
      R => Reset
    );
\LOCKSTEP_Out_reg[3107]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(28),
      Q => \^lockstep_out\(3107),
      R => Reset
    );
\LOCKSTEP_Out_reg[3108]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(29),
      Q => \^lockstep_out\(3108),
      R => Reset
    );
\LOCKSTEP_Out_reg[3109]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(30),
      Q => \^lockstep_out\(3109),
      R => Reset
    );
\LOCKSTEP_Out_reg[3110]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(31),
      Q => \^lockstep_out\(3110),
      R => Reset
    );
\LOCKSTEP_Out_reg[3143]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(0),
      Q => \^lockstep_out\(3143),
      R => Reset
    );
\LOCKSTEP_Out_reg[3144]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(1),
      Q => \^lockstep_out\(3144),
      R => Reset
    );
\LOCKSTEP_Out_reg[3145]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(2),
      Q => \^lockstep_out\(3145),
      R => Reset
    );
\LOCKSTEP_Out_reg[3146]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(3),
      Q => \^lockstep_out\(3146),
      R => Reset
    );
\LOCKSTEP_Out_reg[3147]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(4),
      Q => \^lockstep_out\(3147),
      R => Reset
    );
\LOCKSTEP_Out_reg[3148]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(5),
      Q => \^lockstep_out\(3148),
      R => Reset
    );
\LOCKSTEP_Out_reg[3149]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(6),
      Q => \^lockstep_out\(3149),
      R => Reset
    );
\LOCKSTEP_Out_reg[3150]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(7),
      Q => \^lockstep_out\(3150),
      R => Reset
    );
\LOCKSTEP_Out_reg[3151]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(8),
      Q => \^lockstep_out\(3151),
      R => Reset
    );
\LOCKSTEP_Out_reg[3152]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(9),
      Q => \^lockstep_out\(3152),
      R => Reset
    );
\LOCKSTEP_Out_reg[3153]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(10),
      Q => \^lockstep_out\(3153),
      R => Reset
    );
\LOCKSTEP_Out_reg[3154]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(11),
      Q => \^lockstep_out\(3154),
      R => Reset
    );
\LOCKSTEP_Out_reg[3155]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(12),
      Q => \^lockstep_out\(3155),
      R => Reset
    );
\LOCKSTEP_Out_reg[3156]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(13),
      Q => \^lockstep_out\(3156),
      R => Reset
    );
\LOCKSTEP_Out_reg[3157]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(14),
      Q => \^lockstep_out\(3157),
      R => Reset
    );
\LOCKSTEP_Out_reg[3158]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(15),
      Q => \^lockstep_out\(3158),
      R => Reset
    );
\LOCKSTEP_Out_reg[3159]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(16),
      Q => \^lockstep_out\(3159),
      R => Reset
    );
\LOCKSTEP_Out_reg[3160]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(17),
      Q => \^lockstep_out\(3160),
      R => Reset
    );
\LOCKSTEP_Out_reg[3161]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(18),
      Q => \^lockstep_out\(3161),
      R => Reset
    );
\LOCKSTEP_Out_reg[3162]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(19),
      Q => \^lockstep_out\(3162),
      R => Reset
    );
\LOCKSTEP_Out_reg[3163]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(20),
      Q => \^lockstep_out\(3163),
      R => Reset
    );
\LOCKSTEP_Out_reg[3164]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(21),
      Q => \^lockstep_out\(3164),
      R => Reset
    );
\LOCKSTEP_Out_reg[3165]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(22),
      Q => \^lockstep_out\(3165),
      R => Reset
    );
\LOCKSTEP_Out_reg[3166]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(23),
      Q => \^lockstep_out\(3166),
      R => Reset
    );
\LOCKSTEP_Out_reg[3167]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(24),
      Q => \^lockstep_out\(3167),
      R => Reset
    );
\LOCKSTEP_Out_reg[3168]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(25),
      Q => \^lockstep_out\(3168),
      R => Reset
    );
\LOCKSTEP_Out_reg[3169]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(26),
      Q => \^lockstep_out\(3169),
      R => Reset
    );
\LOCKSTEP_Out_reg[3170]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(27),
      Q => \^lockstep_out\(3170),
      R => Reset
    );
\LOCKSTEP_Out_reg[3171]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(28),
      Q => \^lockstep_out\(3171),
      R => Reset
    );
\LOCKSTEP_Out_reg[3172]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(29),
      Q => \^lockstep_out\(3172),
      R => Reset
    );
\LOCKSTEP_Out_reg[3173]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(30),
      Q => \^lockstep_out\(3173),
      R => Reset
    );
\LOCKSTEP_Out_reg[3174]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(31),
      Q => \^lockstep_out\(3174),
      R => Reset
    );
\LOCKSTEP_Out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(27),
      Q => \^lockstep_out\(31),
      R => Reset
    );
\LOCKSTEP_Out_reg[3207]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(0),
      Q => \^lockstep_out\(3207),
      R => Reset
    );
\LOCKSTEP_Out_reg[3208]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(1),
      Q => \^lockstep_out\(3208),
      R => Reset
    );
\LOCKSTEP_Out_reg[3209]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(2),
      Q => \^lockstep_out\(3209),
      R => Reset
    );
\LOCKSTEP_Out_reg[3210]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(3),
      Q => \^lockstep_out\(3210),
      R => Reset
    );
\LOCKSTEP_Out_reg[3215]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_access\,
      Q => \^lockstep_out\(3215),
      R => Reset
    );
\LOCKSTEP_Out_reg[3216]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_read\,
      Q => \^lockstep_out\(3216),
      R => Reset
    );
\LOCKSTEP_Out_reg[3217]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write\,
      Q => \^lockstep_out\(3217),
      R => Reset
    );
\LOCKSTEP_Out_reg[3218]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_dcache_req\,
      Q => \^lockstep_out\(3218),
      R => Reset
    );
\LOCKSTEP_Out_reg[3219]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_dcache_hit\,
      Q => \^lockstep_out\(3219),
      R => Reset
    );
\LOCKSTEP_Out_reg[3220]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_dcache_rdy\,
      Q => \^lockstep_out\(3220),
      R => Reset
    );
\LOCKSTEP_Out_reg[3221]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_dcache_read\,
      Q => \^lockstep_out\(3221),
      R => Reset
    );
\LOCKSTEP_Out_reg[3222]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_icache_req\,
      Q => \^lockstep_out\(3222),
      R => Reset
    );
\LOCKSTEP_Out_reg[3223]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_icache_hit\,
      Q => \^lockstep_out\(3223),
      R => Reset
    );
\LOCKSTEP_Out_reg[3224]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_icache_rdy\,
      Q => \^lockstep_out\(3224),
      R => Reset
    );
\LOCKSTEP_Out_reg[3225]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_of_piperun\,
      Q => \^lockstep_out\(3225),
      R => Reset
    );
\LOCKSTEP_Out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(28),
      Q => \^lockstep_out\(32),
      R => Reset
    );
\LOCKSTEP_Out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(29),
      Q => \^lockstep_out\(33),
      R => Reset
    );
\LOCKSTEP_Out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(30),
      Q => \^lockstep_out\(34),
      R => Reset
    );
\LOCKSTEP_Out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(31),
      Q => \^lockstep_out\(35),
      R => Reset
    );
\LOCKSTEP_Out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^i_as\,
      Q => \^lockstep_out\(3),
      R => Reset
    );
\LOCKSTEP_Out_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(31),
      Q => \^lockstep_out\(632),
      R => Reset
    );
\LOCKSTEP_Out_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(30),
      Q => \^lockstep_out\(633),
      R => Reset
    );
\LOCKSTEP_Out_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(29),
      Q => \^lockstep_out\(634),
      R => Reset
    );
\LOCKSTEP_Out_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(28),
      Q => \^lockstep_out\(635),
      R => Reset
    );
\LOCKSTEP_Out_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(27),
      Q => \^lockstep_out\(636),
      R => Reset
    );
\LOCKSTEP_Out_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(26),
      Q => \^lockstep_out\(637),
      R => Reset
    );
\LOCKSTEP_Out_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(25),
      Q => \^lockstep_out\(638),
      R => Reset
    );
\LOCKSTEP_Out_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(24),
      Q => \^lockstep_out\(639),
      R => Reset
    );
\LOCKSTEP_Out_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(23),
      Q => \^lockstep_out\(640),
      R => Reset
    );
\LOCKSTEP_Out_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(22),
      Q => \^lockstep_out\(641),
      R => Reset
    );
\LOCKSTEP_Out_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(21),
      Q => \^lockstep_out\(642),
      R => Reset
    );
\LOCKSTEP_Out_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(20),
      Q => \^lockstep_out\(643),
      R => Reset
    );
\LOCKSTEP_Out_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(19),
      Q => \^lockstep_out\(644),
      R => Reset
    );
\LOCKSTEP_Out_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(18),
      Q => \^lockstep_out\(645),
      R => Reset
    );
\LOCKSTEP_Out_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(17),
      Q => \^lockstep_out\(646),
      R => Reset
    );
\LOCKSTEP_Out_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(16),
      Q => \^lockstep_out\(647),
      R => Reset
    );
\LOCKSTEP_Out_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(15),
      Q => \^lockstep_out\(648),
      R => Reset
    );
\LOCKSTEP_Out_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(14),
      Q => \^lockstep_out\(649),
      R => Reset
    );
\LOCKSTEP_Out_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(13),
      Q => \^lockstep_out\(650),
      R => Reset
    );
\LOCKSTEP_Out_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(12),
      Q => \^lockstep_out\(651),
      R => Reset
    );
\LOCKSTEP_Out_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(11),
      Q => \^lockstep_out\(652),
      R => Reset
    );
\LOCKSTEP_Out_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(10),
      Q => \^lockstep_out\(653),
      R => Reset
    );
\LOCKSTEP_Out_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(9),
      Q => \^lockstep_out\(654),
      R => Reset
    );
\LOCKSTEP_Out_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(8),
      Q => \^lockstep_out\(655),
      R => Reset
    );
\LOCKSTEP_Out_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(7),
      Q => \^lockstep_out\(656),
      R => Reset
    );
\LOCKSTEP_Out_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(6),
      Q => \^lockstep_out\(657),
      R => Reset
    );
\LOCKSTEP_Out_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(5),
      Q => \^lockstep_out\(658),
      R => Reset
    );
\LOCKSTEP_Out_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(4),
      Q => \^lockstep_out\(659),
      R => Reset
    );
\LOCKSTEP_Out_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(3),
      Q => \^lockstep_out\(660),
      R => Reset
    );
\LOCKSTEP_Out_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(2),
      Q => \^lockstep_out\(661),
      R => Reset
    );
\LOCKSTEP_Out_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(1),
      Q => \^lockstep_out\(662),
      R => Reset
    );
\LOCKSTEP_Out_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(0),
      Q => \^lockstep_out\(663),
      R => Reset
    );
\LOCKSTEP_Out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(0),
      Q => \^lockstep_out\(4),
      R => Reset
    );
\LOCKSTEP_Out_reg[539]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(542),
      R => Reset
    );
\LOCKSTEP_Out_reg[555]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awvalid\,
      Q => \^lockstep_out\(555),
      R => Reset
    );
\LOCKSTEP_Out_reg[556]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(31),
      Q => \^lockstep_out\(556),
      R => Reset
    );
\LOCKSTEP_Out_reg[557]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(30),
      Q => \^lockstep_out\(557),
      R => Reset
    );
\LOCKSTEP_Out_reg[558]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(29),
      Q => \^lockstep_out\(558),
      R => Reset
    );
\LOCKSTEP_Out_reg[559]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(28),
      Q => \^lockstep_out\(559),
      R => Reset
    );
\LOCKSTEP_Out_reg[560]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(27),
      Q => \^lockstep_out\(560),
      R => Reset
    );
\LOCKSTEP_Out_reg[561]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(26),
      Q => \^lockstep_out\(561),
      R => Reset
    );
\LOCKSTEP_Out_reg[562]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(25),
      Q => \^lockstep_out\(562),
      R => Reset
    );
\LOCKSTEP_Out_reg[563]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(24),
      Q => \^lockstep_out\(563),
      R => Reset
    );
\LOCKSTEP_Out_reg[564]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(23),
      Q => \^lockstep_out\(564),
      R => Reset
    );
\LOCKSTEP_Out_reg[565]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(22),
      Q => \^lockstep_out\(565),
      R => Reset
    );
\LOCKSTEP_Out_reg[566]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(21),
      Q => \^lockstep_out\(566),
      R => Reset
    );
\LOCKSTEP_Out_reg[567]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(20),
      Q => \^lockstep_out\(567),
      R => Reset
    );
\LOCKSTEP_Out_reg[568]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(19),
      Q => \^lockstep_out\(568),
      R => Reset
    );
\LOCKSTEP_Out_reg[569]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(18),
      Q => \^lockstep_out\(569),
      R => Reset
    );
\LOCKSTEP_Out_reg[570]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(17),
      Q => \^lockstep_out\(570),
      R => Reset
    );
\LOCKSTEP_Out_reg[571]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(16),
      Q => \^lockstep_out\(571),
      R => Reset
    );
\LOCKSTEP_Out_reg[572]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(15),
      Q => \^lockstep_out\(572),
      R => Reset
    );
\LOCKSTEP_Out_reg[573]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(14),
      Q => \^lockstep_out\(573),
      R => Reset
    );
\LOCKSTEP_Out_reg[574]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(13),
      Q => \^lockstep_out\(574),
      R => Reset
    );
\LOCKSTEP_Out_reg[575]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(12),
      Q => \^lockstep_out\(575),
      R => Reset
    );
\LOCKSTEP_Out_reg[576]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(11),
      Q => \^lockstep_out\(576),
      R => Reset
    );
\LOCKSTEP_Out_reg[577]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(10),
      Q => \^lockstep_out\(577),
      R => Reset
    );
\LOCKSTEP_Out_reg[578]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(9),
      Q => \^lockstep_out\(578),
      R => Reset
    );
\LOCKSTEP_Out_reg[579]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(8),
      Q => \^lockstep_out\(579),
      R => Reset
    );
\LOCKSTEP_Out_reg[580]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(7),
      Q => \^lockstep_out\(580),
      R => Reset
    );
\LOCKSTEP_Out_reg[581]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(6),
      Q => \^lockstep_out\(581),
      R => Reset
    );
\LOCKSTEP_Out_reg[582]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(5),
      Q => \^lockstep_out\(582),
      R => Reset
    );
\LOCKSTEP_Out_reg[583]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(4),
      Q => \^lockstep_out\(583),
      R => Reset
    );
\LOCKSTEP_Out_reg[584]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(3),
      Q => \^lockstep_out\(584),
      R => Reset
    );
\LOCKSTEP_Out_reg[585]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(2),
      Q => \^lockstep_out\(585),
      R => Reset
    );
\LOCKSTEP_Out_reg[586]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(1),
      Q => \^lockstep_out\(586),
      R => Reset
    );
\LOCKSTEP_Out_reg[587]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(0),
      Q => \^lockstep_out\(587),
      R => Reset
    );
\LOCKSTEP_Out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(1),
      Q => \^lockstep_out\(5),
      R => Reset
    );
\LOCKSTEP_Out_reg[620]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(3),
      Q => \^lockstep_out\(620),
      R => Reset
    );
\LOCKSTEP_Out_reg[621]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(2),
      Q => \^lockstep_out\(621),
      R => Reset
    );
\LOCKSTEP_Out_reg[622]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(1),
      Q => \^lockstep_out\(622),
      R => Reset
    );
\LOCKSTEP_Out_reg[623]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(0),
      Q => \^lockstep_out\(623),
      R => Reset
    );
\LOCKSTEP_Out_reg[629]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wvalid\,
      Q => \^lockstep_out\(629),
      R => Reset
    );
\LOCKSTEP_Out_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(0),
      Q => \^lockstep_out\(68),
      R => Reset
    );
\LOCKSTEP_Out_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(1),
      Q => \^lockstep_out\(69),
      R => Reset
    );
\LOCKSTEP_Out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(2),
      Q => \^lockstep_out\(6),
      R => Reset
    );
\LOCKSTEP_Out_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(2),
      Q => \^lockstep_out\(70),
      R => Reset
    );
\LOCKSTEP_Out_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(3),
      Q => \^lockstep_out\(71),
      R => Reset
    );
\LOCKSTEP_Out_reg[721]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_arvalid\,
      Q => \^lockstep_out\(721),
      R => Reset
    );
\LOCKSTEP_Out_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(4),
      Q => \^lockstep_out\(72),
      R => Reset
    );
\LOCKSTEP_Out_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(5),
      Q => \^lockstep_out\(73),
      R => Reset
    );
\LOCKSTEP_Out_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(6),
      Q => \^lockstep_out\(74),
      R => Reset
    );
\LOCKSTEP_Out_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(7),
      Q => \^lockstep_out\(75),
      R => Reset
    );
\LOCKSTEP_Out_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(8),
      Q => \^lockstep_out\(76),
      R => Reset
    );
\LOCKSTEP_Out_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(9),
      Q => \^lockstep_out\(77),
      R => Reset
    );
\LOCKSTEP_Out_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(10),
      Q => \^lockstep_out\(78),
      R => Reset
    );
\LOCKSTEP_Out_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(11),
      Q => \^lockstep_out\(79),
      R => Reset
    );
\LOCKSTEP_Out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(3),
      Q => \^lockstep_out\(7),
      R => Reset
    );
\LOCKSTEP_Out_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(12),
      Q => \^lockstep_out\(80),
      R => Reset
    );
\LOCKSTEP_Out_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(13),
      Q => \^lockstep_out\(81),
      R => Reset
    );
\LOCKSTEP_Out_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(14),
      Q => \^lockstep_out\(82),
      R => Reset
    );
\LOCKSTEP_Out_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(15),
      Q => \^lockstep_out\(83),
      R => Reset
    );
\LOCKSTEP_Out_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(16),
      Q => \^lockstep_out\(84),
      R => Reset
    );
\LOCKSTEP_Out_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(17),
      Q => \^lockstep_out\(85),
      R => Reset
    );
\LOCKSTEP_Out_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(18),
      Q => \^lockstep_out\(86),
      R => Reset
    );
\LOCKSTEP_Out_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(19),
      Q => \^lockstep_out\(87),
      R => Reset
    );
\LOCKSTEP_Out_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(20),
      Q => \^lockstep_out\(88),
      R => Reset
    );
\LOCKSTEP_Out_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(21),
      Q => \^lockstep_out\(89),
      R => Reset
    );
\LOCKSTEP_Out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(4),
      Q => \^lockstep_out\(8),
      R => Reset
    );
\LOCKSTEP_Out_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(22),
      Q => \^lockstep_out\(90),
      R => Reset
    );
\LOCKSTEP_Out_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(23),
      Q => \^lockstep_out\(91),
      R => Reset
    );
\LOCKSTEP_Out_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(24),
      Q => \^lockstep_out\(92),
      R => Reset
    );
\LOCKSTEP_Out_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(25),
      Q => \^lockstep_out\(93),
      R => Reset
    );
\LOCKSTEP_Out_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(26),
      Q => \^lockstep_out\(94),
      R => Reset
    );
\LOCKSTEP_Out_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(27),
      Q => \^lockstep_out\(95),
      R => Reset
    );
\LOCKSTEP_Out_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(28),
      Q => \^lockstep_out\(96),
      R => Reset
    );
\LOCKSTEP_Out_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(29),
      Q => \^lockstep_out\(97),
      R => Reset
    );
\LOCKSTEP_Out_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(30),
      Q => \^lockstep_out\(98),
      R => Reset
    );
\LOCKSTEP_Out_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(31),
      Q => \^lockstep_out\(99),
      R => Reset
    );
\LOCKSTEP_Out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(5),
      Q => \^lockstep_out\(9),
      R => Reset
    );
MicroBlaze_Core_I: entity work.microblaze_arm_microblaze_0_5_MicroBlaze_Core
     port map (
      Clk => Clk,
      Config_Reg_En => Config_Reg_En,
      D(501) => \^mb_halted\,
      D(500) => \^ifetch\,
      D(499) => \^i_as\,
      D(498) => \^instr_addr\(0),
      D(497) => \^instr_addr\(1),
      D(496) => \^instr_addr\(2),
      D(495) => \^instr_addr\(3),
      D(494) => \^instr_addr\(4),
      D(493) => \^instr_addr\(5),
      D(492) => \^instr_addr\(6),
      D(491) => \^instr_addr\(7),
      D(490) => \^instr_addr\(8),
      D(489) => \^instr_addr\(9),
      D(488) => \^instr_addr\(10),
      D(487) => \^instr_addr\(11),
      D(486) => \^instr_addr\(12),
      D(485) => \^instr_addr\(13),
      D(484) => \^instr_addr\(14),
      D(483) => \^instr_addr\(15),
      D(482) => \^instr_addr\(16),
      D(481) => \^instr_addr\(17),
      D(480) => \^instr_addr\(18),
      D(479) => \^instr_addr\(19),
      D(478) => \^instr_addr\(20),
      D(477) => \^instr_addr\(21),
      D(476) => \^instr_addr\(22),
      D(475) => \^instr_addr\(23),
      D(474) => \^instr_addr\(24),
      D(473) => \^instr_addr\(25),
      D(472) => \^instr_addr\(26),
      D(471) => \^instr_addr\(27),
      D(470) => \^instr_addr\(28),
      D(469) => \^instr_addr\(29),
      D(468) => \^instr_addr\(30),
      D(467) => \^instr_addr\(31),
      D(466) => \^data_addr\(0),
      D(465) => \^data_addr\(1),
      D(464) => \^data_addr\(2),
      D(463) => \^data_addr\(3),
      D(462) => \^data_addr\(4),
      D(461) => \^data_addr\(5),
      D(460) => \^data_addr\(6),
      D(459) => \^data_addr\(7),
      D(458) => \^data_addr\(8),
      D(457) => \^data_addr\(9),
      D(456) => \^data_addr\(10),
      D(455) => \^data_addr\(11),
      D(454) => \^data_addr\(12),
      D(453) => \^data_addr\(13),
      D(452) => \^data_addr\(14),
      D(451) => \^data_addr\(15),
      D(450) => \^data_addr\(16),
      D(449) => \^data_addr\(17),
      D(448) => \^data_addr\(18),
      D(447) => \^data_addr\(19),
      D(446) => \^data_addr\(20),
      D(445) => \^data_addr\(21),
      D(444) => \^data_addr\(22),
      D(443) => \^data_addr\(23),
      D(442) => \^data_addr\(24),
      D(441) => \^data_addr\(25),
      D(440) => \^data_addr\(26),
      D(439) => \^data_addr\(27),
      D(438) => \^data_addr\(28),
      D(437) => \^data_addr\(29),
      D(436) => \^data_addr\(30),
      D(435) => \^data_addr\(31),
      D(434) => \^data_write\(0),
      D(433) => \^data_write\(1),
      D(432) => \^data_write\(2),
      D(431) => \^data_write\(3),
      D(430) => \^data_write\(4),
      D(429) => \^data_write\(5),
      D(428) => \^data_write\(6),
      D(427) => \^data_write\(7),
      D(426) => \^data_write\(8),
      D(425) => \^data_write\(9),
      D(424) => \^data_write\(10),
      D(423) => \^data_write\(11),
      D(422) => \^data_write\(12),
      D(421) => \^data_write\(13),
      D(420) => \^data_write\(14),
      D(419) => \^data_write\(15),
      D(418) => \^data_write\(16),
      D(417) => \^data_write\(17),
      D(416) => \^data_write\(18),
      D(415) => \^data_write\(19),
      D(414) => \^data_write\(20),
      D(413) => \^data_write\(21),
      D(412) => \^data_write\(22),
      D(411) => \^data_write\(23),
      D(410) => \^data_write\(24),
      D(409) => \^data_write\(25),
      D(408) => \^data_write\(26),
      D(407) => \^data_write\(27),
      D(406) => \^data_write\(28),
      D(405) => \^data_write\(29),
      D(404) => \^data_write\(30),
      D(403) => \^data_write\(31),
      D(402) => \^d_as\,
      D(401) => \^read_strobe\,
      D(400) => \^write_strobe\,
      D(399) => \^byte_enable\(0),
      D(398) => \^byte_enable\(1),
      D(397) => \^byte_enable\(2),
      D(396) => \^byte_enable\(3),
      D(395 downto 364) => \^m_axi_dp_awaddr\(31 downto 0),
      D(363) => \^m_axi_dp_awvalid\,
      D(362 downto 331) => \^m_axi_dp_wdata\(31 downto 0),
      D(330 downto 327) => \^m_axi_dp_wstrb\(3 downto 0),
      D(326) => \^m_axi_dp_wvalid\,
      D(325) => \^m_axi_dp_arvalid\,
      D(324 downto 295) => \^m_axi_ic_araddr\(31 downto 2),
      D(294) => \^m_axi_ic_arlen\(1),
      D(293) => \^m_axi_ic_arburst\(1),
      D(292) => \^m_axi_ic_arcache\(2),
      D(291) => \^m_axi_ic_arvalid\,
      D(290) => \^m_axi_ic_rready\,
      D(289 downto 258) => \^m_axi_dc_awaddr\(31 downto 0),
      D(257) => \^m_axi_dc_awvalid\,
      D(256 downto 225) => \^m_axi_dc_wdata\(31 downto 0),
      D(224 downto 221) => \^m_axi_dc_wstrb\(3 downto 0),
      D(220) => \^m_axi_dc_wlast\,
      D(219) => \^m_axi_dc_wvalid\,
      D(218 downto 189) => \^m_axi_dc_araddr\(31 downto 2),
      D(188) => \^m_axi_dc_arlen\(1),
      D(187 downto 186) => \^m_axi_dc_arburst\(1 downto 0),
      D(185) => \^m_axi_dc_arcache\(2),
      D(184) => \^m_axi_dc_arvalid\,
      D(183) => \^trace_instruction\(0),
      D(182) => \^trace_instruction\(1),
      D(181) => \^trace_instruction\(2),
      D(180) => \^trace_instruction\(3),
      D(179) => \^trace_instruction\(4),
      D(178) => \^trace_instruction\(5),
      D(177) => \^trace_reg_addr\(0),
      D(176) => \^trace_reg_addr\(1),
      D(175) => \^trace_reg_addr\(2),
      D(174) => \^trace_reg_addr\(3),
      D(173) => \^trace_reg_addr\(4),
      D(172) => \^trace_instruction\(11),
      D(171) => \^trace_instruction\(12),
      D(170) => \^trace_instruction\(13),
      D(169) => \^trace_instruction\(14),
      D(168) => \^trace_instruction\(15),
      D(167) => \^trace_instruction\(16),
      D(166) => \^trace_instruction\(17),
      D(165) => \^trace_instruction\(18),
      D(164) => \^trace_instruction\(19),
      D(163) => \^trace_instruction\(20),
      D(162) => \^trace_instruction\(21),
      D(161) => \^trace_instruction\(22),
      D(160) => \^trace_instruction\(23),
      D(159) => \^trace_instruction\(24),
      D(158) => \^trace_instruction\(25),
      D(157) => \^trace_instruction\(26),
      D(156) => \^trace_instruction\(27),
      D(155) => \^trace_instruction\(28),
      D(154) => \^trace_instruction\(29),
      D(153) => \^trace_instruction\(30),
      D(152) => \^trace_instruction\(31),
      D(151) => \^trace_valid_instr\,
      D(150) => \^trace_pc\(0),
      D(149) => \^trace_pc\(1),
      D(148) => \^trace_pc\(2),
      D(147) => \^trace_pc\(3),
      D(146) => \^trace_pc\(4),
      D(145) => \^trace_pc\(5),
      D(144) => \^trace_pc\(6),
      D(143) => \^trace_pc\(7),
      D(142) => \^trace_pc\(8),
      D(141) => \^trace_pc\(9),
      D(140) => \^trace_pc\(10),
      D(139) => \^trace_pc\(11),
      D(138) => \^trace_pc\(12),
      D(137) => \^trace_pc\(13),
      D(136) => \^trace_pc\(14),
      D(135) => \^trace_pc\(15),
      D(134) => \^trace_pc\(16),
      D(133) => \^trace_pc\(17),
      D(132) => \^trace_pc\(18),
      D(131) => \^trace_pc\(19),
      D(130) => \^trace_pc\(20),
      D(129) => \^trace_pc\(21),
      D(128) => \^trace_pc\(22),
      D(127) => \^trace_pc\(23),
      D(126) => \^trace_pc\(24),
      D(125) => \^trace_pc\(25),
      D(124) => \^trace_pc\(26),
      D(123) => \^trace_pc\(27),
      D(122) => \^trace_pc\(28),
      D(121) => \^trace_pc\(29),
      D(120) => \^trace_pc\(30),
      D(119) => \^trace_pc\(31),
      D(118) => \^trace_reg_write\,
      D(117) => \^trace_msr_reg\(7),
      D(116) => \^trace_msr_reg\(9),
      D(115) => \^trace_msr_reg\(11),
      D(114) => \^trace_msr_reg\(12),
      D(113) => \^trace_msr_reg\(13),
      D(112) => \^trace_new_reg_value\(0),
      D(111) => \^trace_new_reg_value\(1),
      D(110) => \^trace_new_reg_value\(2),
      D(109) => \^trace_new_reg_value\(3),
      D(108) => \^trace_new_reg_value\(4),
      D(107) => \^trace_new_reg_value\(5),
      D(106) => \^trace_new_reg_value\(6),
      D(105) => \^trace_new_reg_value\(7),
      D(104) => \^trace_new_reg_value\(8),
      D(103) => \^trace_new_reg_value\(9),
      D(102) => \^trace_new_reg_value\(10),
      D(101) => \^trace_new_reg_value\(11),
      D(100) => \^trace_new_reg_value\(12),
      D(99) => \^trace_new_reg_value\(13),
      D(98) => \^trace_new_reg_value\(14),
      D(97) => \^trace_new_reg_value\(15),
      D(96) => \^trace_new_reg_value\(16),
      D(95) => \^trace_new_reg_value\(17),
      D(94) => \^trace_new_reg_value\(18),
      D(93) => \^trace_new_reg_value\(19),
      D(92) => \^trace_new_reg_value\(20),
      D(91) => \^trace_new_reg_value\(21),
      D(90) => \^trace_new_reg_value\(22),
      D(89) => \^trace_new_reg_value\(23),
      D(88) => \^trace_new_reg_value\(24),
      D(87) => \^trace_new_reg_value\(25),
      D(86) => \^trace_new_reg_value\(26),
      D(85) => \^trace_new_reg_value\(27),
      D(84) => \^trace_new_reg_value\(28),
      D(83) => \^trace_new_reg_value\(29),
      D(82) => \^trace_new_reg_value\(30),
      D(81) => \^trace_new_reg_value\(31),
      D(80) => \^trace_jump_taken\,
      D(79) => \^trace_delay_slot\,
      D(78) => \^trace_data_address\(0),
      D(77) => \^trace_data_address\(1),
      D(76) => \^trace_data_address\(2),
      D(75) => \^trace_data_address\(3),
      D(74) => \^trace_data_address\(4),
      D(73) => \^trace_data_address\(5),
      D(72) => \^trace_data_address\(6),
      D(71) => \^trace_data_address\(7),
      D(70) => \^trace_data_address\(8),
      D(69) => \^trace_data_address\(9),
      D(68) => \^trace_data_address\(10),
      D(67) => \^trace_data_address\(11),
      D(66) => \^trace_data_address\(12),
      D(65) => \^trace_data_address\(13),
      D(64) => \^trace_data_address\(14),
      D(63) => \^trace_data_address\(15),
      D(62) => \^trace_data_address\(16),
      D(61) => \^trace_data_address\(17),
      D(60) => \^trace_data_address\(18),
      D(59) => \^trace_data_address\(19),
      D(58) => \^trace_data_address\(20),
      D(57) => \^trace_data_address\(21),
      D(56) => \^trace_data_address\(22),
      D(55) => \^trace_data_address\(23),
      D(54) => \^trace_data_address\(24),
      D(53) => \^trace_data_address\(25),
      D(52) => \^trace_data_address\(26),
      D(51) => \^trace_data_address\(27),
      D(50) => \^trace_data_address\(28),
      D(49) => \^trace_data_address\(29),
      D(48) => \^trace_data_address\(30),
      D(47) => \^trace_data_address\(31),
      D(46) => \^trace_data_write_value\(0),
      D(45) => \^trace_data_write_value\(1),
      D(44) => \^trace_data_write_value\(2),
      D(43) => \^trace_data_write_value\(3),
      D(42) => \^trace_data_write_value\(4),
      D(41) => \^trace_data_write_value\(5),
      D(40) => \^trace_data_write_value\(6),
      D(39) => \^trace_data_write_value\(7),
      D(38) => \^trace_data_write_value\(8),
      D(37) => \^trace_data_write_value\(9),
      D(36) => \^trace_data_write_value\(10),
      D(35) => \^trace_data_write_value\(11),
      D(34) => \^trace_data_write_value\(12),
      D(33) => \^trace_data_write_value\(13),
      D(32) => \^trace_data_write_value\(14),
      D(31) => \^trace_data_write_value\(15),
      D(30) => \^trace_data_write_value\(16),
      D(29) => \^trace_data_write_value\(17),
      D(28) => \^trace_data_write_value\(18),
      D(27) => \^trace_data_write_value\(19),
      D(26) => \^trace_data_write_value\(20),
      D(25) => \^trace_data_write_value\(21),
      D(24) => \^trace_data_write_value\(22),
      D(23) => \^trace_data_write_value\(23),
      D(22) => \^trace_data_write_value\(24),
      D(21) => \^trace_data_write_value\(25),
      D(20) => \^trace_data_write_value\(26),
      D(19) => \^trace_data_write_value\(27),
      D(18) => \^trace_data_write_value\(28),
      D(17) => \^trace_data_write_value\(29),
      D(16) => \^trace_data_write_value\(30),
      D(15) => \^trace_data_write_value\(31),
      D(14) => \^trace_data_byte_enable\(0),
      D(13) => \^trace_data_byte_enable\(1),
      D(12) => \^trace_data_byte_enable\(2),
      D(11) => \^trace_data_byte_enable\(3),
      D(10) => \^trace_data_access\,
      D(9) => \^trace_data_read\,
      D(8) => \^trace_data_write\,
      D(7) => \^trace_dcache_req\,
      D(6) => \^trace_dcache_hit\,
      D(5) => \^trace_dcache_rdy\,
      D(4) => \^trace_dcache_read\,
      D(3) => \^trace_icache_req\,
      D(2) => \^trace_icache_hit\,
      D(1) => \^trace_icache_rdy\,
      D(0) => \^trace_of_piperun\,
      DReady => DReady,
      DWait => DWait,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Read_Reg_En => Data_Read_Reg_En,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trig_Ack_In(1) => Dbg_Trig_Ack_In(0),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(1),
      Dbg_Trig_Ack_Out(1) => \^dbg_trig_ack_out\(0),
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(1),
      Dbg_Trig_In(1) => \^dbg_trig_in\(0),
      Dbg_Trig_In(0) => \^dbg_trig_in\(1),
      Dbg_Trig_Out(1) => Dbg_Trig_Out(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(1),
      Dbg_Update => Dbg_Update,
      Debug_Rst => \^debug_rst\,
      Hibernate => Hibernate,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(37) => \^lockstep_master_out\(1),
      LOCKSTEP_Master_Out(36) => \^lockstep_master_out\(3),
      LOCKSTEP_Master_Out(35) => \^lockstep_master_out\(4),
      LOCKSTEP_Master_Out(34) => \^lockstep_master_out\(5),
      LOCKSTEP_Master_Out(33) => \^lockstep_master_out\(11),
      LOCKSTEP_Master_Out(32) => \^dbg_continue\,
      LOCKSTEP_Master_Out(31) => \^lockstep_master_out\(15),
      LOCKSTEP_Master_Out(30) => \^lockstep_master_out\(16),
      LOCKSTEP_Master_Out(29) => \^lockstep_master_out\(17),
      LOCKSTEP_Master_Out(28) => \^lockstep_master_out\(18),
      LOCKSTEP_Master_Out(27) => \^lockstep_master_out\(19),
      LOCKSTEP_Master_Out(26) => \^lockstep_master_out\(20),
      LOCKSTEP_Master_Out(25) => \^lockstep_master_out\(21),
      LOCKSTEP_Master_Out(24) => \^lockstep_master_out\(22),
      LOCKSTEP_Master_Out(23) => \^lockstep_master_out\(23),
      LOCKSTEP_Master_Out(22) => \^lockstep_master_out\(24),
      LOCKSTEP_Master_Out(21) => \^lockstep_master_out\(25),
      LOCKSTEP_Master_Out(20) => \^lockstep_master_out\(26),
      LOCKSTEP_Master_Out(19) => \^lockstep_master_out\(27),
      LOCKSTEP_Master_Out(18) => \^lockstep_master_out\(28),
      LOCKSTEP_Master_Out(17) => \^lockstep_master_out\(29),
      LOCKSTEP_Master_Out(16) => \^lockstep_master_out\(30),
      LOCKSTEP_Master_Out(15) => \^lockstep_master_out\(31),
      LOCKSTEP_Master_Out(14) => \^lockstep_master_out\(32),
      LOCKSTEP_Master_Out(13) => \^lockstep_master_out\(33),
      LOCKSTEP_Master_Out(12) => \^lockstep_master_out\(34),
      LOCKSTEP_Master_Out(11) => \^lockstep_master_out\(35),
      LOCKSTEP_Master_Out(10) => \^lockstep_master_out\(36),
      LOCKSTEP_Master_Out(9) => \^lockstep_master_out\(37),
      LOCKSTEP_Master_Out(8) => \^lockstep_master_out\(38),
      LOCKSTEP_Master_Out(7) => \^lockstep_master_out\(39),
      LOCKSTEP_Master_Out(6) => \^lockstep_master_out\(40),
      LOCKSTEP_Master_Out(5) => \^lockstep_master_out\(41),
      LOCKSTEP_Master_Out(4) => \^lockstep_master_out\(42),
      LOCKSTEP_Master_Out(3) => \^lockstep_master_out\(43),
      LOCKSTEP_Master_Out(2) => \^lockstep_master_out\(44),
      LOCKSTEP_Master_Out(1) => \^lockstep_master_out\(45),
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(46),
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      Mb_Reset => Mb_Reset,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Reset => Reset,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => MicroBlaze_Core_I_n_551,
      Sleep => Sleep,
      Status_Reg_En => \Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_En\,
      Suspend => Suspend,
      \Using_FPGA.Native\ => \^lockstep_master_out\(9),
      \Using_FPGA.Native_0\ => \^lockstep_master_out\(2),
      Wakeup(0 to 1) => Wakeup(0 to 1)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_arm_microblaze_0_5 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Dbg_Disable : in STD_LOGIC;
    M_AXI_IC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWLOCK : out STD_LOGIC;
    M_AXI_IC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWVALID : out STD_LOGIC;
    M_AXI_IC_AWREADY : in STD_LOGIC;
    M_AXI_IC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_WLAST : out STD_LOGIC;
    M_AXI_IC_WVALID : out STD_LOGIC;
    M_AXI_IC_WREADY : in STD_LOGIC;
    M_AXI_IC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_BVALID : in STD_LOGIC;
    M_AXI_IC_BREADY : out STD_LOGIC;
    M_AXI_IC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARLOCK : out STD_LOGIC;
    M_AXI_IC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARVALID : out STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_IC_RREADY : out STD_LOGIC;
    M_AXI_DC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWLOCK : out STD_LOGIC;
    M_AXI_DC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWVALID : out STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_WLAST : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_BREADY : out STD_LOGIC;
    M_AXI_DC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARLOCK : out STD_LOGIC;
    M_AXI_DC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARVALID : out STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_DC_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of microblaze_arm_microblaze_0_5 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of microblaze_arm_microblaze_0_5 : entity is "microblaze_arm_microblaze_0_5,MicroBlaze,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of microblaze_arm_microblaze_0_5 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of microblaze_arm_microblaze_0_5 : entity is "MicroBlaze,Vivado 2018.2";
end microblaze_arm_microblaze_0_5;

architecture STRUCTURE of microblaze_arm_microblaze_0_5 is
  signal NLW_U0_Dbg_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Continue_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Trace_Valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Wakeup_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Hibernate_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_MB_Error_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Pause_Ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Sleep_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Suspend_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Access_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Delay_Slot_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_EX_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Exception_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MEM_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_OF_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Reg_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Valid_Instr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_Dbg_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_Dbg_Trace_Data_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 35 );
  signal NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_In_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_LOCKSTEP_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_M0_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M10_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M11_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M12_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M13_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M14_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M15_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M1_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M2_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M3_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M4_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M5_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M6_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M7_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M8_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M9_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_RAM_From_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_U0_Trace_Data_Address_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_Trace_Data_Write_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Exception_Kind_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  signal NLW_U0_Trace_Instruction_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_MSR_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 14 );
  signal NLW_U0_Trace_New_Reg_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PC_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PID_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Trace_Reg_Addr_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of U0 : label is 15;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of U0 : label is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of U0 : label is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of U0 : label is 1;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of U0 : label is 1;
  attribute C_ASYNC_WAKEUP : integer;
  attribute C_ASYNC_WAKEUP of U0 : label is 3;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_BASE_VECTORS : string;
  attribute C_BASE_VECTORS of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of U0 : label is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of U0 : label is 8192;
  attribute C_DADDR_SIZE : integer;
  attribute C_DADDR_SIZE of U0 : label is 32;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of U0 : label is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of U0 : label is 15;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of U0 : label is 1;
  attribute C_DCACHE_BASEADDR : string;
  attribute C_DCACHE_BASEADDR of U0 : label is "64'b0000000000000000000000000000000000010000000000000000000000000000";
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of U0 : label is 8192;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_DCACHE_HIGHADDR : string;
  attribute C_DCACHE_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000000011111111111111111111111111111";
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of U0 : label is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of U0 : label is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of U0 : label is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of U0 : label is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of U0 : label is 1;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of U0 : label is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of U0 : label is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of U0 : label is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of U0 : label is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of U0 : label is 0;
  attribute C_DEBUG_TRACE_ASYNC_RESET : integer;
  attribute C_DEBUG_TRACE_ASYNC_RESET of U0 : label is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of U0 : label is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of U0 : label is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of U0 : label is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of U0 : label is 1;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of U0 : label is 1;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of U0 : label is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of U0 : label is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of U0 : label is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of U0 : label is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of U0 : label is 100000000;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of U0 : label is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of U0 : label is 0;
  attribute C_IADDR_SIZE : integer;
  attribute C_IADDR_SIZE of U0 : label is 32;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of U0 : label is 1;
  attribute C_ICACHE_BASEADDR : string;
  attribute C_ICACHE_BASEADDR of U0 : label is "64'b0000000000000000000000000000000000010000000000000000000000000000";
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_ICACHE_HIGHADDR : string;
  attribute C_ICACHE_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000000011111111111111111111111111111";
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of U0 : label is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of U0 : label is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of U0 : label is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of U0 : label is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "microblaze_arm_microblaze_0_5";
  attribute C_INSTR_SIZE : integer;
  attribute C_INSTR_SIZE of U0 : label is 32;
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of U0 : label is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of U0 : label is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of U0 : label is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of U0 : label is 1;
  attribute C_LOCKSTEP_MASTER : integer;
  attribute C_LOCKSTEP_MASTER of U0 : label is 0;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of U0 : label is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of U0 : label is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of U0 : label is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of U0 : label is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of U0 : label is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of U0 : label is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of U0 : label is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of U0 : label is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of U0 : label is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of U0 : label is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of U0 : label is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of U0 : label is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of U0 : label is 1;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK of U0 : label is 2;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of U0 : label is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of U0 : label is 32;
  attribute C_PIADDR_SIZE : integer;
  attribute C_PIADDR_SIZE of U0 : label is 32;
  attribute C_PVR : integer;
  attribute C_PVR of U0 : label is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of U0 : label is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of U0 : label is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of U0 : label is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_SCO : integer;
  attribute C_SCO of U0 : label is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of U0 : label is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of U0 : label is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of U0 : label is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of U0 : label is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of U0 : label is 1;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of U0 : label is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of U0 : label is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of U0 : label is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of U0 : label is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of U0 : label is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of U0 : label is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of U0 : label is 1;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of U0 : label is 0;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of U0 : label is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of U0 : label is 0;
  attribute C_USE_NON_SECURE : integer;
  attribute C_USE_NON_SECURE of U0 : label is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of U0 : label is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of U0 : label is 1;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME CLK.CLK, ASSOCIATED_BUSIF M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC, ASSOCIATED_RESET Reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN microblaze_arm_processing_system7_0_5_FCLK_CLK0";
  attribute x_interface_info of DCE : signal is "xilinx.com:interface:lmb:1.0 DLMB CE";
  attribute x_interface_info of DReady : signal is "xilinx.com:interface:lmb:1.0 DLMB READY";
  attribute x_interface_info of DUE : signal is "xilinx.com:interface:lmb:1.0 DLMB UE";
  attribute x_interface_info of DWait : signal is "xilinx.com:interface:lmb:1.0 DLMB WAIT";
  attribute x_interface_info of D_AS : signal is "xilinx.com:interface:lmb:1.0 DLMB ADDRSTROBE";
  attribute x_interface_info of Dbg_Capture : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG CAPTURE";
  attribute x_interface_info of Dbg_Clk : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG CLK";
  attribute x_interface_info of Dbg_Disable : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG DISABLE";
  attribute x_interface_info of Dbg_Shift : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG SHIFT";
  attribute x_interface_info of Dbg_TDI : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG TDI";
  attribute x_interface_info of Dbg_TDO : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG TDO";
  attribute x_interface_info of Dbg_Update : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG UPDATE";
  attribute x_interface_info of Debug_Rst : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG RST";
  attribute x_interface_info of ICE : signal is "xilinx.com:interface:lmb:1.0 ILMB CE";
  attribute x_interface_info of IFetch : signal is "xilinx.com:interface:lmb:1.0 ILMB READSTROBE";
  attribute x_interface_info of IReady : signal is "xilinx.com:interface:lmb:1.0 ILMB READY";
  attribute x_interface_info of IUE : signal is "xilinx.com:interface:lmb:1.0 ILMB UE";
  attribute x_interface_info of IWAIT : signal is "xilinx.com:interface:lmb:1.0 ILMB WAIT";
  attribute x_interface_info of I_AS : signal is "xilinx.com:interface:lmb:1.0 ILMB ADDRSTROBE";
  attribute x_interface_info of Interrupt : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT INTERRUPT";
  attribute x_interface_parameter of Interrupt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, LOW_LATENCY 0";
  attribute x_interface_info of M_AXI_DC_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARLOCK";
  attribute x_interface_info of M_AXI_DC_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARREADY";
  attribute x_interface_info of M_AXI_DC_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARVALID";
  attribute x_interface_info of M_AXI_DC_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWLOCK";
  attribute x_interface_info of M_AXI_DC_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWREADY";
  attribute x_interface_info of M_AXI_DC_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWVALID";
  attribute x_interface_info of M_AXI_DC_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BREADY";
  attribute x_interface_info of M_AXI_DC_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BVALID";
  attribute x_interface_info of M_AXI_DC_RLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RLAST";
  attribute x_interface_info of M_AXI_DC_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RREADY";
  attribute x_interface_info of M_AXI_DC_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RVALID";
  attribute x_interface_info of M_AXI_DC_WLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WLAST";
  attribute x_interface_info of M_AXI_DC_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WREADY";
  attribute x_interface_info of M_AXI_DC_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WVALID";
  attribute x_interface_info of M_AXI_DP_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARREADY";
  attribute x_interface_info of M_AXI_DP_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARVALID";
  attribute x_interface_info of M_AXI_DP_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWREADY";
  attribute x_interface_info of M_AXI_DP_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWVALID";
  attribute x_interface_info of M_AXI_DP_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP BREADY";
  attribute x_interface_info of M_AXI_DP_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP BVALID";
  attribute x_interface_info of M_AXI_DP_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RREADY";
  attribute x_interface_info of M_AXI_DP_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RVALID";
  attribute x_interface_info of M_AXI_DP_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WREADY";
  attribute x_interface_info of M_AXI_DP_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WVALID";
  attribute x_interface_info of M_AXI_IC_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARLOCK";
  attribute x_interface_info of M_AXI_IC_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARREADY";
  attribute x_interface_info of M_AXI_IC_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARVALID";
  attribute x_interface_info of M_AXI_IC_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWLOCK";
  attribute x_interface_info of M_AXI_IC_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWREADY";
  attribute x_interface_info of M_AXI_IC_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWVALID";
  attribute x_interface_info of M_AXI_IC_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BREADY";
  attribute x_interface_info of M_AXI_IC_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BVALID";
  attribute x_interface_info of M_AXI_IC_RLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RLAST";
  attribute x_interface_info of M_AXI_IC_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RREADY";
  attribute x_interface_info of M_AXI_IC_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RVALID";
  attribute x_interface_info of M_AXI_IC_WLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WLAST";
  attribute x_interface_info of M_AXI_IC_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WREADY";
  attribute x_interface_info of M_AXI_IC_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WVALID";
  attribute x_interface_info of Read_Strobe : signal is "xilinx.com:interface:lmb:1.0 DLMB READSTROBE";
  attribute x_interface_info of Reset : signal is "xilinx.com:signal:reset:1.0 RST.RESET RST";
  attribute x_interface_parameter of Reset : signal is "XIL_INTERFACENAME RST.RESET, POLARITY ACTIVE_HIGH, TYPE PROCESSOR";
  attribute x_interface_info of Write_Strobe : signal is "xilinx.com:interface:lmb:1.0 DLMB WRITESTROBE";
  attribute x_interface_info of Byte_Enable : signal is "xilinx.com:interface:lmb:1.0 DLMB BE";
  attribute x_interface_info of Data_Addr : signal is "xilinx.com:interface:lmb:1.0 DLMB ABUS";
  attribute x_interface_parameter of Data_Addr : signal is "XIL_INTERFACENAME DLMB, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of Data_Read : signal is "xilinx.com:interface:lmb:1.0 DLMB READDBUS";
  attribute x_interface_info of Data_Write : signal is "xilinx.com:interface:lmb:1.0 DLMB WRITEDBUS";
  attribute x_interface_info of Dbg_Reg_En : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG REG_EN";
  attribute x_interface_info of Instr : signal is "xilinx.com:interface:lmb:1.0 ILMB READDBUS";
  attribute x_interface_info of Instr_Addr : signal is "xilinx.com:interface:lmb:1.0 ILMB ABUS";
  attribute x_interface_parameter of Instr_Addr : signal is "XIL_INTERFACENAME ILMB, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_ONLY";
  attribute x_interface_info of Interrupt_Ack : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ACK";
  attribute x_interface_info of Interrupt_Address : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ADDRESS";
  attribute x_interface_info of M_AXI_DC_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARADDR";
  attribute x_interface_info of M_AXI_DC_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARBURST";
  attribute x_interface_info of M_AXI_DC_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARCACHE";
  attribute x_interface_info of M_AXI_DC_ARID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARID";
  attribute x_interface_info of M_AXI_DC_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARLEN";
  attribute x_interface_info of M_AXI_DC_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARPROT";
  attribute x_interface_info of M_AXI_DC_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARQOS";
  attribute x_interface_info of M_AXI_DC_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARSIZE";
  attribute x_interface_info of M_AXI_DC_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWADDR";
  attribute x_interface_info of M_AXI_DC_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWBURST";
  attribute x_interface_info of M_AXI_DC_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWCACHE";
  attribute x_interface_info of M_AXI_DC_AWID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWID";
  attribute x_interface_parameter of M_AXI_DC_AWID : signal is "XIL_INTERFACENAME M_AXI_DC, ID_WIDTH 0, READ_WRITE_MODE READ_WRITE, SUPPORTS_NARROW_BURST 0, HAS_BURST 1, ADDR_WIDTH 32, PROTOCOL AXI4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, WUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, RUSER_BITS_PER_BYTE 0, BUSER_WIDTH 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 32, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, DATA_WIDTH 32, MAX_BURST_LENGTH 4, FREQ_HZ 100000000, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN microblaze_arm_processing_system7_0_5_FCLK_CLK0";
  attribute x_interface_info of M_AXI_DC_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWLEN";
  attribute x_interface_info of M_AXI_DC_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWPROT";
  attribute x_interface_info of M_AXI_DC_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWQOS";
  attribute x_interface_info of M_AXI_DC_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWSIZE";
  attribute x_interface_info of M_AXI_DC_BID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BID";
  attribute x_interface_info of M_AXI_DC_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BRESP";
  attribute x_interface_info of M_AXI_DC_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RDATA";
  attribute x_interface_info of M_AXI_DC_RID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RID";
  attribute x_interface_info of M_AXI_DC_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RRESP";
  attribute x_interface_info of M_AXI_DC_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WDATA";
  attribute x_interface_info of M_AXI_DC_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WSTRB";
  attribute x_interface_info of M_AXI_DP_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARADDR";
  attribute x_interface_info of M_AXI_DP_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARPROT";
  attribute x_interface_info of M_AXI_DP_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWADDR";
  attribute x_interface_parameter of M_AXI_DP_AWADDR : signal is "XIL_INTERFACENAME M_AXI_DP, ID_WIDTH 0, READ_WRITE_MODE READ_WRITE, SUPPORTS_NARROW_BURST 0, HAS_BURST 0, DATA_WIDTH 32, ADDR_WIDTH 32, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, MAX_BURST_LENGTH 1, PROTOCOL AXI4LITE, FREQ_HZ 100000000, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN microblaze_arm_processing_system7_0_5_FCLK_CLK0, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of M_AXI_DP_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWPROT";
  attribute x_interface_info of M_AXI_DP_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP BRESP";
  attribute x_interface_info of M_AXI_DP_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RDATA";
  attribute x_interface_info of M_AXI_DP_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RRESP";
  attribute x_interface_info of M_AXI_DP_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WDATA";
  attribute x_interface_info of M_AXI_DP_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WSTRB";
  attribute x_interface_info of M_AXI_IC_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARADDR";
  attribute x_interface_info of M_AXI_IC_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARBURST";
  attribute x_interface_info of M_AXI_IC_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARCACHE";
  attribute x_interface_info of M_AXI_IC_ARID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARID";
  attribute x_interface_info of M_AXI_IC_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARLEN";
  attribute x_interface_info of M_AXI_IC_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARPROT";
  attribute x_interface_info of M_AXI_IC_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARQOS";
  attribute x_interface_info of M_AXI_IC_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARSIZE";
  attribute x_interface_info of M_AXI_IC_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWADDR";
  attribute x_interface_info of M_AXI_IC_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWBURST";
  attribute x_interface_info of M_AXI_IC_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWCACHE";
  attribute x_interface_info of M_AXI_IC_AWID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWID";
  attribute x_interface_parameter of M_AXI_IC_AWID : signal is "XIL_INTERFACENAME M_AXI_IC, ID_WIDTH 0, READ_WRITE_MODE READ_ONLY, SUPPORTS_NARROW_BURST 0, HAS_BURST 1, ADDR_WIDTH 32, PROTOCOL AXI4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, WUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, RUSER_BITS_PER_BYTE 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, MAX_BURST_LENGTH 4, HAS_WSTRB 0, HAS_BRESP 0, FREQ_HZ 100000000, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, PHASE 0.000, CLK_DOMAIN microblaze_arm_processing_system7_0_5_FCLK_CLK0, NUM_WRITE_THREADS 1";
  attribute x_interface_info of M_AXI_IC_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWLEN";
  attribute x_interface_info of M_AXI_IC_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWPROT";
  attribute x_interface_info of M_AXI_IC_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWQOS";
  attribute x_interface_info of M_AXI_IC_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWSIZE";
  attribute x_interface_info of M_AXI_IC_BID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BID";
  attribute x_interface_info of M_AXI_IC_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BRESP";
  attribute x_interface_info of M_AXI_IC_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RDATA";
  attribute x_interface_info of M_AXI_IC_RID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RID";
  attribute x_interface_info of M_AXI_IC_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RRESP";
  attribute x_interface_info of M_AXI_IC_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WDATA";
  attribute x_interface_info of M_AXI_IC_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WSTRB";
begin
U0: entity work.microblaze_arm_microblaze_0_5_MicroBlaze
     port map (
      Byte_Enable(0 to 3) => Byte_Enable(0 to 3),
      Clk => Clk,
      Config_Reset => '0',
      DCE => DCE,
      DEBUG_ACLK => '0',
      DEBUG_ARESETN => '0',
      DReady => DReady,
      DUE => DUE,
      DWait => DWait,
      D_AS => D_AS,
      Data_Addr(0 to 31) => Data_Addr(0 to 31),
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Write(0 to 31) => Data_Write(0 to 31),
      Dbg_ARADDR(14 downto 2) => B"0000000000000",
      Dbg_ARREADY => NLW_U0_Dbg_ARREADY_UNCONNECTED,
      Dbg_ARVALID => '0',
      Dbg_AWADDR(14 downto 2) => B"0000000000000",
      Dbg_AWREADY => NLW_U0_Dbg_AWREADY_UNCONNECTED,
      Dbg_AWVALID => '0',
      Dbg_BREADY => '0',
      Dbg_BRESP(1 downto 0) => NLW_U0_Dbg_BRESP_UNCONNECTED(1 downto 0),
      Dbg_BVALID => NLW_U0_Dbg_BVALID_UNCONNECTED,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Continue => NLW_U0_Dbg_Continue_UNCONNECTED,
      Dbg_Disable => Dbg_Disable,
      Dbg_Intr => NLW_U0_Dbg_Intr_UNCONNECTED,
      Dbg_RDATA(31 downto 0) => NLW_U0_Dbg_RDATA_UNCONNECTED(31 downto 0),
      Dbg_RREADY => '0',
      Dbg_RRESP(1 downto 0) => NLW_U0_Dbg_RRESP_UNCONNECTED(1 downto 0),
      Dbg_RVALID => NLW_U0_Dbg_RVALID_UNCONNECTED,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => '0',
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trace_Clk => '0',
      Dbg_Trace_Data(0 to 35) => NLW_U0_Dbg_Trace_Data_UNCONNECTED(0 to 35),
      Dbg_Trace_Ready => '0',
      Dbg_Trace_Valid => NLW_U0_Dbg_Trace_Valid_UNCONNECTED,
      Dbg_Trig_Ack_In(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out(0 to 7) => NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED(0 to 7),
      Dbg_Trig_In(0 to 7) => NLW_U0_Dbg_Trig_In_UNCONNECTED(0 to 7),
      Dbg_Trig_Out(0 to 7) => B"00000000",
      Dbg_Update => Dbg_Update,
      Dbg_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_WREADY => NLW_U0_Dbg_WREADY_UNCONNECTED,
      Dbg_WVALID => '0',
      Dbg_Wakeup => NLW_U0_Dbg_Wakeup_UNCONNECTED,
      Debug_Rst => Debug_Rst,
      Ext_BRK => '0',
      Ext_NM_BRK => '0',
      Hibernate => NLW_U0_Hibernate_UNCONNECTED,
      ICE => ICE,
      IFetch => IFetch,
      IReady => IReady,
      IUE => IUE,
      IWAIT => IWAIT,
      I_AS => I_AS,
      Instr(0 to 31) => Instr(0 to 31),
      Instr_Addr(0 to 31) => Instr_Addr(0 to 31),
      Interrupt => Interrupt,
      Interrupt_Ack(0 to 1) => Interrupt_Ack(0 to 1),
      Interrupt_Address(0 to 31) => Interrupt_Address(0 to 31),
      LOCKSTEP_Master_Out(0 to 4095) => NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Out(0 to 4095) => NLW_U0_LOCKSTEP_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Slave_In(0 to 4095) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      M0_AXIS_TDATA(31 downto 0) => NLW_U0_M0_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M0_AXIS_TLAST => NLW_U0_M0_AXIS_TLAST_UNCONNECTED,
      M0_AXIS_TREADY => '0',
      M0_AXIS_TVALID => NLW_U0_M0_AXIS_TVALID_UNCONNECTED,
      M10_AXIS_TDATA(31 downto 0) => NLW_U0_M10_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M10_AXIS_TLAST => NLW_U0_M10_AXIS_TLAST_UNCONNECTED,
      M10_AXIS_TREADY => '0',
      M10_AXIS_TVALID => NLW_U0_M10_AXIS_TVALID_UNCONNECTED,
      M11_AXIS_TDATA(31 downto 0) => NLW_U0_M11_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M11_AXIS_TLAST => NLW_U0_M11_AXIS_TLAST_UNCONNECTED,
      M11_AXIS_TREADY => '0',
      M11_AXIS_TVALID => NLW_U0_M11_AXIS_TVALID_UNCONNECTED,
      M12_AXIS_TDATA(31 downto 0) => NLW_U0_M12_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M12_AXIS_TLAST => NLW_U0_M12_AXIS_TLAST_UNCONNECTED,
      M12_AXIS_TREADY => '0',
      M12_AXIS_TVALID => NLW_U0_M12_AXIS_TVALID_UNCONNECTED,
      M13_AXIS_TDATA(31 downto 0) => NLW_U0_M13_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M13_AXIS_TLAST => NLW_U0_M13_AXIS_TLAST_UNCONNECTED,
      M13_AXIS_TREADY => '0',
      M13_AXIS_TVALID => NLW_U0_M13_AXIS_TVALID_UNCONNECTED,
      M14_AXIS_TDATA(31 downto 0) => NLW_U0_M14_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M14_AXIS_TLAST => NLW_U0_M14_AXIS_TLAST_UNCONNECTED,
      M14_AXIS_TREADY => '0',
      M14_AXIS_TVALID => NLW_U0_M14_AXIS_TVALID_UNCONNECTED,
      M15_AXIS_TDATA(31 downto 0) => NLW_U0_M15_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M15_AXIS_TLAST => NLW_U0_M15_AXIS_TLAST_UNCONNECTED,
      M15_AXIS_TREADY => '0',
      M15_AXIS_TVALID => NLW_U0_M15_AXIS_TVALID_UNCONNECTED,
      M1_AXIS_TDATA(31 downto 0) => NLW_U0_M1_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M1_AXIS_TLAST => NLW_U0_M1_AXIS_TLAST_UNCONNECTED,
      M1_AXIS_TREADY => '0',
      M1_AXIS_TVALID => NLW_U0_M1_AXIS_TVALID_UNCONNECTED,
      M2_AXIS_TDATA(31 downto 0) => NLW_U0_M2_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M2_AXIS_TLAST => NLW_U0_M2_AXIS_TLAST_UNCONNECTED,
      M2_AXIS_TREADY => '0',
      M2_AXIS_TVALID => NLW_U0_M2_AXIS_TVALID_UNCONNECTED,
      M3_AXIS_TDATA(31 downto 0) => NLW_U0_M3_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M3_AXIS_TLAST => NLW_U0_M3_AXIS_TLAST_UNCONNECTED,
      M3_AXIS_TREADY => '0',
      M3_AXIS_TVALID => NLW_U0_M3_AXIS_TVALID_UNCONNECTED,
      M4_AXIS_TDATA(31 downto 0) => NLW_U0_M4_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M4_AXIS_TLAST => NLW_U0_M4_AXIS_TLAST_UNCONNECTED,
      M4_AXIS_TREADY => '0',
      M4_AXIS_TVALID => NLW_U0_M4_AXIS_TVALID_UNCONNECTED,
      M5_AXIS_TDATA(31 downto 0) => NLW_U0_M5_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M5_AXIS_TLAST => NLW_U0_M5_AXIS_TLAST_UNCONNECTED,
      M5_AXIS_TREADY => '0',
      M5_AXIS_TVALID => NLW_U0_M5_AXIS_TVALID_UNCONNECTED,
      M6_AXIS_TDATA(31 downto 0) => NLW_U0_M6_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M6_AXIS_TLAST => NLW_U0_M6_AXIS_TLAST_UNCONNECTED,
      M6_AXIS_TREADY => '0',
      M6_AXIS_TVALID => NLW_U0_M6_AXIS_TVALID_UNCONNECTED,
      M7_AXIS_TDATA(31 downto 0) => NLW_U0_M7_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M7_AXIS_TLAST => NLW_U0_M7_AXIS_TLAST_UNCONNECTED,
      M7_AXIS_TREADY => '0',
      M7_AXIS_TVALID => NLW_U0_M7_AXIS_TVALID_UNCONNECTED,
      M8_AXIS_TDATA(31 downto 0) => NLW_U0_M8_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M8_AXIS_TLAST => NLW_U0_M8_AXIS_TLAST_UNCONNECTED,
      M8_AXIS_TREADY => '0',
      M8_AXIS_TVALID => NLW_U0_M8_AXIS_TVALID_UNCONNECTED,
      M9_AXIS_TDATA(31 downto 0) => NLW_U0_M9_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M9_AXIS_TLAST => NLW_U0_M9_AXIS_TLAST_UNCONNECTED,
      M9_AXIS_TREADY => '0',
      M9_AXIS_TVALID => NLW_U0_M9_AXIS_TVALID_UNCONNECTED,
      MB_Error => NLW_U0_MB_Error_UNCONNECTED,
      MB_Halted => NLW_U0_MB_Halted_UNCONNECTED,
      M_AXI_DC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_DC_ACPROT(2 downto 0) => B"000",
      M_AXI_DC_ACREADY => NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED,
      M_AXI_DC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_DC_ACVALID => '0',
      M_AXI_DC_ARADDR(31 downto 0) => M_AXI_DC_ARADDR(31 downto 0),
      M_AXI_DC_ARBAR(1 downto 0) => NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARBURST(1 downto 0) => M_AXI_DC_ARBURST(1 downto 0),
      M_AXI_DC_ARCACHE(3 downto 0) => M_AXI_DC_ARCACHE(3 downto 0),
      M_AXI_DC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARID(0) => M_AXI_DC_ARID(0),
      M_AXI_DC_ARLEN(7 downto 0) => M_AXI_DC_ARLEN(7 downto 0),
      M_AXI_DC_ARLOCK => M_AXI_DC_ARLOCK,
      M_AXI_DC_ARPROT(2 downto 0) => M_AXI_DC_ARPROT(2 downto 0),
      M_AXI_DC_ARQOS(3 downto 0) => M_AXI_DC_ARQOS(3 downto 0),
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      M_AXI_DC_ARSIZE(2 downto 0) => M_AXI_DC_ARSIZE(2 downto 0),
      M_AXI_DC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARUSER(4 downto 0) => NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_ARVALID => M_AXI_DC_ARVALID,
      M_AXI_DC_AWADDR(31 downto 0) => M_AXI_DC_AWADDR(31 downto 0),
      M_AXI_DC_AWBAR(1 downto 0) => NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWBURST(1 downto 0) => M_AXI_DC_AWBURST(1 downto 0),
      M_AXI_DC_AWCACHE(3 downto 0) => M_AXI_DC_AWCACHE(3 downto 0),
      M_AXI_DC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWID(0) => M_AXI_DC_AWID(0),
      M_AXI_DC_AWLEN(7 downto 0) => M_AXI_DC_AWLEN(7 downto 0),
      M_AXI_DC_AWLOCK => M_AXI_DC_AWLOCK,
      M_AXI_DC_AWPROT(2 downto 0) => M_AXI_DC_AWPROT(2 downto 0),
      M_AXI_DC_AWQOS(3 downto 0) => M_AXI_DC_AWQOS(3 downto 0),
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_AWSIZE(2 downto 0) => M_AXI_DC_AWSIZE(2 downto 0),
      M_AXI_DC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWUSER(4 downto 0) => NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_AWVALID => M_AXI_DC_AWVALID,
      M_AXI_DC_BID(0) => M_AXI_DC_BID(0),
      M_AXI_DC_BREADY => M_AXI_DC_BREADY,
      M_AXI_DC_BRESP(1 downto 0) => M_AXI_DC_BRESP(1 downto 0),
      M_AXI_DC_BUSER(0) => '0',
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_CDDATA(31 downto 0) => NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_DC_CDLAST => NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED,
      M_AXI_DC_CDREADY => '0',
      M_AXI_DC_CDVALID => NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED,
      M_AXI_DC_CRREADY => '0',
      M_AXI_DC_CRRESP(4 downto 0) => NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_DC_CRVALID => NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED,
      M_AXI_DC_RACK => NLW_U0_M_AXI_DC_RACK_UNCONNECTED,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      M_AXI_DC_RID(0) => M_AXI_DC_RID(0),
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RREADY => M_AXI_DC_RREADY,
      M_AXI_DC_RRESP(1 downto 0) => M_AXI_DC_RRESP(1 downto 0),
      M_AXI_DC_RUSER(0) => '0',
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WACK => NLW_U0_M_AXI_DC_WACK_UNCONNECTED,
      M_AXI_DC_WDATA(31 downto 0) => M_AXI_DC_WDATA(31 downto 0),
      M_AXI_DC_WLAST => M_AXI_DC_WLAST,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DC_WSTRB(3 downto 0) => M_AXI_DC_WSTRB(3 downto 0),
      M_AXI_DC_WUSER(0) => NLW_U0_M_AXI_DC_WUSER_UNCONNECTED(0),
      M_AXI_DC_WVALID => M_AXI_DC_WVALID,
      M_AXI_DP_ARADDR(31 downto 0) => M_AXI_DP_ARADDR(31 downto 0),
      M_AXI_DP_ARBURST(1 downto 0) => NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARID(0) => NLW_U0_M_AXI_DP_ARID_UNCONNECTED(0),
      M_AXI_DP_ARLEN(7 downto 0) => NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_ARLOCK => NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED,
      M_AXI_DP_ARPROT(2 downto 0) => M_AXI_DP_ARPROT(2 downto 0),
      M_AXI_DP_ARQOS(3 downto 0) => NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_ARVALID => M_AXI_DP_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => M_AXI_DP_AWADDR(31 downto 0),
      M_AXI_DP_AWBURST(1 downto 0) => NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWID(0) => NLW_U0_M_AXI_DP_AWID_UNCONNECTED(0),
      M_AXI_DP_AWLEN(7 downto 0) => NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_AWLOCK => NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED,
      M_AXI_DP_AWPROT(2 downto 0) => M_AXI_DP_AWPROT(2 downto 0),
      M_AXI_DP_AWQOS(3 downto 0) => NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_AWVALID => M_AXI_DP_AWVALID,
      M_AXI_DP_BID(0) => '0',
      M_AXI_DP_BREADY => M_AXI_DP_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => M_AXI_DP_BRESP(1 downto 0),
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RID(0) => '0',
      M_AXI_DP_RLAST => '0',
      M_AXI_DP_RREADY => M_AXI_DP_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => M_AXI_DP_RRESP(1 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WDATA(31 downto 0) => M_AXI_DP_WDATA(31 downto 0),
      M_AXI_DP_WLAST => NLW_U0_M_AXI_DP_WLAST_UNCONNECTED,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_DP_WSTRB(3 downto 0) => M_AXI_DP_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => M_AXI_DP_WVALID,
      M_AXI_IC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IC_ACPROT(2 downto 0) => B"000",
      M_AXI_IC_ACREADY => NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED,
      M_AXI_IC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_IC_ACVALID => '0',
      M_AXI_IC_ARADDR(31 downto 0) => M_AXI_IC_ARADDR(31 downto 0),
      M_AXI_IC_ARBAR(1 downto 0) => NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARBURST(1 downto 0) => M_AXI_IC_ARBURST(1 downto 0),
      M_AXI_IC_ARCACHE(3 downto 0) => M_AXI_IC_ARCACHE(3 downto 0),
      M_AXI_IC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARID(0) => M_AXI_IC_ARID(0),
      M_AXI_IC_ARLEN(7 downto 0) => M_AXI_IC_ARLEN(7 downto 0),
      M_AXI_IC_ARLOCK => M_AXI_IC_ARLOCK,
      M_AXI_IC_ARPROT(2 downto 0) => M_AXI_IC_ARPROT(2 downto 0),
      M_AXI_IC_ARQOS(3 downto 0) => M_AXI_IC_ARQOS(3 downto 0),
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_ARSIZE(2 downto 0) => M_AXI_IC_ARSIZE(2 downto 0),
      M_AXI_IC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARUSER(4 downto 0) => NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_ARVALID => M_AXI_IC_ARVALID,
      M_AXI_IC_AWADDR(31 downto 0) => M_AXI_IC_AWADDR(31 downto 0),
      M_AXI_IC_AWBAR(1 downto 0) => NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWBURST(1 downto 0) => M_AXI_IC_AWBURST(1 downto 0),
      M_AXI_IC_AWCACHE(3 downto 0) => M_AXI_IC_AWCACHE(3 downto 0),
      M_AXI_IC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWID(0) => M_AXI_IC_AWID(0),
      M_AXI_IC_AWLEN(7 downto 0) => M_AXI_IC_AWLEN(7 downto 0),
      M_AXI_IC_AWLOCK => M_AXI_IC_AWLOCK,
      M_AXI_IC_AWPROT(2 downto 0) => M_AXI_IC_AWPROT(2 downto 0),
      M_AXI_IC_AWQOS(3 downto 0) => M_AXI_IC_AWQOS(3 downto 0),
      M_AXI_IC_AWREADY => M_AXI_IC_AWREADY,
      M_AXI_IC_AWSIZE(2 downto 0) => M_AXI_IC_AWSIZE(2 downto 0),
      M_AXI_IC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWUSER(4 downto 0) => NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_AWVALID => M_AXI_IC_AWVALID,
      M_AXI_IC_BID(0) => M_AXI_IC_BID(0),
      M_AXI_IC_BREADY => M_AXI_IC_BREADY,
      M_AXI_IC_BRESP(1 downto 0) => M_AXI_IC_BRESP(1 downto 0),
      M_AXI_IC_BUSER(0) => '0',
      M_AXI_IC_BVALID => M_AXI_IC_BVALID,
      M_AXI_IC_CDDATA(31 downto 0) => NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_IC_CDLAST => NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED,
      M_AXI_IC_CDREADY => '0',
      M_AXI_IC_CDVALID => NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED,
      M_AXI_IC_CRREADY => '0',
      M_AXI_IC_CRRESP(4 downto 0) => NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_IC_CRVALID => NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED,
      M_AXI_IC_RACK => NLW_U0_M_AXI_IC_RACK_UNCONNECTED,
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      M_AXI_IC_RID(0) => M_AXI_IC_RID(0),
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RREADY => M_AXI_IC_RREADY,
      M_AXI_IC_RRESP(1 downto 0) => M_AXI_IC_RRESP(1 downto 0),
      M_AXI_IC_RUSER(0) => '0',
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      M_AXI_IC_WACK => NLW_U0_M_AXI_IC_WACK_UNCONNECTED,
      M_AXI_IC_WDATA(31 downto 0) => M_AXI_IC_WDATA(31 downto 0),
      M_AXI_IC_WLAST => M_AXI_IC_WLAST,
      M_AXI_IC_WREADY => M_AXI_IC_WREADY,
      M_AXI_IC_WSTRB(3 downto 0) => M_AXI_IC_WSTRB(3 downto 0),
      M_AXI_IC_WUSER(0) => NLW_U0_M_AXI_IC_WUSER_UNCONNECTED(0),
      M_AXI_IC_WVALID => M_AXI_IC_WVALID,
      M_AXI_IP_ARADDR(31 downto 0) => NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_ARBURST(1 downto 0) => NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARID(0) => NLW_U0_M_AXI_IP_ARID_UNCONNECTED(0),
      M_AXI_IP_ARLEN(7 downto 0) => NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_ARLOCK => NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED,
      M_AXI_IP_ARPROT(2 downto 0) => NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARQOS(3 downto 0) => NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARREADY => '0',
      M_AXI_IP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARVALID => NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED,
      M_AXI_IP_AWADDR(31 downto 0) => NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_AWBURST(1 downto 0) => NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWID(0) => NLW_U0_M_AXI_IP_AWID_UNCONNECTED(0),
      M_AXI_IP_AWLEN(7 downto 0) => NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_AWLOCK => NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED,
      M_AXI_IP_AWPROT(2 downto 0) => NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWQOS(3 downto 0) => NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWREADY => '0',
      M_AXI_IP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWVALID => NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED,
      M_AXI_IP_BID(0) => '0',
      M_AXI_IP_BREADY => NLW_U0_M_AXI_IP_BREADY_UNCONNECTED,
      M_AXI_IP_BRESP(1 downto 0) => B"00",
      M_AXI_IP_BVALID => '0',
      M_AXI_IP_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IP_RID(0) => '0',
      M_AXI_IP_RLAST => '0',
      M_AXI_IP_RREADY => NLW_U0_M_AXI_IP_RREADY_UNCONNECTED,
      M_AXI_IP_RRESP(1 downto 0) => B"00",
      M_AXI_IP_RVALID => '0',
      M_AXI_IP_WDATA(31 downto 0) => NLW_U0_M_AXI_IP_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_IP_WLAST => NLW_U0_M_AXI_IP_WLAST_UNCONNECTED,
      M_AXI_IP_WREADY => '0',
      M_AXI_IP_WSTRB(3 downto 0) => NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_IP_WVALID => NLW_U0_M_AXI_IP_WVALID_UNCONNECTED,
      Mb_Reset => '0',
      Non_Secure(0 to 3) => B"0000",
      Pause => '0',
      Pause_Ack => NLW_U0_Pause_Ack_UNCONNECTED,
      RAM_From(255 downto 0) => NLW_U0_RAM_From_UNCONNECTED(255 downto 0),
      RAM_To(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      Read_Strobe => Read_Strobe,
      Reset => Reset,
      Reset_Mode(0 to 1) => B"00",
      S0_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXIS_TLAST => '0',
      S0_AXIS_TREADY => NLW_U0_S0_AXIS_TREADY_UNCONNECTED,
      S0_AXIS_TVALID => '0',
      S10_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXIS_TLAST => '0',
      S10_AXIS_TREADY => NLW_U0_S10_AXIS_TREADY_UNCONNECTED,
      S10_AXIS_TVALID => '0',
      S11_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXIS_TLAST => '0',
      S11_AXIS_TREADY => NLW_U0_S11_AXIS_TREADY_UNCONNECTED,
      S11_AXIS_TVALID => '0',
      S12_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXIS_TLAST => '0',
      S12_AXIS_TREADY => NLW_U0_S12_AXIS_TREADY_UNCONNECTED,
      S12_AXIS_TVALID => '0',
      S13_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXIS_TLAST => '0',
      S13_AXIS_TREADY => NLW_U0_S13_AXIS_TREADY_UNCONNECTED,
      S13_AXIS_TVALID => '0',
      S14_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXIS_TLAST => '0',
      S14_AXIS_TREADY => NLW_U0_S14_AXIS_TREADY_UNCONNECTED,
      S14_AXIS_TVALID => '0',
      S15_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXIS_TLAST => '0',
      S15_AXIS_TREADY => NLW_U0_S15_AXIS_TREADY_UNCONNECTED,
      S15_AXIS_TVALID => '0',
      S1_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXIS_TLAST => '0',
      S1_AXIS_TREADY => NLW_U0_S1_AXIS_TREADY_UNCONNECTED,
      S1_AXIS_TVALID => '0',
      S2_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXIS_TLAST => '0',
      S2_AXIS_TREADY => NLW_U0_S2_AXIS_TREADY_UNCONNECTED,
      S2_AXIS_TVALID => '0',
      S3_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXIS_TLAST => '0',
      S3_AXIS_TREADY => NLW_U0_S3_AXIS_TREADY_UNCONNECTED,
      S3_AXIS_TVALID => '0',
      S4_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXIS_TLAST => '0',
      S4_AXIS_TREADY => NLW_U0_S4_AXIS_TREADY_UNCONNECTED,
      S4_AXIS_TVALID => '0',
      S5_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXIS_TLAST => '0',
      S5_AXIS_TREADY => NLW_U0_S5_AXIS_TREADY_UNCONNECTED,
      S5_AXIS_TVALID => '0',
      S6_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXIS_TLAST => '0',
      S6_AXIS_TREADY => NLW_U0_S6_AXIS_TREADY_UNCONNECTED,
      S6_AXIS_TVALID => '0',
      S7_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXIS_TLAST => '0',
      S7_AXIS_TREADY => NLW_U0_S7_AXIS_TREADY_UNCONNECTED,
      S7_AXIS_TVALID => '0',
      S8_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXIS_TLAST => '0',
      S8_AXIS_TREADY => NLW_U0_S8_AXIS_TREADY_UNCONNECTED,
      S8_AXIS_TVALID => '0',
      S9_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXIS_TLAST => '0',
      S9_AXIS_TREADY => NLW_U0_S9_AXIS_TREADY_UNCONNECTED,
      S9_AXIS_TVALID => '0',
      Scan_En => '0',
      Scan_Reset => '0',
      Scan_Reset_Sel => '0',
      Sleep => NLW_U0_Sleep_UNCONNECTED,
      Suspend => NLW_U0_Suspend_UNCONNECTED,
      Trace_DCache_Hit => NLW_U0_Trace_DCache_Hit_UNCONNECTED,
      Trace_DCache_Rdy => NLW_U0_Trace_DCache_Rdy_UNCONNECTED,
      Trace_DCache_Read => NLW_U0_Trace_DCache_Read_UNCONNECTED,
      Trace_DCache_Req => NLW_U0_Trace_DCache_Req_UNCONNECTED,
      Trace_Data_Access => NLW_U0_Trace_Data_Access_UNCONNECTED,
      Trace_Data_Address(0 to 31) => NLW_U0_Trace_Data_Address_UNCONNECTED(0 to 31),
      Trace_Data_Byte_Enable(0 to 3) => NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED(0 to 3),
      Trace_Data_Read => NLW_U0_Trace_Data_Read_UNCONNECTED,
      Trace_Data_Write => NLW_U0_Trace_Data_Write_UNCONNECTED,
      Trace_Data_Write_Value(0 to 31) => NLW_U0_Trace_Data_Write_Value_UNCONNECTED(0 to 31),
      Trace_Delay_Slot => NLW_U0_Trace_Delay_Slot_UNCONNECTED,
      Trace_EX_PipeRun => NLW_U0_Trace_EX_PipeRun_UNCONNECTED,
      Trace_Exception_Kind(0 to 4) => NLW_U0_Trace_Exception_Kind_UNCONNECTED(0 to 4),
      Trace_Exception_Taken => NLW_U0_Trace_Exception_Taken_UNCONNECTED,
      Trace_ICache_Hit => NLW_U0_Trace_ICache_Hit_UNCONNECTED,
      Trace_ICache_Rdy => NLW_U0_Trace_ICache_Rdy_UNCONNECTED,
      Trace_ICache_Req => NLW_U0_Trace_ICache_Req_UNCONNECTED,
      Trace_Instruction(0 to 31) => NLW_U0_Trace_Instruction_UNCONNECTED(0 to 31),
      Trace_Jump_Hit => NLW_U0_Trace_Jump_Hit_UNCONNECTED,
      Trace_Jump_Taken => NLW_U0_Trace_Jump_Taken_UNCONNECTED,
      Trace_MB_Halted => NLW_U0_Trace_MB_Halted_UNCONNECTED,
      Trace_MEM_PipeRun => NLW_U0_Trace_MEM_PipeRun_UNCONNECTED,
      Trace_MSR_Reg(0 to 14) => NLW_U0_Trace_MSR_Reg_UNCONNECTED(0 to 14),
      Trace_New_Reg_Value(0 to 31) => NLW_U0_Trace_New_Reg_Value_UNCONNECTED(0 to 31),
      Trace_OF_PipeRun => NLW_U0_Trace_OF_PipeRun_UNCONNECTED,
      Trace_PC(0 to 31) => NLW_U0_Trace_PC_UNCONNECTED(0 to 31),
      Trace_PID_Reg(0 to 7) => NLW_U0_Trace_PID_Reg_UNCONNECTED(0 to 7),
      Trace_Reg_Addr(0 to 4) => NLW_U0_Trace_Reg_Addr_UNCONNECTED(0 to 4),
      Trace_Reg_Write => NLW_U0_Trace_Reg_Write_UNCONNECTED,
      Trace_Valid_Instr => NLW_U0_Trace_Valid_Instr_UNCONNECTED,
      Wakeup(0 to 1) => B"00",
      Write_Strobe => Write_Strobe
    );
end STRUCTURE;
