# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Bachelors_thesis.srcs/sources_1/new/UART_load_data.sv" \
"../../../../Bachelors_thesis.srcs/sim_1/new/UART_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
