INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_2_1/EightBitCounter/EightBitCounter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_2_1/EightBitCounter/EightBitCounter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_2_1/updown_ctr_behavior.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_2_1/updown_ctr_behavior.v:6]
INFO: [VRFC 10-311] analyzing module updown_ctr_behavior
INFO: [VRFC 10-2458] undeclared symbol CLK_5MHz, assumed default net type wire [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_2_1/updown_ctr_behavior.v:23]
ERROR: [VRFC 10-2865] module 'updown_ctr_behavior' ignored due to previous errors [C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_2_1/updown_ctr_behavior.v:9]
