<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 19 16:06:43 2022


Command Line:  synthesis -f lab1_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = lab1_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p E:/sjtu/learning/VHDL/final/lab1/impl1 (searchpath added)
-p E:/sjtu/learning/VHDL/final/lab1 (searchpath added)
VHDL library = work
VHDL design file = E:/sjtu/learning/VHDL/final/lab1/freq_div.vhd
VHDL design file = E:/sjtu/learning/VHDL/final/lab1/lab1.vhd
VHDL design file = E:/sjtu/learning/VHDL/final/lab1/seg.vhd
NGD file = lab1_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "E:/sjtu/learning/VHDL/final/lab1/impl1". VHDL-1504
Analyzing VHDL file e:/sjtu/learning/vhdl/final/lab1/freq_div.vhd. VHDL-1481
INFO - synthesis: e:/sjtu/learning/vhdl/final/lab1/freq_div.vhd(4): analyzing entity freqdivider. VHDL-1012
INFO - synthesis: e:/sjtu/learning/vhdl/final/lab1/freq_div.vhd(13): analyzing architecture freqdivider_arch. VHDL-1010
unit lab1_top is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/sjtu/learning/vhdl/final/lab1/lab1.vhd. VHDL-1481
INFO - synthesis: e:/sjtu/learning/vhdl/final/lab1/lab1.vhd(4): analyzing entity lab1_top. VHDL-1012
INFO - synthesis: e:/sjtu/learning/vhdl/final/lab1/lab1.vhd(17): analyzing architecture lab1_arch. VHDL-1010
unit lab1_top is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/sjtu/learning/vhdl/final/lab1/seg.vhd. VHDL-1481
INFO - synthesis: e:/sjtu/learning/vhdl/final/lab1/seg.vhd(4): analyzing entity seg. VHDL-1012
INFO - synthesis: e:/sjtu/learning/vhdl/final/lab1/seg.vhd(16): analyzing architecture seg_arch. VHDL-1010
unit lab1_top is not yet analyzed. VHDL-1485
WARNING - synthesis: e:/sjtu/learning/vhdl/final/lab1/lab1.vhd(57): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
unit lab1_top is not yet analyzed. VHDL-1485
e:/sjtu/learning/vhdl/final/lab1/lab1.vhd(4): executing lab1_top(lab1_arch)

WARNING - synthesis: e:/sjtu/learning/vhdl/final/lab1/lab1.vhd(57): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: e:/sjtu/learning/vhdl/final/lab1/lab1.vhd(15): replacing existing netlist lab1_top(lab1_arch). VHDL-1205
Top module name (VHDL): lab1_top
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = lab1_top.
WARNING - synthesis: Bit 0 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 1 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 2 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 3 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 4 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 5 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 6 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 7 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 8 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 9 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 10 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 11 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 12 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 13 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 14 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 15 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 16 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 17 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 18 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 19 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 20 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 21 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 22 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 23 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 24 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 25 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 26 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 27 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 28 of Register row_num is stuck at Zero
WARNING - synthesis: Bit 29 of Register row_num is stuck at Zero



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in lab1_top_drc.log.
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab1_impl1.ngd.

################### Begin Area Report (lab1_top)######################
Number of register bits => 30 of 4635 (0 % )
CCU2D => 10
FD1P3AX => 6
FD1S3AX => 6
FD1S3IX => 18
GSR => 1
IB => 9
L6MUX21 => 1
LUT4 => 75
OB => 20
PFUMX => 11
SP8KC => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 32
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : U1/n2137, loads : 21
  Net : U1/clk_c_enable_6, loads : 17
  Net : col_c_2, loads : 15
  Net : row_c_1, loads : 13
  Net : row_c_0, loads : 12
  Net : row_c_2, loads : 11
  Net : col_c_0, loads : 9
  Net : row_c_3, loads : 9
  Net : n2139, loads : 8
  Net : btn_num_3, loads : 7
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   63.625 MHz|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 80.766  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.656  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
