Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7c56a3de69a143359878030100808d02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg4_TDM_test_behav xil_defaultlib.sseg4_TDM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'tick' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:23]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'en' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:24]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'Cin' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/imports/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/BCD11_2.sv:20]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'sseg' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:28]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 16 for port 'out' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:29]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/imports/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/BCD11_2.sv:20]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/imports/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/BCD11_2.sv:23]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/imports/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/BCD11_2.sv:29]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'Cin' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/imports/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/BCD11_2.sv:23]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'Cin' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/imports/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/BCD11_2.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter(N=18)
Compiling module xil_defaultlib.Counter(N=2)
Compiling module xil_defaultlib.add3_2
Compiling module xil_defaultlib.BCD11_2
Compiling module xil_defaultlib.mux2(N=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.mux2(N=7)
Compiling module xil_defaultlib.annode_decoder
Compiling module xil_defaultlib.sseg4_TDM
Compiling module xil_defaultlib.sseg4_TDM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg4_TDM_test_behav
